Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Tue May 26 00:40:16 2015
| Host              : VLAB-004 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file lab3top_timing_summary_routed.rpt -rpx lab3top_timing_summary_routed.rpx
| Design            : lab3top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/IQToChar/current_state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/IQToChar/current_state_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_I/curr_state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_I/curr_state_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_I/curr_state_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_I/numMultiplications_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_Q/curr_state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_Q/curr_state_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_Q/curr_state_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_Q/numMultiplications_reg[7]/C (HIGH)

 There are 180 register/latch pins with no clock driven by root clock pin: Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 237 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1496 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.601        0.000                      0                 4110        0.037        0.000                      0                 4110        3.000        0.000                       0                  1502  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_MMCM    {0.000 5.000}      10.000          100.000         
  clk_out2_MMCM    {0.000 25.000}     50.000          20.000          
  clkfbout_MMCM    {0.000 5.000}      10.000          100.000         
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  clk_out1_MMCM_1  {0.000 5.000}      10.000          100.000         
  clk_out2_MMCM_1  {0.000 25.000}     50.000          20.000          
  clkfbout_MMCM_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_MMCM          3.601        0.000                      0                 3949        0.111        0.000                      0                 3949        3.750        0.000                       0                  1422  
  clk_out2_MMCM         46.362        0.000                      0                  161        0.166        0.000                      0                  161       24.500        0.000                       0                    76  
  clkfbout_MMCM                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_MMCM_1        3.601        0.000                      0                 3949        0.111        0.000                      0                 3949        3.750        0.000                       0                  1422  
  clk_out2_MMCM_1       46.366        0.000                      0                  161        0.166        0.000                      0                  161       24.500        0.000                       0                    76  
  clkfbout_MMCM_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_MMCM    clk_out1_MMCM          4.835        0.000                      0                   25        0.137        0.000                      0                   25  
clk_out1_MMCM_1  clk_out1_MMCM          3.601        0.000                      0                 3949        0.037        0.000                      0                 3949  
clk_out2_MMCM_1  clk_out1_MMCM          4.838        0.000                      0                   25        0.140        0.000                      0                   25  
clk_out1_MMCM    clk_out2_MMCM          5.908        0.000                      0                   30        0.105        0.000                      0                   30  
clk_out1_MMCM_1  clk_out2_MMCM          5.908        0.000                      0                   30        0.105        0.000                      0                   30  
clk_out2_MMCM_1  clk_out2_MMCM         46.362        0.000                      0                  161        0.067        0.000                      0                  161  
clk_out1_MMCM    clk_out1_MMCM_1        3.601        0.000                      0                 3949        0.037        0.000                      0                 3949  
clk_out2_MMCM    clk_out1_MMCM_1        4.835        0.000                      0                   25        0.137        0.000                      0                   25  
clk_out2_MMCM_1  clk_out1_MMCM_1        4.838        0.000                      0                   25        0.140        0.000                      0                   25  
clk_out1_MMCM    clk_out2_MMCM_1        5.912        0.000                      0                   30        0.109        0.000                      0                   30  
clk_out2_MMCM    clk_out2_MMCM_1       46.362        0.000                      0                  161        0.067        0.000                      0                  161  
clk_out1_MMCM_1  clk_out2_MMCM_1        5.912        0.000                      0                   30        0.109        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                      
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.335    Receiver/MF_I/shiftRegister_reg[128][4]_srl32
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.335    Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.335    Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.335    Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][15]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.676ns (11.874%)  route 5.017ns (88.126%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.125     4.732    Receiver/MF_I/E[0]
    SLICE_X30Y24         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.428     8.433    Receiver/MF_I/clk_out1
    SLICE_X30Y24                                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32/CLK
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.850    
    SLICE_X30Y24         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.333    Receiver/MF_I/shiftRegister_reg[128][15]_srl32
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.676ns (11.874%)  route 5.017ns (88.126%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.125     4.732    Receiver/MF_I/E[0]
    SLICE_X30Y24         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.428     8.433    Receiver/MF_I/clk_out1
    SLICE_X30Y24                                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0/CLK
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.850    
    SLICE_X30Y24         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.333    Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  3.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.562    -0.619    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y35                                                       r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[1]/Q
                         net (fo=8, routed)           0.214    -0.265    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_addr[1]
    RAMB36_X0Y7          RAMB36E1                                     r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.876    -0.813    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y7                                                       r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.376    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.285%)  route 0.179ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.562    -0.619    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X10Y36                                                      r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[7]/Q
                         net (fo=8, routed)           0.179    -0.293    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_addr[7]
    RAMB36_X0Y7          RAMB36E1                                     r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.876    -0.813    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y7                                                       r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.409    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.179%)  route 0.169ns (50.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.564    -0.617    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X56Y13                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.169    -0.284    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[15]
    SLICE_X54Y13         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.832    -0.858    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y13                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism              0.274    -0.583    
    SLICE_X54Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.400    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y22                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/Q
                         net (fo=1, routed)           0.059    -0.438    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[9]
    SLICE_X54Y22         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.824    -0.866    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y22                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X54Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.556    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.564    -0.617    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.420    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]
    SLICE_X55Y10         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.835    -0.855    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.078    -0.539    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.421    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]
    SLICE_X55Y12         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.833    -0.857    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.078    -0.540    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y23                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[14]/Q
                         net (fo=1, routed)           0.059    -0.438    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[14]
    SLICE_X56Y23         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.822    -0.868    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y23                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8/CLK
                         clock pessimism              0.255    -0.612    
    SLICE_X56Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.557    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.564    -0.617    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.420    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]
    SLICE_X55Y10         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.835    -0.855    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.076    -0.541    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/Q
                         net (fo=1, routed)           0.056    -0.421    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]
    SLICE_X55Y12         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.833    -0.857    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.076    -0.542    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.opbuff_cntrl_src_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.553    -0.628    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X53Y24                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.opbuff_cntrl_src_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.opbuff_cntrl_src_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.431    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/I2[1]
    SLICE_X53Y24         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.821    -0.869    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/aclk
    SLICE_X53Y24                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.076    -0.552    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                               
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y10      Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y17      Receiver/CarriageRecoveryLoop/yI_reg/CLK                                                                                                                          
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y15      Receiver/CarriageRecoveryLoop/yQ_reg/CLK                                                                                                                          
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y5      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y5      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y4      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y4      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y7      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y7      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y6      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0                                                                                                                          
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/DP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/SP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/DP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/SP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/DP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/SP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/DP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/SP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_19_19/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_19_19/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_20_20/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_20_20/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_21_21/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_21_21/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/SP/CLK                 



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       46.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[10]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[10]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[9]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.780ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.159%)  route 2.297ns (79.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.854     1.913    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y24         FDRE                                         r  Receiver/ADCInFace/temp1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y24                                                      r  Receiver/ADCInFace/temp1_reg[4]/C
                         clock pessimism              0.564    48.995    
                         clock uncertainty           -0.098    48.897    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205    48.692    Receiver/ADCInFace/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         48.692    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                 46.780    

Slack (MET) :             46.780ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.159%)  route 2.297ns (79.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.854     1.913    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y24         FDRE                                         r  Receiver/ADCInFace/temp1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y24                                                      r  Receiver/ADCInFace/temp1_reg[5]/C
                         clock pessimism              0.564    48.995    
                         clock uncertainty           -0.098    48.897    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205    48.692    Receiver/ADCInFace/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         48.692    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                 46.780    

Slack (MET) :             46.807ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.534%)  route 2.420ns (77.466%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 48.438 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.549    -0.963    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          0.936     0.430    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I1_O)        0.124     0.554 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.484     2.038    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124     2.162 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.162    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X44Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.433    48.438    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.600    49.037    
                         clock uncertainty           -0.098    48.939    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.029    48.968    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.968    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                 46.807    

Slack (MET) :             46.982ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/shiftCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.580ns (21.544%)  route 2.112ns (78.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 48.434 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.669     1.728    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y26         FDRE                                         r  Receiver/ADCInFace/shiftCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.429    48.434    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y26                                                      r  Receiver/ADCInFace/shiftCounter_reg[0]/C
                         clock pessimism              0.579    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X35Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.709    Receiver/ADCInFace/shiftCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.709    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 46.982    

Slack (MET) :             46.982ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/shiftCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.580ns (21.544%)  route 2.112ns (78.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 48.434 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.669     1.728    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y26         FDRE                                         r  Receiver/ADCInFace/shiftCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.429    48.434    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y26                                                      r  Receiver/ADCInFace/shiftCounter_reg[1]/C
                         clock pessimism              0.579    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X35Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.709    Receiver/ADCInFace/shiftCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.709    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 46.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.478%)  route 0.128ns (47.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y26                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.362    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X40Y26         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.070    -0.527    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.278%)  route 0.129ns (47.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[6]/Q
                         net (fo=2, routed)           0.129    -0.361    Receiver/ADCInFace/n_0_temp1_reg[6]
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.070    -0.527    Receiver/ADCInFace/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.379    Receiver/ADCInFace/n_0_temp1_reg[11]
    SLICE_X39Y25         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.816    -0.874    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y25                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
                         clock pessimism              0.255    -0.618    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.070    -0.548    Receiver/ADCInFace/convertedValue_reg[11]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.361    Receiver/ADCInFace/n_0_temp1_reg[8]
    SLICE_X40Y26         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.070    -0.547    Receiver/ADCInFace/convertedValue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.128    -0.503 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.449    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[0]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.099    -0.350 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X43Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.817    -0.873    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.091    -0.540    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.559%)  route 0.162ns (53.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.162    -0.328    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X41Y27         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.820    -0.870    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X41Y27                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.274    -0.595    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.070    -0.525    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.463%)  route 0.183ns (56.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[10]/Q
                         net (fo=2, routed)           0.183    -0.306    Receiver/ADCInFace/n_0_temp1_reg[10]
    SLICE_X39Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.817    -0.873    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
                         clock pessimism              0.274    -0.598    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.070    -0.528    Receiver/ADCInFace/temp1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.552    -0.629    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          0.135    -0.353    Receiver/ADCInFace/currentState[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X35Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.242    -0.629    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.091    -0.538    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.730%)  route 0.189ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[6]/Q
                         net (fo=2, routed)           0.189    -0.300    Receiver/ADCInFace/n_0_temp1_reg[6]
    SLICE_X40Y26         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.066    -0.531    Receiver/ADCInFace/convertedValue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.227ns (57.825%)  route 0.166ns (42.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.556    -0.625    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.166    -0.332    Transmitter/DACInterface/currentState[1]
    SLICE_X50Y26         LUT4 (Prop_lut4_I2_O)        0.099    -0.233 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.233    Transmitter/DACInterface/p_1_in[4]
    SLICE_X50Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.274    -0.593    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.120    -0.473    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM
Waveform:           { 0 25 }
Period:             50.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                          
Min Period        n/a     BUFG/I              n/a            2.155     50.000  47.845   BUFGCTRL_X0Y0    SPIClkGenerator/U0/clkout2_buf/I             
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1     
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X40Y26     Receiver/ADCInFace/convertedValue_reg[0]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[10]/C  
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X39Y25     Receiver/ADCInFace/convertedValue_reg[11]/C  
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[1]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[2]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[3]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[4]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X39Y24     Receiver/ADCInFace/convertedValue_reg[5]/C   
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1     
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[10]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X39Y25     Receiver/ADCInFace/convertedValue_reg[11]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[1]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[2]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[3]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[4]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X39Y24     Receiver/ADCInFace/convertedValue_reg[5]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[7]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X35Y27     Receiver/ADCInFace/currentState_reg[0]/C     
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X35Y27     Receiver/ADCInFace/currentState_reg[1]/C     
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X40Y26     Receiver/ADCInFace/convertedValue_reg[0]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X40Y26     Receiver/ADCInFace/convertedValue_reg[0]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[10]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X39Y25     Receiver/ADCInFace/convertedValue_reg[11]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[1]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[2]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[2]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[3]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[3]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[4]/C   



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y3    SPIClkGenerator/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                      
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        3.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.853    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.336    Receiver/MF_I/shiftRegister_reg[128][4]_srl32
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.853    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.336    Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.853    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.336    Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.853    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.336    Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.857    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.340    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.857    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.340    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.857    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.340    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.857    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.340    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][15]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.676ns (11.874%)  route 5.017ns (88.126%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.125     4.732    Receiver/MF_I/E[0]
    SLICE_X30Y24         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.428     8.433    Receiver/MF_I/clk_out1
    SLICE_X30Y24                                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32/CLK
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.851    
    SLICE_X30Y24         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.334    Receiver/MF_I/shiftRegister_reg[128][15]_srl32
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.676ns (11.874%)  route 5.017ns (88.126%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.125     4.732    Receiver/MF_I/E[0]
    SLICE_X30Y24         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.428     8.433    Receiver/MF_I/clk_out1
    SLICE_X30Y24                                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0/CLK
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.851    
    SLICE_X30Y24         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.334    Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  3.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.562    -0.619    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y35                                                       r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[1]/Q
                         net (fo=8, routed)           0.214    -0.265    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_addr[1]
    RAMB36_X0Y7          RAMB36E1                                     r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.876    -0.813    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y7                                                       r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.376    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.285%)  route 0.179ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.562    -0.619    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X10Y36                                                      r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[7]/Q
                         net (fo=8, routed)           0.179    -0.293    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_addr[7]
    RAMB36_X0Y7          RAMB36E1                                     r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.876    -0.813    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y7                                                       r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.409    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.179%)  route 0.169ns (50.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.564    -0.617    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X56Y13                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.169    -0.284    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[15]
    SLICE_X54Y13         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.832    -0.858    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y13                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism              0.274    -0.583    
    SLICE_X54Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.400    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y22                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/Q
                         net (fo=1, routed)           0.059    -0.438    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[9]
    SLICE_X54Y22         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.824    -0.866    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y22                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X54Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.556    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.564    -0.617    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.420    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]
    SLICE_X55Y10         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.835    -0.855    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.078    -0.539    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.421    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]
    SLICE_X55Y12         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.833    -0.857    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.078    -0.540    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y23                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[14]/Q
                         net (fo=1, routed)           0.059    -0.438    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[14]
    SLICE_X56Y23         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.822    -0.868    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y23                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8/CLK
                         clock pessimism              0.255    -0.612    
    SLICE_X56Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.557    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.564    -0.617    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.420    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]
    SLICE_X55Y10         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.835    -0.855    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.076    -0.541    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/Q
                         net (fo=1, routed)           0.056    -0.421    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]
    SLICE_X55Y12         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.833    -0.857    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.076    -0.542    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.opbuff_cntrl_src_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.553    -0.628    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X53Y24                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.opbuff_cntrl_src_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.opbuff_cntrl_src_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.431    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/I2[1]
    SLICE_X53Y24         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.821    -0.869    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/aclk
    SLICE_X53Y24                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.076    -0.552    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                               
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y10      Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y17      Receiver/CarriageRecoveryLoop/yI_reg/CLK                                                                                                                          
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y15      Receiver/CarriageRecoveryLoop/yQ_reg/CLK                                                                                                                          
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y5      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y5      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y4      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y4      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y7      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y7      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y6      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0                                                                                                                          
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/DP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/SP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/DP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/SP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/DP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/SP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/DP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/SP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y16     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_19_19/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_19_19/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_20_20/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_20_20/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_21_21/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_21_21/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y15     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/SP/CLK                 



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack       46.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.366ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[10]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.094    48.834    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.629    Receiver/ADCInFace/temp1_reg[10]
  -------------------------------------------------------------------
                         required time                         48.629    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.366    

Slack (MET) :             46.366ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.094    48.834    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.629    Receiver/ADCInFace/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         48.629    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.366    

Slack (MET) :             46.366ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.094    48.834    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.629    Receiver/ADCInFace/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                         48.629    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.366    

Slack (MET) :             46.366ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.094    48.834    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.629    Receiver/ADCInFace/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                         48.629    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.366    

Slack (MET) :             46.366ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.094    48.834    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.629    Receiver/ADCInFace/temp1_reg[9]
  -------------------------------------------------------------------
                         required time                         48.629    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.366    

Slack (MET) :             46.783ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.159%)  route 2.297ns (79.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.854     1.913    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y24         FDRE                                         r  Receiver/ADCInFace/temp1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y24                                                      r  Receiver/ADCInFace/temp1_reg[4]/C
                         clock pessimism              0.564    48.995    
                         clock uncertainty           -0.094    48.901    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205    48.696    Receiver/ADCInFace/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         48.696    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                 46.783    

Slack (MET) :             46.783ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.159%)  route 2.297ns (79.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.854     1.913    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y24         FDRE                                         r  Receiver/ADCInFace/temp1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y24                                                      r  Receiver/ADCInFace/temp1_reg[5]/C
                         clock pessimism              0.564    48.995    
                         clock uncertainty           -0.094    48.901    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205    48.696    Receiver/ADCInFace/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         48.696    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                 46.783    

Slack (MET) :             46.810ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.534%)  route 2.420ns (77.466%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 48.438 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.549    -0.963    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          0.936     0.430    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I1_O)        0.124     0.554 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.484     2.038    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124     2.162 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.162    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X44Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.433    48.438    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.600    49.037    
                         clock uncertainty           -0.094    48.943    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.029    48.972    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.972    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                 46.810    

Slack (MET) :             46.985ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/shiftCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.580ns (21.544%)  route 2.112ns (78.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 48.434 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.669     1.728    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y26         FDRE                                         r  Receiver/ADCInFace/shiftCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.429    48.434    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y26                                                      r  Receiver/ADCInFace/shiftCounter_reg[0]/C
                         clock pessimism              0.579    49.012    
                         clock uncertainty           -0.094    48.918    
    SLICE_X35Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.713    Receiver/ADCInFace/shiftCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.713    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 46.985    

Slack (MET) :             46.985ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/shiftCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.580ns (21.544%)  route 2.112ns (78.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 48.434 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.669     1.728    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y26         FDRE                                         r  Receiver/ADCInFace/shiftCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.429    48.434    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y26                                                      r  Receiver/ADCInFace/shiftCounter_reg[1]/C
                         clock pessimism              0.579    49.012    
                         clock uncertainty           -0.094    48.918    
    SLICE_X35Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.713    Receiver/ADCInFace/shiftCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.713    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 46.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.478%)  route 0.128ns (47.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y26                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.362    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X40Y26         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.070    -0.527    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.278%)  route 0.129ns (47.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[6]/Q
                         net (fo=2, routed)           0.129    -0.361    Receiver/ADCInFace/n_0_temp1_reg[6]
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.070    -0.527    Receiver/ADCInFace/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.379    Receiver/ADCInFace/n_0_temp1_reg[11]
    SLICE_X39Y25         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.816    -0.874    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y25                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
                         clock pessimism              0.255    -0.618    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.070    -0.548    Receiver/ADCInFace/convertedValue_reg[11]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.361    Receiver/ADCInFace/n_0_temp1_reg[8]
    SLICE_X40Y26         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.070    -0.547    Receiver/ADCInFace/convertedValue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.128    -0.503 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.449    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[0]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.099    -0.350 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X43Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.817    -0.873    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.091    -0.540    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.559%)  route 0.162ns (53.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.162    -0.328    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X41Y27         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.820    -0.870    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X41Y27                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.274    -0.595    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.070    -0.525    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.463%)  route 0.183ns (56.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[10]/Q
                         net (fo=2, routed)           0.183    -0.306    Receiver/ADCInFace/n_0_temp1_reg[10]
    SLICE_X39Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.817    -0.873    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
                         clock pessimism              0.274    -0.598    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.070    -0.528    Receiver/ADCInFace/temp1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.552    -0.629    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          0.135    -0.353    Receiver/ADCInFace/currentState[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X35Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.242    -0.629    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.091    -0.538    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.730%)  route 0.189ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[6]/Q
                         net (fo=2, routed)           0.189    -0.300    Receiver/ADCInFace/n_0_temp1_reg[6]
    SLICE_X40Y26         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.066    -0.531    Receiver/ADCInFace/convertedValue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.227ns (57.825%)  route 0.166ns (42.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.556    -0.625    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.166    -0.332    Transmitter/DACInterface/currentState[1]
    SLICE_X50Y26         LUT4 (Prop_lut4_I2_O)        0.099    -0.233 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.233    Transmitter/DACInterface/p_1_in[4]
    SLICE_X50Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.274    -0.593    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.120    -0.473    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM_1
Waveform:           { 0 25 }
Period:             50.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                          
Min Period        n/a     BUFG/I              n/a            2.155     50.000  47.845   BUFGCTRL_X0Y0    SPIClkGenerator/U0/clkout2_buf/I             
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1     
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X40Y26     Receiver/ADCInFace/convertedValue_reg[0]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[10]/C  
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X39Y25     Receiver/ADCInFace/convertedValue_reg[11]/C  
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[1]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[2]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[3]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[4]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X39Y24     Receiver/ADCInFace/convertedValue_reg[5]/C   
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1     
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[10]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X39Y25     Receiver/ADCInFace/convertedValue_reg[11]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[1]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[2]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[3]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[4]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X39Y24     Receiver/ADCInFace/convertedValue_reg[5]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[7]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X35Y27     Receiver/ADCInFace/currentState_reg[0]/C     
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X35Y27     Receiver/ADCInFace/currentState_reg[1]/C     
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X40Y26     Receiver/ADCInFace/convertedValue_reg[0]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X40Y26     Receiver/ADCInFace/convertedValue_reg[0]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[10]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X39Y25     Receiver/ADCInFace/convertedValue_reg[11]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[1]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[2]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[2]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[3]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y22     Receiver/ADCInFace/convertedValue_reg[3]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y24     Receiver/ADCInFace/convertedValue_reg[4]/C   



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_1
  To Clock:  clkfbout_MMCM_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y3    SPIClkGenerator/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        4.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.615ns (33.823%)  route 3.160ns (66.177%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.562 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.947     3.508    Receiver/QPSK_Demodulator/ARG[9]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.303     3.811 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.811    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031     8.646    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.615ns (35.011%)  route 2.998ns (64.989%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.562 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.785     3.346    Receiver/QPSK_Demodulator/ARG[9]
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.303     3.649 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.649    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.032     8.647    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.499ns (33.433%)  route 2.985ns (66.567%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.450 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.771     3.221    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X43Y26         LUT6 (Prop_lut6_I4_O)        0.299     3.520 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.520    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X43Y26         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.432     8.437    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y26                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.835    
                         clock uncertainty           -0.218     8.617    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.031     8.648    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.597ns (35.771%)  route 2.868ns (64.229%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.541 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.654     3.195    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.306     3.501 r  Receiver/QPSK_Demodulator/rawQ[12]_i_1/O
                         net (fo=1, routed)           0.000     3.501    Receiver/QPSK_Demodulator/n_0_rawQ[12]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[12]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.032     8.647    Receiver/QPSK_Demodulator/rawQ_reg[12]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.519ns (34.077%)  route 2.938ns (65.923%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.467 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.725     3.192    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.302     3.494 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.494    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X40Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.432     8.437    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.835    
                         clock uncertainty           -0.218     8.617    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.032     8.649    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.499ns (34.089%)  route 2.898ns (65.911%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.450 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.685     3.135    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.299     3.434 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.434    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031     8.646    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.597ns (37.141%)  route 2.703ns (62.859%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.541 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.490     3.030    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.306     3.336 r  Receiver/QPSK_Demodulator/rawI[12]_i_1/O
                         net (fo=1, routed)           0.000     3.336    Receiver/QPSK_Demodulator/n_0_rawI[12]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawI_reg[12]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.029     8.644    Receiver/QPSK_Demodulator/rawI_reg[12]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.519ns (35.682%)  route 2.738ns (64.318%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.467 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.525     2.992    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.302     3.294 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.294    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X40Y24         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y24                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X40Y24         FDRE (Setup_fdre_C_D)        0.029     8.644    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.238ns (29.144%)  route 3.010ns (70.856%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     2.182 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.797     2.978    Receiver/QPSK_Demodulator/ARG[7]
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.306     3.284 r  Receiver/QPSK_Demodulator/rawQ[7]_i_1/O
                         net (fo=1, routed)           0.000     3.284    Receiver/QPSK_Demodulator/n_0_rawQ[7]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[7]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.031     8.646    Receiver/QPSK_Demodulator/rawQ_reg[7]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.633ns (38.591%)  route 2.599ns (61.409%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           1.690     1.183    Transmitter/QPSK_Modulator/I2[0]
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.124     1.307 r  Transmitter/QPSK_Modulator/rawI[3]_i_6/O
                         net (fo=1, routed)           0.000     1.307    Receiver/ADCInFace/S[0]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.839 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.839    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.908     2.969    Receiver/QPSK_Demodulator/ARG[4]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.299     3.268 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     3.268    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X43Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.432     8.437    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.398     8.835    
                         clock uncertainty           -0.218     8.617    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.031     8.648    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  5.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.359ns (47.388%)  route 0.399ns (52.612%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           0.227    -0.261    Receiver/ADCInFace/Q[3]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.172     0.019    Receiver/QPSK_Demodulator/ARG[3]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.110     0.129 r  Receiver/QPSK_Demodulator/rawQ[3]_i_1/O
                         net (fo=1, routed)           0.000     0.129    Receiver/QPSK_Demodulator/n_0_rawQ[3]_i_1
    SLICE_X43Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[3]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.091    -0.007    Receiver/QPSK_Demodulator/rawQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.359ns (45.565%)  route 0.429ns (54.435%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           0.227    -0.261    Receiver/ADCInFace/Q[3]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.202     0.050    Receiver/QPSK_Demodulator/ARG[3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.110     0.160 r  Receiver/QPSK_Demodulator/rawI[3]_i_1/O
                         net (fo=1, routed)           0.000     0.160    Receiver/QPSK_Demodulator/n_0_rawI[3]_i_1
    SLICE_X42Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X42Y23                                                      r  Receiver/QPSK_Demodulator/rawI_reg[3]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.120     0.022    Receiver/QPSK_Demodulator/rawI_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.446%)  route 0.607ns (76.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.607     0.118    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.163 r  Receiver/QPSK_Demodulator/rawQ[0]_i_1/O
                         net (fo=1, routed)           0.000     0.163    Receiver/QPSK_Demodulator/n_0_rawQ[0]_i_1
    SLICE_X42Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X42Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121     0.023    Receiver/QPSK_Demodulator/rawQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.953%)  route 0.591ns (76.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.591     0.101    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.146 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.146    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.092    -0.007    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.815%)  route 0.595ns (76.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.595     0.108    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.153 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.153    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X39Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X39Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.092    -0.007    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.326%)  route 0.611ns (76.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.611     0.122    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.167 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.167    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X43Y26         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y26                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.091    -0.007    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.737%)  route 0.632ns (77.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.632     0.143    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.188 r  Receiver/QPSK_Demodulator/rawI[0]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Receiver/QPSK_Demodulator/n_0_rawI[0]_i_1
    SLICE_X40Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y23                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.092    -0.006    Receiver/QPSK_Demodulator/rawI_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.183%)  route 0.652ns (77.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.652     0.165    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X39Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.210 r  Receiver/QPSK_Demodulator/rawI[2]_i_1/O
                         net (fo=1, routed)           0.000     0.210    Receiver/QPSK_Demodulator/n_0_rawI[2]_i_1
    SLICE_X39Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X39Y23                                                      r  Receiver/QPSK_Demodulator/rawI_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.091    -0.008    Receiver/QPSK_Demodulator/rawI_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           0.666     0.175    Receiver/QPSK_Demodulator/Q[1]
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.220 r  Receiver/QPSK_Demodulator/rawQ[1]_i_1/O
                         net (fo=1, routed)           0.000     0.220    Receiver/QPSK_Demodulator/n_0_rawQ[1]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[1]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.092    -0.007    Receiver/QPSK_Demodulator/rawQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.536%)  route 0.678ns (78.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.552    -0.629    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  Receiver/ADCInFace/currentState_reg[0]/Q
                         net (fo=8, routed)           0.678     0.189    Receiver/Debug_PassThroughDAC/currentState[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.234 r  Receiver/Debug_PassThroughDAC/startCurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.234    Receiver/Debug_PassThroughDAC/n_0_startCurrentState[0]_i_1
    SLICE_X45Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.819    -0.871    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X45Y26                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.092    -0.005    Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.335    Receiver/MF_I/shiftRegister_reg[128][4]_srl32
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.335    Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.335    Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.335    Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][15]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.676ns (11.874%)  route 5.017ns (88.126%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.125     4.732    Receiver/MF_I/E[0]
    SLICE_X30Y24         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.428     8.433    Receiver/MF_I/clk_out1
    SLICE_X30Y24                                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32/CLK
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.850    
    SLICE_X30Y24         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.333    Receiver/MF_I/shiftRegister_reg[128][15]_srl32
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.676ns (11.874%)  route 5.017ns (88.126%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.125     4.732    Receiver/MF_I/E[0]
    SLICE_X30Y24         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.428     8.433    Receiver/MF_I/clk_out1
    SLICE_X30Y24                                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0/CLK
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.850    
    SLICE_X30Y24         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.333    Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  3.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.562    -0.619    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y35                                                       r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[1]/Q
                         net (fo=8, routed)           0.214    -0.265    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_addr[1]
    RAMB36_X0Y7          RAMB36E1                                     r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.876    -0.813    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y7                                                       r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism              0.254    -0.559    
                         clock uncertainty            0.074    -0.484    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.301    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.285%)  route 0.179ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.562    -0.619    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X10Y36                                                      r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[7]/Q
                         net (fo=8, routed)           0.179    -0.293    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_addr[7]
    RAMB36_X0Y7          RAMB36E1                                     r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.876    -0.813    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y7                                                       r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.074    -0.464    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.334    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.179%)  route 0.169ns (50.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.564    -0.617    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X56Y13                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.169    -0.284    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[15]
    SLICE_X54Y13         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.832    -0.858    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y13                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X54Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.326    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y22                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/Q
                         net (fo=1, routed)           0.059    -0.438    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[9]
    SLICE_X54Y22         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.824    -0.866    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y22                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.074    -0.538    
    SLICE_X54Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.482    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.564    -0.617    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.420    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]
    SLICE_X55Y10         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.835    -0.855    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.078    -0.465    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.421    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]
    SLICE_X55Y12         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.833    -0.857    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.078    -0.466    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y23                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[14]/Q
                         net (fo=1, routed)           0.059    -0.438    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[14]
    SLICE_X56Y23         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.822    -0.868    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y23                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8/CLK
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.074    -0.538    
    SLICE_X56Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.483    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.564    -0.617    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.420    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]
    SLICE_X55Y10         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.835    -0.855    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.076    -0.467    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/Q
                         net (fo=1, routed)           0.056    -0.421    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]
    SLICE_X55Y12         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.833    -0.857    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.076    -0.468    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.opbuff_cntrl_src_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.553    -0.628    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X53Y24                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.opbuff_cntrl_src_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.opbuff_cntrl_src_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.431    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/I2[1]
    SLICE_X53Y24         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.821    -0.869    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/aclk
    SLICE_X53Y24                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.076    -0.478    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        4.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.615ns (33.823%)  route 3.160ns (66.177%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.562 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.947     3.508    Receiver/QPSK_Demodulator/ARG[9]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.303     3.811 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.811    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031     8.650    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.615ns (35.011%)  route 2.998ns (64.989%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.562 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.785     3.346    Receiver/QPSK_Demodulator/ARG[9]
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.303     3.649 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.649    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.032     8.651    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.499ns (33.433%)  route 2.985ns (66.567%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.450 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.771     3.221    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X43Y26         LUT6 (Prop_lut6_I4_O)        0.299     3.520 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.520    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X43Y26         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.432     8.437    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y26                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.835    
                         clock uncertainty           -0.214     8.621    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.031     8.652    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.597ns (35.771%)  route 2.868ns (64.229%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.541 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.654     3.195    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.306     3.501 r  Receiver/QPSK_Demodulator/rawQ[12]_i_1/O
                         net (fo=1, routed)           0.000     3.501    Receiver/QPSK_Demodulator/n_0_rawQ[12]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[12]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.032     8.651    Receiver/QPSK_Demodulator/rawQ_reg[12]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.519ns (34.077%)  route 2.938ns (65.923%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.467 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.725     3.192    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.302     3.494 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.494    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X40Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.432     8.437    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.835    
                         clock uncertainty           -0.214     8.621    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.032     8.653    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.499ns (34.089%)  route 2.898ns (65.911%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.450 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.685     3.135    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.299     3.434 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.434    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031     8.650    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.597ns (37.141%)  route 2.703ns (62.859%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.541 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.490     3.030    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.306     3.336 r  Receiver/QPSK_Demodulator/rawI[12]_i_1/O
                         net (fo=1, routed)           0.000     3.336    Receiver/QPSK_Demodulator/n_0_rawI[12]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawI_reg[12]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.029     8.648    Receiver/QPSK_Demodulator/rawI_reg[12]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.519ns (35.682%)  route 2.738ns (64.318%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.467 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.525     2.992    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.302     3.294 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.294    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X40Y24         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y24                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X40Y24         FDRE (Setup_fdre_C_D)        0.029     8.648    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.238ns (29.144%)  route 3.010ns (70.856%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     2.182 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.797     2.978    Receiver/QPSK_Demodulator/ARG[7]
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.306     3.284 r  Receiver/QPSK_Demodulator/rawQ[7]_i_1/O
                         net (fo=1, routed)           0.000     3.284    Receiver/QPSK_Demodulator/n_0_rawQ[7]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[7]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.031     8.650    Receiver/QPSK_Demodulator/rawQ_reg[7]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.633ns (38.591%)  route 2.599ns (61.409%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           1.690     1.183    Transmitter/QPSK_Modulator/I2[0]
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.124     1.307 r  Transmitter/QPSK_Modulator/rawI[3]_i_6/O
                         net (fo=1, routed)           0.000     1.307    Receiver/ADCInFace/S[0]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.839 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.839    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.908     2.969    Receiver/QPSK_Demodulator/ARG[4]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.299     3.268 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     3.268    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X43Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.432     8.437    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.398     8.835    
                         clock uncertainty           -0.214     8.621    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.031     8.652    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  5.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.359ns (47.388%)  route 0.399ns (52.612%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           0.227    -0.261    Receiver/ADCInFace/Q[3]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.172     0.019    Receiver/QPSK_Demodulator/ARG[3]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.110     0.129 r  Receiver/QPSK_Demodulator/rawQ[3]_i_1/O
                         net (fo=1, routed)           0.000     0.129    Receiver/QPSK_Demodulator/n_0_rawQ[3]_i_1
    SLICE_X43Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[3]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.091    -0.011    Receiver/QPSK_Demodulator/rawQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.359ns (45.565%)  route 0.429ns (54.435%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           0.227    -0.261    Receiver/ADCInFace/Q[3]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.202     0.050    Receiver/QPSK_Demodulator/ARG[3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.110     0.160 r  Receiver/QPSK_Demodulator/rawI[3]_i_1/O
                         net (fo=1, routed)           0.000     0.160    Receiver/QPSK_Demodulator/n_0_rawI[3]_i_1
    SLICE_X42Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X42Y23                                                      r  Receiver/QPSK_Demodulator/rawI_reg[3]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.120     0.018    Receiver/QPSK_Demodulator/rawI_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.446%)  route 0.607ns (76.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.607     0.118    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.163 r  Receiver/QPSK_Demodulator/rawQ[0]_i_1/O
                         net (fo=1, routed)           0.000     0.163    Receiver/QPSK_Demodulator/n_0_rawQ[0]_i_1
    SLICE_X42Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X42Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121     0.019    Receiver/QPSK_Demodulator/rawQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.953%)  route 0.591ns (76.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.591     0.101    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.146 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.146    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.092    -0.011    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.815%)  route 0.595ns (76.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.595     0.108    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.153 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.153    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X39Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X39Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.092    -0.011    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.326%)  route 0.611ns (76.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.611     0.122    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.167 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.167    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X43Y26         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y26                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.091    -0.011    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.737%)  route 0.632ns (77.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.632     0.143    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.188 r  Receiver/QPSK_Demodulator/rawI[0]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Receiver/QPSK_Demodulator/n_0_rawI[0]_i_1
    SLICE_X40Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y23                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.092    -0.010    Receiver/QPSK_Demodulator/rawI_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.183%)  route 0.652ns (77.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.652     0.165    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X39Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.210 r  Receiver/QPSK_Demodulator/rawI[2]_i_1/O
                         net (fo=1, routed)           0.000     0.210    Receiver/QPSK_Demodulator/n_0_rawI[2]_i_1
    SLICE_X39Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X39Y23                                                      r  Receiver/QPSK_Demodulator/rawI_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.091    -0.012    Receiver/QPSK_Demodulator/rawI_reg[2]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           0.666     0.175    Receiver/QPSK_Demodulator/Q[1]
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.220 r  Receiver/QPSK_Demodulator/rawQ[1]_i_1/O
                         net (fo=1, routed)           0.000     0.220    Receiver/QPSK_Demodulator/n_0_rawQ[1]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[1]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.092    -0.011    Receiver/QPSK_Demodulator/rawQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.536%)  route 0.678ns (78.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.552    -0.629    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  Receiver/ADCInFace/currentState_reg[0]/Q
                         net (fo=8, routed)           0.678     0.189    Receiver/Debug_PassThroughDAC/currentState[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.234 r  Receiver/Debug_PassThroughDAC/startCurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.234    Receiver/Debug_PassThroughDAC/n_0_startCurrentState[0]_i_1
    SLICE_X45Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.819    -0.871    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X45Y26                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.092    -0.009    Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.244    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        5.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.701ns  (logic 0.839ns (22.667%)  route 2.862ns (77.333%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 48.438 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 39.037 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.549    39.037    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X45Y26                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.419    39.456 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.378    40.835    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.296    41.131 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.484    42.615    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124    42.739 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.739    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X44Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.433    48.438    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.836    
                         clock uncertainty           -0.218    48.618    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.029    48.647    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.647    
                         arrival time                         -42.739    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.302ns  (logic 0.839ns (25.409%)  route 2.463ns (74.591%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 48.438 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 39.037 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.549    39.037    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X45Y26                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.419    39.456 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.378    40.835    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.296    41.131 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.084    42.215    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124    42.339 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.339    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X44Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.433    48.438    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.836    
                         clock uncertainty           -0.218    48.618    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.031    48.649    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.649    
                         arrival time                         -42.339    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.984ns  (logic 0.558ns (18.698%)  route 2.426ns (81.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           1.890    41.459    Receiver/Debug_PassThroughDAC/P[0]
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    41.583 r  Receiver/Debug_PassThroughDAC/tempBuffer[0]_i_1/O
                         net (fo=1, routed)           0.536    42.119    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[0]_i_1
    SLICE_X43Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.218    48.615    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)       -0.047    48.568    Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.568    
                         arrival time                         -42.119    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.100ns  (logic 0.580ns (18.712%)  route 2.520ns (81.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 39.038 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    39.038    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    39.494 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         2.520    42.014    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124    42.138 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.138    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.840    
                         clock uncertainty           -0.218    48.622    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.029    48.651    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.651    
                         arrival time                         -42.138    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.128ns  (logic 0.608ns (19.440%)  route 2.520ns (80.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 39.038 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    39.038    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    39.494 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         2.520    42.014    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.152    42.166 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.166    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.840    
                         clock uncertainty           -0.218    48.622    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.075    48.697    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.697    
                         arrival time                         -42.166    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.792ns  (logic 0.558ns (19.984%)  route 2.234ns (80.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 48.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           2.234    41.803    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    41.927 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    41.927    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X44Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.431    48.436    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.834    
                         clock uncertainty           -0.218    48.616    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.031    48.647    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.647    
                         arrival time                         -41.927    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.794ns  (logic 0.773ns (27.663%)  route 2.021ns (72.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 39.035 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.547    39.035    Receiver/ADCInFace/clk_out1
    SLICE_X34Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.478    39.513 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           2.021    41.535    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.295    41.830 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    41.830    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X35Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.218    48.615    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)        0.029    48.644    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.644    
                         arrival time                         -41.830    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.694ns  (logic 0.558ns (20.710%)  route 2.136ns (79.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           2.136    41.705    Receiver/Debug_PassThroughDAC/P[4]
    SLICE_X43Y24         LUT6 (Prop_lut6_I0_O)        0.124    41.829 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    41.829    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X43Y24         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y24                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.218    48.615    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.031    48.646    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         48.646    
                         arrival time                         -41.829    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.670ns  (logic 0.558ns (20.902%)  route 2.112ns (79.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 48.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           2.112    41.681    Receiver/Debug_PassThroughDAC/P[10]
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    41.805 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    41.805    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X44Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.431    48.436    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.398    48.834    
                         clock uncertainty           -0.218    48.616    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.032    48.648    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         48.648    
                         arrival time                         -41.805    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.564ns  (logic 0.558ns (21.760%)  route 2.006ns (78.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           2.006    41.575    Receiver/Debug_PassThroughDAC/P[6]
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    41.699 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    41.699    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X43Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.218    48.615    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.031    48.646    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.646    
                         arrival time                         -41.699    
  -------------------------------------------------------------------
                         slack                                  6.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.171ns (28.004%)  route 0.440ns (71.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           0.324    -0.086    Transmitter/DACInterface/P[3]
    SLICE_X50Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.041 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.116     0.075    Transmitter/DACInterface/p_1_in[3]
    SLICE_X50Y29         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y29                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.060    -0.030    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.171ns (23.736%)  route 0.549ns (76.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.549     0.140    Transmitter/DACInterface/P[8]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.185 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.185    Transmitter/DACInterface/p_1_in[8]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     0.027    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.246ns (31.425%)  route 0.537ns (68.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.552    -0.629    Receiver/ADCInFace/clk_out1
    SLICE_X34Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.481 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.537     0.055    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.098     0.153 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.153    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X35Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.092    -0.006    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.171ns (23.298%)  route 0.563ns (76.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           0.563     0.153    Transmitter/DACInterface/P[5]
    SLICE_X50Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.198 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.198    Transmitter/DACInterface/p_1_in[5]
    SLICE_X50Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.121     0.027    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.293ns (35.610%)  route 0.530ns (64.390%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/DACInterface/clk_out1
    SLICE_X50Y27                                                      r  Transmitter/DACInterface/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Transmitter/DACInterface/startCurrentState_reg[1]/Q
                         net (fo=4, routed)           0.248    -0.230    Transmitter/DACInterface/startCurrentState[1]
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.099    -0.131 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           0.282     0.151    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.046     0.197 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.823    -0.867    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.218    -0.093    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.107     0.014    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.171ns (22.878%)  route 0.576ns (77.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           0.576     0.167    Transmitter/DACInterface/P[9]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.212 r  Transmitter/DACInterface/tempBuffer[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.212    Transmitter/DACInterface/p_1_in[9]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     0.027    Transmitter/DACInterface/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.292ns (35.532%)  route 0.530ns (64.468%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/DACInterface/clk_out1
    SLICE_X50Y27                                                      r  Transmitter/DACInterface/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Transmitter/DACInterface/startCurrentState_reg[1]/Q
                         net (fo=4, routed)           0.248    -0.230    Transmitter/DACInterface/startCurrentState[1]
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.099    -0.131 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           0.282     0.151    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.196 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.196    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.823    -0.867    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.218    -0.093    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.091    -0.002    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.171ns (22.140%)  route 0.601ns (77.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.601     0.191    Transmitter/DACInterface/P[2]
    SLICE_X50Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.236 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.236    Transmitter/DACInterface/p_1_in[2]
    SLICE_X50Y29         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y29                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.120     0.030    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.171ns (22.050%)  route 0.605ns (77.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.605     0.195    Transmitter/DACInterface/P[10]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.240 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.240    Transmitter/DACInterface/p_1_in[10]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     0.027    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.171ns (21.179%)  route 0.636ns (78.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.636     0.227    Transmitter/DACInterface/P[7]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.272 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.272    Transmitter/DACInterface/p_1_in[7]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120     0.026    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        5.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.701ns  (logic 0.839ns (22.667%)  route 2.862ns (77.333%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 48.438 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 39.037 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.549    39.037    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X45Y26                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.419    39.456 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.378    40.835    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.296    41.131 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.484    42.615    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124    42.739 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.739    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X44Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.433    48.438    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.836    
                         clock uncertainty           -0.218    48.618    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.029    48.647    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.647    
                         arrival time                         -42.739    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.302ns  (logic 0.839ns (25.409%)  route 2.463ns (74.591%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 48.438 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 39.037 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.549    39.037    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X45Y26                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.419    39.456 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.378    40.835    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.296    41.131 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.084    42.215    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124    42.339 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.339    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X44Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.433    48.438    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.836    
                         clock uncertainty           -0.218    48.618    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.031    48.649    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.649    
                         arrival time                         -42.339    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.984ns  (logic 0.558ns (18.698%)  route 2.426ns (81.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           1.890    41.459    Receiver/Debug_PassThroughDAC/P[0]
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    41.583 r  Receiver/Debug_PassThroughDAC/tempBuffer[0]_i_1/O
                         net (fo=1, routed)           0.536    42.119    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[0]_i_1
    SLICE_X43Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.218    48.615    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)       -0.047    48.568    Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.568    
                         arrival time                         -42.119    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.100ns  (logic 0.580ns (18.712%)  route 2.520ns (81.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 39.038 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    39.038    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    39.494 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         2.520    42.014    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124    42.138 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.138    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.840    
                         clock uncertainty           -0.218    48.622    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.029    48.651    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.651    
                         arrival time                         -42.138    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.128ns  (logic 0.608ns (19.440%)  route 2.520ns (80.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 39.038 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    39.038    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    39.494 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         2.520    42.014    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.152    42.166 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.166    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.840    
                         clock uncertainty           -0.218    48.622    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.075    48.697    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.697    
                         arrival time                         -42.166    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.792ns  (logic 0.558ns (19.984%)  route 2.234ns (80.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 48.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           2.234    41.803    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    41.927 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    41.927    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X44Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.431    48.436    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.834    
                         clock uncertainty           -0.218    48.616    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.031    48.647    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.647    
                         arrival time                         -41.927    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.794ns  (logic 0.773ns (27.663%)  route 2.021ns (72.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 39.035 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.547    39.035    Receiver/ADCInFace/clk_out1
    SLICE_X34Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.478    39.513 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           2.021    41.535    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.295    41.830 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    41.830    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X35Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.218    48.615    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)        0.029    48.644    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.644    
                         arrival time                         -41.830    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.694ns  (logic 0.558ns (20.710%)  route 2.136ns (79.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           2.136    41.705    Receiver/Debug_PassThroughDAC/P[4]
    SLICE_X43Y24         LUT6 (Prop_lut6_I0_O)        0.124    41.829 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    41.829    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X43Y24         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y24                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.218    48.615    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.031    48.646    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         48.646    
                         arrival time                         -41.829    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.670ns  (logic 0.558ns (20.902%)  route 2.112ns (79.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 48.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           2.112    41.681    Receiver/Debug_PassThroughDAC/P[10]
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    41.805 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    41.805    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X44Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.431    48.436    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.398    48.834    
                         clock uncertainty           -0.218    48.616    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.032    48.648    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         48.648    
                         arrival time                         -41.805    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.564ns  (logic 0.558ns (21.760%)  route 2.006ns (78.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           2.006    41.575    Receiver/Debug_PassThroughDAC/P[6]
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    41.699 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    41.699    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X43Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.218    48.615    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.031    48.646    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.646    
                         arrival time                         -41.699    
  -------------------------------------------------------------------
                         slack                                  6.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.171ns (28.004%)  route 0.440ns (71.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           0.324    -0.086    Transmitter/DACInterface/P[3]
    SLICE_X50Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.041 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.116     0.075    Transmitter/DACInterface/p_1_in[3]
    SLICE_X50Y29         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y29                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.060    -0.030    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.171ns (23.736%)  route 0.549ns (76.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.549     0.140    Transmitter/DACInterface/P[8]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.185 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.185    Transmitter/DACInterface/p_1_in[8]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     0.027    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.246ns (31.425%)  route 0.537ns (68.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.552    -0.629    Receiver/ADCInFace/clk_out1
    SLICE_X34Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.481 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.537     0.055    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.098     0.153 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.153    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X35Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.092    -0.006    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.171ns (23.298%)  route 0.563ns (76.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           0.563     0.153    Transmitter/DACInterface/P[5]
    SLICE_X50Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.198 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.198    Transmitter/DACInterface/p_1_in[5]
    SLICE_X50Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.121     0.027    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.293ns (35.610%)  route 0.530ns (64.390%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/DACInterface/clk_out1
    SLICE_X50Y27                                                      r  Transmitter/DACInterface/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Transmitter/DACInterface/startCurrentState_reg[1]/Q
                         net (fo=4, routed)           0.248    -0.230    Transmitter/DACInterface/startCurrentState[1]
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.099    -0.131 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           0.282     0.151    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.046     0.197 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.823    -0.867    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.218    -0.093    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.107     0.014    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.171ns (22.878%)  route 0.576ns (77.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           0.576     0.167    Transmitter/DACInterface/P[9]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.212 r  Transmitter/DACInterface/tempBuffer[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.212    Transmitter/DACInterface/p_1_in[9]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     0.027    Transmitter/DACInterface/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.292ns (35.532%)  route 0.530ns (64.468%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/DACInterface/clk_out1
    SLICE_X50Y27                                                      r  Transmitter/DACInterface/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Transmitter/DACInterface/startCurrentState_reg[1]/Q
                         net (fo=4, routed)           0.248    -0.230    Transmitter/DACInterface/startCurrentState[1]
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.099    -0.131 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           0.282     0.151    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.196 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.196    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.823    -0.867    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.218    -0.093    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.091    -0.002    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.171ns (22.140%)  route 0.601ns (77.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.601     0.191    Transmitter/DACInterface/P[2]
    SLICE_X50Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.236 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.236    Transmitter/DACInterface/p_1_in[2]
    SLICE_X50Y29         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y29                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.120     0.030    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.171ns (22.050%)  route 0.605ns (77.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.605     0.195    Transmitter/DACInterface/P[10]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.240 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.240    Transmitter/DACInterface/p_1_in[10]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     0.027    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.171ns (21.179%)  route 0.636ns (78.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.636     0.227    Transmitter/DACInterface/P[7]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.272 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.272    Transmitter/DACInterface/p_1_in[7]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120     0.026    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       46.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[10]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[10]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[9]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.780ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.159%)  route 2.297ns (79.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.854     1.913    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y24         FDRE                                         r  Receiver/ADCInFace/temp1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y24                                                      r  Receiver/ADCInFace/temp1_reg[4]/C
                         clock pessimism              0.564    48.995    
                         clock uncertainty           -0.098    48.897    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205    48.692    Receiver/ADCInFace/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         48.692    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                 46.780    

Slack (MET) :             46.780ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.159%)  route 2.297ns (79.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.854     1.913    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y24         FDRE                                         r  Receiver/ADCInFace/temp1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y24                                                      r  Receiver/ADCInFace/temp1_reg[5]/C
                         clock pessimism              0.564    48.995    
                         clock uncertainty           -0.098    48.897    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205    48.692    Receiver/ADCInFace/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         48.692    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                 46.780    

Slack (MET) :             46.807ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.534%)  route 2.420ns (77.466%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 48.438 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.549    -0.963    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          0.936     0.430    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I1_O)        0.124     0.554 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.484     2.038    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124     2.162 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.162    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X44Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.433    48.438    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.600    49.037    
                         clock uncertainty           -0.098    48.939    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.029    48.968    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.968    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                 46.807    

Slack (MET) :             46.982ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/shiftCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.580ns (21.544%)  route 2.112ns (78.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 48.434 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.669     1.728    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y26         FDRE                                         r  Receiver/ADCInFace/shiftCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.429    48.434    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y26                                                      r  Receiver/ADCInFace/shiftCounter_reg[0]/C
                         clock pessimism              0.579    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X35Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.709    Receiver/ADCInFace/shiftCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.709    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 46.982    

Slack (MET) :             46.982ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/shiftCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.580ns (21.544%)  route 2.112ns (78.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 48.434 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.669     1.728    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y26         FDRE                                         r  Receiver/ADCInFace/shiftCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.429    48.434    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y26                                                      r  Receiver/ADCInFace/shiftCounter_reg[1]/C
                         clock pessimism              0.579    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X35Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.709    Receiver/ADCInFace/shiftCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.709    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 46.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.478%)  route 0.128ns (47.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y26                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.362    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X40Y26         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.098    -0.499    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.070    -0.429    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.278%)  route 0.129ns (47.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[6]/Q
                         net (fo=2, routed)           0.129    -0.361    Receiver/ADCInFace/n_0_temp1_reg[6]
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.098    -0.499    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.070    -0.429    Receiver/ADCInFace/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.379    Receiver/ADCInFace/n_0_temp1_reg[11]
    SLICE_X39Y25         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.816    -0.874    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y25                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
                         clock pessimism              0.255    -0.618    
                         clock uncertainty            0.098    -0.520    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.070    -0.450    Receiver/ADCInFace/convertedValue_reg[11]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.361    Receiver/ADCInFace/n_0_temp1_reg[8]
    SLICE_X40Y26         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.098    -0.519    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.070    -0.449    Receiver/ADCInFace/convertedValue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.128    -0.503 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.449    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[0]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.099    -0.350 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X43Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.817    -0.873    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.098    -0.533    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.091    -0.442    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.559%)  route 0.162ns (53.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.162    -0.328    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X41Y27         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.820    -0.870    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X41Y27                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.098    -0.497    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.070    -0.427    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.463%)  route 0.183ns (56.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[10]/Q
                         net (fo=2, routed)           0.183    -0.306    Receiver/ADCInFace/n_0_temp1_reg[10]
    SLICE_X39Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.817    -0.873    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
                         clock pessimism              0.274    -0.598    
                         clock uncertainty            0.098    -0.500    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.070    -0.430    Receiver/ADCInFace/temp1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.552    -0.629    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          0.135    -0.353    Receiver/ADCInFace/currentState[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X35Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.098    -0.531    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.091    -0.440    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.730%)  route 0.189ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[6]/Q
                         net (fo=2, routed)           0.189    -0.300    Receiver/ADCInFace/n_0_temp1_reg[6]
    SLICE_X40Y26         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.098    -0.499    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.066    -0.433    Receiver/ADCInFace/convertedValue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.227ns (57.825%)  route 0.166ns (42.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.556    -0.625    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.166    -0.332    Transmitter/DACInterface/currentState[1]
    SLICE_X50Y26         LUT4 (Prop_lut4_I2_O)        0.099    -0.233 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.233    Transmitter/DACInterface/p_1_in[4]
    SLICE_X50Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.274    -0.593    
                         clock uncertainty            0.098    -0.495    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.120    -0.375    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        3.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.335    Receiver/MF_I/shiftRegister_reg[128][4]_srl32
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.335    Receiver/MF_I/shiftRegister_reg[128][4]_srl32__0
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.335    Receiver/MF_I/shiftRegister_reg[128][4]_srl32__1
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.676ns (11.868%)  route 5.020ns (88.132%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.128     4.735    Receiver/MF_I/E[0]
    SLICE_X34Y22         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/MF_I/clk_out1
    SLICE_X34Y22                                                      r  Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X34Y22         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.335    Receiver/MF_I/shiftRegister_reg[128][4]_srl32__2
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__3
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__4
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__5
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.676ns (11.860%)  route 5.024ns (88.140%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.132     4.739    Receiver/MF_I/E[0]
    SLICE_X30Y19         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.434     8.439    Receiver/MF_I/clk_out1
    SLICE_X30Y19                                                      r  Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6/CLK
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y19         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_I/shiftRegister_reg[128][6]_srl32__6
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][15]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.676ns (11.874%)  route 5.017ns (88.126%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.125     4.732    Receiver/MF_I/E[0]
    SLICE_X30Y24         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.428     8.433    Receiver/MF_I/clk_out1
    SLICE_X30Y24                                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32/CLK
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.850    
    SLICE_X30Y24         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.333    Receiver/MF_I/shiftRegister_reg[128][15]_srl32
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.676ns (11.874%)  route 5.017ns (88.126%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    -0.962    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         1.387     0.882    Transmitter/PSF_I/ps_out_sampleAvailable
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.006 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.505     2.510    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.606 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.125     4.732    Receiver/MF_I/E[0]
    SLICE_X30Y24         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.428     8.433    Receiver/MF_I/clk_out1
    SLICE_X30Y24                                                      r  Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0/CLK
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.850    
    SLICE_X30Y24         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.333    Receiver/MF_I/shiftRegister_reg[128][15]_srl32__0
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  3.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.562    -0.619    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y35                                                       r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[1]/Q
                         net (fo=8, routed)           0.214    -0.265    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_addr[1]
    RAMB36_X0Y7          RAMB36E1                                     r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.876    -0.813    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y7                                                       r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism              0.254    -0.559    
                         clock uncertainty            0.074    -0.484    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.301    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.285%)  route 0.179ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.562    -0.619    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X10Y36                                                      r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_addr_stage1.sin_addr_reg[7]/Q
                         net (fo=8, routed)           0.179    -0.293    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_addr[7]
    RAMB36_X0Y7          RAMB36E1                                     r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.876    -0.813    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y7                                                       r  Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.074    -0.464    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.334    Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.179%)  route 0.169ns (50.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.564    -0.617    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X56Y13                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.169    -0.284    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[15]
    SLICE_X54Y13         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.832    -0.858    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y13                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X54Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.326    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y22                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/Q
                         net (fo=1, routed)           0.059    -0.438    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[9]
    SLICE_X54Y22         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.824    -0.866    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y22                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.074    -0.538    
    SLICE_X54Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.482    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.564    -0.617    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.420    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]
    SLICE_X55Y10         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.835    -0.855    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.078    -0.465    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.421    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]
    SLICE_X55Y12         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.833    -0.857    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.078    -0.466    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y23                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[14]/Q
                         net (fo=1, routed)           0.059    -0.438    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[14]
    SLICE_X56Y23         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.822    -0.868    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y23                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8/CLK
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.074    -0.538    
    SLICE_X56Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.483    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.564    -0.617    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.420    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]
    SLICE_X55Y10         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.835    -0.855    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y10                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.076    -0.467    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/Q
                         net (fo=1, routed)           0.056    -0.421    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]
    SLICE_X55Y12         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.833    -0.857    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.076    -0.468    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.opbuff_cntrl_src_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.553    -0.628    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X53Y24                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.opbuff_cntrl_src_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.opbuff_cntrl_src_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.431    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/I2[1]
    SLICE_X53Y24         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.821    -0.869    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/aclk
    SLICE_X53Y24                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.076    -0.478    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        4.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.615ns (33.823%)  route 3.160ns (66.177%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.562 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.947     3.508    Receiver/QPSK_Demodulator/ARG[9]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.303     3.811 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.811    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031     8.646    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.615ns (35.011%)  route 2.998ns (64.989%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.562 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.785     3.346    Receiver/QPSK_Demodulator/ARG[9]
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.303     3.649 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.649    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.032     8.647    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.499ns (33.433%)  route 2.985ns (66.567%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.450 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.771     3.221    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X43Y26         LUT6 (Prop_lut6_I4_O)        0.299     3.520 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.520    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X43Y26         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.432     8.437    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y26                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.835    
                         clock uncertainty           -0.218     8.617    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.031     8.648    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.597ns (35.771%)  route 2.868ns (64.229%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.541 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.654     3.195    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.306     3.501 r  Receiver/QPSK_Demodulator/rawQ[12]_i_1/O
                         net (fo=1, routed)           0.000     3.501    Receiver/QPSK_Demodulator/n_0_rawQ[12]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[12]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.032     8.647    Receiver/QPSK_Demodulator/rawQ_reg[12]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.519ns (34.077%)  route 2.938ns (65.923%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.467 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.725     3.192    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.302     3.494 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.494    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X40Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.432     8.437    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.835    
                         clock uncertainty           -0.218     8.617    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.032     8.649    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.499ns (34.089%)  route 2.898ns (65.911%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.450 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.685     3.135    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.299     3.434 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.434    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031     8.646    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.597ns (37.141%)  route 2.703ns (62.859%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.541 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.490     3.030    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.306     3.336 r  Receiver/QPSK_Demodulator/rawI[12]_i_1/O
                         net (fo=1, routed)           0.000     3.336    Receiver/QPSK_Demodulator/n_0_rawI[12]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawI_reg[12]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.029     8.644    Receiver/QPSK_Demodulator/rawI_reg[12]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.519ns (35.682%)  route 2.738ns (64.318%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.467 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.525     2.992    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.302     3.294 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.294    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X40Y24         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y24                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X40Y24         FDRE (Setup_fdre_C_D)        0.029     8.644    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.238ns (29.144%)  route 3.010ns (70.856%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     2.182 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.797     2.978    Receiver/QPSK_Demodulator/ARG[7]
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.306     3.284 r  Receiver/QPSK_Demodulator/rawQ[7]_i_1/O
                         net (fo=1, routed)           0.000     3.284    Receiver/QPSK_Demodulator/n_0_rawQ[7]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[7]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.031     8.646    Receiver/QPSK_Demodulator/rawQ_reg[7]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.633ns (38.591%)  route 2.599ns (61.409%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           1.690     1.183    Transmitter/QPSK_Modulator/I2[0]
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.124     1.307 r  Transmitter/QPSK_Modulator/rawI[3]_i_6/O
                         net (fo=1, routed)           0.000     1.307    Receiver/ADCInFace/S[0]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.839 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.839    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.908     2.969    Receiver/QPSK_Demodulator/ARG[4]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.299     3.268 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     3.268    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X43Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.432     8.437    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.398     8.835    
                         clock uncertainty           -0.218     8.617    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.031     8.648    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  5.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.359ns (47.388%)  route 0.399ns (52.612%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           0.227    -0.261    Receiver/ADCInFace/Q[3]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.172     0.019    Receiver/QPSK_Demodulator/ARG[3]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.110     0.129 r  Receiver/QPSK_Demodulator/rawQ[3]_i_1/O
                         net (fo=1, routed)           0.000     0.129    Receiver/QPSK_Demodulator/n_0_rawQ[3]_i_1
    SLICE_X43Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[3]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.091    -0.007    Receiver/QPSK_Demodulator/rawQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.359ns (45.565%)  route 0.429ns (54.435%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           0.227    -0.261    Receiver/ADCInFace/Q[3]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.202     0.050    Receiver/QPSK_Demodulator/ARG[3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.110     0.160 r  Receiver/QPSK_Demodulator/rawI[3]_i_1/O
                         net (fo=1, routed)           0.000     0.160    Receiver/QPSK_Demodulator/n_0_rawI[3]_i_1
    SLICE_X42Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X42Y23                                                      r  Receiver/QPSK_Demodulator/rawI_reg[3]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.120     0.022    Receiver/QPSK_Demodulator/rawI_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.446%)  route 0.607ns (76.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.607     0.118    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.163 r  Receiver/QPSK_Demodulator/rawQ[0]_i_1/O
                         net (fo=1, routed)           0.000     0.163    Receiver/QPSK_Demodulator/n_0_rawQ[0]_i_1
    SLICE_X42Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X42Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121     0.023    Receiver/QPSK_Demodulator/rawQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.953%)  route 0.591ns (76.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.591     0.101    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.146 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.146    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.092    -0.007    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.815%)  route 0.595ns (76.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.595     0.108    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.153 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.153    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X39Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X39Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.092    -0.007    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.326%)  route 0.611ns (76.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.611     0.122    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.167 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.167    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X43Y26         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y26                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.091    -0.007    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.737%)  route 0.632ns (77.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.632     0.143    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.188 r  Receiver/QPSK_Demodulator/rawI[0]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Receiver/QPSK_Demodulator/n_0_rawI[0]_i_1
    SLICE_X40Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y23                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.092    -0.006    Receiver/QPSK_Demodulator/rawI_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.183%)  route 0.652ns (77.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.652     0.165    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X39Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.210 r  Receiver/QPSK_Demodulator/rawI[2]_i_1/O
                         net (fo=1, routed)           0.000     0.210    Receiver/QPSK_Demodulator/n_0_rawI[2]_i_1
    SLICE_X39Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X39Y23                                                      r  Receiver/QPSK_Demodulator/rawI_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.091    -0.008    Receiver/QPSK_Demodulator/rawI_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           0.666     0.175    Receiver/QPSK_Demodulator/Q[1]
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.220 r  Receiver/QPSK_Demodulator/rawQ[1]_i_1/O
                         net (fo=1, routed)           0.000     0.220    Receiver/QPSK_Demodulator/n_0_rawQ[1]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[1]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.092    -0.007    Receiver/QPSK_Demodulator/rawQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.536%)  route 0.678ns (78.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.552    -0.629    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  Receiver/ADCInFace/currentState_reg[0]/Q
                         net (fo=8, routed)           0.678     0.189    Receiver/Debug_PassThroughDAC/currentState[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.234 r  Receiver/Debug_PassThroughDAC/startCurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.234    Receiver/Debug_PassThroughDAC/n_0_startCurrentState[0]_i_1
    SLICE_X45Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.819    -0.871    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X45Y26                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.092    -0.005    Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        4.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.615ns (33.823%)  route 3.160ns (66.177%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.562 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.947     3.508    Receiver/QPSK_Demodulator/ARG[9]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.303     3.811 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.811    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031     8.650    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.615ns (35.011%)  route 2.998ns (64.989%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.562 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.785     3.346    Receiver/QPSK_Demodulator/ARG[9]
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.303     3.649 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.649    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.032     8.651    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.499ns (33.433%)  route 2.985ns (66.567%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.450 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.771     3.221    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X43Y26         LUT6 (Prop_lut6_I4_O)        0.299     3.520 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.520    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X43Y26         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.432     8.437    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y26                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.835    
                         clock uncertainty           -0.214     8.621    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.031     8.652    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.597ns (35.771%)  route 2.868ns (64.229%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.541 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.654     3.195    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.306     3.501 r  Receiver/QPSK_Demodulator/rawQ[12]_i_1/O
                         net (fo=1, routed)           0.000     3.501    Receiver/QPSK_Demodulator/n_0_rawQ[12]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[12]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.032     8.651    Receiver/QPSK_Demodulator/rawQ_reg[12]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.519ns (34.077%)  route 2.938ns (65.923%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.467 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.725     3.192    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.302     3.494 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.494    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X40Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.432     8.437    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.835    
                         clock uncertainty           -0.214     8.621    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.032     8.653    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.499ns (34.089%)  route 2.898ns (65.911%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.450 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.685     3.135    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.299     3.434 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.434    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031     8.650    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.597ns (37.141%)  route 2.703ns (62.859%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.541 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.490     3.030    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.306     3.336 r  Receiver/QPSK_Demodulator/rawI[12]_i_1/O
                         net (fo=1, routed)           0.000     3.336    Receiver/QPSK_Demodulator/n_0_rawI[12]_i_1
    SLICE_X40Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y25                                                      r  Receiver/QPSK_Demodulator/rawI_reg[12]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.029     8.648    Receiver/QPSK_Demodulator/rawI_reg[12]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.519ns (35.682%)  route 2.738ns (64.318%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.228 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.228    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.467 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.525     2.992    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.302     3.294 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.294    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X40Y24         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y24                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X40Y24         FDRE (Setup_fdre_C_D)        0.029     8.648    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.238ns (29.144%)  route 3.010ns (70.856%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.213     1.706    Receiver/ADCInFace/Q[6]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.830 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000     1.830    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     2.182 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.797     2.978    Receiver/QPSK_Demodulator/ARG[7]
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.306     3.284 r  Receiver/QPSK_Demodulator/rawQ[7]_i_1/O
                         net (fo=1, routed)           0.000     3.284    Receiver/QPSK_Demodulator/n_0_rawQ[7]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[7]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.031     8.650    Receiver/QPSK_Demodulator/rawQ_reg[7]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.633ns (38.591%)  route 2.599ns (61.409%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.548    -0.964    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           1.690     1.183    Transmitter/QPSK_Modulator/I2[0]
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.124     1.307 r  Transmitter/QPSK_Modulator/rawI[3]_i_6/O
                         net (fo=1, routed)           0.000     1.307    Receiver/ADCInFace/S[0]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.839 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.839    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.908     2.969    Receiver/QPSK_Demodulator/ARG[4]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.299     3.268 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     3.268    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X43Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.432     8.437    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.398     8.835    
                         clock uncertainty           -0.214     8.621    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.031     8.652    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  5.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.359ns (47.388%)  route 0.399ns (52.612%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           0.227    -0.261    Receiver/ADCInFace/Q[3]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.172     0.019    Receiver/QPSK_Demodulator/ARG[3]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.110     0.129 r  Receiver/QPSK_Demodulator/rawQ[3]_i_1/O
                         net (fo=1, routed)           0.000     0.129    Receiver/QPSK_Demodulator/n_0_rawQ[3]_i_1
    SLICE_X43Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[3]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.091    -0.011    Receiver/QPSK_Demodulator/rawQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.359ns (45.565%)  route 0.429ns (54.435%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           0.227    -0.261    Receiver/ADCInFace/Q[3]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.202     0.050    Receiver/QPSK_Demodulator/ARG[3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.110     0.160 r  Receiver/QPSK_Demodulator/rawI[3]_i_1/O
                         net (fo=1, routed)           0.000     0.160    Receiver/QPSK_Demodulator/n_0_rawI[3]_i_1
    SLICE_X42Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X42Y23                                                      r  Receiver/QPSK_Demodulator/rawI_reg[3]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.120     0.018    Receiver/QPSK_Demodulator/rawI_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.446%)  route 0.607ns (76.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.607     0.118    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.163 r  Receiver/QPSK_Demodulator/rawQ[0]_i_1/O
                         net (fo=1, routed)           0.000     0.163    Receiver/QPSK_Demodulator/n_0_rawQ[0]_i_1
    SLICE_X42Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X42Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121     0.019    Receiver/QPSK_Demodulator/rawQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.953%)  route 0.591ns (76.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.591     0.101    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.146 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.146    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.092    -0.011    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.815%)  route 0.595ns (76.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.595     0.108    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.153 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.153    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X39Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X39Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.092    -0.011    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.326%)  route 0.611ns (76.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.611     0.122    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.167 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.167    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X43Y26         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X43Y26                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.091    -0.011    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.737%)  route 0.632ns (77.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.632     0.143    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.188 r  Receiver/QPSK_Demodulator/rawI[0]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Receiver/QPSK_Demodulator/n_0_rawI[0]_i_1
    SLICE_X40Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.818    -0.872    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X40Y23                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.092    -0.010    Receiver/QPSK_Demodulator/rawI_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.183%)  route 0.652ns (77.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y22                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.652     0.165    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X39Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.210 r  Receiver/QPSK_Demodulator/rawI[2]_i_1/O
                         net (fo=1, routed)           0.000     0.210    Receiver/QPSK_Demodulator/n_0_rawI[2]_i_1
    SLICE_X39Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X39Y23                                                      r  Receiver/QPSK_Demodulator/rawI_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.091    -0.012    Receiver/QPSK_Demodulator/rawI_reg[2]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           0.666     0.175    Receiver/QPSK_Demodulator/Q[1]
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.220 r  Receiver/QPSK_Demodulator/rawQ[1]_i_1/O
                         net (fo=1, routed)           0.000     0.220    Receiver/QPSK_Demodulator/n_0_rawQ[1]_i_1
    SLICE_X41Y25         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X41Y25                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[1]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.092    -0.011    Receiver/QPSK_Demodulator/rawQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.536%)  route 0.678ns (78.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.552    -0.629    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  Receiver/ADCInFace/currentState_reg[0]/Q
                         net (fo=8, routed)           0.678     0.189    Receiver/Debug_PassThroughDAC/currentState[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.234 r  Receiver/Debug_PassThroughDAC/startCurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.234    Receiver/Debug_PassThroughDAC/n_0_startCurrentState[0]_i_1
    SLICE_X45Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.819    -0.871    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X45Y26                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.092    -0.009    Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.244    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        5.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.701ns  (logic 0.839ns (22.667%)  route 2.862ns (77.333%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 48.438 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 39.037 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.549    39.037    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X45Y26                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.419    39.456 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.378    40.835    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.296    41.131 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.484    42.615    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124    42.739 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.739    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X44Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.433    48.438    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.836    
                         clock uncertainty           -0.214    48.622    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.029    48.651    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.651    
                         arrival time                         -42.739    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.302ns  (logic 0.839ns (25.409%)  route 2.463ns (74.591%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 48.438 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 39.037 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.549    39.037    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X45Y26                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.419    39.456 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.378    40.835    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.296    41.131 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.084    42.215    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124    42.339 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.339    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X44Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.433    48.438    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.836    
                         clock uncertainty           -0.214    48.622    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.031    48.653    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.653    
                         arrival time                         -42.339    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.984ns  (logic 0.558ns (18.698%)  route 2.426ns (81.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           1.890    41.459    Receiver/Debug_PassThroughDAC/P[0]
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    41.583 r  Receiver/Debug_PassThroughDAC/tempBuffer[0]_i_1/O
                         net (fo=1, routed)           0.536    42.119    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[0]_i_1
    SLICE_X43Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.214    48.619    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)       -0.047    48.572    Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.572    
                         arrival time                         -42.119    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.100ns  (logic 0.580ns (18.712%)  route 2.520ns (81.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 39.038 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    39.038    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    39.494 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         2.520    42.014    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124    42.138 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.138    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.840    
                         clock uncertainty           -0.214    48.626    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.029    48.655    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.655    
                         arrival time                         -42.138    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.128ns  (logic 0.608ns (19.440%)  route 2.520ns (80.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 39.038 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    39.038    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    39.494 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         2.520    42.014    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.152    42.166 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.166    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.840    
                         clock uncertainty           -0.214    48.626    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.075    48.701    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.701    
                         arrival time                         -42.166    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.792ns  (logic 0.558ns (19.984%)  route 2.234ns (80.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 48.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           2.234    41.803    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    41.927 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    41.927    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X44Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.431    48.436    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.834    
                         clock uncertainty           -0.214    48.620    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.031    48.651    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.651    
                         arrival time                         -41.927    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.794ns  (logic 0.773ns (27.663%)  route 2.021ns (72.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 39.035 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.547    39.035    Receiver/ADCInFace/clk_out1
    SLICE_X34Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.478    39.513 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           2.021    41.535    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.295    41.830 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    41.830    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X35Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.214    48.619    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)        0.029    48.648    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.648    
                         arrival time                         -41.830    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.694ns  (logic 0.558ns (20.710%)  route 2.136ns (79.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           2.136    41.705    Receiver/Debug_PassThroughDAC/P[4]
    SLICE_X43Y24         LUT6 (Prop_lut6_I0_O)        0.124    41.829 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    41.829    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X43Y24         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y24                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.214    48.619    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.031    48.650    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         48.650    
                         arrival time                         -41.829    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.670ns  (logic 0.558ns (20.902%)  route 2.112ns (79.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 48.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           2.112    41.681    Receiver/Debug_PassThroughDAC/P[10]
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    41.805 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    41.805    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X44Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.431    48.436    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.398    48.834    
                         clock uncertainty           -0.214    48.620    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.032    48.652    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         48.652    
                         arrival time                         -41.805    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.564ns  (logic 0.558ns (21.760%)  route 2.006ns (78.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           2.006    41.575    Receiver/Debug_PassThroughDAC/P[6]
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    41.699 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    41.699    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X43Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.214    48.619    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.031    48.650    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.650    
                         arrival time                         -41.699    
  -------------------------------------------------------------------
                         slack                                  6.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.171ns (28.004%)  route 0.440ns (71.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           0.324    -0.086    Transmitter/DACInterface/P[3]
    SLICE_X50Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.041 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.116     0.075    Transmitter/DACInterface/p_1_in[3]
    SLICE_X50Y29         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y29                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.214    -0.094    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.060    -0.034    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.171ns (23.736%)  route 0.549ns (76.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.549     0.140    Transmitter/DACInterface/P[8]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.185 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.185    Transmitter/DACInterface/p_1_in[8]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     0.023    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.246ns (31.425%)  route 0.537ns (68.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.552    -0.629    Receiver/ADCInFace/clk_out1
    SLICE_X34Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.481 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.537     0.055    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.098     0.153 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.153    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X35Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.092    -0.010    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.171ns (23.298%)  route 0.563ns (76.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           0.563     0.153    Transmitter/DACInterface/P[5]
    SLICE_X50Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.198 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.198    Transmitter/DACInterface/p_1_in[5]
    SLICE_X50Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.121     0.023    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.293ns (35.610%)  route 0.530ns (64.390%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/DACInterface/clk_out1
    SLICE_X50Y27                                                      r  Transmitter/DACInterface/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Transmitter/DACInterface/startCurrentState_reg[1]/Q
                         net (fo=4, routed)           0.248    -0.230    Transmitter/DACInterface/startCurrentState[1]
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.099    -0.131 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           0.282     0.151    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.046     0.197 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.823    -0.867    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.214    -0.097    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.107     0.010    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.171ns (22.878%)  route 0.576ns (77.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           0.576     0.167    Transmitter/DACInterface/P[9]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.212 r  Transmitter/DACInterface/tempBuffer[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.212    Transmitter/DACInterface/p_1_in[9]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     0.023    Transmitter/DACInterface/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.292ns (35.532%)  route 0.530ns (64.468%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/DACInterface/clk_out1
    SLICE_X50Y27                                                      r  Transmitter/DACInterface/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Transmitter/DACInterface/startCurrentState_reg[1]/Q
                         net (fo=4, routed)           0.248    -0.230    Transmitter/DACInterface/startCurrentState[1]
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.099    -0.131 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           0.282     0.151    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.196 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.196    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.823    -0.867    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.214    -0.097    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.091    -0.006    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.171ns (22.140%)  route 0.601ns (77.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.601     0.191    Transmitter/DACInterface/P[2]
    SLICE_X50Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.236 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.236    Transmitter/DACInterface/p_1_in[2]
    SLICE_X50Y29         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y29                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.214    -0.094    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.120     0.026    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.171ns (22.050%)  route 0.605ns (77.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.605     0.195    Transmitter/DACInterface/P[10]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.240 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.240    Transmitter/DACInterface/p_1_in[10]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     0.023    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.171ns (21.179%)  route 0.636ns (78.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.636     0.227    Transmitter/DACInterface/P[7]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.272 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.272    Transmitter/DACInterface/p_1_in[7]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120     0.022    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack       46.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[10]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[10]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.362ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.969%)  route 2.648ns (82.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          1.205     2.263    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.432    48.437    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
                         clock pessimism              0.492    48.928    
                         clock uncertainty           -0.098    48.830    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.625    Receiver/ADCInFace/temp1_reg[9]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                 46.362    

Slack (MET) :             46.780ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.159%)  route 2.297ns (79.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.854     1.913    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y24         FDRE                                         r  Receiver/ADCInFace/temp1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y24                                                      r  Receiver/ADCInFace/temp1_reg[4]/C
                         clock pessimism              0.564    48.995    
                         clock uncertainty           -0.098    48.897    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205    48.692    Receiver/ADCInFace/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         48.692    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                 46.780    

Slack (MET) :             46.780ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.159%)  route 2.297ns (79.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.854     1.913    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y24         FDRE                                         r  Receiver/ADCInFace/temp1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y24                                                      r  Receiver/ADCInFace/temp1_reg[5]/C
                         clock pessimism              0.564    48.995    
                         clock uncertainty           -0.098    48.897    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205    48.692    Receiver/ADCInFace/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         48.692    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                 46.780    

Slack (MET) :             46.807ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.534%)  route 2.420ns (77.466%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 48.438 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.549    -0.963    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          0.936     0.430    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X45Y26         LUT5 (Prop_lut5_I1_O)        0.124     0.554 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.484     2.038    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124     2.162 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.162    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X44Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.433    48.438    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.600    49.037    
                         clock uncertainty           -0.098    48.939    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.029    48.968    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.968    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                 46.807    

Slack (MET) :             46.982ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/shiftCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.580ns (21.544%)  route 2.112ns (78.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 48.434 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.669     1.728    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y26         FDRE                                         r  Receiver/ADCInFace/shiftCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.429    48.434    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y26                                                      r  Receiver/ADCInFace/shiftCounter_reg[0]/C
                         clock pessimism              0.579    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X35Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.709    Receiver/ADCInFace/shiftCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.709    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 46.982    

Slack (MET) :             46.982ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/shiftCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.580ns (21.544%)  route 2.112ns (78.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 48.434 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.547    -0.965    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.443     0.935    Receiver/ADCInFace/currentState[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.059 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.669     1.728    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X35Y26         FDRE                                         r  Receiver/ADCInFace/shiftCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.429    48.434    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y26                                                      r  Receiver/ADCInFace/shiftCounter_reg[1]/C
                         clock pessimism              0.579    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X35Y26         FDRE (Setup_fdre_C_CE)      -0.205    48.709    Receiver/ADCInFace/shiftCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.709    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 46.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.478%)  route 0.128ns (47.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y26                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.362    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X40Y26         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.098    -0.499    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.070    -0.429    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.278%)  route 0.129ns (47.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[6]/Q
                         net (fo=2, routed)           0.129    -0.361    Receiver/ADCInFace/n_0_temp1_reg[6]
    SLICE_X41Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.098    -0.499    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.070    -0.429    Receiver/ADCInFace/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.379    Receiver/ADCInFace/n_0_temp1_reg[11]
    SLICE_X39Y25         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.816    -0.874    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y25                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
                         clock pessimism              0.255    -0.618    
                         clock uncertainty            0.098    -0.520    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.070    -0.450    Receiver/ADCInFace/convertedValue_reg[11]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.361    Receiver/ADCInFace/n_0_temp1_reg[8]
    SLICE_X40Y26         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.098    -0.519    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.070    -0.449    Receiver/ADCInFace/convertedValue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.128    -0.503 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.449    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[0]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.099    -0.350 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X43Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.817    -0.873    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.098    -0.533    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.091    -0.442    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.559%)  route 0.162ns (53.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.162    -0.328    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X41Y27         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.820    -0.870    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X41Y27                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.098    -0.497    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.070    -0.427    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.463%)  route 0.183ns (56.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y26                                                      r  Receiver/ADCInFace/temp1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[10]/Q
                         net (fo=2, routed)           0.183    -0.306    Receiver/ADCInFace/n_0_temp1_reg[10]
    SLICE_X39Y26         FDRE                                         r  Receiver/ADCInFace/temp1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.817    -0.873    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
                         clock pessimism              0.274    -0.598    
                         clock uncertainty            0.098    -0.500    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.070    -0.430    Receiver/ADCInFace/temp1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.552    -0.629    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          0.135    -0.353    Receiver/ADCInFace/currentState[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X35Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.098    -0.531    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.091    -0.440    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.730%)  route 0.189ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y26                                                      r  Receiver/ADCInFace/temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[6]/Q
                         net (fo=2, routed)           0.189    -0.300    Receiver/ADCInFace/n_0_temp1_reg[6]
    SLICE_X40Y26         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y26                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.098    -0.499    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.066    -0.433    Receiver/ADCInFace/convertedValue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.227ns (57.825%)  route 0.166ns (42.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.556    -0.625    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.166    -0.332    Transmitter/DACInterface/currentState[1]
    SLICE_X50Y26         LUT4 (Prop_lut4_I2_O)        0.099    -0.233 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.233    Transmitter/DACInterface/p_1_in[4]
    SLICE_X50Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.274    -0.593    
                         clock uncertainty            0.098    -0.495    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.120    -0.375    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        5.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.701ns  (logic 0.839ns (22.667%)  route 2.862ns (77.333%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 48.438 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 39.037 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.549    39.037    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X45Y26                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.419    39.456 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.378    40.835    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.296    41.131 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.484    42.615    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124    42.739 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.739    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X44Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.433    48.438    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.836    
                         clock uncertainty           -0.214    48.622    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.029    48.651    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.651    
                         arrival time                         -42.739    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.302ns  (logic 0.839ns (25.409%)  route 2.463ns (74.591%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 48.438 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 39.037 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.549    39.037    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X45Y26                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.419    39.456 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.378    40.835    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.296    41.131 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.084    42.215    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124    42.339 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.339    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X44Y26         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.433    48.438    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y26                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.836    
                         clock uncertainty           -0.214    48.622    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.031    48.653    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.653    
                         arrival time                         -42.339    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.984ns  (logic 0.558ns (18.698%)  route 2.426ns (81.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           1.890    41.459    Receiver/Debug_PassThroughDAC/P[0]
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    41.583 r  Receiver/Debug_PassThroughDAC/tempBuffer[0]_i_1/O
                         net (fo=1, routed)           0.536    42.119    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[0]_i_1
    SLICE_X43Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.214    48.619    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)       -0.047    48.572    Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.572    
                         arrival time                         -42.119    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.100ns  (logic 0.580ns (18.712%)  route 2.520ns (81.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 39.038 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    39.038    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    39.494 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         2.520    42.014    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124    42.138 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.138    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.840    
                         clock uncertainty           -0.214    48.626    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.029    48.655    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.655    
                         arrival time                         -42.138    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.128ns  (logic 0.608ns (19.440%)  route 2.520ns (80.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 39.038 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.550    39.038    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X47Y22                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456    39.494 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         2.520    42.014    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.152    42.166 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.166    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.840    
                         clock uncertainty           -0.214    48.626    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.075    48.701    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.701    
                         arrival time                         -42.166    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.792ns  (logic 0.558ns (19.984%)  route 2.234ns (80.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 48.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           2.234    41.803    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    41.927 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    41.927    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X44Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.431    48.436    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.834    
                         clock uncertainty           -0.214    48.620    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.031    48.651    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.651    
                         arrival time                         -41.927    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.794ns  (logic 0.773ns (27.663%)  route 2.021ns (72.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 39.035 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.547    39.035    Receiver/ADCInFace/clk_out1
    SLICE_X34Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.478    39.513 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           2.021    41.535    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.295    41.830 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    41.830    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X35Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.214    48.619    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)        0.029    48.648    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.648    
                         arrival time                         -41.830    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.694ns  (logic 0.558ns (20.710%)  route 2.136ns (79.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           2.136    41.705    Receiver/Debug_PassThroughDAC/P[4]
    SLICE_X43Y24         LUT6 (Prop_lut6_I0_O)        0.124    41.829 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    41.829    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X43Y24         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y24                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.214    48.619    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.031    48.650    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         48.650    
                         arrival time                         -41.829    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.670ns  (logic 0.558ns (20.902%)  route 2.112ns (79.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 48.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           2.112    41.681    Receiver/Debug_PassThroughDAC/P[10]
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    41.805 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    41.805    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X44Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.431    48.436    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.398    48.834    
                         clock uncertainty           -0.214    48.620    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.032    48.652    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         48.652    
                         arrival time                         -41.805    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.564ns  (logic 0.558ns (21.760%)  route 2.006ns (78.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.865ns = ( 39.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        1.647    39.135    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    39.569 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           2.006    41.575    Receiver/Debug_PassThroughDAC/P[6]
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    41.699 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    41.699    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X43Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.214    48.619    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.031    48.650    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.650    
                         arrival time                         -41.699    
  -------------------------------------------------------------------
                         slack                                  6.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.171ns (28.004%)  route 0.440ns (71.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           0.324    -0.086    Transmitter/DACInterface/P[3]
    SLICE_X50Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.041 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.116     0.075    Transmitter/DACInterface/p_1_in[3]
    SLICE_X50Y29         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y29                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.214    -0.094    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.060    -0.034    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.171ns (23.736%)  route 0.549ns (76.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.549     0.140    Transmitter/DACInterface/P[8]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.185 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.185    Transmitter/DACInterface/p_1_in[8]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     0.023    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.246ns (31.425%)  route 0.537ns (68.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.552    -0.629    Receiver/ADCInFace/clk_out1
    SLICE_X34Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.481 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.537     0.055    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.098     0.153 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.153    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X35Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.818    -0.872    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X35Y27                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.092    -0.010    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.171ns (23.298%)  route 0.563ns (76.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           0.563     0.153    Transmitter/DACInterface/P[5]
    SLICE_X50Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.198 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.198    Transmitter/DACInterface/p_1_in[5]
    SLICE_X50Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.121     0.023    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.293ns (35.610%)  route 0.530ns (64.390%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/DACInterface/clk_out1
    SLICE_X50Y27                                                      r  Transmitter/DACInterface/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Transmitter/DACInterface/startCurrentState_reg[1]/Q
                         net (fo=4, routed)           0.248    -0.230    Transmitter/DACInterface/startCurrentState[1]
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.099    -0.131 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           0.282     0.151    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.046     0.197 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.823    -0.867    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.214    -0.097    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.107     0.010    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.171ns (22.878%)  route 0.576ns (77.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           0.576     0.167    Transmitter/DACInterface/P[9]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.212 r  Transmitter/DACInterface/tempBuffer[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.212    Transmitter/DACInterface/p_1_in[9]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     0.023    Transmitter/DACInterface/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.292ns (35.532%)  route 0.530ns (64.468%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.556    -0.625    Transmitter/DACInterface/clk_out1
    SLICE_X50Y27                                                      r  Transmitter/DACInterface/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Transmitter/DACInterface/startCurrentState_reg[1]/Q
                         net (fo=4, routed)           0.248    -0.230    Transmitter/DACInterface/startCurrentState[1]
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.099    -0.131 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           0.282     0.151    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.196 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.196    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X48Y27         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.823    -0.867    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y27                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.214    -0.097    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.091    -0.006    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.171ns (22.140%)  route 0.601ns (77.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.601     0.191    Transmitter/DACInterface/P[2]
    SLICE_X50Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.236 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.236    Transmitter/DACInterface/p_1_in[2]
    SLICE_X50Y29         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y29                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.214    -0.094    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.120     0.026    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.171ns (22.050%)  route 0.605ns (77.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.605     0.195    Transmitter/DACInterface/P[10]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.240 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.240    Transmitter/DACInterface/p_1_in[10]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     0.023    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.171ns (21.179%)  route 0.636ns (78.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1422, routed)        0.645    -0.536    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y11                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.410 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.636     0.227    Transmitter/DACInterface/P[7]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.272 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.272    Transmitter/DACInterface/p_1_in[7]
    SLICE_X54Y26         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X54Y26                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120     0.022    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.250    





