# Lab 3

> <h3>Learning Objectives</h3>

> - Introduction to Sequential circuits
> - Blocking and Non-Blocking Assignments
> - Sequential and Parallel blocks
> - Finite State Machine Implementation (`Mealy Machine`)
> - 4-bit Shift Register Implementation

### Lab Exercises

| S. No. | Exercise | Link |
| ------------- | ------------- | -- |
| 1  | Implement Binary 4-bit Synchronus counter using J-K Flip Flops | [`synccounter4bit.v`](lab-exercises/synccounter4bit.v) |
| 2  | Design a FSM (Finite State Machine) to detect a sequence `10110` | [`seq_10110.v`](lab-exercises/seq_10110.v) |
| 3  | Design and implement a four-bit serial adder using 4-bit shift register | [`serialadder4bit.v`](lab-exercises/serialadder4bit.v) |

### Practice

| S. No. | Exercise | Link |
| ------------- | ------------- | -- |
| 1  | D Flip-Flop | [`dff_sync_clear.v`](practice/dff_sync_clear.v) |
| 2  | Mealy Machine | [`mealy.v`](practice/mealy.v) |
| 3  | 4-bit Shift Register | [`shiftreg.v`](practice/shiftreg.v) |


