

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s'
================================================================
* Date:           Sun Aug 31 17:42:33 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.102 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     2026|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      306|     -|
|Register             |        -|      -|      260|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      260|     2332|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_10_fu_1944_p2           |     +    |      0|  0|  23|          16|          16|
    |add_ln415_11_fu_2066_p2           |     +    |      0|  0|  23|          16|          16|
    |add_ln415_12_fu_2188_p2           |     +    |      0|  0|  23|          16|          16|
    |add_ln415_13_fu_2310_p2           |     +    |      0|  0|  23|          16|          16|
    |add_ln415_14_fu_2432_p2           |     +    |      0|  0|  23|          16|          16|
    |add_ln415_15_fu_2554_p2           |     +    |      0|  0|  23|          16|          16|
    |add_ln415_1_fu_846_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln415_2_fu_968_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln415_3_fu_1090_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln415_4_fu_1212_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln415_5_fu_1334_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln415_6_fu_1456_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln415_7_fu_1578_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln415_8_fu_1700_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln415_9_fu_1822_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln415_fu_724_p2               |     +    |      0|  0|  23|          16|          16|
    |and_ln415_10_fu_1934_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_11_fu_2056_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_12_fu_2178_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_13_fu_2300_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_14_fu_2422_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_15_fu_2544_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_1_fu_836_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_958_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_3_fu_1080_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_4_fu_1202_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_5_fu_1324_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_6_fu_1446_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_7_fu_1568_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_8_fu_1690_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_9_fu_1812_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_714_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln416_10_fu_1964_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_11_fu_2086_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_12_fu_2208_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_13_fu_2330_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_14_fu_2452_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_15_fu_2574_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_1_fu_866_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_2_fu_988_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_3_fu_1110_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_4_fu_1232_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_5_fu_1354_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_6_fu_1476_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_7_fu_1598_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_8_fu_1720_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_9_fu_1842_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_744_p2               |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op3           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op375         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_10_fu_1878_p2         |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_11_fu_2000_p2         |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_12_fu_2122_p2         |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_13_fu_2244_p2         |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_14_fu_2366_p2         |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_15_fu_2488_p2         |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_1_fu_780_p2           |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_2_fu_902_p2           |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_3_fu_1024_p2          |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_4_fu_1146_p2          |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_5_fu_1268_p2          |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_6_fu_1390_p2          |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_7_fu_1512_p2          |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_8_fu_1634_p2          |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_9_fu_1756_p2          |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln1494_fu_658_p2             |   icmp   |      0|  0|  24|          41|           1|
    |icmp_ln718_10_fu_1906_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_11_fu_2028_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_12_fu_2150_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_13_fu_2272_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_14_fu_2394_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_15_fu_2516_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_1_fu_808_p2            |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_2_fu_930_p2            |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_3_fu_1052_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_4_fu_1174_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_5_fu_1296_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_6_fu_1418_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_7_fu_1540_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_8_fu_1662_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_9_fu_1784_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln718_fu_686_p2              |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln768_10_fu_1986_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_11_fu_2108_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_12_fu_2230_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_13_fu_2352_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_14_fu_2474_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_15_fu_2596_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_1_fu_888_p2            |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_2_fu_1010_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_3_fu_1132_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_4_fu_1254_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_5_fu_1376_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_6_fu_1498_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_7_fu_1620_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_8_fu_1742_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_9_fu_1864_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_fu_766_p2              |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln879_10_fu_1980_p2          |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_11_fu_2102_p2          |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_12_fu_2224_p2          |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_13_fu_2346_p2          |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_14_fu_2468_p2          |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_15_fu_2590_p2          |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_1_fu_882_p2            |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_2_fu_1004_p2           |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_3_fu_1126_p2           |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_4_fu_1248_p2           |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_5_fu_1370_p2           |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_6_fu_1492_p2           |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_7_fu_1614_p2           |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_8_fu_1736_p2           |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_9_fu_1858_p2           |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_fu_760_p2              |   icmp   |      0|  0|  13|          16|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln412_10_fu_1920_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln412_11_fu_2042_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln412_12_fu_2164_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln412_13_fu_2286_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln412_14_fu_2408_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln412_15_fu_2530_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_822_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_2_fu_944_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_3_fu_1066_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_4_fu_1188_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_5_fu_1310_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_6_fu_1432_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_7_fu_1554_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_8_fu_1676_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_9_fu_1798_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_700_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_10_fu_2770_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln340_11_fu_2786_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln340_12_fu_2802_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln340_13_fu_2818_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln340_14_fu_2834_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln340_15_fu_2850_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln340_1_fu_2626_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_2_fu_2642_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_3_fu_2658_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_4_fu_2674_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_5_fu_2690_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_6_fu_2706_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_7_fu_2722_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_8_fu_2738_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_9_fu_2754_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_fu_2610_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln777_10_fu_1992_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_11_fu_2114_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_12_fu_2236_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_13_fu_2358_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_14_fu_2480_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_15_fu_2602_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_1_fu_894_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_2_fu_1016_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_3_fu_1138_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_4_fu_1260_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_5_fu_1382_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_6_fu_1504_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_7_fu_1626_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_8_fu_1748_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_9_fu_1870_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_772_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_data_0_V_fu_2618_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_data_10_V_fu_2778_p3          |  select  |      0|  0|  16|           1|          16|
    |tmp_data_11_V_fu_2794_p3          |  select  |      0|  0|  16|           1|          16|
    |tmp_data_12_V_fu_2810_p3          |  select  |      0|  0|  16|           1|          16|
    |tmp_data_13_V_fu_2826_p3          |  select  |      0|  0|  16|           1|          16|
    |tmp_data_14_V_fu_2842_p3          |  select  |      0|  0|  16|           1|          16|
    |tmp_data_15_V_fu_2858_p3          |  select  |      0|  0|  16|           1|          16|
    |tmp_data_1_V_fu_2634_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_data_2_V_fu_2650_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_data_3_V_fu_2666_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_data_4_V_fu_2682_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_data_5_V_fu_2698_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_data_6_V_fu_2714_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_data_7_V_fu_2730_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_data_8_V_fu_2746_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_data_9_V_fu_2762_p3           |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_10_fu_1714_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_11_fu_1836_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_12_fu_1958_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_13_fu_2080_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_14_fu_2202_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_15_fu_2324_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_16_fu_2446_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_17_fu_2568_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_860_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_4_fu_982_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_5_fu_1104_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_6_fu_1226_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_7_fu_1348_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_8_fu_1470_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_9_fu_1592_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_738_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|2026|        1669|         950|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 306|         68|   34|         68|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_reg_2866    |  16|   0|   16|          0|
    |tmp_data_10_V_reg_2916   |  16|   0|   16|          0|
    |tmp_data_11_V_reg_2921   |  16|   0|   16|          0|
    |tmp_data_12_V_reg_2926   |  16|   0|   16|          0|
    |tmp_data_13_V_reg_2931   |  16|   0|   16|          0|
    |tmp_data_14_V_reg_2936   |  16|   0|   16|          0|
    |tmp_data_15_V_reg_2941   |  16|   0|   16|          0|
    |tmp_data_1_V_reg_2871    |  16|   0|   16|          0|
    |tmp_data_2_V_reg_2876    |  16|   0|   16|          0|
    |tmp_data_3_V_reg_2881    |  16|   0|   16|          0|
    |tmp_data_4_V_reg_2886    |  16|   0|   16|          0|
    |tmp_data_5_V_reg_2891    |  16|   0|   16|          0|
    |tmp_data_6_V_reg_2896    |  16|   0|   16|          0|
    |tmp_data_7_V_reg_2901    |  16|   0|   16|          0|
    |tmp_data_8_V_reg_2906    |  16|   0|   16|          0|
    |tmp_data_9_V_reg_2911    |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 260|   0|  260|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<16,6,4,0,0>,16u>,relu_config12> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<16,6,4,0,0>,16u>,relu_config12> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<16,6,4,0,0>,16u>,relu_config12> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<16,6,4,0,0>,16u>,relu_config12> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<16,6,4,0,0>,16u>,relu_config12> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<16,6,4,0,0>,16u>,relu_config12> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<16,6,4,0,0>,16u>,relu_config12> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<16,6,4,0,0>,16u>,relu_config12> | return value |
|start_out                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<16,6,4,0,0>,16u>,relu_config12> | return value |
|start_write               | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<16,6,4,0,0>,16u>,relu_config12> | return value |
|data_V_data_0_V_dout      |  in |   41|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout      |  in |   41|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout      |  in |   41|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout      |  in |   41|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|data_V_data_4_V_dout      |  in |   41|   ap_fifo  |                              data_V_data_4_V                             |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                              data_V_data_4_V                             |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                              data_V_data_4_V                             |    pointer   |
|data_V_data_5_V_dout      |  in |   41|   ap_fifo  |                              data_V_data_5_V                             |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                              data_V_data_5_V                             |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                              data_V_data_5_V                             |    pointer   |
|data_V_data_6_V_dout      |  in |   41|   ap_fifo  |                              data_V_data_6_V                             |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                              data_V_data_6_V                             |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                              data_V_data_6_V                             |    pointer   |
|data_V_data_7_V_dout      |  in |   41|   ap_fifo  |                              data_V_data_7_V                             |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                              data_V_data_7_V                             |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                              data_V_data_7_V                             |    pointer   |
|data_V_data_8_V_dout      |  in |   41|   ap_fifo  |                              data_V_data_8_V                             |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                              data_V_data_8_V                             |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                              data_V_data_8_V                             |    pointer   |
|data_V_data_9_V_dout      |  in |   41|   ap_fifo  |                              data_V_data_9_V                             |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                              data_V_data_9_V                             |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                              data_V_data_9_V                             |    pointer   |
|data_V_data_10_V_dout     |  in |   41|   ap_fifo  |                             data_V_data_10_V                             |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_10_V                             |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                             data_V_data_10_V                             |    pointer   |
|data_V_data_11_V_dout     |  in |   41|   ap_fifo  |                             data_V_data_11_V                             |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_11_V                             |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                             data_V_data_11_V                             |    pointer   |
|data_V_data_12_V_dout     |  in |   41|   ap_fifo  |                             data_V_data_12_V                             |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_12_V                             |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                             data_V_data_12_V                             |    pointer   |
|data_V_data_13_V_dout     |  in |   41|   ap_fifo  |                             data_V_data_13_V                             |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_13_V                             |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                             data_V_data_13_V                             |    pointer   |
|data_V_data_14_V_dout     |  in |   41|   ap_fifo  |                             data_V_data_14_V                             |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_14_V                             |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                             data_V_data_14_V                             |    pointer   |
|data_V_data_15_V_dout     |  in |   41|   ap_fifo  |                             data_V_data_15_V                             |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_15_V                             |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                             data_V_data_15_V                             |    pointer   |
|res_V_data_0_V_din        | out |   16|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_1_V_din        | out |   16|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_2_V_din        | out |   16|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_3_V_din        | out |   16|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
|res_V_data_4_V_din        | out |   16|   ap_fifo  |                              res_V_data_4_V                              |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_4_V                              |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                              res_V_data_4_V                              |    pointer   |
|res_V_data_5_V_din        | out |   16|   ap_fifo  |                              res_V_data_5_V                              |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_5_V                              |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                              res_V_data_5_V                              |    pointer   |
|res_V_data_6_V_din        | out |   16|   ap_fifo  |                              res_V_data_6_V                              |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_6_V                              |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                              res_V_data_6_V                              |    pointer   |
|res_V_data_7_V_din        | out |   16|   ap_fifo  |                              res_V_data_7_V                              |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_7_V                              |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                              res_V_data_7_V                              |    pointer   |
|res_V_data_8_V_din        | out |   16|   ap_fifo  |                              res_V_data_8_V                              |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_8_V                              |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                              res_V_data_8_V                              |    pointer   |
|res_V_data_9_V_din        | out |   16|   ap_fifo  |                              res_V_data_9_V                              |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_9_V                              |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                              res_V_data_9_V                              |    pointer   |
|res_V_data_10_V_din       | out |   16|   ap_fifo  |                              res_V_data_10_V                             |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_10_V                             |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                              res_V_data_10_V                             |    pointer   |
|res_V_data_11_V_din       | out |   16|   ap_fifo  |                              res_V_data_11_V                             |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_11_V                             |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                              res_V_data_11_V                             |    pointer   |
|res_V_data_12_V_din       | out |   16|   ap_fifo  |                              res_V_data_12_V                             |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_12_V                             |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                              res_V_data_12_V                             |    pointer   |
|res_V_data_13_V_din       | out |   16|   ap_fifo  |                              res_V_data_13_V                             |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_13_V                             |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                              res_V_data_13_V                             |    pointer   |
|res_V_data_14_V_din       | out |   16|   ap_fifo  |                              res_V_data_14_V                             |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_14_V                             |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                              res_V_data_14_V                             |    pointer   |
|res_V_data_15_V_din       | out |   16|   ap_fifo  |                              res_V_data_15_V                             |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_15_V                             |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                              res_V_data_15_V                             |    pointer   |
+--------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

