Reading resource constraints from BULB_resources/r/2Alu2Mul

Available resources:
RES00:		And, Or, Mem, Add, Cmp, Other, Shift, Sub, 
RES01:		And, Or, Mem, Add, Cmp, Other, Shift, Sub, 
RES02:		Mul, Div, 
RES03:		Mul, Div, 

Available operations:
Mem:		RES00, RES01, 
Add:		RES00, RES01, 
Sub:		RES00, RES01, 
Mul:		RES02, RES03, 
Div:		RES02, RES03, 
Shift:		RES00, RES01, 
And:		RES00, RES01, 
Or:		RES00, RES01, 
Cmp:		RES00, RES01, 
Other:		RES00, RES01, 
Slack:		
A:		
B:		

PARSING INPUT GRAPH: graphs/ECOH256Digest-compress-839-1065.dot
Input graph:

n0 (Mem):
  successors
   n26--1019:IAND 	0
  predecessors
   n1--971:IADD 	0

n1 (Add):
  successors
   n57--990:IADD 	0
   n0--1015:DMA_LOAD 	0
   n18--1003:IADD 	0
   n66--978:IADD 	0
  predecessors
   n22--967:IMUL 	0

n2 (Shift):
  successors
   n73--1012:IOR 	0
  predecessors
   n3--995:IAND 	0

n3 (And):
  successors
   n2--998:ISHL 	0
  predecessors
   n23--991:DMA_LOAD 	0

n4 (Mem):
  successors
   n49--949:IAND 	0
  predecessors
   n5--944:IADD 	0

n5 (Add):
  successors
   n4--945:DMA_LOAD 	0
  predecessors
   n12--912:IADD 	0

n6 (And):
  successors
   n39--939:ISHL 	0
  predecessors
   n7--932:DMA_LOAD 	0

n50 (Shift):
  successors
   n53--896:IOR 	0
  predecessors
   n51--867:IAND 	0

n7 (Mem):
  successors
   n6--936:IAND 	0
  predecessors
   n21--931:IADD 	0

n8 (Or):
  successors
   n32--961:IOR 	0
  predecessors
   n9--952:ISHL 	0
   n10--960:IAND 	0

n52 (And):
  successors
   n38--927:ISHL 	0
  predecessors
   n33--920:DMA_LOAD 	0

n9 (Shift):
  successors
   n8--940:IOR 	0
  predecessors
   n49--949:IAND 	0

n51 (And):
  successors
   n50--870:ISHL 	0
  predecessors
   n47--863:DMA_LOAD 	0

n10 (And):
  successors
   n8--940:IOR 	0
  predecessors
   n48--956:DMA_LOAD 	0

n54 (Shift):
  successors
   n53--896:IOR 	0
  predecessors
   n64--879:IAND 	0

n53 (Or):
  successors
   n31--904:IOR 	0
  predecessors
   n50--870:ISHL 	0
   n54--882:ISHL 	0

n12 (Add):
  successors
   n48--956:DMA_LOAD 	0
   n5--944:IADD 	0
   n21--931:IADD 	0
   n11--919:IADD 	0
  predecessors
   n62--909:IMUL 	0

n56 (Add):
  successors
   n55--1048:DMA_LOAD 	0

n11 (Add):
  successors
   n33--920:DMA_LOAD 	0
  predecessors
   n12--912:IADD 	0

n55 (Mem):
  successors
   n46--1049:IXOR 	0
  predecessors
   n40--1024:DMA_LOAD(ref) 	0
   n56--1047:IADD 	0

n14 (Mem):
  successors
   n13--903:IAND 	0
  predecessors
   n16--855:IMUL 	0

n58 (Mem):
  successors
   n64--879:IAND 	0
  predecessors
   n59--874:IADD 	0

n13 (And):
  successors
   n60--883:IOR 	0
  predecessors
   n14--899:DMA_LOAD 	0

n57 (Add):
  successors
   n23--991:DMA_LOAD 	0
  predecessors
   n1--971:IADD 	0

n16 (Mul):
  successors
   n14--899:DMA_LOAD 	0
   n15--862:IADD 	0
   n59--874:IADD 	0
   n63--887:IADD 	0

n15 (Add):
  successors
   n47--863:DMA_LOAD 	0
  predecessors
   n16--855:IMUL 	0

n59 (Add):
  successors
   n58--875:DMA_LOAD 	0
  predecessors
   n16--855:IMUL 	0

n18 (Add):
  successors
   n17--1004:DMA_LOAD 	0
  predecessors
   n1--971:IADD 	0

n17 (Mem):
  successors
   n41--1008:IAND 	0
  predecessors
   n18--1003:IADD 	0

n19 (Shift):
  successors
   n73--1012:IOR 	0
  predecessors
   n20--983:IAND 	0

n61 (Shift):
  successors
   n60--883:IOR 	0
  predecessors
   n44--892:IAND 	0

n60 (Or):
  successors
   n31--904:IOR 	0
  predecessors
   n13--903:IAND 	0
   n61--895:ISHL 	0

n63 (Add):
  successors
   n45--888:DMA_LOAD 	0
  predecessors
   n16--855:IMUL 	0

n62 (Mul):
  successors
   n12--912:IADD 	0

n21 (Add):
  successors
   n7--932:DMA_LOAD 	0
  predecessors
   n12--912:IADD 	0

n65 (Mem):
  successors
   n20--983:IAND 	0
  predecessors
   n66--978:IADD 	0

n20 (And):
  successors
   n19--986:ISHL 	0
  predecessors
   n65--979:DMA_LOAD 	0

n64 (And):
  successors
   n54--882:ISHL 	0
  predecessors
   n58--875:DMA_LOAD 	0

n23 (Mem):
  successors
   n3--995:IAND 	0
  predecessors
   n57--990:IADD 	0

n67 (Or):
  successors
   n28--1022:IXOR 	0
  predecessors
   n24--999:IOR 	0
   n73--1012:IOR 	0

n22 (Mul):
  successors
   n1--971:IADD 	0

n66 (Add):
  successors
   n65--979:DMA_LOAD 	0
  predecessors
   n1--971:IADD 	0

n25 (Shift):
  successors
   n24--999:IOR 	0
  predecessors
   n41--1008:IAND 	0

n69 (Add):
  successors
   n68--1038:DMA_LOAD 	0

n24 (Or):
  successors
   n67--1020:IOR 	0
  predecessors
   n25--1011:ISHL 	0
   n26--1019:IAND 	0

n68 (Mem):
  successors
   n72--1039:IXOR 	0
  predecessors
   n69--1037:IADD 	0
   n40--1024:DMA_LOAD(ref) 	0

n27 (Or):
  successors
   n72--1039:IXOR 	0
  predecessors
   n29--1028:DMA_LOAD 	0
   n28--1022:IXOR 	0

n26 (And):
  successors
   n24--999:IOR 	0
  predecessors
   n0--1015:DMA_LOAD 	0

n29 (Mem):
  successors
   n27--1029:IXOR 	0
  predecessors
   n40--1024:DMA_LOAD(ref) 	0

n28 (Or):
  successors
   n27--1029:IXOR 	0
  predecessors
   n30--963:IXOR 	0
   n67--1020:IOR 	0

n70 (Mem):
  predecessors
   n71--846:DMA_LOAD(ref) 	0
   n34--1060:IXOR 	0

n72 (Or):
  successors
   n46--1049:IXOR 	0
  predecessors
   n68--1038:DMA_LOAD 	0
   n27--1029:IXOR 	0

n71 (Mem):
  successors
   n35--851:DMA_LOAD 	0
   n70--1061:DMA_STORE 	0

n30 (Or):
  successors
   n28--1022:IXOR 	0
  predecessors
   n32--961:IOR 	0
   n31--904:IOR 	0

n74 (Add):

n73 (Or):
  successors
   n67--1020:IOR 	0
  predecessors
   n2--998:ISHL 	0
   n19--986:ISHL 	0

n32 (Or):
  successors
   n30--963:IXOR 	0
  predecessors
   n37--953:IOR 	0
   n8--940:IOR 	0

n31 (Or):
  successors
   n30--963:IXOR 	0
  predecessors
   n60--883:IOR 	0
   n53--896:IOR 	0

n75 (Cmp):

n34 (Or):
  successors
   n70--1061:DMA_STORE 	0
  predecessors
   n36--1059:IXOR 	0
   n35--851:DMA_LOAD 	0

n33 (Mem):
  successors
   n52--924:IAND 	0
  predecessors
   n11--919:IADD 	0

n36 (Or):
  successors
   n34--1060:IXOR 	0
  predecessors
   n46--1049:IXOR 	0
   n42--1058:DMA_LOAD 	0

n35 (Mem):
  successors
   n34--1060:IXOR 	0
  predecessors
   n71--846:DMA_LOAD(ref) 	0

n38 (Shift):
  successors
   n37--953:IOR 	0
  predecessors
   n52--924:IAND 	0

n37 (Or):
  successors
   n32--961:IOR 	0
  predecessors
   n38--927:ISHL 	0
   n39--939:ISHL 	0

n39 (Shift):
  successors
   n37--953:IOR 	0
  predecessors
   n6--936:IAND 	0

n41 (And):
  successors
   n25--1011:ISHL 	0
  predecessors
   n17--1004:DMA_LOAD 	0

n40 (Mem):
  successors
   n68--1038:DMA_LOAD 	0
   n29--1028:DMA_LOAD 	0
   n42--1058:DMA_LOAD 	0
   n55--1048:DMA_LOAD 	0

n43 (Add):
  successors
   n42--1058:DMA_LOAD 	0

n42 (Mem):
  successors
   n36--1059:IXOR 	0
  predecessors
   n40--1024:DMA_LOAD(ref) 	0
   n43--1057:IADD 	0

n45 (Mem):
  successors
   n44--892:IAND 	0
  predecessors
   n63--887:IADD 	0

n44 (And):
  successors
   n61--895:ISHL 	0
  predecessors
   n45--888:DMA_LOAD 	0

n47 (Mem):
  successors
   n51--867:IAND 	0
  predecessors
   n15--862:IADD 	0

n46 (Or):
  successors
   n36--1059:IXOR 	0
  predecessors
   n72--1039:IXOR 	0
   n55--1048:DMA_LOAD 	0

n49 (And):
  successors
   n9--952:ISHL 	0
  predecessors
   n4--945:DMA_LOAD 	0

n48 (Mem):
  successors
   n10--960:IAND 	0
  predecessors
   n12--912:IADD 	0

Nr of Nodes : 76
DOING ASAP SCHEDULE
Found schedule of length 21 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n35--851:DMA_LOAD : [2:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n42--1058:DMA_LOAD : [2:3]
n55--1048:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n58--875:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n0--1015:DMA_LOAD : [5:6]
n48--956:DMA_LOAD : [5:6]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n45--888:DMA_LOAD : [5:6]
n66--978:IADD : [5:5]
n11--919:IADD : [5:5]
n13--903:IAND : [6:6]
n17--1004:DMA_LOAD : [6:7]
n4--945:DMA_LOAD : [6:7]
n7--932:DMA_LOAD : [6:7]
n65--979:DMA_LOAD : [6:7]
n23--991:DMA_LOAD : [6:7]
n33--920:DMA_LOAD : [6:7]
n26--1019:IAND : [7:7]
n51--867:IAND : [7:7]
n10--960:IAND : [7:7]
n64--879:IAND : [7:7]
n44--892:IAND : [7:7]
n49--949:IAND : [8:8]
n3--995:IAND : [8:8]
n6--936:IAND : [8:8]
n50--870:ISHL : [8:8]
n61--895:ISHL : [8:8]
n41--1008:IAND : [8:8]
n52--924:IAND : [8:8]
n54--882:ISHL : [8:8]
n20--983:IAND : [8:8]
n25--1011:ISHL : [9:9]
n38--927:ISHL : [9:9]
n2--998:ISHL : [9:9]
n39--939:ISHL : [9:9]
n19--986:ISHL : [9:9]
n60--883:IOR : [9:9]
n9--952:ISHL : [9:9]
n53--896:IOR : [9:9]
n24--999:IOR : [10:10]
n37--953:IOR : [10:10]
n8--940:IOR : [10:10]
n73--1012:IOR : [10:10]
n31--904:IOR : [10:10]
n32--961:IOR : [11:11]
n67--1020:IOR : [11:11]
n30--963:IXOR : [12:12]
n28--1022:IXOR : [13:13]
n27--1029:IXOR : [14:14]
n72--1039:IXOR : [15:15]
n46--1049:IXOR : [16:16]
n36--1059:IXOR : [17:17]
n34--1060:IXOR : [18:18]
n70--1061:DMA_STORE : [19:20]

FINISHED ASAP SCHEDULE

DOING LAZY ALAP SCHEDULE
Found schedule of length 105 with 76 nodes

n62--909:IMUL : [0:3]
n16--855:IMUL : [4:7]
n22--967:IMUL : [8:11]
n12--912:IADD : [12:12]
n15--862:IADD : [13:13]
n59--874:IADD : [14:14]
n1--971:IADD : [15:15]
n5--944:IADD : [16:16]
n63--887:IADD : [17:17]
n21--931:IADD : [18:18]
n11--919:IADD : [19:19]
n47--863:DMA_LOAD : [20:21]
n58--875:DMA_LOAD : [22:23]
n57--990:IADD : [24:24]
n18--1003:IADD : [25:25]
n4--945:DMA_LOAD : [26:27]
n7--932:DMA_LOAD : [28:29]
n45--888:DMA_LOAD : [30:31]
n33--920:DMA_LOAD : [32:33]
n66--978:IADD : [34:34]
n14--899:DMA_LOAD : [35:36]
n48--956:DMA_LOAD : [37:38]
n17--1004:DMA_LOAD : [39:40]
n65--979:DMA_LOAD : [41:42]
n23--991:DMA_LOAD : [43:44]
n0--1015:DMA_LOAD : [45:46]
n49--949:IAND : [47:47]
n6--936:IAND : [48:48]
n52--924:IAND : [49:49]
n51--867:IAND : [50:50]
n64--879:IAND : [51:51]
n44--892:IAND : [52:52]
n13--903:IAND : [53:53]
n38--927:ISHL : [54:54]
n39--939:ISHL : [55:55]
n3--995:IAND : [56:56]
n61--895:ISHL : [57:57]
n50--870:ISHL : [58:58]
n41--1008:IAND : [59:59]
n9--952:ISHL : [60:60]
n10--960:IAND : [61:61]
n54--882:ISHL : [62:62]
n20--983:IAND : [63:63]
n25--1011:ISHL : [64:64]
n26--1019:IAND : [65:65]
n37--953:IOR : [66:66]
n2--998:ISHL : [67:67]
n19--986:ISHL : [68:68]
n60--883:IOR : [69:69]
n8--940:IOR : [70:70]
n40--1024:DMA_LOAD(ref) : [71:72]
n53--896:IOR : [73:73]
n24--999:IOR : [74:74]
n73--1012:IOR : [75:75]
n32--961:IOR : [76:76]
n31--904:IOR : [77:77]
n69--1037:IADD : [78:78]
n29--1028:DMA_LOAD : [79:80]
n30--963:IXOR : [81:81]
n67--1020:IOR : [82:82]
n68--1038:DMA_LOAD : [83:84]
n28--1022:IXOR : [85:85]
n56--1047:IADD : [86:86]
n27--1029:IXOR : [87:87]
n71--846:DMA_LOAD(ref) : [88:89]
n43--1057:IADD : [90:90]
n55--1048:DMA_LOAD : [91:92]
n72--1039:IXOR : [93:93]
n42--1058:DMA_LOAD : [94:95]
n35--851:DMA_LOAD : [96:97]
n46--1049:IXOR : [98:98]
n36--1059:IXOR : [99:99]
n34--1060:IXOR : [100:100]
n70--1061:DMA_STORE : [101:102]
n74--1062:IADD : [103:103]
n75--842:IFGE : [104:104]

FINISHED ALAP SCHEDULE

DOING NORMAL ALAP SCHEDULE
Found schedule of length 21 with 76 nodes

n62--909:IMUL : [0:3]
n16--855:IMUL : [1:4]
n22--967:IMUL : [1:4]
n12--912:IADD : [4:4]
n15--862:IADD : [5:5]
n59--874:IADD : [5:5]
n1--971:IADD : [5:5]
n5--944:IADD : [5:5]
n63--887:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n57--990:IADD : [6:6]
n18--1003:IADD : [6:6]
n4--945:DMA_LOAD : [6:7]
n7--932:DMA_LOAD : [6:7]
n45--888:DMA_LOAD : [6:7]
n33--920:DMA_LOAD : [6:7]
n66--978:IADD : [6:6]
n14--899:DMA_LOAD : [7:8]
n48--956:DMA_LOAD : [7:8]
n17--1004:DMA_LOAD : [7:8]
n65--979:DMA_LOAD : [7:8]
n23--991:DMA_LOAD : [7:8]
n0--1015:DMA_LOAD : [8:9]
n49--949:IAND : [8:8]
n6--936:IAND : [8:8]
n52--924:IAND : [8:8]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n44--892:IAND : [8:8]
n13--903:IAND : [9:9]
n38--927:ISHL : [9:9]
n39--939:ISHL : [9:9]
n3--995:IAND : [9:9]
n61--895:ISHL : [9:9]
n50--870:ISHL : [9:9]
n41--1008:IAND : [9:9]
n9--952:ISHL : [9:9]
n10--960:IAND : [9:9]
n54--882:ISHL : [9:9]
n20--983:IAND : [9:9]
n25--1011:ISHL : [10:10]
n26--1019:IAND : [10:10]
n37--953:IOR : [10:10]
n2--998:ISHL : [10:10]
n19--986:ISHL : [10:10]
n60--883:IOR : [10:10]
n8--940:IOR : [10:10]
n40--1024:DMA_LOAD(ref) : [10:11]
n53--896:IOR : [10:10]
n24--999:IOR : [11:11]
n73--1012:IOR : [11:11]
n32--961:IOR : [11:11]
n31--904:IOR : [11:11]
n69--1037:IADD : [12:12]
n29--1028:DMA_LOAD : [12:13]
n30--963:IXOR : [12:12]
n67--1020:IOR : [12:12]
n68--1038:DMA_LOAD : [13:14]
n28--1022:IXOR : [13:13]
n56--1047:IADD : [13:13]
n27--1029:IXOR : [14:14]
n71--846:DMA_LOAD(ref) : [14:15]
n43--1057:IADD : [14:14]
n55--1048:DMA_LOAD : [14:15]
n72--1039:IXOR : [15:15]
n42--1058:DMA_LOAD : [15:16]
n35--851:DMA_LOAD : [16:17]
n46--1049:IXOR : [16:16]
n36--1059:IXOR : [17:17]
n34--1060:IXOR : [18:18]
n70--1061:DMA_STORE : [19:20]
n74--1062:IADD : [20:20]
n75--842:IFGE : [20:20]

FINISHED ALAP SCHEDULE


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 13 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 11 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 13 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 14 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 13 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 15 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 37 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 13 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 6 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 13 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 13 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 9 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 11 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 14 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 11 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 15 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 37 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 11 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 6 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 11 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 11 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 9 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 14 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 15 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 37 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 14 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 6 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 14 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 14 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 9 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 15 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 37 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 6 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 15 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 37 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 15 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 37 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 9 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 6 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 6 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 9 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 9 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%




%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 47 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n62--909:IMUL : [0:3]
n56--1047:IADD : [1:1]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n15--862:IADD : [4:4]
n12--912:IADD : [4:4]
n22--967:IMUL : [4:7]
n59--874:IADD : [5:5]
n5--944:IADD : [5:5]
n63--887:IADD : [6:6]
n21--931:IADD : [6:6]
n47--863:DMA_LOAD : [7:8]
n11--919:IADD : [7:7]
n1--971:IADD : [8:8]
n58--875:DMA_LOAD : [9:10]
n57--990:IADD : [9:9]
n18--1003:IADD : [10:10]
n4--945:DMA_LOAD : [11:12]
n7--932:DMA_LOAD : [11:12]
n45--888:DMA_LOAD : [13:14]
n33--920:DMA_LOAD : [13:14]
n14--899:DMA_LOAD : [15:16]
n66--978:IADD : [15:15]
n49--949:IAND : [16:16]
n48--956:DMA_LOAD : [17:18]
n17--1004:DMA_LOAD : [17:18]
n6--936:IAND : [19:19]
n52--924:IAND : [19:19]
n51--867:IAND : [20:20]
n65--979:DMA_LOAD : [20:21]
n64--879:IAND : [21:21]
n23--991:DMA_LOAD : [22:23]
n44--892:IAND : [22:22]
n13--903:IAND : [23:23]
n0--1015:DMA_LOAD : [24:25]
n38--927:ISHL : [24:24]
n39--939:ISHL : [25:25]
n3--995:IAND : [26:26]
n61--895:ISHL : [26:26]
n50--870:ISHL : [27:27]
n41--1008:IAND : [27:27]
n9--952:ISHL : [28:28]
n10--960:IAND : [28:28]
n54--882:ISHL : [29:29]
n20--983:IAND : [29:29]
n25--1011:ISHL : [30:30]
n26--1019:IAND : [30:30]
n37--953:IOR : [31:31]
n2--998:ISHL : [31:31]
n19--986:ISHL : [32:32]
n60--883:IOR : [32:32]
n8--940:IOR : [33:33]
n53--896:IOR : [33:33]
n24--999:IOR : [34:34]
n73--1012:IOR : [34:34]
n32--961:IOR : [35:35]
n31--904:IOR : [35:35]
n30--963:IXOR : [36:36]
n67--1020:IOR : [36:36]
n28--1022:IXOR : [37:37]
n71--846:DMA_LOAD(ref) : [37:38]
n27--1029:IXOR : [38:38]
n72--1039:IXOR : [39:39]
n43--1057:IADD : [39:39]
n42--1058:DMA_LOAD : [40:41]
n55--1048:DMA_LOAD : [40:41]
n46--1049:IXOR : [42:42]
n35--851:DMA_LOAD : [42:43]
n36--1059:IXOR : [43:43]
n74--1062:IADD : [44:44]
n34--1060:IXOR : [44:44]
n70--1061:DMA_STORE : [45:46]
n75--842:IFGE : [45:45]

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 13 milliseconds

Print BULB tree: 
l_bound: 21, u_bound: 47; investigated partial schedule: {}; 
└── l_bound: 21, u_bound: 47; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 
    ├── l_bound: 21, u_bound: 47; investigated n16--855:IMUL in [0:3]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL]}; 
    └── l_bound: 21, u_bound: 47; investigated n16--855:IMUL in [1:4]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n16--855:IMUL]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 4 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 11 milliseconds

Print BULB tree: 
l_bound: 21, u_bound: 47; investigated partial schedule: {}; 
└── l_bound: 21, u_bound: 47; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 
    ├── l_bound: 21, u_bound: 47; investigated n16--855:IMUL in [0:3]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL]}; 
    └── l_bound: 21, u_bound: 47; investigated n16--855:IMUL in [1:4]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n16--855:IMUL]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 14 milliseconds

Print BULB tree: 
TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated partial schedule: {}; 
└── TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 15 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 37 milliseconds

Print BULB tree: 
l_bound: 21, u_bound: 47; investigated partial schedule: {}; 
└── l_bound: 21, u_bound: 47; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 
    ├── l_bound: 21, u_bound: 47; investigated n16--855:IMUL in [0:3]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL]}; 
    │   ├── l_bound: 24, u_bound: 47; investigated n22--967:IMUL in [4:7]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n22--967:IMUL], 5=[n22--967:IMUL], 6=[n22--967:IMUL], 7=[n22--967:IMUL]}; 
    │   │   └── l_bound: 24, u_bound: 47; investigated n12--912:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n12--912:IADD, n22--967:IMUL], 5=[n22--967:IMUL], 6=[n22--967:IMUL], 7=[n22--967:IMUL]}; 
    │   │       ├── l_bound: 24, u_bound: 47; investigated n15--862:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n12--912:IADD, n22--967:IMUL], 5=[n15--862:IADD, n22--967:IMUL], 6=[n22--967:IMUL], 7=[n22--967:IMUL]}; 
    │   │       │   ├── l_bound: 24, u_bound: 47; investigated n59--874:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n12--912:IADD, n22--967:IMUL], 5=[n15--862:IADD, n59--874:IADD, n22--967:IMUL], 6=[n22--967:IMUL], 7=[n22--967:IMUL]}; 
    │   │       │   └── l_bound: 24, u_bound: 47; investigated n59--874:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n59--874:IADD, n12--912:IADD, n22--967:IMUL], 5=[n15--862:IADD, n22--967:IMUL], 6=[n22--967:IMUL], 7=[n22--967:IMUL]}; 
    │   │       └── l_bound: 24, u_bound: 47; investigated n15--862:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n15--862:IADD, n12--912:IADD, n22--967:IMUL], 5=[n22--967:IMUL], 6=[n22--967:IMUL], 7=[n22--967:IMUL]}; 
    │   │           └── l_bound: 24, u_bound: 47; investigated n59--874:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n15--862:IADD, n12--912:IADD, n22--967:IMUL], 5=[n59--874:IADD, n22--967:IMUL], 6=[n22--967:IMUL], 7=[n22--967:IMUL]}; 
    └── l_bound: 21, u_bound: 47; investigated n16--855:IMUL in [1:4]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n16--855:IMUL]}; 
        ├── l_bound: 24, u_bound: 47; investigated n22--967:IMUL in [4:7]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n16--855:IMUL, n22--967:IMUL], 5=[n22--967:IMUL], 6=[n22--967:IMUL], 7=[n22--967:IMUL]}; 
        │   └── l_bound: 24, u_bound: 47; investigated n12--912:IADD in [4:4]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n16--855:IMUL, n12--912:IADD, n22--967:IMUL], 5=[n22--967:IMUL], 6=[n22--967:IMUL], 7=[n22--967:IMUL]}; 
        │       └── l_bound: 24, u_bound: 47; investigated n15--862:IADD in [5:5]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n16--855:IMUL, n12--912:IADD, n22--967:IMUL], 5=[n15--862:IADD, n22--967:IMUL], 6=[n22--967:IMUL], 7=[n22--967:IMUL]}; 
        │           └── l_bound: 24, u_bound: 47; investigated n59--874:IADD in [5:5]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n16--855:IMUL, n12--912:IADD, n22--967:IMUL], 5=[n15--862:IADD, n59--874:IADD, n22--967:IMUL], 6=[n22--967:IMUL], 7=[n22--967:IMUL]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 6 milliseconds

Print BULB tree: 
TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated partial schedule: {}; 
└── TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 7 milliseconds

Print BULB tree: 
TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated partial schedule: {}; 
└── TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 9 milliseconds

Print BULB tree: 
TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated partial schedule: {}; 
└── TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 

