# Output products list for <MIG>
MIG.gise
MIG.veo
MIG.xco
MIG.xise
MIG\docs\adr_cntrl_timing.xls
MIG\docs\read_data_timing.xls
MIG\docs\ug086.pdf
MIG\docs\write_data_timing.xls
MIG\docs\xapp858.url
MIG\example_design\datasheet.txt
MIG\example_design\log.txt
MIG\example_design\mig.prj
MIG\example_design\par\MIG.cdc
MIG\example_design\par\MIG.ucf
MIG\example_design\par\create_ise.bat
MIG\example_design\par\icon4_cg.xco
MIG\example_design\par\ise_flow.bat
MIG\example_design\par\makeproj.bat
MIG\example_design\par\mem_interface_top.ut
MIG\example_design\par\readme.txt
MIG\example_design\par\rem_files.bat
MIG\example_design\par\set_ise_prop.tcl
MIG\example_design\par\vio_async_in100_cg.xco
MIG\example_design\par\vio_async_in192_cg.xco
MIG\example_design\par\vio_async_in96_cg.xco
MIG\example_design\par\vio_sync_out32_cg.xco
MIG\example_design\par\xst_run.txt
MIG\example_design\rtl\MIG.v
MIG\example_design\rtl\ddr2_chipscope.v
MIG\example_design\rtl\ddr2_ctrl.v
MIG\example_design\rtl\ddr2_idelay_ctrl.v
MIG\example_design\rtl\ddr2_infrastructure.v
MIG\example_design\rtl\ddr2_mem_if_top.v
MIG\example_design\rtl\ddr2_phy_calib.v
MIG\example_design\rtl\ddr2_phy_ctl_io.v
MIG\example_design\rtl\ddr2_phy_dm_iob.v
MIG\example_design\rtl\ddr2_phy_dq_iob.v
MIG\example_design\rtl\ddr2_phy_dqs_iob.v
MIG\example_design\rtl\ddr2_phy_init.v
MIG\example_design\rtl\ddr2_phy_io.v
MIG\example_design\rtl\ddr2_phy_top.v
MIG\example_design\rtl\ddr2_phy_write.v
MIG\example_design\rtl\ddr2_tb_test_addr_gen.v
MIG\example_design\rtl\ddr2_tb_test_cmp.v
MIG\example_design\rtl\ddr2_tb_test_data_gen.v
MIG\example_design\rtl\ddr2_tb_test_gen.v
MIG\example_design\rtl\ddr2_tb_top.v
MIG\example_design\rtl\ddr2_top.v
MIG\example_design\rtl\ddr2_usr_addr_fifo.v
MIG\example_design\rtl\ddr2_usr_rd.v
MIG\example_design\rtl\ddr2_usr_top.v
MIG\example_design\rtl\ddr2_usr_wr.v
MIG\example_design\sim\ddr2_model.v
MIG\example_design\sim\ddr2_model_parameters.vh
MIG\example_design\sim\sim.do
MIG\example_design\sim\sim_tb_top.v
MIG\example_design\sim\wiredly.v
MIG\example_design\synth\MIG.lso
MIG\example_design\synth\MIG.prj
MIG\example_design\synth\mem_interface_top_synp.sdc
MIG\example_design\synth\script_synp.tcl
MIG\user_design\datasheet.txt
MIG\user_design\log.txt
MIG\user_design\mig.prj
MIG\user_design\par\MIG.cdc
MIG\user_design\par\MIG.ucf
MIG\user_design\par\create_ise.bat
MIG\user_design\par\icon4_cg.xco
MIG\user_design\par\ise_flow.bat
MIG\user_design\par\makeproj.bat
MIG\user_design\par\mem_interface_top.ut
MIG\user_design\par\readme.txt
MIG\user_design\par\rem_files.bat
MIG\user_design\par\set_ise_prop.tcl
MIG\user_design\par\vio_async_in100_cg.xco
MIG\user_design\par\vio_async_in192_cg.xco
MIG\user_design\par\vio_async_in96_cg.xco
MIG\user_design\par\vio_sync_out32_cg.xco
MIG\user_design\par\xst_run.txt
MIG\user_design\rtl\MIG.v
MIG\user_design\rtl\ddr2_chipscope.v
MIG\user_design\rtl\ddr2_ctrl.v
MIG\user_design\rtl\ddr2_idelay_ctrl.v
MIG\user_design\rtl\ddr2_infrastructure.v
MIG\user_design\rtl\ddr2_mem_if_top.v
MIG\user_design\rtl\ddr2_phy_calib.v
MIG\user_design\rtl\ddr2_phy_ctl_io.v
MIG\user_design\rtl\ddr2_phy_dm_iob.v
MIG\user_design\rtl\ddr2_phy_dq_iob.v
MIG\user_design\rtl\ddr2_phy_dqs_iob.v
MIG\user_design\rtl\ddr2_phy_init.v
MIG\user_design\rtl\ddr2_phy_io.v
MIG\user_design\rtl\ddr2_phy_top.v
MIG\user_design\rtl\ddr2_phy_write.v
MIG\user_design\rtl\ddr2_top.v
MIG\user_design\rtl\ddr2_usr_addr_fifo.v
MIG\user_design\rtl\ddr2_usr_rd.v
MIG\user_design\rtl\ddr2_usr_top.v
MIG\user_design\rtl\ddr2_usr_wr.v
MIG\user_design\sim\ddr2_model.v
MIG\user_design\sim\ddr2_model_parameters.vh
MIG\user_design\sim\ddr2_tb_test_addr_gen.v
MIG\user_design\sim\ddr2_tb_test_cmp.v
MIG\user_design\sim\ddr2_tb_test_data_gen.v
MIG\user_design\sim\ddr2_tb_test_gen.v
MIG\user_design\sim\ddr2_tb_top.v
MIG\user_design\sim\sim.do
MIG\user_design\sim\sim_tb_top.v
MIG\user_design\sim\wiredly.v
MIG\user_design\synth\MIG.lso
MIG\user_design\synth\MIG.prj
MIG\user_design\synth\mem_interface_top_synp.sdc
MIG\user_design\synth\script_synp.tcl
MIG_flist.txt
MIG_xmdf.tcl
_xmsgs\pn_parser.xmsgs
