INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/ECC/Desktop/Coen122L/finalproject/COEN122LFinal/finalproject.srcs/sources_1/new/1bitadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oneBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/ECC/Desktop/Coen122L/finalproject/COEN122LFinal/finalproject.srcs/sources_1/new/2compgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twoComp
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/ECC/Desktop/Coen122L/finalproject/COEN122LFinal/finalproject.srcs/sources_1/new/31mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threeToOne
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/ECC/Desktop/Coen122L/finalproject/COEN122LFinal/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/ECC/Desktop/Coen122L/finalproject/COEN122LFinal/finalproject.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/ECC/Desktop/Coen122L/finalproject/COEN122LFinal/finalproject.srcs/sources_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/ECC/Desktop/Coen122L/finalproject/COEN122LFinal/finalproject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
