
*** Running vivado
    with args -log risc_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source risc_0.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source risc_0.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
Command: synth_design -top risc_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 392.004 ; gain = 185.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'risc_0' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/synth/risc_0.v:56]
INFO: [Synth 8-638] synthesizing module 'risc_v0_1' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/hdl/risc_v0_1.v:4]
INFO: [Synth 8-638] synthesizing module 'risc_core_verilog_wrapper' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_core_verilog_wrapper.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_core_verilog_wrapper.sv:145]
INFO: [Synth 8-638] synthesizing module 'logic_axi4_lite_if' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:32]
INFO: [Synth 8-256] done synthesizing module 'logic_axi4_lite_if' (0#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:32]
INFO: [Synth 8-638] synthesizing module 'logic_axi4_lite_if' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:32]
INFO: [Synth 8-256] done synthesizing module 'logic_axi4_lite_if' (0#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:32]
INFO: [Synth 8-638] synthesizing module 'risc' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:21]
INFO: [Synth 8-638] synthesizing module 'risc_vio' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:52]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity risc_vio does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:64]
INFO: [Synth 8-256] done synthesizing module 'risc_vio' (6#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:52]
INFO: [Synth 8-638] synthesizing module 'risc_jtag' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:20]
INFO: [Synth 8-638] synthesizing module 'logic_axi4_lite_if' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:32]
INFO: [Synth 8-256] done synthesizing module 'logic_axi4_lite_if' (6#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:32]
INFO: [Synth 8-638] synthesizing module 'risc_reset' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/synth/risc_reset.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/proc_sys_reset_v5_0_9/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/synth/risc_reset.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/proc_sys_reset_v5_0_9/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/proc_sys_reset_v5_0_9/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/proc_sys_reset_v5_0_9/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (7#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (8#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (9#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/proc_sys_reset_v5_0_9/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/proc_sys_reset_v5_0_9/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/proc_sys_reset_v5_0_9/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (10#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/proc_sys_reset_v5_0_9/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (11#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/proc_sys_reset_v5_0_9/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (12#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/proc_sys_reset_v5_0_9/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'risc_reset' (13#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/synth/risc_reset.vhd:71]
INFO: [Synth 8-638] synthesizing module 'risc_jtag_axi4_lite_wrapper' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite_wrapper.sv:20]
INFO: [Synth 8-638] synthesizing module 'risc_jtag_axi4_lite' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:57]
WARNING: [Synth 8-350] instance 'inst' of module 'jtag_axi_v1_1_2_jtag_axi' requires 41 connections, but only 39 given [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-256] done synthesizing module 'risc_jtag_axi4_lite' (51#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:57]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_awprot' does not match port width (3) of module 'risc_jtag_axi4_lite' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite_wrapper.sv:56]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_arprot' does not match port width (3) of module 'risc_jtag_axi4_lite' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite_wrapper.sv:67]
INFO: [Synth 8-256] done synthesizing module 'risc_jtag_axi4_lite_wrapper' (52#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite_wrapper.sv:20]
WARNING: [Synth 8-3848] Net bresp in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:56]
WARNING: [Synth 8-3848] Net arready in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:62]
WARNING: [Synth 8-3848] Net rdata[31] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[30] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[29] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[28] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[27] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[26] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[25] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[24] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[23] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[22] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[21] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[20] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[19] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[18] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[17] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[16] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[15] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[14] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[13] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[12] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[11] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[10] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[9] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[8] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[7] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[6] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[5] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[4] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[3] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[2] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[1] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[0] in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rresp in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:65]
WARNING: [Synth 8-3848] Net rvalid in module/entity risc_jtag does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:66]
INFO: [Synth 8-256] done synthesizing module 'risc_jtag' (53#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:20]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:725]
INFO: [Synth 8-638] synthesizing module 'risc_ila' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/synth/risc_ila.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (60#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (61#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43460]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (71#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43460]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43310]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (73#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43310]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43399]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (75#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43399]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (80#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:3965]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_1_0_ila' requires 1033 connections, but only 1027 given [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/synth/risc_ila.v:3290]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity risc_ila does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/synth/risc_ila.v:182]
INFO: [Synth 8-256] done synthesizing module 'risc_ila' (90#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/synth/risc_ila.v:84]
INFO: [Synth 8-638] synthesizing module 'risc_clocking' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clocking.sv:3]
INFO: [Synth 8-638] synthesizing module 'risc_clock_external' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external.v:70]
INFO: [Synth 8-638] synthesizing module 'risc_clock_external_clk_wiz' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (91#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:32656]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (92#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:32656]
INFO: [Synth 8-256] done synthesizing module 'risc_clock_external_clk_wiz' (93#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'risc_clock_external' (94#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external.v:70]
INFO: [Synth 8-256] done synthesizing module 'risc_clocking' (95#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clocking.sv:3]
INFO: [Synth 8-638] synthesizing module 'risc_registers' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_registers.sv:19]
INFO: [Synth 8-638] synthesizing module 'risc_registers_memory' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_registers_memory/synth/risc_registers_memory.vhd:68]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_2' declared at 'd:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/blk_mem_gen_v8_3_2/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_2' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_registers_memory/synth/risc_registers_memory.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'risc_registers_memory' (96#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_registers_memory/synth/risc_registers_memory.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'risc_registers' (97#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_registers.sv:19]
INFO: [Synth 8-638] synthesizing module 'risc_program_memory' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_program_memory/synth/risc_program_memory.vhd:68]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_2' declared at 'd:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/blk_mem_gen_v8_3_2/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_2' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_program_memory/synth/risc_program_memory.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'risc_program_memory' (101#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_program_memory/synth/risc_program_memory.vhd:68]
INFO: [Synth 8-638] synthesizing module 'risc_data_memory' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_data_memory/synth/risc_data_memory.vhd:68]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_2' declared at 'd:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/blk_mem_gen_v8_3_2/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_2' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_data_memory/synth/risc_data_memory.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'risc_data_memory' (102#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_data_memory/synth/risc_data_memory.vhd:68]
INFO: [Synth 8-638] synthesizing module 'risc_alu' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_alu.sv:21]
INFO: [Synth 8-638] synthesizing module 'risc_alu_dsp' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_alu_dsp/synth/risc_alu_dsp.vhd:70]
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_12' declared at 'd:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_alu_dsp/xbip_dsp48_macro_v3_0_12/hdl/xbip_dsp48_macro_v3_0.vhd:57' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_12' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_alu_dsp/synth/risc_alu_dsp.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'risc_alu_dsp' (108#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_alu_dsp/synth/risc_alu_dsp.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'risc_alu' (109#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_alu.sv:21]
INFO: [Synth 8-638] synthesizing module 'risc_instruction_decode' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:22]
INFO: [Synth 8-638] synthesizing module 'risc_stack' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_stack.sv:19]
WARNING: [Synth 8-5788] Register pop_data_reg in module risc_stack is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_stack.sv:48]
INFO: [Synth 8-256] done synthesizing module 'risc_stack' (110#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_stack.sv:19]
INFO: [Synth 8-155] case statement is not full and has no default [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:694]
WARNING: [Synth 8-5788] Register instr_reg[opcode] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:473]
WARNING: [Synth 8-5788] Register instr_reg[func7] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:473]
WARNING: [Synth 8-5788] Register instr_reg[func3] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:473]
WARNING: [Synth 8-5788] Register instr_reg[rd] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:473]
WARNING: [Synth 8-5788] Register instr_reg[rs1] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:473]
WARNING: [Synth 8-5788] Register instr_reg[rs2] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:473]
WARNING: [Synth 8-5788] Register instr_reg[arg] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:473]
WARNING: [Synth 8-5788] Register instr_ff_reg[opcode] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:474]
WARNING: [Synth 8-5788] Register instr_ff_reg[func7] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:474]
WARNING: [Synth 8-5788] Register instr_ff_reg[func3] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:474]
WARNING: [Synth 8-5788] Register instr_ff_reg[rd] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:474]
WARNING: [Synth 8-5788] Register instr_ff_reg[rs1] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:474]
WARNING: [Synth 8-5788] Register instr_ff_reg[arg] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:474]
WARNING: [Synth 8-5788] Register instr_ff2_reg[opcode] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:475]
WARNING: [Synth 8-5788] Register instr_ff2_reg[func7] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:475]
WARNING: [Synth 8-5788] Register instr_ff2_reg[func3] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:475]
WARNING: [Synth 8-5788] Register instr_ff2_reg[rd] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:475]
WARNING: [Synth 8-5788] Register instr_ff2_reg[rs1] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:475]
WARNING: [Synth 8-5788] Register instr_ff2_reg[arg] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:475]
WARNING: [Synth 8-5788] Register instr_ff3_reg[opcode] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:476]
WARNING: [Synth 8-5788] Register instr_ff3_reg[func3] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:476]
WARNING: [Synth 8-5788] Register instr_ff3_reg[rd] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:476]
WARNING: [Synth 8-5788] Register instr_ff3_reg[arg] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:476]
WARNING: [Synth 8-5788] Register instr_ff4_reg[opcode] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:477]
WARNING: [Synth 8-5788] Register instr_ff4_reg[func3] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:477]
WARNING: [Synth 8-5788] Register instr_ff4_reg[rd] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:477]
WARNING: [Synth 8-5788] Register instr_ff4_reg[arg] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:477]
WARNING: [Synth 8-5788] Register instr_ff5_reg[opcode] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:478]
WARNING: [Synth 8-5788] Register instr_ff5_reg[func3] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:478]
WARNING: [Synth 8-5788] Register instr_ff5_reg[rd] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:478]
WARNING: [Synth 8-5788] Register instr_ff5_reg[arg] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:478]
WARNING: [Synth 8-5788] Register instr_ff6_reg[opcode] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:479]
WARNING: [Synth 8-5788] Register instr_ff6_reg[func3] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:479]
WARNING: [Synth 8-5788] Register instr_ff6_reg[rd] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:479]
WARNING: [Synth 8-5788] Register instr_ff6_reg[arg] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:479]
WARNING: [Synth 8-5788] Register instr_ff7_reg[opcode] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:480]
WARNING: [Synth 8-5788] Register instr_ff7_reg[func3] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:480]
WARNING: [Synth 8-5788] Register instr_ff7_reg[rd] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:480]
WARNING: [Synth 8-5788] Register instr_ff7_reg[arg] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:480]
WARNING: [Synth 8-5788] Register instr_ff8_reg[opcode] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:481]
WARNING: [Synth 8-5788] Register instr_ff8_reg[func3] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:481]
WARNING: [Synth 8-5788] Register instr_ff8_reg[rd] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:481]
WARNING: [Synth 8-5788] Register instr_ff8_reg[arg] in module risc_instruction_decode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:481]
WARNING: [Synth 8-3848] Net led in module/entity risc_instruction_decode does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:89]
INFO: [Synth 8-256] done synthesizing module 'risc_instruction_decode' (111#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:22]
WARNING: [Synth 8-3848] Net s_axi\.awaddr in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:93]
WARNING: [Synth 8-3848] Net s_axi\.awvalid in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:93]
WARNING: [Synth 8-3848] Net s_axi\.wdata[3] in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:93]
WARNING: [Synth 8-3848] Net s_axi\.wdata[2] in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:93]
WARNING: [Synth 8-3848] Net s_axi\.wdata[1] in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:93]
WARNING: [Synth 8-3848] Net s_axi\.wdata[0] in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:93]
WARNING: [Synth 8-3848] Net s_axi\.wstrb in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:93]
WARNING: [Synth 8-3848] Net s_axi\.wvalid in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:93]
WARNING: [Synth 8-3848] Net s_axi\.bready in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:93]
WARNING: [Synth 8-3848] Net s_axi\.araddr in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:93]
WARNING: [Synth 8-3848] Net s_axi\.arvalid in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:93]
WARNING: [Synth 8-3848] Net s_axi\.rready in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:93]
WARNING: [Synth 8-3848] Net irq_pen in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:185]
WARNING: [Synth 8-3848] Net axi_fsm in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:212]
WARNING: [Synth 8-3848] Net axi_timeout in module/entity risc does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:213]
INFO: [Synth 8-256] done synthesizing module 'risc' (112#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc.sv:21]
WARNING: [Synth 8-3848] Net s_axi_lite_awready in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_core_verilog_wrapper.sv:116]
WARNING: [Synth 8-3848] Net s_axi_lite_wready in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_core_verilog_wrapper.sv:120]
WARNING: [Synth 8-3848] Net s_axi_lite_bresp in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_core_verilog_wrapper.sv:121]
WARNING: [Synth 8-3848] Net s_axi_lite_bvalid in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_core_verilog_wrapper.sv:122]
WARNING: [Synth 8-3848] Net s_axi_lite_arready in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_core_verilog_wrapper.sv:127]
WARNING: [Synth 8-3848] Net s_axi_lite_rdata in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_core_verilog_wrapper.sv:128]
WARNING: [Synth 8-3848] Net s_axi_lite_rresp in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_core_verilog_wrapper.sv:129]
WARNING: [Synth 8-3848] Net s_axi_lite_rvalid in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_core_verilog_wrapper.sv:130]
WARNING: [Synth 8-3848] Net awready in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:49]
WARNING: [Synth 8-3848] Net wready in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:54]
WARNING: [Synth 8-3848] Net bresp in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:56]
WARNING: [Synth 8-3848] Net bvalid in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:57]
WARNING: [Synth 8-3848] Net arready in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:62]
WARNING: [Synth 8-3848] Net rdata[3] in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[2] in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[1] in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rdata[0] in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:64]
WARNING: [Synth 8-3848] Net rresp in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:65]
WARNING: [Synth 8-3848] Net rvalid in module/entity risc_core_verilog_wrapper does not have driver. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv:66]
INFO: [Synth 8-256] done synthesizing module 'risc_core_verilog_wrapper' (113#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_core_verilog_wrapper.sv:23]
INFO: [Synth 8-256] done synthesizing module 'risc_v0_1' (114#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/hdl/risc_v0_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'risc_0' (115#1) [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/synth/risc_0.v:56]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port led
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port axi_data_out[7]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port axi_data_out[6]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port axi_data_out[5]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port axi_data_out[4]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port axi_data_out[3]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port axi_data_out[2]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port axi_data_out[1]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port axi_data_out[0]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port axi_error
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port shared_memory_rd_data[7]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port shared_memory_rd_data[6]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port shared_memory_rd_data[5]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port shared_memory_rd_data[4]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port shared_memory_rd_data[3]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port shared_memory_rd_data[2]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port shared_memory_rd_data[1]
WARNING: [Synth 8-3331] design risc_instruction_decode has unconnected port shared_memory_rd_data[0]
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEAD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CED
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEP
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRA
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRB
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRP
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized0 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized0 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized10 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized10 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized10 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized10 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized10 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized8 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized8 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized8 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized8 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized8 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized6 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized6 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized6 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized6 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized6 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized4 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized4 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized4 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized4 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized2 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized2 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port CE
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:12 ; elapsed = 00:04:23 . Memory (MB): peak = 809.023 ; gain = 602.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/synth/risc_vio.v:854]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/synth/risc_jtag_axi4_lite.v:132]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.bresp[1] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.bresp[0] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.arready to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[3][7] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[3][6] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[3][5] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[3][4] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[3][3] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[3][2] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[3][1] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[3][0] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[2][7] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[2][6] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[2][5] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[2][4] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[2][3] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[2][2] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[2][1] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[2][0] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[1][7] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[1][6] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[1][5] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[1][4] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[1][3] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[1][2] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
WARNING: [Synth 8-3295] tying undriven pin risc_jtag_axi4_lite_wrapper_inst:m_axi\.rdata[1][1] to constant 0 [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:55]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:13 ; elapsed = 00:04:24 . Memory (MB): peak = 809.023 ; gain = 602.035
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/jtag_axi/constraints/jtag_axi.xdc] for cell 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst'
Finished Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/jtag_axi/constraints/jtag_axi.xdc] for cell 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst'
Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/risc_reset.xdc] for cell 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/reset_inst/U0'
Finished Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/risc_reset.xdc] for cell 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/reset_inst/U0'
Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/risc_reset.xdc] for cell 'inst/risc_core_inst/risc_inst/risc_clocking_inst/reset_inst/U0'
Finished Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/risc_reset.xdc] for cell 'inst/risc_core_inst/risc_inst/risc_clocking_inst/reset_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'risc_clock_internal'. The XDC file d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_internal/risc_clock_internal.xdc will not be read for any cell of this module.
Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external.xdc] for cell 'inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst'
Finished Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external.xdc] for cell 'inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/risc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/risc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/risc_vio.xdc] for cell 'inst/risc_core_inst/risc_inst/validation_stimulus_inst'
Finished Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/risc_vio.xdc] for cell 'inst/risc_core_inst/risc_inst/validation_stimulus_inst'
Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1/constraints/ila.xdc] for cell 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst'
Finished Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1/constraints/ila.xdc] for cell 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/PROJEKT/PICOBLAZE/RISC/RISC.runs/risc_0_synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==risc_clock_internal || ORIG_REF_NAME==risc_clock_internal}'. [D:/PROJEKT/PICOBLAZE/RISC/RISC.runs/risc_0_synth_1/dont_touch.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==risc_shared_memory_8K || ORIG_REF_NAME==risc_shared_memory_8K}'. [D:/PROJEKT/PICOBLAZE/RISC/RISC.runs/risc_0_synth_1/dont_touch.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==risc_clock_internal || ORIG_REF_NAME==risc_clock_internal}'. [D:/PROJEKT/PICOBLAZE/RISC/RISC.runs/risc_0_synth_1/dont_touch.xdc:49]
WARNING: [Vivado 12-180] No cells matched '/inst'. [D:/PROJEKT/PICOBLAZE/RISC/RISC.runs/risc_0_synth_1/dont_touch.xdc:49]
Finished Parsing XDC File [D:/PROJEKT/PICOBLAZE/RISC/RISC.runs/risc_0_synth_1/dont_touch.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/PROJEKT/PICOBLAZE/RISC/RISC.runs/risc_0_synth_1/dont_touch.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/risc_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/PROJEKT/PICOBLAZE/RISC/RISC.runs/risc_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/risc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/risc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'risc_clock_internal'. The XDC file d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_internal/risc_clock_internal_late.xdc will not be read for any cell of this module.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 321 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 248 instances
  CFGLUT5 => SRLC32E: 47 instances
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 899.969 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:40 ; elapsed = 00:04:52 . Memory (MB): peak = 899.969 ; gain = 692.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:40 ; elapsed = 00:04:52 . Memory (MB): peak = 899.969 ; gain = 692.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/\JTAG_GEN_ENABLED.risc_jtag_inst /reset_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/\JTAG_GEN_ENABLED.risc_jtag_inst /reset_inst/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/\JTAG_GEN_ENABLED.risc_jtag_inst /risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/\JTAG_GEN_ENABLED.risc_jtag_inst /risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/data_memory_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/data_memory_inst/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/program_memory_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/program_memory_inst/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/registers_inst/memory_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/registers_inst/memory_1/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/registers_inst/memory_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/registers_inst/memory_2/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/risc_alu_inst/risc_alu_dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/risc_clocking_inst/reset_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/risc_clocking_inst/reset_inst/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/risc_validation_core_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/risc_core_inst/risc_inst/validation_stimulus_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:42 ; elapsed = 00:04:54 . Memory (MB): peak = 899.969 ; gain = 692.980
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/proc_sys_reset_v5_0_9/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5544] ROM "tx_fifowr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifowr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifowr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rst_xsdbfifo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_wr_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rd_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_1_2_write_axilite'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'wready_reg' into 'awready_reg' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:58]
INFO: [Synth 8-4471] merging register 'bvalid_reg' into 'awready_reg' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv:58]
INFO: [Synth 8-5545] ROM "instruction_address" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_wr_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "jtag_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "jtag_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SEL_dsp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "SEL_dsp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "result0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_stack.sv:51]
INFO: [Synth 8-5546] ROM "stack_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stack_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "push_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'axi_rd_offset_reg[15:0]' into 'shared_rd_address_reg[15:0]' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:995]
INFO: [Synth 8-4471] merging register 'axi_rd_req_reg' into 'axi_wr_req_reg' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:993]
INFO: [Synth 8-4471] merging register 'axi_wr_slave_select_reg[2:0]' into 'axi_rd_slave_select_reg[2:0]' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:997]
INFO: [Synth 8-4471] merging register 'axi_wr_offset_reg[15:0]' into 'shared_rd_address_reg[15:0]' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:998]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:145]
INFO: [Synth 8-802] inferred FSM for state register 'int_en_fsm_reg' in module 'risc_instruction_decode'
INFO: [Synth 8-5546] ROM "native_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "alu_op_code" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "alu_op_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_en_fsm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_out_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_instruction_data_opcode" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_INT_EN_IDLE |                              000 |                              000
         FSM_INT_EN_JUMP |                              001 |                              001
          FSM_INT_EN_IRQ |                              010 |                              010
       FSM_INT_EN_RETURN |                              011 |                              011
   FSM_INT_EN_AXI_WR_REQ |                              100 |                              100
   FSM_INT_EN_AXI_WR_ACK |                              101 |                              101
   FSM_INT_EN_AXI_RD_REQ |                              110 |                              110
   FSM_INT_EN_AXI_RD_ACK |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'int_en_fsm_reg' using encoding 'sequential' in module 'risc_instruction_decode'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:49 ; elapsed = 00:05:03 . Memory (MB): peak = 899.969 ; gain = 692.980
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/risc_core_inst/risc_inst/risc_alu_inst/risc_alu_dsp_inst/U0/i_synth/i_synth_option.i_synth_model/i_a2' (xbip_pipe_v3_0_2_viv) to 'inst/risc_core_inst/risc_inst/risc_alu_inst/risc_alu_dsp_inst/U0/i_synth/i_synth_option.i_synth_model/i_has_a.i_a1'
INFO: [Synth 8-223] decloning instance 'inst/risc_core_inst/risc_inst/risc_alu_inst/risc_alu_dsp_inst/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_2_viv) to 'inst/risc_core_inst/risc_inst/risc_alu_inst/risc_alu_dsp_inst/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c2'
INFO: [Synth 8-223] decloning instance 'inst/risc_core_inst/risc_inst/risc_alu_inst/risc_alu_dsp_inst/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_2_viv) to 'inst/risc_core_inst/risc_inst/risc_alu_inst/risc_alu_dsp_inst/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:04:49 ; elapsed = 00:05:03 . Memory (MB): peak = 899.969 ; gain = 692.980
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_en_fsm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "JTAG_GEN_ENABLED.risc_jtag_inst/jtag_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "JTAG_GEN_ENABLED.risc_jtag_inst/jtag_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "JTAG_GEN_ENABLED.risc_jtag_inst/instruction_address" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "JTAG_GEN_ENABLED.risc_jtag_inst/instruction_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "JTAG_GEN_ENABLED.risc_jtag_inst/instruction_wr_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "risc_alu_inst/result0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "risc_alu_inst/result0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:04:53 ; elapsed = 00:05:07 . Memory (MB): peak = 899.969 ; gain = 692.980
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:04:53 ; elapsed = 00:05:07 . Memory (MB): peak = 899.969 ; gain = 692.980

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_1_0_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_1_0_ila.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[1]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[2]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[4]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[5]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[6]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[7]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[8]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[9]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[10]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[11]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_2_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\pc_counter_arg_sub_2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/axi_rw_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/axi_wr_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/axi_wr_ack_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/axi_rd_ack_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/axi_pipe_reg)
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_reg[opcode][5]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_reg[opcode][6]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_reg[opcode][6]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_reg[opcode][4]' (FDCE) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_reg[opcode][3]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff_reg[opcode][5]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff_reg[opcode][6]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff_reg[opcode][4]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff_reg[opcode][3]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff2_reg[opcode][5]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff2_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff2_reg[opcode][6]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff2_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff2_reg[opcode][4]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff2_reg[opcode][3]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff3_reg[opcode][5]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff3_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff3_reg[opcode][6]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff3_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff3_reg[opcode][4]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff3_reg[opcode][3]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff4_reg[opcode][5]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff4_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff4_reg[opcode][6]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff4_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff4_reg[opcode][4]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff4_reg[opcode][3]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff5_reg[opcode][5]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff5_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff5_reg[opcode][6]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff5_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff5_reg[opcode][4]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff5_reg[opcode][3]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff6_reg[opcode][5]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff6_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff6_reg[opcode][6]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff6_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff6_reg[opcode][4]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff6_reg[opcode][3]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff7_reg[opcode][5]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff7_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff7_reg[opcode][6]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff7_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff7_reg[opcode][4]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff7_reg[opcode][3]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff8_reg[opcode][5]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff8_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff8_reg[opcode][6]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff8_reg[opcode][4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff8_reg[opcode][4]' (FDC) to 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/instr_ff8_reg[opcode][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[31].r_status_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[30].r_status_reg[30][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[29].r_status_reg[29][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[28].r_status_reg[28][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[27].r_status_reg[27][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[26].r_status_reg[26][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[25].r_status_reg[25][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[24].r_status_reg[24][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[23].r_status_reg[23][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[22].r_status_reg[22][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[21].r_status_reg[21][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[20].r_status_reg[20][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[19].r_status_reg[19][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[18].r_status_reg[18][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[17].r_status_reg[17][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[16].r_status_reg[16][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[15].r_status_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[14].r_status_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[13].r_status_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[12].r_status_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[11].r_status_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[10].r_status_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[9].r_status_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[8].r_status_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[7].r_status_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[6].r_status_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[5].r_status_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[4].r_status_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[3].r_status_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[2].r_status_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[1].r_status_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[0].r_status_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[31].r_status_reg[31][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[30].r_status_reg[30][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[29].r_status_reg[29][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[28].r_status_reg[28][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[27].r_status_reg[27][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[26].r_status_reg[26][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[25].r_status_reg[25][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[24].r_status_reg[24][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[23].r_status_reg[23][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[22].r_status_reg[22][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[21].r_status_reg[21][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[20].r_status_reg[20][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[19].r_status_reg[19][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[18].r_status_reg[18][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[17].r_status_reg[17][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[16].r_status_reg[16][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[15].r_status_reg[15][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[14].r_status_reg[14][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[13].r_status_reg[13][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[12].r_status_reg[12][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[11].r_status_reg[11][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[10].r_status_reg[10][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[9].r_status_reg[9][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[8].r_status_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[7].r_status_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[6].r_status_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[5].r_status_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[4].r_status_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[3].r_status_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[2].r_status_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[1].r_status_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_instruction_decode_inst/\genblk1[0].r_status_reg[0][6] )
WARNING: [Synth 8-3332] Sequential element (r_status_reg[31][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[31].r_status_reg[31][6]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[31].r_status_reg[31][5]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[31].r_status_reg[31][4]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[31].r_status_reg[31][3]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[31].r_status_reg[31][2]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[31].r_status_reg[31][1]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[31].r_status_reg[31][0]) is unused and will be removed from module risc_instruction_decode.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[31].r_status_reg[31][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
WARNING: [Synth 8-3332] Sequential element (r_status_reg[30][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[30].r_status_reg[30][6]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[30].r_status_reg[30][5]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[30].r_status_reg[30][4]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[30].r_status_reg[30][3]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[30].r_status_reg[30][2]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[30].r_status_reg[30][1]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[30].r_status_reg[30][0]) is unused and will be removed from module risc_instruction_decode.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[30].r_status_reg[30][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
WARNING: [Synth 8-3332] Sequential element (r_status_reg[29][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[29].r_status_reg[29][6]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[29].r_status_reg[29][5]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[29].r_status_reg[29][4]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[29].r_status_reg[29][3]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[29].r_status_reg[29][2]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[29].r_status_reg[29][1]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[29].r_status_reg[29][0]) is unused and will be removed from module risc_instruction_decode.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[29].r_status_reg[29][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
WARNING: [Synth 8-3332] Sequential element (r_status_reg[28][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[28].r_status_reg[28][6]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[28].r_status_reg[28][5]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[28].r_status_reg[28][4]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[28].r_status_reg[28][3]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[28].r_status_reg[28][2]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[28].r_status_reg[28][1]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[28].r_status_reg[28][0]) is unused and will be removed from module risc_instruction_decode.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[28].r_status_reg[28][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
WARNING: [Synth 8-3332] Sequential element (r_status_reg[27][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[27].r_status_reg[27][6]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[27].r_status_reg[27][5]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[27].r_status_reg[27][4]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[27].r_status_reg[27][3]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[27].r_status_reg[27][2]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[27].r_status_reg[27][1]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[27].r_status_reg[27][0]) is unused and will be removed from module risc_instruction_decode.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[27].r_status_reg[27][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
WARNING: [Synth 8-3332] Sequential element (r_status_reg[26][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[26].r_status_reg[26][6]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[26].r_status_reg[26][5]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[26].r_status_reg[26][4]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[26].r_status_reg[26][3]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[26].r_status_reg[26][2]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[26].r_status_reg[26][1]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[26].r_status_reg[26][0]) is unused and will be removed from module risc_instruction_decode.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[26].r_status_reg[26][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
WARNING: [Synth 8-3332] Sequential element (r_status_reg[25][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[25].r_status_reg[25][6]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[25].r_status_reg[25][5]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[25].r_status_reg[25][4]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[25].r_status_reg[25][3]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[25].r_status_reg[25][2]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[25].r_status_reg[25][1]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[25].r_status_reg[25][0]) is unused and will be removed from module risc_instruction_decode.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[25].r_status_reg[25][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
WARNING: [Synth 8-3332] Sequential element (r_status_reg[24][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[24].r_status_reg[24][6]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[24].r_status_reg[24][5]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[24].r_status_reg[24][4]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[24].r_status_reg[24][3]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[24].r_status_reg[24][2]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[24].r_status_reg[24][1]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[24].r_status_reg[24][0]) is unused and will be removed from module risc_instruction_decode.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[24].r_status_reg[24][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
WARNING: [Synth 8-3332] Sequential element (r_status_reg[23][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[23].r_status_reg[23][6]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[23].r_status_reg[23][5]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[23].r_status_reg[23][4]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[23].r_status_reg[23][3]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[23].r_status_reg[23][2]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[23].r_status_reg[23][1]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[23].r_status_reg[23][0]) is unused and will be removed from module risc_instruction_decode.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[23].r_status_reg[23][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
WARNING: [Synth 8-3332] Sequential element (r_status_reg[22][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[22].r_status_reg[22][6]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[22].r_status_reg[22][5]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[22].r_status_reg[22][4]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[22].r_status_reg[22][3]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[22].r_status_reg[22][2]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[22].r_status_reg[22][1]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[22].r_status_reg[22][0]) is unused and will be removed from module risc_instruction_decode.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[22].r_status_reg[22][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
WARNING: [Synth 8-3332] Sequential element (r_status_reg[21][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[21].r_status_reg[21][6]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[21].r_status_reg[21][5]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[21].r_status_reg[21][4]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[21].r_status_reg[21][3]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[21].r_status_reg[21][2]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[21].r_status_reg[21][1]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[21].r_status_reg[21][0]) is unused and will be removed from module risc_instruction_decode.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[21].r_status_reg[21][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
WARNING: [Synth 8-3332] Sequential element (r_status_reg[20][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[20].r_status_reg[20][6]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[20].r_status_reg[20][5]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[20].r_status_reg[20][4]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[20].r_status_reg[20][3]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[20].r_status_reg[20][2]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[20].r_status_reg[20][1]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[20].r_status_reg[20][0]) is unused and will be removed from module risc_instruction_decode.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[20].r_status_reg[20][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
WARNING: [Synth 8-3332] Sequential element (r_status_reg[19][0]) is unused and will be removed from module risc_instruction_decode.
WARNING: [Synth 8-3332] Sequential element (genblk1[19].r_status_reg[19][6]) is unused and will be removed from module risc_instruction_decode.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[19].r_status_reg[19][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[18].r_status_reg[18][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[17].r_status_reg[17][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[16].r_status_reg[16][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[15].r_status_reg[15][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[14].r_status_reg[14][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[13].r_status_reg[13][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[12].r_status_reg[12][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[11].r_status_reg[11][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[10].r_status_reg[10][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[9].r_status_reg[9][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[8].r_status_reg[8][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[7].r_status_reg[7][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[6].r_status_reg[6][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[5].r_status_reg[5][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[4].r_status_reg[4][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[3].r_status_reg[3][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[2].r_status_reg[2][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[1].r_status_reg[1][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/genblk1[0].r_status_reg[0][0]/Q' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv:236]
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[1]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[2]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[3]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[5]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[6]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[7]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[8]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[9]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[10]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[11]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[12]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[13]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[14]' (FDRE) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /validation_stimulus_inst/inst/\PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[1]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[2]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[3]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[4]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[5]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[6]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[7]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[8]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[9]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[10]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[11]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[12]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[13]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[14]' (FD) to 'inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /validation_stimulus_inst/inst/\PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15] )
INFO: [Synth 8-3886] merging instance 'proc_sys_reset:/SEQ/pr_dec_reg[1]' (FD) to 'proc_sys_reset:/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'proc_sys_reset:/SEQ/bsr_dec_reg[1]' (FD) to 'proc_sys_reset:/SEQ/core_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /\JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst /inst/\jtag_axi_engine_u/u_xsdb_fifo_interface/protocol_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_fifo_depth_i_reg[0]' (FD) to 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_fifo_depth_i_reg[4]' (FD) to 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_fifo_depth_i_reg[1]' (FD) to 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_fifo_depth_i_reg[2]' (FD) to 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_fifo_depth_i_reg[3]' (FD) to 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/axi_64bit_reg_reg' (FD) to 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[0]' (FD) to 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /\JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst /inst/\jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_core_inst/risc_inst /risc_validation_core_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[32]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[32]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[33]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[33]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[34]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[34]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[35]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[35]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[36]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[36]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[37]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[37]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[38]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[38]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[39]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[39]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[40]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[40]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[41]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[41]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[42]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[42]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[16]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[16]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[17]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[17]' (FDSE) to 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:05:04 ; elapsed = 00:05:19 . Memory (MB): peak = 899.969 ; gain = 692.980
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:05:04 ; elapsed = 00:05:19 . Memory (MB): peak = 899.969 ; gain = 692.980

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 35 of d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1/constraints/ila.xdc. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1/constraints/ila.xdc:35]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 56 of d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1/constraints/ila.xdc. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1/constraints/ila.xdc:56]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 62 of d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1/constraints/ila.xdc. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1/constraints/ila.xdc:62]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 63 of d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1/constraints/ila.xdc. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1/constraints/ila.xdc:63]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:15 ; elapsed = 00:05:30 . Memory (MB): peak = 899.969 ; gain = 692.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:17 ; elapsed = 00:05:32 . Memory (MB): peak = 931.859 ; gain = 724.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:21 ; elapsed = 00:05:36 . Memory (MB): peak = 953.332 ; gain = 746.344
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:05:21 ; elapsed = 00:05:36 . Memory (MB): peak = 953.332 ; gain = 746.344

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:05:21 ; elapsed = 00:05:36 . Memory (MB): peak = 953.332 ; gain = 746.344
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:22 ; elapsed = 00:05:37 . Memory (MB): peak = 953.332 ; gain = 746.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:22 ; elapsed = 00:05:37 . Memory (MB): peak = 953.332 ; gain = 746.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:23 ; elapsed = 00:05:38 . Memory (MB): peak = 953.332 ; gain = 746.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:23 ; elapsed = 00:05:38 . Memory (MB): peak = 953.332 ; gain = 746.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:23 ; elapsed = 00:05:38 . Memory (MB): peak = 953.332 ; gain = 746.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:23 ; elapsed = 00:05:38 . Memory (MB): peak = 953.332 ; gain = 746.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   127|
|2     |CFGLUT5    |   295|
|3     |DSP48E1    |     1|
|4     |LUT1       |    96|
|5     |LUT2       |   375|
|6     |LUT3       |   462|
|7     |LUT4       |   690|
|8     |LUT5       |   342|
|9     |LUT6       |  1740|
|10    |MUXF7      |   169|
|11    |MUXF8      |    22|
|12    |PLLE2_ADV  |     1|
|13    |RAM64M     |    40|
|14    |RAM64X1D   |     8|
|15    |RAMB18E1   |     1|
|16    |RAMB18E1_1 |     1|
|17    |RAMB18E1_2 |     2|
|18    |RAMB18E1_3 |     1|
|19    |RAMB36E1   |     2|
|20    |RAMB36E1_1 |     7|
|21    |RAMB36E1_2 |     1|
|22    |RAMB36E1_3 |     6|
|23    |RAMB36E1_4 |     2|
|24    |SRL16      |     2|
|25    |SRL16E     |   334|
|26    |SRLC16E    |     2|
|27    |SRLC32E    |    17|
|28    |FDCE       |  1137|
|29    |FDPE       |    18|
|30    |FDR        |    16|
|31    |FDRE       |  5575|
|32    |FDSE       |    54|
|33    |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:23 ; elapsed = 00:05:38 . Memory (MB): peak = 953.332 ; gain = 746.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 96 critical warnings and 2732 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:04:59 . Memory (MB): peak = 953.332 ; gain = 548.527
Synthesis Optimization Complete : Time (s): cpu = 00:05:23 ; elapsed = 00:05:38 . Memory (MB): peak = 953.332 ; gain = 746.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 514 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/jtag_axi/constraints/jtag_axi.xdc] for cell 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst'
Finished Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/jtag_axi/constraints/jtag_axi.xdc] for cell 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst'
Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/risc_reset.xdc] for cell 'inst/risc_core_inst/risc_inst/risc_clocking_inst/reset_inst/U0'
Finished Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/risc_reset.xdc] for cell 'inst/risc_core_inst/risc_inst/risc_clocking_inst/reset_inst/U0'
Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/risc_reset.xdc] for cell 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/reset_inst/U0'
Finished Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_reset/risc_reset.xdc] for cell 'inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/reset_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'risc_clock_internal'. The XDC file d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_internal/risc_clock_internal.xdc will not be read for any cell of this module.
Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external.xdc] for cell 'inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external.xdc:57]
Finished Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external.xdc] for cell 'inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst'
Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/risc_vio.xdc] for cell 'inst/risc_core_inst/risc_inst/validation_stimulus_inst'
Finished Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_vio/risc_vio.xdc] for cell 'inst/risc_core_inst/risc_inst/validation_stimulus_inst'
Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1/constraints/ila.xdc] for cell 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst'
Finished Parsing XDC File [d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1/constraints/ila.xdc] for cell 'inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'risc_clock_internal'. The XDC file d:/PROJEKT/PICOBLAZE/RISC/RISC.srcs/sources_1/ip/risc_0/src/risc_clock_internal/risc_clock_internal_late.xdc will not be read for any cell of this module.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 361 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 248 instances
  CFGLUT5 => SRLC32E: 47 instances
  FDR => FDRE: 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
576 Infos, 414 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:26 ; elapsed = 00:05:39 . Memory (MB): peak = 1292.363 ; gain = 978.504
INFO: [Coretcl 2-1174] Renamed 524 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1292.363 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 22 19:21:55 2020...
