Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct 31 00:32:49 2022
| Host         : LAPTOP-OTCI54J6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Circuit1_timing_summary_routed.rpt -pb Circuit1_timing_summary_routed.pb -rpx Circuit1_timing_summary_routed.rpx -warn_on_violation
| Design       : Circuit1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    32          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (87)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DIS/FD/y_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: FD/y_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (87)
-------------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.517        0.000                      0                   91        0.123        0.000                      0                   91        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.517        0.000                      0                   91        0.123        0.000                      0                   91        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 FD/CNT/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/y_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.952ns (27.566%)  route 2.502ns (72.434%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.642     5.245    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y99         FDCE                                         r  FD/CNT/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  FD/CNT/q_reg[8]/Q
                         net (fo=3, routed)           0.692     6.393    FD/CNT/wq[8]
    SLICE_X33Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.517 r  FD/CNT/pe_i_7/O
                         net (fo=1, routed)           0.446     6.962    FD/CNT/pe_i_7_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.086 r  FD/CNT/pe_i_4__0/O
                         net (fo=2, routed)           0.813     7.900    FD/CNT/pe_i_4__0_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.024 r  FD/CNT/y_i_4__0/O
                         net (fo=1, routed)           0.550     8.574    FD/CNT/y_i_4__0_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.698 r  FD/CNT/y_i_1__1/O
                         net (fo=1, routed)           0.000     8.698    FD/CNT_n_1
    SLICE_X31Y99         FDCE                                         r  FD/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.521    14.944    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/y_reg/C
                         clock pessimism              0.276    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X31Y99         FDCE (Setup_fdce_C_D)        0.031    15.215    FD/y_reg
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 DB/CounterHigh/q_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/y_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.952ns (27.958%)  route 2.453ns (72.042%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.624     5.226    DB/CounterHigh/clk_IBUF_BUFG
    SLICE_X32Y108        FDPE                                         r  DB/CounterHigh/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDPE (Prop_fdpe_C_Q)         0.456     5.682 f  DB/CounterHigh/q_reg[17]/Q
                         net (fo=2, routed)           0.812     6.495    DB/CounterHigh/q_reg[17]
    SLICE_X33Y106        LUT4 (Prop_lut4_I1_O)        0.124     6.619 f  DB/CounterHigh/y_i_10/O
                         net (fo=1, routed)           0.797     7.416    DB/CounterHigh/y_i_10_n_0
    SLICE_X33Y105        LUT6 (Prop_lut6_I4_O)        0.124     7.540 f  DB/CounterHigh/y_i_7/O
                         net (fo=1, routed)           0.402     7.942    DB/CounterHigh/y_i_7_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  DB/CounterHigh/y_i_3__1/O
                         net (fo=1, routed)           0.441     8.507    DB/CounterLow/y_reg_0
    SLICE_X31Y107        LUT3 (Prop_lut3_I1_O)        0.124     8.631 r  DB/CounterLow/y_i_1/O
                         net (fo=1, routed)           0.000     8.631    DB/CounterLow_n_0
    SLICE_X31Y107        FDCE                                         r  DB/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.503    14.925    DB/clk_IBUF_BUFG
    SLICE_X31Y107        FDCE                                         r  DB/y_reg/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X31Y107        FDCE (Setup_fdce_C_D)        0.029    15.195    DB/y_reg
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 DIS/FD/CNT/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIS/FD/y_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.014ns (31.202%)  route 2.236ns (68.798%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.626     5.228    DIS/FD/CNT/clk_IBUF_BUFG
    SLICE_X30Y100        FDCE                                         r  DIS/FD/CNT/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDCE (Prop_fdce_C_Q)         0.518     5.746 f  DIS/FD/CNT/q_reg[1]/Q
                         net (fo=2, routed)           0.951     6.697    DIS/FD/CNT/wq[1]
    SLICE_X31Y104        LUT4 (Prop_lut4_I2_O)        0.124     6.821 f  DIS/FD/CNT/pe_i_5/O
                         net (fo=1, routed)           0.433     7.254    DIS/FD/CNT/pe_i_5_n_0
    SLICE_X31Y104        LUT4 (Prop_lut4_I3_O)        0.124     7.378 f  DIS/FD/CNT/pe_i_3__0/O
                         net (fo=2, routed)           0.445     7.823    DIS/FD/CNT/pe_i_3__0_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.947 r  DIS/FD/CNT/y_i_2__0/O
                         net (fo=1, routed)           0.407     8.354    DIS/FD/CNT/y_i_2__0_n_0
    SLICE_X31Y102        LUT5 (Prop_lut5_I3_O)        0.124     8.478 r  DIS/FD/CNT/y_i_1__0/O
                         net (fo=1, routed)           0.000     8.478    DIS/FD/CNT_n_0
    SLICE_X31Y102        FDCE                                         r  DIS/FD/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.505    14.927    DIS/FD/clk_IBUF_BUFG
    SLICE_X31Y102        FDCE                                         r  DIS/FD/y_reg/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X31Y102        FDCE (Setup_fdce_C_D)        0.031    15.199    DIS/FD/y_reg
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 FD/CNT/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/pe_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.828ns (27.553%)  route 2.177ns (72.447%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.626     5.228    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y101        FDCE                                         r  FD/CNT/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.456     5.684 f  FD/CNT/q_reg[19]/Q
                         net (fo=2, routed)           0.679     6.363    FD/CNT/wq[19]
    SLICE_X33Y101        LUT4 (Prop_lut4_I1_O)        0.124     6.487 f  FD/CNT/pe_i_6/O
                         net (fo=1, routed)           0.634     7.122    FD/CNT/pe_i_6_n_0
    SLICE_X33Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.246 r  FD/CNT/pe_i_3/O
                         net (fo=2, routed)           0.864     8.109    FD/CNT/pe_i_3_n_0
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.124     8.233 r  FD/CNT/pe_i_1/O
                         net (fo=1, routed)           0.000     8.233    FD/CNT_n_0
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.521    14.944    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X31Y99         FDCE (Setup_fdce_C_D)        0.029    15.117    FD/pe_reg
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 FD/pe_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/CNT/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 1.920ns (64.613%)  route 1.052ns (35.387%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.642     5.245    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  FD/pe_reg/Q
                         net (fo=49, routed)          1.051     6.752    FD/CNT/pe
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  FD/CNT/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.876    FD/CNT/q[0]_i_8__0_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.426 r  FD/CNT/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    FD/CNT/q_reg[0]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  FD/CNT/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.540    FD/CNT/q_reg[4]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  FD/CNT/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.654    FD/CNT/q_reg[8]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  FD/CNT/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    FD/CNT/q_reg[12]_i_1_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  FD/CNT/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.882    FD/CNT/q_reg[16]_i_1_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.216 r  FD/CNT/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.216    FD/CNT/q_reg[20]_i_1_n_6
    SLICE_X32Y102        FDCE                                         r  FD/CNT/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.505    14.927    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FD/CNT/q_reg[21]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X32Y102        FDCE (Setup_fdce_C_D)        0.062    15.134    FD/CNT/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.938ns  (required time - arrival time)
  Source:                 FD/pe_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/CNT/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 1.899ns (64.361%)  route 1.052ns (35.639%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.642     5.245    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  FD/pe_reg/Q
                         net (fo=49, routed)          1.051     6.752    FD/CNT/pe
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  FD/CNT/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.876    FD/CNT/q[0]_i_8__0_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.426 r  FD/CNT/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    FD/CNT/q_reg[0]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  FD/CNT/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.540    FD/CNT/q_reg[4]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  FD/CNT/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.654    FD/CNT/q_reg[8]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  FD/CNT/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    FD/CNT/q_reg[12]_i_1_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  FD/CNT/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.882    FD/CNT/q_reg[16]_i_1_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.195 r  FD/CNT/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.195    FD/CNT/q_reg[20]_i_1_n_4
    SLICE_X32Y102        FDCE                                         r  FD/CNT/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.505    14.927    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FD/CNT/q_reg[23]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X32Y102        FDCE (Setup_fdce_C_D)        0.062    15.134    FD/CNT/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.938    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 DIS/FD/CNT/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIS/FD/pe_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 1.014ns (33.762%)  route 1.989ns (66.238%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.626     5.228    DIS/FD/CNT/clk_IBUF_BUFG
    SLICE_X30Y100        FDCE                                         r  DIS/FD/CNT/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDCE (Prop_fdce_C_Q)         0.518     5.746 f  DIS/FD/CNT/q_reg[1]/Q
                         net (fo=2, routed)           0.951     6.697    DIS/FD/CNT/wq[1]
    SLICE_X31Y104        LUT4 (Prop_lut4_I2_O)        0.124     6.821 f  DIS/FD/CNT/pe_i_5/O
                         net (fo=1, routed)           0.433     7.254    DIS/FD/CNT/pe_i_5_n_0
    SLICE_X31Y104        LUT4 (Prop_lut4_I3_O)        0.124     7.378 f  DIS/FD/CNT/pe_i_3__0/O
                         net (fo=2, routed)           0.440     7.818    DIS/FD/CNT/pe_i_3__0_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.942 f  DIS/FD/CNT/pe_i_2/O
                         net (fo=2, routed)           0.166     8.108    DIS/FD/CNT/pe_i_2_n_0
    SLICE_X31Y102        LUT4 (Prop_lut4_I2_O)        0.124     8.232 r  DIS/FD/CNT/pe_i_1__0/O
                         net (fo=1, routed)           0.000     8.232    DIS/FD/CNT_n_1
    SLICE_X31Y102        FDCE                                         r  DIS/FD/pe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.505    14.927    DIS/FD/clk_IBUF_BUFG
    SLICE_X31Y102        FDCE                                         r  DIS/FD/pe_reg/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X31Y102        FDCE (Setup_fdce_C_D)        0.029    15.197    DIS/FD/pe_reg
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 FD/pe_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/CNT/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 1.825ns (63.444%)  route 1.052ns (36.556%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.642     5.245    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  FD/pe_reg/Q
                         net (fo=49, routed)          1.051     6.752    FD/CNT/pe
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  FD/CNT/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.876    FD/CNT/q[0]_i_8__0_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.426 r  FD/CNT/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    FD/CNT/q_reg[0]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  FD/CNT/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.540    FD/CNT/q_reg[4]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  FD/CNT/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.654    FD/CNT/q_reg[8]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  FD/CNT/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    FD/CNT/q_reg[12]_i_1_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  FD/CNT/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.882    FD/CNT/q_reg[16]_i_1_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.121 r  FD/CNT/q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.121    FD/CNT/q_reg[20]_i_1_n_5
    SLICE_X32Y102        FDCE                                         r  FD/CNT/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.505    14.927    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FD/CNT/q_reg[22]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X32Y102        FDCE (Setup_fdce_C_D)        0.062    15.134    FD/CNT/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 FD/pe_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/CNT/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.809ns (63.240%)  route 1.052ns (36.760%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.642     5.245    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  FD/pe_reg/Q
                         net (fo=49, routed)          1.051     6.752    FD/CNT/pe
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  FD/CNT/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.876    FD/CNT/q[0]_i_8__0_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.426 r  FD/CNT/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    FD/CNT/q_reg[0]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  FD/CNT/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.540    FD/CNT/q_reg[4]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  FD/CNT/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.654    FD/CNT/q_reg[8]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  FD/CNT/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    FD/CNT/q_reg[12]_i_1_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  FD/CNT/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.882    FD/CNT/q_reg[16]_i_1_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.105 r  FD/CNT/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.105    FD/CNT/q_reg[20]_i_1_n_7
    SLICE_X32Y102        FDCE                                         r  FD/CNT/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.505    14.927    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FD/CNT/q_reg[20]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X32Y102        FDCE (Setup_fdce_C_D)        0.062    15.134    FD/CNT/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 FD/pe_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/CNT/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 1.806ns (63.201%)  route 1.052ns (36.799%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.642     5.245    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  FD/pe_reg/Q
                         net (fo=49, routed)          1.051     6.752    FD/CNT/pe
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  FD/CNT/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.876    FD/CNT/q[0]_i_8__0_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.426 r  FD/CNT/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    FD/CNT/q_reg[0]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  FD/CNT/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.540    FD/CNT/q_reg[4]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  FD/CNT/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.654    FD/CNT/q_reg[8]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  FD/CNT/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    FD/CNT/q_reg[12]_i_1_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.102 r  FD/CNT/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.102    FD/CNT/q_reg[16]_i_1_n_6
    SLICE_X32Y101        FDCE                                         r  FD/CNT/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.505    14.927    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y101        FDCE                                         r  FD/CNT/q_reg[17]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X32Y101        FDCE (Setup_fdce_C_D)        0.062    15.134    FD/CNT/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  7.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 FD/pe_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/CNT/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.256ns (51.920%)  route 0.237ns (48.080%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.491    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  FD/pe_reg/Q
                         net (fo=49, routed)          0.237     1.869    FD/CNT/pe
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.914 r  FD/CNT/q[12]_i_9__0/O
                         net (fo=1, routed)           0.000     1.914    FD/CNT/q[12]_i_9__0_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.984 r  FD/CNT/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    FD/CNT/q_reg[12]_i_1_n_7
    SLICE_X32Y100        FDCE                                         r  FD/CNT/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.837     2.002    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y100        FDCE                                         r  FD/CNT/q_reg[12]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    FD/CNT/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 FD/CNT/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/y_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.491%)  route 0.288ns (55.509%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.566     1.485    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y100        FDCE                                         r  FD/CNT/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  FD/CNT/q_reg[15]/Q
                         net (fo=3, routed)           0.195     1.821    FD/CNT/wq[15]
    SLICE_X33Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.866 f  FD/CNT/y_i_2/O
                         net (fo=1, routed)           0.093     1.960    FD/CNT/y_i_2_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I1_O)        0.045     2.005 r  FD/CNT/y_i_1__1/O
                         net (fo=1, routed)           0.000     2.005    FD/CNT_n_1
    SLICE_X31Y99         FDCE                                         r  FD/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.843     2.008    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/y_reg/C
                         clock pessimism             -0.245     1.762    
    SLICE_X31Y99         FDCE (Hold_fdce_C_D)         0.092     1.854    FD/y_reg
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FD/pe_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/CNT/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.286ns (54.678%)  route 0.237ns (45.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.491    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     1.632 f  FD/pe_reg/Q
                         net (fo=49, routed)          0.237     1.869    FD/CNT/pe
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.048     1.917 r  FD/CNT/q[12]_i_5__1/O
                         net (fo=1, routed)           0.000     1.917    FD/CNT/q[12]_i_5__1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     2.014 r  FD/CNT/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.014    FD/CNT/q_reg[12]_i_1_n_6
    SLICE_X32Y100        FDCE                                         r  FD/CNT/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.837     2.002    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y100        FDCE                                         r  FD/CNT/q_reg[13]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    FD/CNT/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 FD/CNT/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/CNT/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.366ns (66.441%)  route 0.185ns (33.559%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.491    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y99         FDCE                                         r  FD/CNT/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.141     1.632 f  FD/CNT/q_reg[11]/Q
                         net (fo=3, routed)           0.184     1.816    FD/CNT/wq[11]
    SLICE_X32Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.861 r  FD/CNT/q[8]_i_6__0/O
                         net (fo=1, routed)           0.000     1.861    FD/CNT/q[8]_i_6__0_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.976 r  FD/CNT/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    FD/CNT/q_reg[8]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.042 r  FD/CNT/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.042    FD/CNT/q_reg[12]_i_1_n_5
    SLICE_X32Y100        FDCE                                         r  FD/CNT/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.837     2.002    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y100        FDCE                                         r  FD/CNT/q_reg[14]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    FD/CNT/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FD/pe_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/CNT/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.335ns (58.560%)  route 0.237ns (41.440%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.491    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     1.632 f  FD/pe_reg/Q
                         net (fo=49, routed)          0.237     1.869    FD/CNT/pe
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.048     1.917 r  FD/CNT/q[12]_i_5__1/O
                         net (fo=1, routed)           0.000     1.917    FD/CNT/q[12]_i_5__1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.146     2.063 r  FD/CNT/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    FD/CNT/q_reg[12]_i_1_n_4
    SLICE_X32Y100        FDCE                                         r  FD/CNT/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.837     2.002    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y100        FDCE                                         r  FD/CNT/q_reg[15]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    FD/CNT/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 FD/pe_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/CNT/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.256ns (44.505%)  route 0.319ns (55.495%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.491    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  FD/pe_reg/Q
                         net (fo=49, routed)          0.319     1.952    FD/CNT/pe
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.045     1.997 r  FD/CNT/q[16]_i_9__0/O
                         net (fo=1, routed)           0.000     1.997    FD/CNT/q[16]_i_9__0_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.067 r  FD/CNT/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.067    FD/CNT/q_reg[16]_i_1_n_7
    SLICE_X32Y101        FDCE                                         r  FD/CNT/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.837     2.002    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y101        FDCE                                         r  FD/CNT/q_reg[16]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X32Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    FD/CNT/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 FD/pe_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/CNT/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.256ns (44.143%)  route 0.324ns (55.857%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.491    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     1.632 f  FD/pe_reg/Q
                         net (fo=49, routed)          0.324     1.956    FD/CNT/pe
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.045     2.001 r  FD/CNT/q[20]_i_8__0/O
                         net (fo=1, routed)           0.000     2.001    FD/CNT/q[20]_i_8__0_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.071 r  FD/CNT/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.071    FD/CNT/q_reg[20]_i_1_n_7
    SLICE_X32Y102        FDCE                                         r  FD/CNT/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.837     2.002    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FD/CNT/q_reg[20]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X32Y102        FDCE (Hold_fdce_C_D)         0.105     1.861    FD/CNT/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FD/CNT/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/CNT/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.405ns (68.660%)  route 0.185ns (31.340%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.491    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y99         FDCE                                         r  FD/CNT/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.141     1.632 f  FD/CNT/q_reg[11]/Q
                         net (fo=3, routed)           0.184     1.816    FD/CNT/wq[11]
    SLICE_X32Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.861 r  FD/CNT/q[8]_i_6__0/O
                         net (fo=1, routed)           0.000     1.861    FD/CNT/q[8]_i_6__0_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.976 r  FD/CNT/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    FD/CNT/q_reg[8]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.016 r  FD/CNT/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.016    FD/CNT/q_reg[12]_i_1_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.081 r  FD/CNT/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.081    FD/CNT/q_reg[16]_i_1_n_5
    SLICE_X32Y101        FDCE                                         r  FD/CNT/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.837     2.002    FD/CNT/clk_IBUF_BUFG
    SLICE_X32Y101        FDCE                                         r  FD/CNT/q_reg[18]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X32Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    FD/CNT/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FD/prevk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD/pe_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.131%)  route 0.134ns (41.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.491    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/prevk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     1.632 f  FD/prevk_reg[8]/Q
                         net (fo=3, routed)           0.134     1.766    FD/CNT/prevk[0]
    SLICE_X31Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.811 r  FD/CNT/pe_i_1/O
                         net (fo=1, routed)           0.000     1.811    FD/CNT_n_0
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.843     2.008    FD/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  FD/pe_reg/C
                         clock pessimism             -0.516     1.491    
    SLICE_X31Y99         FDCE (Hold_fdce_C_D)         0.091     1.582    FD/pe_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 DIS/FD/prevk_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIS/FD/pe_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.484    DIS/FD/clk_IBUF_BUFG
    SLICE_X31Y103        FDCE                                         r  DIS/FD/prevk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.141     1.625 f  DIS/FD/prevk_reg[7]/Q
                         net (fo=3, routed)           0.156     1.782    DIS/FD/CNT/y_reg
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.045     1.827 r  DIS/FD/CNT/pe_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    DIS/FD/CNT_n_1
    SLICE_X31Y102        FDCE                                         r  DIS/FD/pe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.837     2.002    DIS/FD/clk_IBUF_BUFG
    SLICE_X31Y102        FDCE                                         r  DIS/FD/pe_reg/C
                         clock pessimism             -0.500     1.501    
    SLICE_X31Y102        FDCE (Hold_fdce_C_D)         0.091     1.592    DIS/FD/pe_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y107   DB/y_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y104   DB/CounterHigh/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y106   DB/CounterHigh/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y106   DB/CounterHigh/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y107   DB/CounterHigh/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y107   DB/CounterHigh/q_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X32Y107   DB/CounterHigh/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y107   DB/CounterHigh/q_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X32Y108   DB/CounterHigh/q_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y107   DB/y_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y107   DB/y_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y104   DB/CounterHigh/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y104   DB/CounterHigh/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y106   DB/CounterHigh/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y106   DB/CounterHigh/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y106   DB/CounterHigh/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y106   DB/CounterHigh/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y107   DB/CounterHigh/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y107   DB/CounterHigh/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y107   DB/y_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y107   DB/y_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y104   DB/CounterHigh/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y104   DB/CounterHigh/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y106   DB/CounterHigh/q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y106   DB/CounterHigh/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y106   DB/CounterHigh/q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y106   DB/CounterHigh/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y107   DB/CounterHigh/q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y107   DB/CounterHigh/q_reg[12]/C



