
module forward_dataflow_in_loop_VITIS_LOOP_4165_1_Loop_VITIS_LOOP_826_1_proc123 (ap_clk,ap_rst,ap_start,ap_done,ap_continue,ap_idle,ap_ready,v13739_15_1_address0,v13739_15_1_ce0,v13739_15_1_we0,v13739_15_1_d0,v13739_15_0_address0,v13739_15_0_ce0,v13739_15_0_we0,v13739_15_0_d0,v13739_14_1_address0,v13739_14_1_ce0,v13739_14_1_we0,v13739_14_1_d0,v13739_14_0_address0,v13739_14_0_ce0,v13739_14_0_we0,v13739_14_0_d0,v13739_13_1_address0,v13739_13_1_ce0,v13739_13_1_we0,v13739_13_1_d0,v13739_13_0_address0,v13739_13_0_ce0,v13739_13_0_we0,v13739_13_0_d0,v13739_12_1_address0,v13739_12_1_ce0,v13739_12_1_we0,v13739_12_1_d0,v13739_12_0_address0,v13739_12_0_ce0,v13739_12_0_we0,v13739_12_0_d0,v13739_11_1_address0,v13739_11_1_ce0,v13739_11_1_we0,v13739_11_1_d0,v13739_11_0_address0,v13739_11_0_ce0,v13739_11_0_we0,v13739_11_0_d0,v13739_10_1_address0,v13739_10_1_ce0,v13739_10_1_we0,v13739_10_1_d0,v13739_10_0_address0,v13739_10_0_ce0,v13739_10_0_we0,v13739_10_0_d0,v13739_9_1_address0,v13739_9_1_ce0,v13739_9_1_we0,v13739_9_1_d0,v13739_9_0_address0,v13739_9_0_ce0,v13739_9_0_we0,v13739_9_0_d0,v13739_8_1_address0,v13739_8_1_ce0,v13739_8_1_we0,v13739_8_1_d0,v13739_8_0_address0,v13739_8_0_ce0,v13739_8_0_we0,v13739_8_0_d0,v13739_7_1_address0,v13739_7_1_ce0,v13739_7_1_we0,v13739_7_1_d0,v13739_7_0_address0,v13739_7_0_ce0,v13739_7_0_we0,v13739_7_0_d0,v13739_6_1_address0,v13739_6_1_ce0,v13739_6_1_we0,v13739_6_1_d0,v13739_6_0_address0,v13739_6_0_ce0,v13739_6_0_we0,v13739_6_0_d0,v13739_5_1_address0,v13739_5_1_ce0,v13739_5_1_we0,v13739_5_1_d0,v13739_5_0_address0,v13739_5_0_ce0,v13739_5_0_we0,v13739_5_0_d0,v13739_4_1_address0,v13739_4_1_ce0,v13739_4_1_we0,v13739_4_1_d0,v13739_4_0_address0,v13739_4_0_ce0,v13739_4_0_we0,v13739_4_0_d0,v13739_3_1_address0,v13739_3_1_ce0,v13739_3_1_we0,v13739_3_1_d0,v13739_3_0_address0,v13739_3_0_ce0,v13739_3_0_we0,v13739_3_0_d0,v13739_2_1_address0,v13739_2_1_ce0,v13739_2_1_we0,v13739_2_1_d0,v13739_2_0_address0,v13739_2_0_ce0,v13739_2_0_we0,v13739_2_0_d0,v13739_1_1_address0,v13739_1_1_ce0,v13739_1_1_we0,v13739_1_1_d0,v13739_1_0_address0,v13739_1_0_ce0,v13739_1_0_we0,v13739_1_0_d0,v13739_0_1_address0,v13739_0_1_ce0,v13739_0_1_we0,v13739_0_1_d0,v13739_0_0_address0,v13739_0_0_ce0,v13739_0_0_we0,v13739_0_0_d0,p_read,v3356_31_address0,v3356_31_ce0,v3356_31_q0,v3356_30_address0,v3356_30_ce0,v3356_30_q0,v3356_29_address0,v3356_29_ce0,v3356_29_q0,v3356_28_address0,v3356_28_ce0,v3356_28_q0,v3356_27_address0,v3356_27_ce0,v3356_27_q0,v3356_26_address0,v3356_26_ce0,v3356_26_q0,v3356_25_address0,v3356_25_ce0,v3356_25_q0,v3356_24_address0,v3356_24_ce0,v3356_24_q0,v3356_23_address0,v3356_23_ce0,v3356_23_q0,v3356_22_address0,v3356_22_ce0,v3356_22_q0,v3356_21_address0,v3356_21_ce0,v3356_21_q0,v3356_20_address0,v3356_20_ce0,v3356_20_q0,v3356_19_address0,v3356_19_ce0,v3356_19_q0,v3356_18_address0,v3356_18_ce0,v3356_18_q0,v3356_17_address0,v3356_17_ce0,v3356_17_q0,v3356_16_address0,v3356_16_ce0,v3356_16_q0,v3356_15_address0,v3356_15_ce0,v3356_15_q0,v3356_14_address0,v3356_14_ce0,v3356_14_q0,v3356_13_address0,v3356_13_ce0,v3356_13_q0,v3356_12_address0,v3356_12_ce0,v3356_12_q0,v3356_11_address0,v3356_11_ce0,v3356_11_q0,v3356_10_address0,v3356_10_ce0,v3356_10_q0,v3356_9_address0,v3356_9_ce0,v3356_9_q0,v3356_8_address0,v3356_8_ce0,v3356_8_q0,v3356_7_address0,v3356_7_ce0,v3356_7_q0,v3356_6_address0,v3356_6_ce0,v3356_6_q0,v3356_5_address0,v3356_5_ce0,v3356_5_q0,v3356_4_address0,v3356_4_ce0,v3356_4_q0,v3356_3_address0,v3356_3_ce0,v3356_3_q0,v3356_2_address0,v3356_2_ce0,v3356_2_q0,v3356_1_address0,v3356_1_ce0,v3356_1_q0,v3356_address0,v3356_ce0,v3356_q0);  
parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [11:0] v13739_15_1_address0;
output   v13739_15_1_ce0;
output   v13739_15_1_we0;
output  [7:0] v13739_15_1_d0;
output  [11:0] v13739_15_0_address0;
output   v13739_15_0_ce0;
output   v13739_15_0_we0;
output  [7:0] v13739_15_0_d0;
output  [11:0] v13739_14_1_address0;
output   v13739_14_1_ce0;
output   v13739_14_1_we0;
output  [7:0] v13739_14_1_d0;
output  [11:0] v13739_14_0_address0;
output   v13739_14_0_ce0;
output   v13739_14_0_we0;
output  [7:0] v13739_14_0_d0;
output  [11:0] v13739_13_1_address0;
output   v13739_13_1_ce0;
output   v13739_13_1_we0;
output  [7:0] v13739_13_1_d0;
output  [11:0] v13739_13_0_address0;
output   v13739_13_0_ce0;
output   v13739_13_0_we0;
output  [7:0] v13739_13_0_d0;
output  [11:0] v13739_12_1_address0;
output   v13739_12_1_ce0;
output   v13739_12_1_we0;
output  [7:0] v13739_12_1_d0;
output  [11:0] v13739_12_0_address0;
output   v13739_12_0_ce0;
output   v13739_12_0_we0;
output  [7:0] v13739_12_0_d0;
output  [11:0] v13739_11_1_address0;
output   v13739_11_1_ce0;
output   v13739_11_1_we0;
output  [7:0] v13739_11_1_d0;
output  [11:0] v13739_11_0_address0;
output   v13739_11_0_ce0;
output   v13739_11_0_we0;
output  [7:0] v13739_11_0_d0;
output  [11:0] v13739_10_1_address0;
output   v13739_10_1_ce0;
output   v13739_10_1_we0;
output  [7:0] v13739_10_1_d0;
output  [11:0] v13739_10_0_address0;
output   v13739_10_0_ce0;
output   v13739_10_0_we0;
output  [7:0] v13739_10_0_d0;
output  [11:0] v13739_9_1_address0;
output   v13739_9_1_ce0;
output   v13739_9_1_we0;
output  [7:0] v13739_9_1_d0;
output  [11:0] v13739_9_0_address0;
output   v13739_9_0_ce0;
output   v13739_9_0_we0;
output  [7:0] v13739_9_0_d0;
output  [11:0] v13739_8_1_address0;
output   v13739_8_1_ce0;
output   v13739_8_1_we0;
output  [7:0] v13739_8_1_d0;
output  [11:0] v13739_8_0_address0;
output   v13739_8_0_ce0;
output   v13739_8_0_we0;
output  [7:0] v13739_8_0_d0;
output  [11:0] v13739_7_1_address0;
output   v13739_7_1_ce0;
output   v13739_7_1_we0;
output  [7:0] v13739_7_1_d0;
output  [11:0] v13739_7_0_address0;
output   v13739_7_0_ce0;
output   v13739_7_0_we0;
output  [7:0] v13739_7_0_d0;
output  [11:0] v13739_6_1_address0;
output   v13739_6_1_ce0;
output   v13739_6_1_we0;
output  [7:0] v13739_6_1_d0;
output  [11:0] v13739_6_0_address0;
output   v13739_6_0_ce0;
output   v13739_6_0_we0;
output  [7:0] v13739_6_0_d0;
output  [11:0] v13739_5_1_address0;
output   v13739_5_1_ce0;
output   v13739_5_1_we0;
output  [7:0] v13739_5_1_d0;
output  [11:0] v13739_5_0_address0;
output   v13739_5_0_ce0;
output   v13739_5_0_we0;
output  [7:0] v13739_5_0_d0;
output  [11:0] v13739_4_1_address0;
output   v13739_4_1_ce0;
output   v13739_4_1_we0;
output  [7:0] v13739_4_1_d0;
output  [11:0] v13739_4_0_address0;
output   v13739_4_0_ce0;
output   v13739_4_0_we0;
output  [7:0] v13739_4_0_d0;
output  [11:0] v13739_3_1_address0;
output   v13739_3_1_ce0;
output   v13739_3_1_we0;
output  [7:0] v13739_3_1_d0;
output  [11:0] v13739_3_0_address0;
output   v13739_3_0_ce0;
output   v13739_3_0_we0;
output  [7:0] v13739_3_0_d0;
output  [11:0] v13739_2_1_address0;
output   v13739_2_1_ce0;
output   v13739_2_1_we0;
output  [7:0] v13739_2_1_d0;
output  [11:0] v13739_2_0_address0;
output   v13739_2_0_ce0;
output   v13739_2_0_we0;
output  [7:0] v13739_2_0_d0;
output  [11:0] v13739_1_1_address0;
output   v13739_1_1_ce0;
output   v13739_1_1_we0;
output  [7:0] v13739_1_1_d0;
output  [11:0] v13739_1_0_address0;
output   v13739_1_0_ce0;
output   v13739_1_0_we0;
output  [7:0] v13739_1_0_d0;
output  [11:0] v13739_0_1_address0;
output   v13739_0_1_ce0;
output   v13739_0_1_we0;
output  [7:0] v13739_0_1_d0;
output  [11:0] v13739_0_0_address0;
output   v13739_0_0_ce0;
output   v13739_0_0_we0;
output  [7:0] v13739_0_0_d0;
input  [6:0] p_read;
output  [4:0] v3356_31_address0;
output   v3356_31_ce0;
input  [7:0] v3356_31_q0;
output  [4:0] v3356_30_address0;
output   v3356_30_ce0;
input  [7:0] v3356_30_q0;
output  [4:0] v3356_29_address0;
output   v3356_29_ce0;
input  [7:0] v3356_29_q0;
output  [4:0] v3356_28_address0;
output   v3356_28_ce0;
input  [7:0] v3356_28_q0;
output  [4:0] v3356_27_address0;
output   v3356_27_ce0;
input  [7:0] v3356_27_q0;
output  [4:0] v3356_26_address0;
output   v3356_26_ce0;
input  [7:0] v3356_26_q0;
output  [4:0] v3356_25_address0;
output   v3356_25_ce0;
input  [7:0] v3356_25_q0;
output  [4:0] v3356_24_address0;
output   v3356_24_ce0;
input  [7:0] v3356_24_q0;
output  [4:0] v3356_23_address0;
output   v3356_23_ce0;
input  [7:0] v3356_23_q0;
output  [4:0] v3356_22_address0;
output   v3356_22_ce0;
input  [7:0] v3356_22_q0;
output  [4:0] v3356_21_address0;
output   v3356_21_ce0;
input  [7:0] v3356_21_q0;
output  [4:0] v3356_20_address0;
output   v3356_20_ce0;
input  [7:0] v3356_20_q0;
output  [4:0] v3356_19_address0;
output   v3356_19_ce0;
input  [7:0] v3356_19_q0;
output  [4:0] v3356_18_address0;
output   v3356_18_ce0;
input  [7:0] v3356_18_q0;
output  [4:0] v3356_17_address0;
output   v3356_17_ce0;
input  [7:0] v3356_17_q0;
output  [4:0] v3356_16_address0;
output   v3356_16_ce0;
input  [7:0] v3356_16_q0;
output  [4:0] v3356_15_address0;
output   v3356_15_ce0;
input  [7:0] v3356_15_q0;
output  [4:0] v3356_14_address0;
output   v3356_14_ce0;
input  [7:0] v3356_14_q0;
output  [4:0] v3356_13_address0;
output   v3356_13_ce0;
input  [7:0] v3356_13_q0;
output  [4:0] v3356_12_address0;
output   v3356_12_ce0;
input  [7:0] v3356_12_q0;
output  [4:0] v3356_11_address0;
output   v3356_11_ce0;
input  [7:0] v3356_11_q0;
output  [4:0] v3356_10_address0;
output   v3356_10_ce0;
input  [7:0] v3356_10_q0;
output  [4:0] v3356_9_address0;
output   v3356_9_ce0;
input  [7:0] v3356_9_q0;
output  [4:0] v3356_8_address0;
output   v3356_8_ce0;
input  [7:0] v3356_8_q0;
output  [4:0] v3356_7_address0;
output   v3356_7_ce0;
input  [7:0] v3356_7_q0;
output  [4:0] v3356_6_address0;
output   v3356_6_ce0;
input  [7:0] v3356_6_q0;
output  [4:0] v3356_5_address0;
output   v3356_5_ce0;
input  [7:0] v3356_5_q0;
output  [4:0] v3356_4_address0;
output   v3356_4_ce0;
input  [7:0] v3356_4_q0;
output  [4:0] v3356_3_address0;
output   v3356_3_ce0;
input  [7:0] v3356_3_q0;
output  [4:0] v3356_2_address0;
output   v3356_2_ce0;
input  [7:0] v3356_2_q0;
output  [4:0] v3356_1_address0;
output   v3356_1_ce0;
input  [7:0] v3356_1_q0;
output  [4:0] v3356_address0;
output   v3356_ce0;
input  [7:0] v3356_q0;
reg ap_idle;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln826_fu_1412_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg    ap_loop_exit_ready_delayed;
wire   [5:0] trunc_ln_fu_1168_p3;
reg   [5:0] trunc_ln_reg_1858;
wire   [3:0] p_udiv86_cast_cast_fu_1192_p3;
reg   [3:0] p_udiv86_cast_cast_reg_1863;
wire   [2:0] zext_ln4020_cast_cast_cast_cast_fu_1204_p3;
reg   [2:0] zext_ln4020_cast_cast_cast_cast_reg_1868;
reg   [2:0] zext_ln4020_cast_cast_cast_cast_reg_1868_pp0_iter1_reg;
wire   [1:0] v376_mid2_fu_1298_p3;
reg   [1:0] v376_mid2_reg_1873;
reg   [1:0] v376_mid2_reg_1873_pp0_iter1_reg;
reg   [1:0] lshr_ln_reg_1879;
reg   [5:0] tmp_286_reg_1886;
reg   [2:0] lshr_ln24_reg_1892;
reg   [3:0] lshr_ln25_reg_1898;
reg   [3:0] lshr_ln25_reg_1898_pp0_iter1_reg;
wire   [0:0] icmp_ln828_fu_1400_p2;
reg   [0:0] icmp_ln828_reg_1903;
wire   [0:0] icmp_ln827_fu_1406_p2;
reg   [0:0] icmp_ln827_reg_1908;
reg   [0:0] icmp_ln826_reg_1913;
wire   [9:0] add_ln833_2_fu_1485_p2;
reg   [9:0] add_ln833_2_reg_1917;
wire   [9:0] add_ln893_2_fu_1513_p2;
reg   [9:0] add_ln893_2_reg_1923;
wire   [3:0] empty_289_fu_1543_p2;
reg   [3:0] empty_289_reg_1929;
reg   [0:0] ap_phi_mux_icmp_ln827579_phi_fu_1133_p4;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_icmp_ln828578_phi_fu_1143_p4;
wire   [63:0] zext_ln830_3_fu_1557_p1;
wire   [63:0] zext_ln893_5_fu_1757_p1;
wire   [63:0] zext_ln891_2_fu_1782_p1;
wire   [63:0] zext_ln833_3_fu_1807_p1;
wire   [63:0] zext_ln831_1_fu_1818_p1;
reg   [4:0] indvar_flatten12573_fu_240;
wire   [4:0] add_ln826_1_fu_1394_p2;
reg   [4:0] ap_sig_allocacmp_indvar_flatten12573_load;
reg   [5:0] v374574_fu_244;
wire   [5:0] v374_fu_1278_p3;
reg   [5:0] ap_sig_allocacmp_v374574_load;
reg   [4:0] indvar_flatten575_fu_248;
wire   [4:0] select_ln827_1_fu_1386_p3;
reg   [4:0] ap_sig_allocacmp_indvar_flatten575_load;
reg   [3:0] v375576_fu_252;
wire   [3:0] v375_fu_1306_p3;
reg   [3:0] ap_sig_allocacmp_v375576_load;
reg   [1:0] v376577_fu_256;
wire   [1:0] v376_fu_1374_p2;
reg   [1:0] ap_sig_allocacmp_v376577_load;
reg    v3356_31_ce0_local;
reg    v3356_30_ce0_local;
reg    v3356_29_ce0_local;
reg    v3356_28_ce0_local;
reg    v3356_27_ce0_local;
reg    v3356_26_ce0_local;
reg    v3356_25_ce0_local;
reg    v3356_24_ce0_local;
reg    v3356_23_ce0_local;
reg    v3356_22_ce0_local;
reg    v3356_21_ce0_local;
reg    v3356_20_ce0_local;
reg    v3356_19_ce0_local;
reg    v3356_18_ce0_local;
reg    v3356_17_ce0_local;
reg    v3356_16_ce0_local;
reg    v3356_15_ce0_local;
reg    v3356_14_ce0_local;
reg    v3356_13_ce0_local;
reg    v3356_12_ce0_local;
reg    v3356_11_ce0_local;
reg    v3356_10_ce0_local;
reg    v3356_9_ce0_local;
reg    v3356_8_ce0_local;
reg    v3356_7_ce0_local;
reg    v3356_6_ce0_local;
reg    v3356_5_ce0_local;
reg    v3356_4_ce0_local;
reg    v3356_3_ce0_local;
reg    v3356_2_ce0_local;
reg    v3356_1_ce0_local;
reg    v3356_ce0_local;
reg    v13739_0_0_we0_local;
reg    v13739_0_0_ce0_local;
reg    v13739_0_1_we0_local;
reg    v13739_0_1_ce0_local;
reg    v13739_1_0_we0_local;
reg    v13739_1_0_ce0_local;
reg    v13739_1_1_we0_local;
reg    v13739_1_1_ce0_local;
reg    v13739_2_0_we0_local;
reg    v13739_2_0_ce0_local;
reg    v13739_2_1_we0_local;
reg    v13739_2_1_ce0_local;
reg    v13739_3_0_we0_local;
reg    v13739_3_0_ce0_local;
reg    v13739_3_1_we0_local;
reg    v13739_3_1_ce0_local;
reg    v13739_4_0_we0_local;
reg    v13739_4_0_ce0_local;
reg    v13739_4_1_we0_local;
reg    v13739_4_1_ce0_local;
reg    v13739_5_0_we0_local;
reg    v13739_5_0_ce0_local;
reg    v13739_5_1_we0_local;
reg    v13739_5_1_ce0_local;
reg    v13739_6_0_we0_local;
reg    v13739_6_0_ce0_local;
reg    v13739_6_1_we0_local;
reg    v13739_6_1_ce0_local;
reg    v13739_7_0_we0_local;
reg    v13739_7_0_ce0_local;
reg    v13739_7_1_we0_local;
reg    v13739_7_1_ce0_local;
reg    v13739_8_0_we0_local;
reg    v13739_8_0_ce0_local;
reg    v13739_8_1_we0_local;
reg    v13739_8_1_ce0_local;
reg    v13739_9_0_we0_local;
reg    v13739_9_0_ce0_local;
reg    v13739_9_1_we0_local;
reg    v13739_9_1_ce0_local;
reg    v13739_10_0_we0_local;
reg    v13739_10_0_ce0_local;
reg    v13739_10_1_we0_local;
reg    v13739_10_1_ce0_local;
reg    v13739_11_0_we0_local;
reg    v13739_11_0_ce0_local;
reg    v13739_11_1_we0_local;
reg    v13739_11_1_ce0_local;
reg    v13739_12_0_we0_local;
reg    v13739_12_0_ce0_local;
reg    v13739_12_1_we0_local;
reg    v13739_12_1_ce0_local;
reg    v13739_13_0_we0_local;
reg    v13739_13_0_ce0_local;
reg    v13739_13_1_we0_local;
reg    v13739_13_1_ce0_local;
reg    v13739_14_0_we0_local;
reg    v13739_14_0_ce0_local;
reg    v13739_14_1_we0_local;
reg    v13739_14_1_ce0_local;
reg    v13739_15_0_we0_local;
reg    v13739_15_0_ce0_local;
reg    v13739_15_1_we0_local;
reg    v13739_15_1_ce0_local;
wire   [4:0] tmp_fu_1150_p4;
wire   [0:0] tmp_282_fu_1176_p3;
wire   [0:0] empty_fu_1200_p1;
wire   [0:0] xor_ln826_fu_1266_p2;
wire   [5:0] add_ln826_fu_1252_p2;
wire   [3:0] select_ln826_fu_1258_p3;
wire   [0:0] and_ln826_fu_1272_p2;
wire   [0:0] empty_285_fu_1292_p2;
wire   [3:0] add_ln827_fu_1286_p2;
wire   [9:0] mul_i_fu_1160_p3;
wire   [9:0] zext_ln826_fu_1314_p1;
wire   [9:0] empty_286_fu_1328_p2;
wire   [4:0] mul9_i_cast_cast_cast_fu_1184_p3;
wire   [4:0] zext_ln827_fu_1344_p1;
wire   [4:0] empty_288_fu_1358_p2;
wire   [4:0] add_ln827_1_fu_1380_p2;
wire   [3:0] tmp_283_fu_1446_p3;
wire   [5:0] zext_ln826_1_fu_1443_p1;
wire   [5:0] empty_287_fu_1456_p2;
wire   [8:0] tmp_284_fu_1461_p3;
wire   [6:0] tmp_285_fu_1473_p3;
wire   [9:0] zext_ln833_fu_1469_p1;
wire   [9:0] zext_ln833_1_fu_1481_p1;
wire   [8:0] tmp_287_fu_1491_p3;
wire   [6:0] tmp_288_fu_1502_p3;
wire   [9:0] zext_ln893_fu_1498_p1;
wire   [9:0] zext_ln893_1_fu_1509_p1;
wire   [4:0] zext_ln830_fu_1452_p1;
wire   [4:0] zext_ln830_1_fu_1522_p1;
wire   [4:0] add_ln830_fu_1525_p2;
wire   [4:0] shl_ln830_fu_1531_p2;
wire   [3:0] zext_ln827_1_fu_1519_p1;
wire   [4:0] sub_ln830_fu_1537_p2;
wire   [4:0] zext_ln830_2_fu_1548_p1;
wire   [4:0] add_ln830_1_fu_1551_p2;
wire   [9:0] zext_ln891_fu_1593_p1;
wire   [9:0] add_ln891_fu_1596_p2;
wire   [8:0] trunc_ln891_fu_1601_p1;
wire   [10:0] tmp_289_fu_1605_p3;
wire   [11:0] tmp_290_fu_1613_p3;
wire   [11:0] zext_ln891_1_fu_1621_p1;
wire   [9:0] add_ln831_1_fu_1631_p2;
wire   [8:0] trunc_ln831_fu_1636_p1;
wire   [10:0] tmp_291_fu_1640_p3;
wire   [11:0] tmp_292_fu_1648_p3;
wire   [11:0] zext_ln831_fu_1656_p1;
wire   [9:0] zext_ln893_2_fu_1666_p1;
wire   [9:0] add_ln893_fu_1669_p2;
wire   [8:0] trunc_ln893_fu_1674_p1;
wire   [10:0] tmp_293_fu_1678_p3;
wire   [11:0] tmp_294_fu_1686_p3;
wire   [11:0] zext_ln893_3_fu_1694_p1;
wire   [9:0] add_ln833_fu_1704_p2;
wire   [8:0] trunc_ln833_fu_1709_p1;
wire   [10:0] tmp_295_fu_1713_p3;
wire   [11:0] tmp_296_fu_1721_p3;
wire   [11:0] zext_ln833_2_fu_1729_p1;
wire   [2:0] zext_ln828_fu_1739_p1;
wire   [2:0] add_ln831_fu_1742_p2;
wire   [11:0] sub_ln833_fu_1698_p2;
wire   [11:0] zext_ln893_4_fu_1747_p1;
wire   [11:0] add_ln893_1_fu_1751_p2;
wire   [11:0] sub_ln831_fu_1625_p2;
wire   [11:0] add_ln891_1_fu_1776_p2;
wire   [11:0] sub_ln828_1_fu_1733_p2;
wire   [11:0] add_ln833_1_fu_1801_p2;
wire   [11:0] sub_ln828_fu_1660_p2;
wire   [11:0] add_ln831_2_fu_1812_p2;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_1281;
reg    ap_condition_508;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 indvar_flatten12573_fu_240 = 5'd0;
#0 v374574_fu_244 = 6'd0;
#0 indvar_flatten575_fu_248 = 5'd0;
#0 v375576_fu_252 = 4'd0;
#0 v376577_fu_256 = 2'd0;
end
forward_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int),.ap_continue(ap_continue),.ap_loop_exit_ready_delayed(ap_loop_exit_ready_delayed));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_508)) begin
        indvar_flatten12573_fu_240 <= add_ln826_1_fu_1394_p2;
    end
end
always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_508)) begin
    indvar_flatten575_fu_248 <= select_ln827_1_fu_1386_p3;
end
end
always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_508)) begin
    v374574_fu_244 <= v374_fu_1278_p3;
end
end
always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_508)) begin
    v375576_fu_252 <= v375_fu_1306_p3;
end
end
always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_508)) begin
    v376577_fu_256 <= v376_fu_1374_p2;
end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln833_2_reg_1917[9 : 1] <= add_ln833_2_fu_1485_p2[9 : 1];
        add_ln893_2_reg_1923[9 : 1] <= add_ln893_2_fu_1513_p2[9 : 1];
        ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        empty_289_reg_1929 <= empty_289_fu_1543_p2;
        icmp_ln826_reg_1913 <= icmp_ln826_fu_1412_p2;
        lshr_ln24_reg_1892 <= {{v375_fu_1306_p3[3:1]}};
        lshr_ln25_reg_1898 <= {{empty_288_fu_1358_p2[4:1]}};
        lshr_ln25_reg_1898_pp0_iter1_reg <= lshr_ln25_reg_1898;
        lshr_ln_reg_1879 <= {{v374_fu_1278_p3[5:4]}};
        p_udiv86_cast_cast_reg_1863[0] <= p_udiv86_cast_cast_fu_1192_p3[0];
p_udiv86_cast_cast_reg_1863[2] <= p_udiv86_cast_cast_fu_1192_p3[2];
        tmp_286_reg_1886 <= {{empty_286_fu_1328_p2[9:4]}};
        trunc_ln_reg_1858[5 : 1] <= trunc_ln_fu_1168_p3[5 : 1];
        v376_mid2_reg_1873 <= v376_mid2_fu_1298_p3;
        v376_mid2_reg_1873_pp0_iter1_reg <= v376_mid2_reg_1873;
        zext_ln4020_cast_cast_cast_cast_reg_1868[1 : 0] <= zext_ln4020_cast_cast_cast_cast_fu_1204_p3[1 : 0];
        zext_ln4020_cast_cast_cast_cast_reg_1868_pp0_iter1_reg[1 : 0] <= zext_ln4020_cast_cast_cast_cast_reg_1868[1 : 0];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln827_reg_1908 <= icmp_ln827_fu_1406_p2;
        icmp_ln828_reg_1903 <= icmp_ln828_fu_1400_p2;
    end
end
always @ (*) begin
    if (((icmp_ln826_fu_1412_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_delayed = 1'b1;
    end else begin
        ap_loop_exit_ready_delayed = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1281)) begin
            ap_phi_mux_icmp_ln827579_phi_fu_1133_p4 = icmp_ln827_reg_1908;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_icmp_ln827579_phi_fu_1133_p4 = 1'd0;
        end else begin
            ap_phi_mux_icmp_ln827579_phi_fu_1133_p4 = icmp_ln827_reg_1908;
        end
    end else begin
        ap_phi_mux_icmp_ln827579_phi_fu_1133_p4 = icmp_ln827_reg_1908;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1281)) begin
            ap_phi_mux_icmp_ln828578_phi_fu_1143_p4 = icmp_ln828_reg_1903;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_icmp_ln828578_phi_fu_1143_p4 = 1'd0;
        end else begin
            ap_phi_mux_icmp_ln828578_phi_fu_1143_p4 = icmp_ln828_reg_1903;
        end
    end else begin
        ap_phi_mux_icmp_ln828578_phi_fu_1143_p4 = icmp_ln828_reg_1903;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten12573_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten12573_load = indvar_flatten12573_fu_240;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten575_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten575_load = indvar_flatten575_fu_248;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v374574_load = 6'd0;
    end else begin
        ap_sig_allocacmp_v374574_load = v374574_fu_244;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v375576_load = 4'd0;
    end else begin
        ap_sig_allocacmp_v375576_load = v375576_fu_252;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v376577_load = 2'd0;
    end else begin
        ap_sig_allocacmp_v376577_load = v376577_fu_256;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_0_0_ce0_local = 1'b1;
    end else begin
        v13739_0_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_0_0_we0_local = 1'b1;
    end else begin
        v13739_0_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_0_1_ce0_local = 1'b1;
    end else begin
        v13739_0_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_0_1_we0_local = 1'b1;
    end else begin
        v13739_0_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_10_0_ce0_local = 1'b1;
    end else begin
        v13739_10_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_10_0_we0_local = 1'b1;
    end else begin
        v13739_10_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_10_1_ce0_local = 1'b1;
    end else begin
        v13739_10_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_10_1_we0_local = 1'b1;
    end else begin
        v13739_10_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_11_0_ce0_local = 1'b1;
    end else begin
        v13739_11_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_11_0_we0_local = 1'b1;
    end else begin
        v13739_11_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_11_1_ce0_local = 1'b1;
    end else begin
        v13739_11_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_11_1_we0_local = 1'b1;
    end else begin
        v13739_11_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_12_0_ce0_local = 1'b1;
    end else begin
        v13739_12_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_12_0_we0_local = 1'b1;
    end else begin
        v13739_12_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_12_1_ce0_local = 1'b1;
    end else begin
        v13739_12_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_12_1_we0_local = 1'b1;
    end else begin
        v13739_12_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_13_0_ce0_local = 1'b1;
    end else begin
        v13739_13_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_13_0_we0_local = 1'b1;
    end else begin
        v13739_13_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_13_1_ce0_local = 1'b1;
    end else begin
        v13739_13_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_13_1_we0_local = 1'b1;
    end else begin
        v13739_13_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_14_0_ce0_local = 1'b1;
    end else begin
        v13739_14_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_14_0_we0_local = 1'b1;
    end else begin
        v13739_14_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_14_1_ce0_local = 1'b1;
    end else begin
        v13739_14_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_14_1_we0_local = 1'b1;
    end else begin
        v13739_14_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_15_0_ce0_local = 1'b1;
    end else begin
        v13739_15_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_15_0_we0_local = 1'b1;
    end else begin
        v13739_15_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_15_1_ce0_local = 1'b1;
    end else begin
        v13739_15_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_15_1_we0_local = 1'b1;
    end else begin
        v13739_15_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_1_0_ce0_local = 1'b1;
    end else begin
        v13739_1_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_1_0_we0_local = 1'b1;
    end else begin
        v13739_1_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_1_1_ce0_local = 1'b1;
    end else begin
        v13739_1_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_1_1_we0_local = 1'b1;
    end else begin
        v13739_1_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_2_0_ce0_local = 1'b1;
    end else begin
        v13739_2_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_2_0_we0_local = 1'b1;
    end else begin
        v13739_2_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_2_1_ce0_local = 1'b1;
    end else begin
        v13739_2_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_2_1_we0_local = 1'b1;
    end else begin
        v13739_2_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_3_0_ce0_local = 1'b1;
    end else begin
        v13739_3_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_3_0_we0_local = 1'b1;
    end else begin
        v13739_3_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_3_1_ce0_local = 1'b1;
    end else begin
        v13739_3_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_3_1_we0_local = 1'b1;
    end else begin
        v13739_3_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_4_0_ce0_local = 1'b1;
    end else begin
        v13739_4_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_4_0_we0_local = 1'b1;
    end else begin
        v13739_4_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_4_1_ce0_local = 1'b1;
    end else begin
        v13739_4_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_4_1_we0_local = 1'b1;
    end else begin
        v13739_4_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_5_0_ce0_local = 1'b1;
    end else begin
        v13739_5_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_5_0_we0_local = 1'b1;
    end else begin
        v13739_5_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_5_1_ce0_local = 1'b1;
    end else begin
        v13739_5_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_5_1_we0_local = 1'b1;
    end else begin
        v13739_5_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_6_0_ce0_local = 1'b1;
    end else begin
        v13739_6_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_6_0_we0_local = 1'b1;
    end else begin
        v13739_6_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_6_1_ce0_local = 1'b1;
    end else begin
        v13739_6_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_6_1_we0_local = 1'b1;
    end else begin
        v13739_6_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_7_0_ce0_local = 1'b1;
    end else begin
        v13739_7_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_7_0_we0_local = 1'b1;
    end else begin
        v13739_7_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_7_1_ce0_local = 1'b1;
    end else begin
        v13739_7_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_7_1_we0_local = 1'b1;
    end else begin
        v13739_7_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_8_0_ce0_local = 1'b1;
    end else begin
        v13739_8_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_8_0_we0_local = 1'b1;
    end else begin
        v13739_8_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_8_1_ce0_local = 1'b1;
    end else begin
        v13739_8_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_8_1_we0_local = 1'b1;
    end else begin
        v13739_8_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_9_0_ce0_local = 1'b1;
    end else begin
        v13739_9_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_9_0_we0_local = 1'b1;
    end else begin
        v13739_9_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_9_1_ce0_local = 1'b1;
    end else begin
        v13739_9_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v13739_9_1_we0_local = 1'b1;
    end else begin
        v13739_9_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_10_ce0_local = 1'b1;
    end else begin
        v3356_10_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_11_ce0_local = 1'b1;
    end else begin
        v3356_11_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_12_ce0_local = 1'b1;
    end else begin
        v3356_12_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_13_ce0_local = 1'b1;
    end else begin
        v3356_13_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_14_ce0_local = 1'b1;
    end else begin
        v3356_14_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_15_ce0_local = 1'b1;
    end else begin
        v3356_15_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_16_ce0_local = 1'b1;
    end else begin
        v3356_16_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_17_ce0_local = 1'b1;
    end else begin
        v3356_17_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_18_ce0_local = 1'b1;
    end else begin
        v3356_18_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_19_ce0_local = 1'b1;
    end else begin
        v3356_19_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_1_ce0_local = 1'b1;
    end else begin
        v3356_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_20_ce0_local = 1'b1;
    end else begin
        v3356_20_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_21_ce0_local = 1'b1;
    end else begin
        v3356_21_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_22_ce0_local = 1'b1;
    end else begin
        v3356_22_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_23_ce0_local = 1'b1;
    end else begin
        v3356_23_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_24_ce0_local = 1'b1;
    end else begin
        v3356_24_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_25_ce0_local = 1'b1;
    end else begin
        v3356_25_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_26_ce0_local = 1'b1;
    end else begin
        v3356_26_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_27_ce0_local = 1'b1;
    end else begin
        v3356_27_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_28_ce0_local = 1'b1;
    end else begin
        v3356_28_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_29_ce0_local = 1'b1;
    end else begin
        v3356_29_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_2_ce0_local = 1'b1;
    end else begin
        v3356_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_30_ce0_local = 1'b1;
    end else begin
        v3356_30_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_31_ce0_local = 1'b1;
    end else begin
        v3356_31_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_3_ce0_local = 1'b1;
    end else begin
        v3356_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_4_ce0_local = 1'b1;
    end else begin
        v3356_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_5_ce0_local = 1'b1;
    end else begin
        v3356_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_6_ce0_local = 1'b1;
    end else begin
        v3356_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_7_ce0_local = 1'b1;
    end else begin
        v3356_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_8_ce0_local = 1'b1;
    end else begin
        v3356_8_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_9_ce0_local = 1'b1;
    end else begin
        v3356_9_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3356_ce0_local = 1'b1;
    end else begin
        v3356_ce0_local = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln826_1_fu_1394_p2 = (ap_sig_allocacmp_indvar_flatten12573_load + 5'd1);
assign add_ln826_fu_1252_p2 = (ap_sig_allocacmp_v374574_load + 6'd16);
assign add_ln827_1_fu_1380_p2 = (ap_sig_allocacmp_indvar_flatten575_load + 5'd1);
assign add_ln827_fu_1286_p2 = (select_ln826_fu_1258_p3 + 4'd2);
assign add_ln830_1_fu_1551_p2 = (sub_ln830_fu_1537_p2 + zext_ln830_2_fu_1548_p1);
assign add_ln830_fu_1525_p2 = (zext_ln830_fu_1452_p1 + zext_ln830_1_fu_1522_p1);
assign add_ln831_1_fu_1631_p2 = (add_ln833_2_reg_1917 + zext_ln891_fu_1593_p1);
assign add_ln831_2_fu_1812_p2 = (sub_ln828_fu_1660_p2 + zext_ln893_4_fu_1747_p1);
assign add_ln831_fu_1742_p2 = (zext_ln4020_cast_cast_cast_cast_reg_1868_pp0_iter1_reg + zext_ln828_fu_1739_p1);
assign add_ln833_1_fu_1801_p2 = (sub_ln828_1_fu_1733_p2 + zext_ln893_4_fu_1747_p1);
assign add_ln833_2_fu_1485_p2 = (zext_ln833_fu_1469_p1 + zext_ln833_1_fu_1481_p1);
assign add_ln833_fu_1704_p2 = (add_ln833_2_reg_1917 + zext_ln893_2_fu_1666_p1);
assign add_ln891_1_fu_1776_p2 = (sub_ln831_fu_1625_p2 + zext_ln893_4_fu_1747_p1);
assign add_ln891_fu_1596_p2 = (add_ln893_2_reg_1923 + zext_ln891_fu_1593_p1);
assign add_ln893_1_fu_1751_p2 = (sub_ln833_fu_1698_p2 + zext_ln893_4_fu_1747_p1);
assign add_ln893_2_fu_1513_p2 = (zext_ln893_fu_1498_p1 + zext_ln893_1_fu_1509_p1);
assign add_ln893_fu_1669_p2 = (add_ln893_2_reg_1923 + zext_ln893_2_fu_1666_p1);
assign and_ln826_fu_1272_p2 = (xor_ln826_fu_1266_p2 & ap_phi_mux_icmp_ln828578_phi_fu_1143_p4);
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end
always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end
always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end
always @ (*) begin
    ap_condition_1281 = ((icmp_ln826_reg_1913 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end
always @ (*) begin
    ap_condition_508 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_enable_reg_pp0_iter0 = ap_start_int;
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
assign ap_ready = ap_ready_sig;
assign empty_285_fu_1292_p2 = (ap_phi_mux_icmp_ln827579_phi_fu_1133_p4 | and_ln826_fu_1272_p2);
assign empty_286_fu_1328_p2 = (mul_i_fu_1160_p3 + zext_ln826_fu_1314_p1);
assign empty_287_fu_1456_p2 = (zext_ln826_1_fu_1443_p1 + trunc_ln_reg_1858);
assign empty_288_fu_1358_p2 = (mul9_i_cast_cast_cast_fu_1184_p3 + zext_ln827_fu_1344_p1);
assign empty_289_fu_1543_p2 = (zext_ln827_1_fu_1519_p1 + p_udiv86_cast_cast_reg_1863);
assign empty_fu_1200_p1 = p_read[0:0];
assign icmp_ln826_fu_1412_p2 = ((ap_sig_allocacmp_indvar_flatten12573_load == 5'd29) ? 1'b1 : 1'b0);
assign icmp_ln827_fu_1406_p2 = ((select_ln827_1_fu_1386_p3 == 5'd15) ? 1'b1 : 1'b0);
assign icmp_ln828_fu_1400_p2 = ((v376_fu_1374_p2 == 2'd3) ? 1'b1 : 1'b0);
assign mul9_i_cast_cast_cast_fu_1184_p3 = ((tmp_282_fu_1176_p3[0:0] == 1'b1) ? 5'd10 : 5'd0);
assign mul_i_fu_1160_p3 = {{tmp_fu_1150_p4}, {5'd0}};
assign p_udiv86_cast_cast_fu_1192_p3 = ((tmp_282_fu_1176_p3[0:0] == 1'b1) ? 4'd5 : 4'd0);
assign select_ln826_fu_1258_p3 = ((ap_phi_mux_icmp_ln827579_phi_fu_1133_p4[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_v375576_load);
assign select_ln827_1_fu_1386_p3 = ((ap_phi_mux_icmp_ln827579_phi_fu_1133_p4[0:0] == 1'b1) ? 5'd1 : add_ln827_1_fu_1380_p2);
assign shl_ln830_fu_1531_p2 = add_ln830_fu_1525_p2 << 5'd2;
assign sub_ln828_1_fu_1733_p2 = (tmp_296_fu_1721_p3 - zext_ln833_2_fu_1729_p1);
assign sub_ln828_fu_1660_p2 = (tmp_292_fu_1648_p3 - zext_ln831_fu_1656_p1);
assign sub_ln830_fu_1537_p2 = (shl_ln830_fu_1531_p2 - add_ln830_fu_1525_p2);
assign sub_ln831_fu_1625_p2 = (tmp_290_fu_1613_p3 - zext_ln891_1_fu_1621_p1);
assign sub_ln833_fu_1698_p2 = (tmp_294_fu_1686_p3 - zext_ln893_3_fu_1694_p1);
assign tmp_282_fu_1176_p3 = p_read[32'd1];
assign tmp_283_fu_1446_p3 = {{lshr_ln_reg_1879}, {lshr_ln_reg_1879}};
assign tmp_284_fu_1461_p3 = {{empty_287_fu_1456_p2}, {3'd0}};
assign tmp_285_fu_1473_p3 = {{empty_287_fu_1456_p2}, {1'd0}};
assign tmp_287_fu_1491_p3 = {{tmp_286_reg_1886}, {3'd0}};
assign tmp_288_fu_1502_p3 = {{tmp_286_reg_1886}, {1'd0}};
assign tmp_289_fu_1605_p3 = {{add_ln891_fu_1596_p2}, {1'd0}};
assign tmp_290_fu_1613_p3 = {{trunc_ln891_fu_1601_p1}, {3'd0}};
assign tmp_291_fu_1640_p3 = {{add_ln831_1_fu_1631_p2}, {1'd0}};
assign tmp_292_fu_1648_p3 = {{trunc_ln831_fu_1636_p1}, {3'd0}};
assign tmp_293_fu_1678_p3 = {{add_ln893_fu_1669_p2}, {1'd0}};
assign tmp_294_fu_1686_p3 = {{trunc_ln893_fu_1674_p1}, {3'd0}};
assign tmp_295_fu_1713_p3 = {{add_ln833_fu_1704_p2}, {1'd0}};
assign tmp_296_fu_1721_p3 = {{trunc_ln833_fu_1709_p1}, {3'd0}};
assign tmp_fu_1150_p4 = {{p_read[6:2]}};
assign trunc_ln831_fu_1636_p1 = add_ln831_1_fu_1631_p2[8:0];
assign trunc_ln833_fu_1709_p1 = add_ln833_fu_1704_p2[8:0];
assign trunc_ln891_fu_1601_p1 = add_ln891_fu_1596_p2[8:0];
assign trunc_ln893_fu_1674_p1 = add_ln893_fu_1669_p2[8:0];
assign trunc_ln_fu_1168_p3 = {{tmp_fu_1150_p4}, {1'd0}};
assign v13739_0_0_address0 = zext_ln831_1_fu_1818_p1;
assign v13739_0_0_ce0 = v13739_0_0_ce0_local;
assign v13739_0_0_d0 = v3356_31_q0;
assign v13739_0_0_we0 = v13739_0_0_we0_local;
assign v13739_0_1_address0 = zext_ln833_3_fu_1807_p1;
assign v13739_0_1_ce0 = v13739_0_1_ce0_local;
assign v13739_0_1_d0 = v3356_30_q0;
assign v13739_0_1_we0 = v13739_0_1_we0_local;
assign v13739_10_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_10_0_ce0 = v13739_10_0_ce0_local;
assign v13739_10_0_d0 = v3356_11_q0;
assign v13739_10_0_we0 = v13739_10_0_we0_local;
assign v13739_10_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_10_1_ce0 = v13739_10_1_ce0_local;
assign v13739_10_1_d0 = v3356_10_q0;
assign v13739_10_1_we0 = v13739_10_1_we0_local;
assign v13739_11_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_11_0_ce0 = v13739_11_0_ce0_local;
assign v13739_11_0_d0 = v3356_9_q0;
assign v13739_11_0_we0 = v13739_11_0_we0_local;
assign v13739_11_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_11_1_ce0 = v13739_11_1_ce0_local;
assign v13739_11_1_d0 = v3356_8_q0;
assign v13739_11_1_we0 = v13739_11_1_we0_local;
assign v13739_12_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_12_0_ce0 = v13739_12_0_ce0_local;
assign v13739_12_0_d0 = v3356_7_q0;
assign v13739_12_0_we0 = v13739_12_0_we0_local;
assign v13739_12_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_12_1_ce0 = v13739_12_1_ce0_local;
assign v13739_12_1_d0 = v3356_6_q0;
assign v13739_12_1_we0 = v13739_12_1_we0_local;
assign v13739_13_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_13_0_ce0 = v13739_13_0_ce0_local;
assign v13739_13_0_d0 = v3356_5_q0;
assign v13739_13_0_we0 = v13739_13_0_we0_local;
assign v13739_13_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_13_1_ce0 = v13739_13_1_ce0_local;
assign v13739_13_1_d0 = v3356_4_q0;
assign v13739_13_1_we0 = v13739_13_1_we0_local;
assign v13739_14_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_14_0_ce0 = v13739_14_0_ce0_local;
assign v13739_14_0_d0 = v3356_3_q0;
assign v13739_14_0_we0 = v13739_14_0_we0_local;
assign v13739_14_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_14_1_ce0 = v13739_14_1_ce0_local;
assign v13739_14_1_d0 = v3356_2_q0;
assign v13739_14_1_we0 = v13739_14_1_we0_local;
assign v13739_15_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_15_0_ce0 = v13739_15_0_ce0_local;
assign v13739_15_0_d0 = v3356_1_q0;
assign v13739_15_0_we0 = v13739_15_0_we0_local;
assign v13739_15_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_15_1_ce0 = v13739_15_1_ce0_local;
assign v13739_15_1_d0 = v3356_q0;
assign v13739_15_1_we0 = v13739_15_1_we0_local;
assign v13739_1_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_1_0_ce0 = v13739_1_0_ce0_local;
assign v13739_1_0_d0 = v3356_29_q0;
assign v13739_1_0_we0 = v13739_1_0_we0_local;
assign v13739_1_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_1_1_ce0 = v13739_1_1_ce0_local;
assign v13739_1_1_d0 = v3356_28_q0;
assign v13739_1_1_we0 = v13739_1_1_we0_local;
assign v13739_2_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_2_0_ce0 = v13739_2_0_ce0_local;
assign v13739_2_0_d0 = v3356_27_q0;
assign v13739_2_0_we0 = v13739_2_0_we0_local;
assign v13739_2_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_2_1_ce0 = v13739_2_1_ce0_local;
assign v13739_2_1_d0 = v3356_26_q0;
assign v13739_2_1_we0 = v13739_2_1_we0_local;
assign v13739_3_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_3_0_ce0 = v13739_3_0_ce0_local;
assign v13739_3_0_d0 = v3356_25_q0;
assign v13739_3_0_we0 = v13739_3_0_we0_local;
assign v13739_3_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_3_1_ce0 = v13739_3_1_ce0_local;
assign v13739_3_1_d0 = v3356_24_q0;
assign v13739_3_1_we0 = v13739_3_1_we0_local;
assign v13739_4_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_4_0_ce0 = v13739_4_0_ce0_local;
assign v13739_4_0_d0 = v3356_23_q0;
assign v13739_4_0_we0 = v13739_4_0_we0_local;
assign v13739_4_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_4_1_ce0 = v13739_4_1_ce0_local;
assign v13739_4_1_d0 = v3356_22_q0;
assign v13739_4_1_we0 = v13739_4_1_we0_local;
assign v13739_5_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_5_0_ce0 = v13739_5_0_ce0_local;
assign v13739_5_0_d0 = v3356_21_q0;
assign v13739_5_0_we0 = v13739_5_0_we0_local;
assign v13739_5_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_5_1_ce0 = v13739_5_1_ce0_local;
assign v13739_5_1_d0 = v3356_20_q0;
assign v13739_5_1_we0 = v13739_5_1_we0_local;
assign v13739_6_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_6_0_ce0 = v13739_6_0_ce0_local;
assign v13739_6_0_d0 = v3356_19_q0;
assign v13739_6_0_we0 = v13739_6_0_we0_local;
assign v13739_6_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_6_1_ce0 = v13739_6_1_ce0_local;
assign v13739_6_1_d0 = v3356_18_q0;
assign v13739_6_1_we0 = v13739_6_1_we0_local;
assign v13739_7_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_7_0_ce0 = v13739_7_0_ce0_local;
assign v13739_7_0_d0 = v3356_17_q0;
assign v13739_7_0_we0 = v13739_7_0_we0_local;
assign v13739_7_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_7_1_ce0 = v13739_7_1_ce0_local;
assign v13739_7_1_d0 = v3356_16_q0;
assign v13739_7_1_we0 = v13739_7_1_we0_local;
assign v13739_8_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_8_0_ce0 = v13739_8_0_ce0_local;
assign v13739_8_0_d0 = v3356_15_q0;
assign v13739_8_0_we0 = v13739_8_0_we0_local;
assign v13739_8_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_8_1_ce0 = v13739_8_1_ce0_local;
assign v13739_8_1_d0 = v3356_14_q0;
assign v13739_8_1_we0 = v13739_8_1_we0_local;
assign v13739_9_0_address0 = zext_ln891_2_fu_1782_p1;
assign v13739_9_0_ce0 = v13739_9_0_ce0_local;
assign v13739_9_0_d0 = v3356_13_q0;
assign v13739_9_0_we0 = v13739_9_0_we0_local;
assign v13739_9_1_address0 = zext_ln893_5_fu_1757_p1;
assign v13739_9_1_ce0 = v13739_9_1_ce0_local;
assign v13739_9_1_d0 = v3356_12_q0;
assign v13739_9_1_we0 = v13739_9_1_we0_local;
assign v3356_10_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_10_ce0 = v3356_10_ce0_local;
assign v3356_11_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_11_ce0 = v3356_11_ce0_local;
assign v3356_12_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_12_ce0 = v3356_12_ce0_local;
assign v3356_13_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_13_ce0 = v3356_13_ce0_local;
assign v3356_14_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_14_ce0 = v3356_14_ce0_local;
assign v3356_15_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_15_ce0 = v3356_15_ce0_local;
assign v3356_16_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_16_ce0 = v3356_16_ce0_local;
assign v3356_17_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_17_ce0 = v3356_17_ce0_local;
assign v3356_18_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_18_ce0 = v3356_18_ce0_local;
assign v3356_19_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_19_ce0 = v3356_19_ce0_local;
assign v3356_1_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_1_ce0 = v3356_1_ce0_local;
assign v3356_20_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_20_ce0 = v3356_20_ce0_local;
assign v3356_21_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_21_ce0 = v3356_21_ce0_local;
assign v3356_22_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_22_ce0 = v3356_22_ce0_local;
assign v3356_23_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_23_ce0 = v3356_23_ce0_local;
assign v3356_24_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_24_ce0 = v3356_24_ce0_local;
assign v3356_25_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_25_ce0 = v3356_25_ce0_local;
assign v3356_26_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_26_ce0 = v3356_26_ce0_local;
assign v3356_27_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_27_ce0 = v3356_27_ce0_local;
assign v3356_28_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_28_ce0 = v3356_28_ce0_local;
assign v3356_29_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_29_ce0 = v3356_29_ce0_local;
assign v3356_2_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_2_ce0 = v3356_2_ce0_local;
assign v3356_30_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_30_ce0 = v3356_30_ce0_local;
assign v3356_31_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_31_ce0 = v3356_31_ce0_local;
assign v3356_3_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_3_ce0 = v3356_3_ce0_local;
assign v3356_4_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_4_ce0 = v3356_4_ce0_local;
assign v3356_5_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_5_ce0 = v3356_5_ce0_local;
assign v3356_6_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_6_ce0 = v3356_6_ce0_local;
assign v3356_7_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_7_ce0 = v3356_7_ce0_local;
assign v3356_8_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_8_ce0 = v3356_8_ce0_local;
assign v3356_9_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_9_ce0 = v3356_9_ce0_local;
assign v3356_address0 = zext_ln830_3_fu_1557_p1;
assign v3356_ce0 = v3356_ce0_local;
assign v374_fu_1278_p3 = ((ap_phi_mux_icmp_ln827579_phi_fu_1133_p4[0:0] == 1'b1) ? add_ln826_fu_1252_p2 : ap_sig_allocacmp_v374574_load);
assign v375_fu_1306_p3 = ((and_ln826_fu_1272_p2[0:0] == 1'b1) ? add_ln827_fu_1286_p2 : select_ln826_fu_1258_p3);
assign v376_fu_1374_p2 = (v376_mid2_fu_1298_p3 + 2'd1);
assign v376_mid2_fu_1298_p3 = ((empty_285_fu_1292_p2[0:0] == 1'b1) ? 2'd0 : ap_sig_allocacmp_v376577_load);
assign xor_ln826_fu_1266_p2 = (ap_phi_mux_icmp_ln827579_phi_fu_1133_p4 ^ 1'd1);
assign zext_ln4020_cast_cast_cast_cast_fu_1204_p3 = ((empty_fu_1200_p1[0:0] == 1'b1) ? 3'd3 : 3'd0);
assign zext_ln826_1_fu_1443_p1 = lshr_ln_reg_1879;
assign zext_ln826_fu_1314_p1 = v374_fu_1278_p3;
assign zext_ln827_1_fu_1519_p1 = lshr_ln24_reg_1892;
assign zext_ln827_fu_1344_p1 = v375_fu_1306_p3;
assign zext_ln828_fu_1739_p1 = v376_mid2_reg_1873_pp0_iter1_reg;
assign zext_ln830_1_fu_1522_p1 = lshr_ln24_reg_1892;
assign zext_ln830_2_fu_1548_p1 = v376_mid2_reg_1873;
assign zext_ln830_3_fu_1557_p1 = add_ln830_1_fu_1551_p2;
assign zext_ln830_fu_1452_p1 = tmp_283_fu_1446_p3;
assign zext_ln831_1_fu_1818_p1 = add_ln831_2_fu_1812_p2;
assign zext_ln831_fu_1656_p1 = tmp_291_fu_1640_p3;
assign zext_ln833_1_fu_1481_p1 = tmp_285_fu_1473_p3;
assign zext_ln833_2_fu_1729_p1 = tmp_295_fu_1713_p3;
assign zext_ln833_3_fu_1807_p1 = add_ln833_1_fu_1801_p2;
assign zext_ln833_fu_1469_p1 = tmp_284_fu_1461_p3;
assign zext_ln891_1_fu_1621_p1 = tmp_289_fu_1605_p3;
assign zext_ln891_2_fu_1782_p1 = add_ln891_1_fu_1776_p2;
assign zext_ln891_fu_1593_p1 = empty_289_reg_1929;
assign zext_ln893_1_fu_1509_p1 = tmp_288_fu_1502_p3;
assign zext_ln893_2_fu_1666_p1 = lshr_ln25_reg_1898_pp0_iter1_reg;
assign zext_ln893_3_fu_1694_p1 = tmp_293_fu_1678_p3;
assign zext_ln893_4_fu_1747_p1 = add_ln831_fu_1742_p2;
assign zext_ln893_5_fu_1757_p1 = add_ln893_1_fu_1751_p2;
assign zext_ln893_fu_1498_p1 = tmp_287_fu_1491_p3;
always @ (posedge ap_clk) begin
    trunc_ln_reg_1858[0] <= 1'b0;
    p_udiv86_cast_cast_reg_1863[1] <= 1'b0;
    p_udiv86_cast_cast_reg_1863[3] <= 1'b0;
    zext_ln4020_cast_cast_cast_cast_reg_1868[2] <= 1'b0;
    zext_ln4020_cast_cast_cast_cast_reg_1868_pp0_iter1_reg[2] <= 1'b0;
    add_ln833_2_reg_1917[0] <= 1'b0;
    add_ln893_2_reg_1923[0] <= 1'b0;
end
endmodule 
