* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Jan 23 2020 15:51:43

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : PWM.n1400
T_14_30_wire_logic_cluster/lc_6/out
T_14_29_sp4_v_t_44
T_14_31_lc_trk_g3_1
T_14_31_wire_logic_cluster/lc_1/in_1

End 

Net : PWM.n4_cascade_
T_14_30_wire_logic_cluster/lc_5/ltout
T_14_30_wire_logic_cluster/lc_6/in_2

End 

Net : PWM.n657
T_15_30_wire_logic_cluster/lc_4/out
T_16_30_sp4_h_l_8
T_20_30_sp4_h_l_8
T_23_30_sp4_v_t_45
T_23_33_lc_trk_g0_5
T_23_33_wire_io_cluster/io_1/cen

End 

Net : PWM.n18
T_14_31_wire_logic_cluster/lc_1/out
T_15_30_lc_trk_g3_1
T_15_30_wire_logic_cluster/lc_4/in_0

End 

Net : half_duty_0_1
T_15_31_wire_logic_cluster/lc_6/out
T_14_30_lc_trk_g3_6
T_14_30_wire_logic_cluster/lc_5/in_0

T_15_31_wire_logic_cluster/lc_6/out
T_15_31_lc_trk_g1_6
T_15_31_wire_logic_cluster/lc_3/in_0

T_15_31_wire_logic_cluster/lc_6/out
T_14_31_lc_trk_g3_6
T_14_31_wire_logic_cluster/lc_4/in_3

T_15_31_wire_logic_cluster/lc_6/out
T_14_30_lc_trk_g3_6
T_14_30_wire_logic_cluster/lc_3/in_0

T_15_31_wire_logic_cluster/lc_6/out
T_15_31_lc_trk_g1_6
T_15_31_wire_logic_cluster/lc_1/in_0

T_15_31_wire_logic_cluster/lc_6/out
T_15_31_lc_trk_g1_6
T_15_31_wire_logic_cluster/lc_6/in_3

End 

Net : half_duty_0_2
T_14_30_wire_logic_cluster/lc_0/out
T_14_30_lc_trk_g0_0
T_14_30_wire_logic_cluster/lc_5/in_1

T_14_30_wire_logic_cluster/lc_0/out
T_15_31_lc_trk_g2_0
T_15_31_wire_logic_cluster/lc_3/in_1

T_14_30_wire_logic_cluster/lc_0/out
T_15_30_lc_trk_g1_0
T_15_30_wire_logic_cluster/lc_0/in_3

T_14_30_wire_logic_cluster/lc_0/out
T_14_30_lc_trk_g0_0
T_14_30_wire_logic_cluster/lc_3/in_1

T_14_30_wire_logic_cluster/lc_0/out
T_14_30_lc_trk_g0_0
T_14_30_wire_logic_cluster/lc_0/in_0

End 

Net : half_duty_0_0
T_15_31_wire_logic_cluster/lc_2/out
T_14_30_lc_trk_g3_2
T_14_30_input_2_5
T_14_30_wire_logic_cluster/lc_5/in_2

T_15_31_wire_logic_cluster/lc_2/out
T_14_30_lc_trk_g3_2
T_14_30_wire_logic_cluster/lc_6/in_1

T_15_31_wire_logic_cluster/lc_2/out
T_15_31_lc_trk_g3_2
T_15_31_input_2_3
T_15_31_wire_logic_cluster/lc_3/in_2

T_15_31_wire_logic_cluster/lc_2/out
T_14_30_lc_trk_g3_2
T_14_30_input_2_3
T_14_30_wire_logic_cluster/lc_3/in_2

T_15_31_wire_logic_cluster/lc_2/out
T_15_30_lc_trk_g0_2
T_15_30_wire_logic_cluster/lc_1/in_1

T_15_31_wire_logic_cluster/lc_2/out
T_15_31_lc_trk_g3_2
T_15_31_input_2_1
T_15_31_wire_logic_cluster/lc_1/in_2

T_15_31_wire_logic_cluster/lc_2/out
T_15_31_lc_trk_g3_2
T_15_31_wire_logic_cluster/lc_2/in_3

End 

Net : PWM.count_0_5
T_13_31_wire_logic_cluster/lc_5/out
T_12_31_sp4_h_l_2
T_16_31_sp4_h_l_5
T_15_31_lc_trk_g0_5
T_15_31_wire_logic_cluster/lc_4/in_1

T_13_31_wire_logic_cluster/lc_5/out
T_14_31_lc_trk_g1_5
T_14_31_input_2_4
T_14_31_wire_logic_cluster/lc_4/in_2

T_13_31_wire_logic_cluster/lc_5/out
T_14_31_lc_trk_g1_5
T_14_31_input_2_2
T_14_31_wire_logic_cluster/lc_2/in_2

T_13_31_wire_logic_cluster/lc_5/out
T_13_31_lc_trk_g1_5
T_13_31_wire_logic_cluster/lc_5/in_1

End 

Net : PWM.n11
T_15_31_wire_logic_cluster/lc_4/out
T_14_31_lc_trk_g2_4
T_14_31_wire_logic_cluster/lc_1/in_3

End 

Net : half_duty_0_3
T_15_30_wire_logic_cluster/lc_6/out
T_14_30_lc_trk_g2_6
T_14_30_wire_logic_cluster/lc_5/in_3

T_15_30_wire_logic_cluster/lc_6/out
T_15_31_lc_trk_g0_6
T_15_31_wire_logic_cluster/lc_3/in_3

T_15_30_wire_logic_cluster/lc_6/out
T_14_31_lc_trk_g1_6
T_14_31_wire_logic_cluster/lc_6/in_3

T_15_30_wire_logic_cluster/lc_6/out
T_15_30_lc_trk_g3_6
T_15_30_wire_logic_cluster/lc_6/in_3

End 

Net : PWM.n12_cascade_
T_14_31_wire_logic_cluster/lc_0/ltout
T_14_31_wire_logic_cluster/lc_1/in_2

End 

Net : PWM.pwm_out_0_N_43_4
T_15_31_wire_logic_cluster/lc_3/out
T_14_31_lc_trk_g3_3
T_14_31_wire_logic_cluster/lc_0/in_0

T_15_31_wire_logic_cluster/lc_3/out
T_14_30_lc_trk_g3_3
T_14_30_wire_logic_cluster/lc_4/in_0

End 

Net : PWM.count_0_0
T_13_31_wire_logic_cluster/lc_0/out
T_14_30_lc_trk_g2_0
T_14_30_wire_logic_cluster/lc_6/in_0

T_13_31_wire_logic_cluster/lc_0/out
T_13_31_sp4_h_l_5
T_16_27_sp4_v_t_40
T_15_30_lc_trk_g3_0
T_15_30_wire_logic_cluster/lc_1/in_0

T_13_31_wire_logic_cluster/lc_0/out
T_13_31_sp4_h_l_5
T_14_31_lc_trk_g2_5
T_14_31_wire_logic_cluster/lc_7/in_0

T_13_31_wire_logic_cluster/lc_0/out
T_13_31_lc_trk_g3_0
T_13_31_wire_logic_cluster/lc_0/in_1

End 

Net : PWM.pwm_out_0_N_43_4_cascade_
T_15_31_wire_logic_cluster/lc_3/ltout
T_15_31_wire_logic_cluster/lc_4/in_2

End 

Net : PWM.n993_cascade_
T_15_30_wire_logic_cluster/lc_3/ltout
T_15_30_wire_logic_cluster/lc_4/in_2

End 

Net : PWM.count_0_7
T_13_31_wire_logic_cluster/lc_7/out
T_14_31_lc_trk_g1_7
T_14_31_wire_logic_cluster/lc_5/in_1

T_13_31_wire_logic_cluster/lc_7/out
T_14_30_lc_trk_g2_7
T_14_30_wire_logic_cluster/lc_4/in_3

T_13_31_wire_logic_cluster/lc_7/out
T_13_31_lc_trk_g3_7
T_13_31_wire_logic_cluster/lc_7/in_1

End 

Net : PWM.n640_cascade_
T_14_31_wire_logic_cluster/lc_5/ltout
T_14_31_wire_logic_cluster/lc_6/in_2

End 

Net : PWM.n14
T_14_31_wire_logic_cluster/lc_6/out
T_15_30_lc_trk_g2_6
T_15_30_wire_logic_cluster/lc_1/in_3

End 

Net : PWM.n16_cascade_
T_15_30_wire_logic_cluster/lc_1/ltout
T_15_30_wire_logic_cluster/lc_2/in_2

End 

Net : PWM.n19_cascade_
T_15_30_wire_logic_cluster/lc_2/ltout
T_15_30_wire_logic_cluster/lc_3/in_2

End 

Net : PWM.pwm_out_0__N_55_cascade_
T_14_32_wire_logic_cluster/lc_3/ltout
T_14_32_wire_logic_cluster/lc_4/in_2

End 

Net : PWM.n1404
T_15_31_wire_logic_cluster/lc_1/out
T_15_30_lc_trk_g0_1
T_15_30_wire_logic_cluster/lc_4/in_1

End 

Net : PWM.pause_counter_0_0
T_15_32_wire_logic_cluster/lc_5/out
T_14_32_lc_trk_g3_5
T_14_32_wire_logic_cluster/lc_3/in_3

T_15_32_wire_logic_cluster/lc_5/out
T_15_30_sp4_v_t_39
T_15_31_lc_trk_g2_7
T_15_31_input_2_5
T_15_31_wire_logic_cluster/lc_5/in_2

T_15_32_wire_logic_cluster/lc_5/out
T_14_32_lc_trk_g3_5
T_14_32_wire_logic_cluster/lc_2/in_0

T_15_32_wire_logic_cluster/lc_5/out
T_15_32_lc_trk_g1_5
T_15_32_wire_logic_cluster/lc_5/in_3

T_15_32_wire_logic_cluster/lc_5/out
T_14_32_lc_trk_g3_5
T_14_32_wire_logic_cluster/lc_1/in_3

End 

Net : PWM.n647
T_14_32_wire_logic_cluster/lc_4/out
T_15_31_lc_trk_g2_4
T_15_31_wire_logic_cluster/lc_1/in_3

End 

Net : PWM.pause_counter_0_2
T_14_32_wire_logic_cluster/lc_2/out
T_14_32_lc_trk_g3_2
T_14_32_wire_logic_cluster/lc_3/in_0

T_14_32_wire_logic_cluster/lc_2/out
T_15_32_lc_trk_g1_2
T_15_32_wire_logic_cluster/lc_5/in_0

T_14_32_wire_logic_cluster/lc_2/out
T_14_32_lc_trk_g3_2
T_14_32_wire_logic_cluster/lc_2/in_3

End 

Net : PWM.count_0_6
T_13_31_wire_logic_cluster/lc_6/out
T_14_31_lc_trk_g0_6
T_14_31_wire_logic_cluster/lc_5/in_3

T_13_31_wire_logic_cluster/lc_6/out
T_13_31_sp4_h_l_1
T_15_31_lc_trk_g3_4
T_15_31_wire_logic_cluster/lc_4/in_3

T_13_31_wire_logic_cluster/lc_6/out
T_13_31_sp4_h_l_1
T_13_31_lc_trk_g1_4
T_13_31_wire_logic_cluster/lc_6/in_1

End 

Net : PWM.pause_counter_0_1
T_14_32_wire_logic_cluster/lc_1/out
T_14_32_lc_trk_g3_1
T_14_32_wire_logic_cluster/lc_3/in_1

T_14_32_wire_logic_cluster/lc_1/out
T_15_31_lc_trk_g2_1
T_15_31_wire_logic_cluster/lc_5/in_0

T_14_32_wire_logic_cluster/lc_1/out
T_14_32_lc_trk_g3_1
T_14_32_wire_logic_cluster/lc_1/in_1

T_14_32_wire_logic_cluster/lc_1/out
T_15_32_lc_trk_g1_1
T_15_32_wire_logic_cluster/lc_5/in_1

T_14_32_wire_logic_cluster/lc_1/out
T_14_32_lc_trk_g3_1
T_14_32_input_2_2
T_14_32_wire_logic_cluster/lc_2/in_2

End 

Net : PWM.count_0_3
T_13_31_wire_logic_cluster/lc_3/out
T_14_30_lc_trk_g2_3
T_14_30_wire_logic_cluster/lc_6/in_3

T_13_31_wire_logic_cluster/lc_3/out
T_14_31_lc_trk_g1_3
T_14_31_wire_logic_cluster/lc_6/in_0

T_13_31_wire_logic_cluster/lc_3/out
T_14_31_lc_trk_g1_3
T_14_31_wire_logic_cluster/lc_7/in_3

T_13_31_wire_logic_cluster/lc_3/out
T_13_31_lc_trk_g1_3
T_13_31_wire_logic_cluster/lc_3/in_1

End 

Net : PWM.n193
T_15_31_wire_logic_cluster/lc_7/out
T_15_26_sp12_v_t_22
T_15_32_lc_trk_g3_5
T_15_32_wire_logic_cluster/lc_5/s_r

End 

Net : PWM.n19
T_15_30_wire_logic_cluster/lc_2/out
T_15_31_lc_trk_g0_2
T_15_31_wire_logic_cluster/lc_7/in_3

T_15_30_wire_logic_cluster/lc_2/out
T_15_31_lc_trk_g0_2
T_15_31_wire_logic_cluster/lc_0/in_0

T_15_30_wire_logic_cluster/lc_2/out
T_15_31_lc_trk_g0_2
T_15_31_wire_logic_cluster/lc_5/in_3

End 

Net : PWM.n653
T_15_31_wire_logic_cluster/lc_0/out
T_16_31_sp4_h_l_0
T_15_31_sp4_v_t_43
T_15_32_lc_trk_g3_3
T_15_32_wire_logic_cluster/lc_0/cen

T_15_31_wire_logic_cluster/lc_0/out
T_16_31_sp4_h_l_0
T_15_31_sp4_v_t_43
T_14_32_lc_trk_g3_3
T_14_32_wire_logic_cluster/lc_4/cen

T_15_31_wire_logic_cluster/lc_0/out
T_16_31_sp4_h_l_0
T_15_31_sp4_v_t_43
T_14_32_lc_trk_g3_3
T_14_32_wire_logic_cluster/lc_4/cen

End 

Net : n1281
T_13_30_wire_logic_cluster/lc_0/cout
T_13_30_wire_logic_cluster/lc_1/in_3

End 

Net : n26
T_13_27_wire_logic_cluster/lc_0/out
T_13_27_lc_trk_g3_0
T_13_27_wire_logic_cluster/lc_0/in_1

End 

Net : PWM.count_0_2
T_13_31_wire_logic_cluster/lc_2/out
T_13_30_sp4_v_t_36
T_14_30_sp4_h_l_1
T_15_30_lc_trk_g2_1
T_15_30_wire_logic_cluster/lc_0/in_1

T_13_31_wire_logic_cluster/lc_2/out
T_14_30_lc_trk_g2_2
T_14_30_wire_logic_cluster/lc_3/in_3

T_13_31_wire_logic_cluster/lc_2/out
T_14_31_lc_trk_g0_2
T_14_31_wire_logic_cluster/lc_7/in_1

T_13_31_wire_logic_cluster/lc_2/out
T_13_31_lc_trk_g1_2
T_13_31_wire_logic_cluster/lc_2/in_1

End 

Net : PWM.n3_cascade_
T_15_30_wire_logic_cluster/lc_0/ltout
T_15_30_wire_logic_cluster/lc_1/in_2

End 

Net : half_duty_0_5
T_14_30_wire_logic_cluster/lc_2/out
T_15_31_lc_trk_g2_2
T_15_31_wire_logic_cluster/lc_4/in_0

T_14_30_wire_logic_cluster/lc_2/out
T_14_31_lc_trk_g1_2
T_14_31_wire_logic_cluster/lc_4/in_1

T_14_30_wire_logic_cluster/lc_2/out
T_14_31_lc_trk_g1_2
T_14_31_wire_logic_cluster/lc_0/in_1

T_14_30_wire_logic_cluster/lc_2/out
T_14_30_lc_trk_g1_2
T_14_30_wire_logic_cluster/lc_4/in_1

T_14_30_wire_logic_cluster/lc_2/out
T_14_30_lc_trk_g1_2
T_14_30_wire_logic_cluster/lc_2/in_3

End 

Net : PWM.n1402
T_14_30_wire_logic_cluster/lc_4/out
T_15_30_lc_trk_g1_4
T_15_30_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_13_30_0_
T_13_30_wire_logic_cluster/carry_in_mux/cout
T_13_30_wire_logic_cluster/lc_0/in_3

Net : PWM.count_0_4
T_13_31_wire_logic_cluster/lc_4/out
T_14_31_lc_trk_g1_4
T_14_31_wire_logic_cluster/lc_6/in_1

T_13_31_wire_logic_cluster/lc_4/out
T_14_31_lc_trk_g1_4
T_14_31_wire_logic_cluster/lc_0/in_3

T_13_31_wire_logic_cluster/lc_4/out
T_14_31_lc_trk_g1_4
T_14_31_wire_logic_cluster/lc_2/in_3

T_13_31_wire_logic_cluster/lc_4/out
T_13_31_lc_trk_g3_4
T_13_31_wire_logic_cluster/lc_4/in_1

End 

Net : n25
T_13_27_wire_logic_cluster/lc_1/out
T_13_27_lc_trk_g3_1
T_13_27_wire_logic_cluster/lc_1/in_1

End 

Net : PWM.count_0_9
T_13_32_wire_logic_cluster/lc_1/out
T_14_32_lc_trk_g0_1
T_14_32_wire_logic_cluster/lc_4/in_1

T_13_32_wire_logic_cluster/lc_1/out
T_13_30_sp4_v_t_47
T_14_30_sp4_h_l_10
T_15_30_lc_trk_g3_2
T_15_30_wire_logic_cluster/lc_2/in_1

T_13_32_wire_logic_cluster/lc_1/out
T_14_31_lc_trk_g2_1
T_14_31_wire_logic_cluster/lc_3/in_0

T_13_32_wire_logic_cluster/lc_1/out
T_13_32_lc_trk_g3_1
T_13_32_wire_logic_cluster/lc_1/in_1

End 

Net : n24
T_13_27_wire_logic_cluster/lc_2/out
T_13_27_lc_trk_g1_2
T_13_27_wire_logic_cluster/lc_2/in_1

End 

Net : PWM.pwm_out_0__N_55
T_14_32_wire_logic_cluster/lc_3/out
T_15_29_sp4_v_t_47
T_15_30_lc_trk_g3_7
T_15_30_wire_logic_cluster/lc_3/in_3

T_14_32_wire_logic_cluster/lc_3/out
T_15_29_sp4_v_t_47
T_14_31_lc_trk_g2_2
T_14_31_wire_logic_cluster/lc_3/in_3

T_14_32_wire_logic_cluster/lc_3/out
T_15_31_lc_trk_g3_3
T_15_31_wire_logic_cluster/lc_7/in_1

T_14_32_wire_logic_cluster/lc_3/out
T_15_31_lc_trk_g2_3
T_15_31_wire_logic_cluster/lc_0/in_3

T_14_32_wire_logic_cluster/lc_3/out
T_15_31_lc_trk_g3_3
T_15_31_wire_logic_cluster/lc_5/in_1

T_14_32_wire_logic_cluster/lc_3/out
T_13_32_lc_trk_g3_3
T_13_32_wire_logic_cluster/lc_4/cen

T_14_32_wire_logic_cluster/lc_3/out
T_13_32_lc_trk_g3_3
T_13_32_wire_logic_cluster/lc_4/cen

T_14_32_wire_logic_cluster/lc_3/out
T_13_31_lc_trk_g3_3
T_13_31_wire_logic_cluster/lc_1/cen

T_14_32_wire_logic_cluster/lc_3/out
T_13_31_lc_trk_g3_3
T_13_31_wire_logic_cluster/lc_1/cen

T_14_32_wire_logic_cluster/lc_3/out
T_13_31_lc_trk_g3_3
T_13_31_wire_logic_cluster/lc_1/cen

T_14_32_wire_logic_cluster/lc_3/out
T_13_31_lc_trk_g3_3
T_13_31_wire_logic_cluster/lc_1/cen

T_14_32_wire_logic_cluster/lc_3/out
T_13_31_lc_trk_g3_3
T_13_31_wire_logic_cluster/lc_1/cen

T_14_32_wire_logic_cluster/lc_3/out
T_13_31_lc_trk_g3_3
T_13_31_wire_logic_cluster/lc_1/cen

T_14_32_wire_logic_cluster/lc_3/out
T_13_31_lc_trk_g3_3
T_13_31_wire_logic_cluster/lc_1/cen

T_14_32_wire_logic_cluster/lc_3/out
T_13_31_lc_trk_g3_3
T_13_31_wire_logic_cluster/lc_1/cen

End 

Net : n23
T_13_27_wire_logic_cluster/lc_3/out
T_13_27_lc_trk_g1_3
T_13_27_wire_logic_cluster/lc_3/in_1

End 

Net : PWM.n993
T_15_30_wire_logic_cluster/lc_3/out
T_16_30_sp4_h_l_6
T_20_30_sp4_h_l_9
T_23_30_sp4_v_t_44
T_23_33_lc_trk_g0_4
T_23_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : PWM.count_0_1
T_13_31_wire_logic_cluster/lc_1/out
T_14_31_lc_trk_g1_1
T_14_31_wire_logic_cluster/lc_4/in_0

T_13_31_wire_logic_cluster/lc_1/out
T_12_31_sp4_h_l_10
T_16_31_sp4_h_l_1
T_15_31_lc_trk_g1_1
T_15_31_wire_logic_cluster/lc_1/in_1

T_13_31_wire_logic_cluster/lc_1/out
T_14_31_lc_trk_g1_1
T_14_31_wire_logic_cluster/lc_2/in_0

T_13_31_wire_logic_cluster/lc_1/out
T_13_31_lc_trk_g3_1
T_13_31_wire_logic_cluster/lc_1/in_1

End 

Net : PWM.n12_adj_126
T_14_31_wire_logic_cluster/lc_4/out
T_15_30_lc_trk_g3_4
T_15_30_wire_logic_cluster/lc_2/in_3

End 

Net : n1279
T_13_29_wire_logic_cluster/lc_6/cout
T_13_29_wire_logic_cluster/lc_7/in_3

Net : n22
T_13_27_wire_logic_cluster/lc_4/out
T_13_27_lc_trk_g3_4
T_13_27_wire_logic_cluster/lc_4/in_1

End 

Net : PWM.n694
T_15_31_wire_logic_cluster/lc_5/out
T_14_32_lc_trk_g1_5
T_14_32_wire_logic_cluster/lc_5/s_r

T_15_31_wire_logic_cluster/lc_5/out
T_14_32_lc_trk_g1_5
T_14_32_wire_logic_cluster/lc_5/s_r

End 

Net : n1278
T_13_29_wire_logic_cluster/lc_5/cout
T_13_29_wire_logic_cluster/lc_6/in_3

Net : n21
T_13_27_wire_logic_cluster/lc_5/out
T_13_27_lc_trk_g1_5
T_13_27_wire_logic_cluster/lc_5/in_1

End 

Net : PWM.count_0_8
T_13_32_wire_logic_cluster/lc_0/out
T_13_30_sp4_v_t_45
T_14_30_sp4_h_l_8
T_15_30_lc_trk_g2_0
T_15_30_wire_logic_cluster/lc_2/in_0

T_13_32_wire_logic_cluster/lc_0/out
T_14_31_lc_trk_g2_0
T_14_31_input_2_0
T_14_31_wire_logic_cluster/lc_0/in_2

T_13_32_wire_logic_cluster/lc_0/out
T_14_31_lc_trk_g3_0
T_14_31_input_2_7
T_14_31_wire_logic_cluster/lc_7/in_2

T_13_32_wire_logic_cluster/lc_0/out
T_13_32_lc_trk_g3_0
T_13_32_wire_logic_cluster/lc_0/in_1

End 

Net : n1277
T_13_29_wire_logic_cluster/lc_4/cout
T_13_29_wire_logic_cluster/lc_5/in_3

Net : n20
T_13_27_wire_logic_cluster/lc_6/out
T_13_27_lc_trk_g1_6
T_13_27_wire_logic_cluster/lc_6/in_1

End 

Net : PWM.n13_cascade_
T_14_31_wire_logic_cluster/lc_2/ltout
T_14_31_wire_logic_cluster/lc_3/in_2

End 

Net : PWM.n640
T_14_31_wire_logic_cluster/lc_5/out
T_14_31_lc_trk_g0_5
T_14_31_wire_logic_cluster/lc_2/in_1

End 

Net : n684
T_14_31_wire_logic_cluster/lc_3/out
T_14_28_sp4_v_t_46
T_14_32_sp4_v_t_42
T_11_32_sp4_h_l_1
T_13_32_lc_trk_g2_4
T_13_32_wire_logic_cluster/lc_5/s_r

T_14_31_wire_logic_cluster/lc_3/out
T_14_28_sp4_v_t_46
T_14_32_sp4_v_t_42
T_11_32_sp4_h_l_1
T_13_32_lc_trk_g2_4
T_13_32_wire_logic_cluster/lc_5/s_r

T_14_31_wire_logic_cluster/lc_3/out
T_15_31_sp4_h_l_6
T_11_31_sp4_h_l_9
T_13_31_lc_trk_g2_4
T_13_31_wire_logic_cluster/lc_5/s_r

T_14_31_wire_logic_cluster/lc_3/out
T_15_31_sp4_h_l_6
T_11_31_sp4_h_l_9
T_13_31_lc_trk_g2_4
T_13_31_wire_logic_cluster/lc_5/s_r

T_14_31_wire_logic_cluster/lc_3/out
T_15_31_sp4_h_l_6
T_11_31_sp4_h_l_9
T_13_31_lc_trk_g2_4
T_13_31_wire_logic_cluster/lc_5/s_r

T_14_31_wire_logic_cluster/lc_3/out
T_15_31_sp4_h_l_6
T_11_31_sp4_h_l_9
T_13_31_lc_trk_g2_4
T_13_31_wire_logic_cluster/lc_5/s_r

T_14_31_wire_logic_cluster/lc_3/out
T_15_31_sp4_h_l_6
T_11_31_sp4_h_l_9
T_13_31_lc_trk_g2_4
T_13_31_wire_logic_cluster/lc_5/s_r

T_14_31_wire_logic_cluster/lc_3/out
T_15_31_sp4_h_l_6
T_11_31_sp4_h_l_9
T_13_31_lc_trk_g2_4
T_13_31_wire_logic_cluster/lc_5/s_r

T_14_31_wire_logic_cluster/lc_3/out
T_15_31_sp4_h_l_6
T_11_31_sp4_h_l_9
T_13_31_lc_trk_g2_4
T_13_31_wire_logic_cluster/lc_5/s_r

T_14_31_wire_logic_cluster/lc_3/out
T_15_31_sp4_h_l_6
T_11_31_sp4_h_l_9
T_13_31_lc_trk_g2_4
T_13_31_wire_logic_cluster/lc_5/s_r

T_14_31_wire_logic_cluster/lc_3/out
T_15_31_lc_trk_g0_3
T_15_31_wire_logic_cluster/lc_2/in_1

T_14_31_wire_logic_cluster/lc_3/out
T_15_31_lc_trk_g0_3
T_15_31_wire_logic_cluster/lc_6/in_1

T_14_31_wire_logic_cluster/lc_3/out
T_14_30_lc_trk_g0_3
T_14_30_wire_logic_cluster/lc_2/in_1

T_14_31_wire_logic_cluster/lc_3/out
T_15_30_lc_trk_g2_3
T_15_30_wire_logic_cluster/lc_6/in_1

T_14_31_wire_logic_cluster/lc_3/out
T_14_30_lc_trk_g0_3
T_14_30_wire_logic_cluster/lc_0/in_3

End 

Net : PWM.n1406
T_14_31_wire_logic_cluster/lc_7/out
T_14_31_lc_trk_g3_7
T_14_31_wire_logic_cluster/lc_3/in_1

End 

Net : n1276
T_13_29_wire_logic_cluster/lc_3/cout
T_13_29_wire_logic_cluster/lc_4/in_3

Net : PWM.n1370_cascade_
T_14_30_wire_logic_cluster/lc_3/ltout
T_14_30_wire_logic_cluster/lc_4/in_2

End 

Net : n19
T_13_27_wire_logic_cluster/lc_7/out
T_13_27_lc_trk_g3_7
T_13_27_wire_logic_cluster/lc_7/in_1

End 

Net : n1275
T_13_29_wire_logic_cluster/lc_2/cout
T_13_29_wire_logic_cluster/lc_3/in_3

Net : n1274
T_13_29_wire_logic_cluster/lc_1/cout
T_13_29_wire_logic_cluster/lc_2/in_3

Net : n1273
T_13_29_wire_logic_cluster/lc_0/cout
T_13_29_wire_logic_cluster/lc_1/in_3

Net : n18
T_13_28_wire_logic_cluster/lc_0/out
T_13_28_lc_trk_g3_0
T_13_28_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_13_29_0_
T_13_29_wire_logic_cluster/carry_in_mux/cout
T_13_29_wire_logic_cluster/lc_0/in_3

Net : n17
T_13_28_wire_logic_cluster/lc_1/out
T_13_28_lc_trk_g3_1
T_13_28_wire_logic_cluster/lc_1/in_1

End 

Net : n16
T_13_28_wire_logic_cluster/lc_2/out
T_13_28_lc_trk_g1_2
T_13_28_wire_logic_cluster/lc_2/in_1

End 

Net : n15
T_13_28_wire_logic_cluster/lc_3/out
T_13_28_lc_trk_g1_3
T_13_28_wire_logic_cluster/lc_3/in_1

End 

Net : n1271
T_13_28_wire_logic_cluster/lc_6/cout
T_13_28_wire_logic_cluster/lc_7/in_3

Net : n14
T_13_28_wire_logic_cluster/lc_4/out
T_13_28_lc_trk_g3_4
T_13_28_wire_logic_cluster/lc_4/in_1

End 

Net : n1270
T_13_28_wire_logic_cluster/lc_5/cout
T_13_28_wire_logic_cluster/lc_6/in_3

Net : n13
T_13_28_wire_logic_cluster/lc_5/out
T_13_28_lc_trk_g1_5
T_13_28_wire_logic_cluster/lc_5/in_1

End 

Net : n1269
T_13_28_wire_logic_cluster/lc_4/cout
T_13_28_wire_logic_cluster/lc_5/in_3

Net : n12
T_13_28_wire_logic_cluster/lc_6/out
T_13_28_lc_trk_g1_6
T_13_28_wire_logic_cluster/lc_6/in_1

End 

Net : n1268
T_13_28_wire_logic_cluster/lc_3/cout
T_13_28_wire_logic_cluster/lc_4/in_3

Net : n11
T_13_28_wire_logic_cluster/lc_7/out
T_13_28_lc_trk_g3_7
T_13_28_wire_logic_cluster/lc_7/in_1

End 

Net : n1267
T_13_28_wire_logic_cluster/lc_2/cout
T_13_28_wire_logic_cluster/lc_3/in_3

Net : n1266
T_13_28_wire_logic_cluster/lc_1/cout
T_13_28_wire_logic_cluster/lc_2/in_3

Net : PWM.n1290
T_13_32_wire_logic_cluster/lc_0/cout
T_13_32_wire_logic_cluster/lc_1/in_3

End 

Net : n1265
T_13_28_wire_logic_cluster/lc_0/cout
T_13_28_wire_logic_cluster/lc_1/in_3

Net : n10
T_13_29_wire_logic_cluster/lc_0/out
T_13_29_lc_trk_g3_0
T_13_29_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_13_28_0_
T_13_28_wire_logic_cluster/carry_in_mux/cout
T_13_28_wire_logic_cluster/lc_0/in_3

Net : bfn_13_32_0_
T_13_32_wire_logic_cluster/carry_in_mux/cout
T_13_32_wire_logic_cluster/lc_0/in_3

Net : n9
T_13_29_wire_logic_cluster/lc_1/out
T_13_29_lc_trk_g3_1
T_13_29_wire_logic_cluster/lc_1/in_1

End 

Net : n8
T_13_29_wire_logic_cluster/lc_2/out
T_13_29_lc_trk_g1_2
T_13_29_wire_logic_cluster/lc_2/in_1

End 

Net : n7
T_13_29_wire_logic_cluster/lc_3/out
T_13_29_lc_trk_g1_3
T_13_29_wire_logic_cluster/lc_3/in_1

End 

Net : PWM.n1288
T_13_31_wire_logic_cluster/lc_6/cout
T_13_31_wire_logic_cluster/lc_7/in_3

Net : n1263
T_13_27_wire_logic_cluster/lc_6/cout
T_13_27_wire_logic_cluster/lc_7/in_3

Net : n6
T_13_29_wire_logic_cluster/lc_4/out
T_13_29_lc_trk_g3_4
T_13_29_wire_logic_cluster/lc_4/in_1

End 

Net : n1262
T_13_27_wire_logic_cluster/lc_5/cout
T_13_27_wire_logic_cluster/lc_6/in_3

Net : PWM.n1287
T_13_31_wire_logic_cluster/lc_5/cout
T_13_31_wire_logic_cluster/lc_6/in_3

Net : blink_counter_21
T_13_29_wire_logic_cluster/lc_5/out
T_13_29_lc_trk_g1_5
T_13_29_wire_logic_cluster/lc_5/in_1

T_13_29_wire_logic_cluster/lc_5/out
T_12_29_lc_trk_g3_5
T_12_29_wire_logic_cluster/lc_7/in_3

T_13_29_wire_logic_cluster/lc_5/out
T_12_29_lc_trk_g3_5
T_12_29_wire_logic_cluster/lc_3/in_3

End 

Net : n1261
T_13_27_wire_logic_cluster/lc_4/cout
T_13_27_wire_logic_cluster/lc_5/in_3

Net : PWM.n1286
T_13_31_wire_logic_cluster/lc_4/cout
T_13_31_wire_logic_cluster/lc_5/in_3

Net : blink_counter_22
T_13_29_wire_logic_cluster/lc_6/out
T_13_29_lc_trk_g1_6
T_13_29_wire_logic_cluster/lc_6/in_1

T_13_29_wire_logic_cluster/lc_6/out
T_12_29_lc_trk_g2_6
T_12_29_wire_logic_cluster/lc_7/in_1

T_13_29_wire_logic_cluster/lc_6/out
T_12_29_lc_trk_g2_6
T_12_29_wire_logic_cluster/lc_3/in_1

End 

Net : n1260
T_13_27_wire_logic_cluster/lc_3/cout
T_13_27_wire_logic_cluster/lc_4/in_3

Net : PWM.n1285
T_13_31_wire_logic_cluster/lc_3/cout
T_13_31_wire_logic_cluster/lc_4/in_3

Net : blink_counter_23
T_13_29_wire_logic_cluster/lc_7/out
T_13_29_lc_trk_g3_7
T_13_29_wire_logic_cluster/lc_7/in_1

T_13_29_wire_logic_cluster/lc_7/out
T_12_29_lc_trk_g2_7
T_12_29_input_2_7
T_12_29_wire_logic_cluster/lc_7/in_2

T_13_29_wire_logic_cluster/lc_7/out
T_12_29_lc_trk_g2_7
T_12_29_input_2_3
T_12_29_wire_logic_cluster/lc_3/in_2

End 

Net : PWM.n1284
T_13_31_wire_logic_cluster/lc_2/cout
T_13_31_wire_logic_cluster/lc_3/in_3

Net : n1259
T_13_27_wire_logic_cluster/lc_2/cout
T_13_27_wire_logic_cluster/lc_3/in_3

Net : n1258
T_13_27_wire_logic_cluster/lc_1/cout
T_13_27_wire_logic_cluster/lc_2/in_3

Net : PWM.n1283
T_13_31_wire_logic_cluster/lc_1/cout
T_13_31_wire_logic_cluster/lc_2/in_3

Net : n1257
T_13_27_wire_logic_cluster/lc_0/cout
T_13_27_wire_logic_cluster/lc_1/in_3

Net : PWM.n1282
T_13_31_wire_logic_cluster/lc_0/cout
T_13_31_wire_logic_cluster/lc_1/in_3

Net : blink_counter_24
T_13_30_wire_logic_cluster/lc_0/out
T_13_30_lc_trk_g3_0
T_13_30_wire_logic_cluster/lc_0/in_1

T_13_30_wire_logic_cluster/lc_0/out
T_12_29_lc_trk_g3_0
T_12_29_wire_logic_cluster/lc_7/in_0

T_13_30_wire_logic_cluster/lc_0/out
T_12_29_lc_trk_g3_0
T_12_29_wire_logic_cluster/lc_3/in_0

End 

Net : blink_counter_25
T_13_30_wire_logic_cluster/lc_1/out
T_13_30_lc_trk_g3_1
T_13_30_wire_logic_cluster/lc_1/in_1

T_13_30_wire_logic_cluster/lc_1/out
T_12_29_lc_trk_g2_1
T_12_29_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_13_31_0_
Net : LED_c
T_12_29_wire_logic_cluster/lc_4/out
T_10_29_sp4_h_l_5
T_6_29_sp4_h_l_5
T_5_29_sp4_v_t_46
T_5_33_lc_trk_g0_3
T_5_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n1411_cascade_
T_12_29_wire_logic_cluster/lc_3/ltout
T_12_29_wire_logic_cluster/lc_4/in_2

End 

Net : n1410
T_12_29_wire_logic_cluster/lc_7/out
T_12_29_lc_trk_g3_7
T_12_29_wire_logic_cluster/lc_4/in_0

End 

Net : CONSTANT_ONE_NET
T_24_32_wire_logic_cluster/lc_7/out
T_24_33_lc_trk_g1_7
T_24_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLK_pad_gb_input
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_vert_t_12
T_0_24_span4_vert_t_12
T_0_20_span4_vert_t_12
T_0_16_span4_vert_t_12
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

End 

Net : CLK_c
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_32_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_32_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_32_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_32_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_32_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_33_wire_io_cluster/io_0/outclk

End 

Net : bfn_13_27_0_
