library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Display7 is
	port(A, B, C, D : in bit;
		F : out bit_vector(6 downto 0)); 
end entity; 

architecture Display7_arch of Display7 is
	signal ABCD : bit_vector(3 downto 0);
	
begin 

	ABCD <= A&B&C&D; 
	
	with (ABCD) select
		F <=  "0000001" when "0000",
				"1001111" when "0001",
				"0010010" when "0010",
				"0000110" when "0011",
				"1001100" when "0100",
				"0100100" when "0101",
				"0100000" when "0110",
				"0001111" when "0111",
				"0000000" when "1000",
				"0000100" when "1001",
				"0001000" when "1010",
				"0000000" when "1011",
				"0110001" when "1100",
				"0000001" when "1101",
				"0110000" when "1110",
				"0111000" when "1111";
				
end architecture; 	