verilog xil_defaultlib --include "../../../../lfcW1A2.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src" \
"../../../ipstatic/hdl/verilog/DoCompute.v" \
"../../../ipstatic/hdl/verilog/DoMemInit.v" \
"../../../ipstatic/hdl/verilog/fifo_w16_d2_A.v" \
"../../../ipstatic/hdl/verilog/fifo_w32_d2_A.v" \
"../../../ipstatic/hdl/verilog/fifo_w61_d8_A.v" \
"../../../ipstatic/hdl/verilog/fifo_w64_d16_A.v" \
"../../../ipstatic/hdl/verilog/fifo_w64_d1024_A.v" \
"../../../ipstatic/hdl/verilog/fifo_w128_d8_A.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_control_s_axi.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_hostmem_m_axi.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mul_bkb.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mul_cud.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mul_eOg.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mux_dEe.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mux_fYi.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mux_g8j.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mux_hbi.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_threcFz.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_threcVB.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_thredXL.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_weigbTr.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_weigcpw.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_weiglbW.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox_weigRg6.v" \
"../../../ipstatic/hdl/verilog/Matrix_Vector_Activa.v" \
"../../../ipstatic/hdl/verilog/Matrix_Vector_Activa_1.v" \
"../../../ipstatic/hdl/verilog/Matrix_Vector_Activa_2.v" \
"../../../ipstatic/hdl/verilog/Matrix_Vector_Activa_3.v" \
"../../../ipstatic/hdl/verilog/Mem2Stream.v" \
"../../../ipstatic/hdl/verilog/Mem2Stream_1.v" \
"../../../ipstatic/hdl/verilog/Mem2Stream_Batch12.v" \
"../../../ipstatic/hdl/verilog/start_for_Stream2ibs.v" \
"../../../ipstatic/hdl/verilog/start_for_StreamijbC.v" \
"../../../ipstatic/hdl/verilog/start_for_StreamikbM.v" \
"../../../ipstatic/hdl/verilog/Stream2Mem.v" \
"../../../ipstatic/hdl/verilog/Stream2Mem_64u_8u_s.v" \
"../../../ipstatic/hdl/verilog/Stream2Mem_Batch.v" \
"../../../ipstatic/hdl/verilog/StreamingDataWidthCo.v" \
"../../../ipstatic/hdl/verilog/StreamingDataWidthCo_1.v" \
"../../../ipstatic/hdl/verilog/lfcw1a2_BBox.v" \
"../../../../lfcW1A2.srcs/sources_1/ip/lfcw1a2_BBox_0/sim/lfcw1a2_BBox_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
