
---------- Begin Simulation Statistics ----------
simSeconds                                   0.065185                       # Number of seconds simulated (Second)
simTicks                                  65184716500                       # Number of ticks simulated (Tick)
finalTick                                 65184716500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    493.42                       # Real time elapsed on the host (Second)
hostTickRate                                132109066                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681508                       # Number of bytes of host memory used (Byte)
simInsts                                    311651592                       # Number of instructions simulated (Count)
simOps                                      323651248                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   631620                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     655940                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        130369434                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       335243186                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   196984                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      334338380                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 316988                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             11788921                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           8519927                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 167                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           127719758                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.617750                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.935694                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  26560938     20.80%     20.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   7853366      6.15%     26.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  28852298     22.59%     49.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  26910046     21.07%     70.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  18008927     14.10%     84.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   5058348      3.96%     88.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  11759419      9.21%     97.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1565010      1.23%     99.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1151406      0.90%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             127719758                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  452619     14.92%     14.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 248625      8.20%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      6      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     23.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1191587     39.28%     62.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1140646     37.60%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       131153      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     206476795     61.76%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1654448      0.49%     62.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        330203      0.10%     62.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        89941      0.03%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        70420      0.02%     62.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     62.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        86644      0.03%     62.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        75435      0.02%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        65587      0.02%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       131145      0.04%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp       131140      0.04%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       124566      0.04%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     98180649     29.37%     91.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     26790254      8.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      334338380                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.564546                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3033484                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009073                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                793748416                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               343440118                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       328177639                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  5998574                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 3856090                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         2500203                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   334184948                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     3055763                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         333366257                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      97912009                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    972123                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              131869                       # Number of nop insts executed (Count)
system.cpu.numRefs                          124437169                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       51350618                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     26525160                       # Number of stores executed (Count)
system.cpu.numRate                           2.557089                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                          138477                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         2649676                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   311651592                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     323651248                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.418318                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.418318                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.390527                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.390527                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  378906102                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 256609423                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    2521967                       # number of vector regfile reads (Count)
system.cpu.vecRegfileWrites                   1134948                       # number of vector regfile writes (Count)
system.cpu.ccRegfileReads                    98700411                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   98323636                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 660761063                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   452005                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       96443908                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      27690136                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     25253329                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1944668                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                53115987                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          36834092                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            305790                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             31903304                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                31805017                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996919                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1487648                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 30                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          268275                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             267104                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1171                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          205                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        11804411                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          196817                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            278848                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    126071331                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.568135                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.950467                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        44203895     35.06%     35.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        30627527     24.29%     59.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4880752      3.87%     63.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2710535      2.15%     65.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        11826223      9.38%     74.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          888513      0.70%     75.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        11391246      9.04%     84.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1188524      0.94%     85.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        18354116     14.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    126071331                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            311768509                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              323768165                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   119524004                       # Number of memory references committed (Count)
system.cpu.commit.loads                      94404015                       # Number of loads committed (Count)
system.cpu.commit.amos                          98358                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       98368                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   50459757                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          2122592                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   280063898                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1351271                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       131142      0.04%      0.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    201368938     62.20%     62.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1653963      0.51%     62.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       330144      0.10%     62.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        89941      0.03%     62.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        65536      0.02%     62.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     62.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        83387      0.03%     62.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        68814      0.02%     62.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        65560      0.02%     62.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       131100      0.04%     63.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp       131096      0.04%     63.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     63.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       124540      0.04%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     94404015     29.16%     92.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     25119989      7.76%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    323768165                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      18354116                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       85917917                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          85917917                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      86020343                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         86020343                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       145962                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          145962                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       145968                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         145968                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   9588518630                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9588518630                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   9588518630                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9588518630                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     86063879                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      86063879                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     86166311                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     86166311                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001696                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001696                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001694                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001694                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 65691.883024                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 65691.883024                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 65689.182766                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 65689.182766                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs       692080                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          133                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        17266                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      40.083401                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          133                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        18439                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             18439                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       110783                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        110783                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       110783                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       110783                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        35179                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        35179                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        35185                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        35185                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2496619929                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2496619929                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2497028429                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2497028429                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000409                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000409                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000408                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000408                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 70969.042014                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 70969.042014                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 70968.549922                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 70968.549922                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  33140                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           42                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           42                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            6                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            6                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       420500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       420500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           48                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           48                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.125000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.125000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 70083.333333                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 70083.333333                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       269500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       269500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 89833.333333                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 89833.333333                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     60969527                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        60969527                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        72724                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         72724                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4905831000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4905831000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     61042251                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     61042251                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001191                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001191                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 67458.211870                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 67458.211870                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        54027                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        54027                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        18697                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        18697                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1403999500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1403999500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000306                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000306                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 75092.234048                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 75092.234048                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data       102426                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total        102426                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data            6                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total            6                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data       102432                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total       102432                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.000059                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.000059                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            6                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total            6                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       408500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total       408500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.000059                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.000059                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 68083.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 68083.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           10                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           10                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           10                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           10                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data        98358                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total           98358                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data        98358                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total        98358                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data         2054                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total         2054                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data     40639935                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total     40639935                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data         2054                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total         2054                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 19785.752191                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 19785.752191                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data         2054                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total         2054                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data     38585935                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total     38585935                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 18785.752191                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 18785.752191                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     24948390                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       24948390                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        71184                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        71184                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   4642047695                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   4642047695                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     25019574                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     25019574                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002845                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002845                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 65211.953459                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 65211.953459                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        56756                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        56756                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        14428                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        14428                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1054034494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1054034494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000577                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000577                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 73054.788883                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 73054.788883                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  65184716500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2009.152488                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             86153941                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              35188                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            2448.389820                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              145000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2009.152488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.981031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.981031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          879                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          990                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          172564642                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         172564642                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65184716500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 49125682                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              13148972                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  62295831                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2803272                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 346001                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             31637738                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 26950                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              338375965                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                132776                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           52857943                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      326742287                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    53115987                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           33559769                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      74488751                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  745886                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  48982656                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                145503                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          127719758                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.678080                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.187323                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 59957510     46.94%     46.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 13483781     10.56%     57.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3055601      2.39%     59.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2418638      1.89%     61.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 12721503      9.96%     71.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2287391      1.79%     73.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2408391      1.89%     75.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 12675971      9.92%     85.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 18710972     14.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            127719758                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.407427                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.506280                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       48835711                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          48835711                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      48835711                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         48835711                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       146944                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          146944                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       146944                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         146944                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   3414774496                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   3414774496                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   3414774496                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   3414774496                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     48982655                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      48982655                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     48982655                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     48982655                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 23238.611280                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 23238.611280                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 23238.611280                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 23238.611280                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          973                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           20                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      48.650000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       144421                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            144421                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         2020                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          2020                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         2020                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         2020                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       144924                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       144924                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       144924                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       144924                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   3239885498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   3239885498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   3239885498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   3239885498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002959                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002959                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002959                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002959                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 22355.755417                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 22355.755417                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 22355.755417                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 22355.755417                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                 144421                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     48835711                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        48835711                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       146944                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        146944                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   3414774496                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   3414774496                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     48982655                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     48982655                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 23238.611280                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 23238.611280                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         2020                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         2020                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       144924                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       144924                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   3239885498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   3239885498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002959                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002959                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 22355.755417                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 22355.755417                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  65184716500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           494.511382                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             48980634                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             144923                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             337.976953                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   494.511382                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.965843                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.965843                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          502                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          399                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.980469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           98110233                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          98110233                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65184716500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    346001                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2543679                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   664831                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              335572039                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                51753                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 96443908                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                27690136                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                196984                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    119851                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   495999                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          67129                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         135783                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       172415                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               308198                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                330838178                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               330677842                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 235720415                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 328835832                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.536468                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.716833                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                    34474308                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2039893                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 2971                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               67129                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2570147                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads              2365935                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  16580                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           94311433                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.178532                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.509557                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               93276828     98.90%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               364106      0.39%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               475919      0.50%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                28423      0.03%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1829      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               103738      0.11%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  154      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1090      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2182      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 5173      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              12010      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2899      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1244      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3852      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               3970      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                628      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4850      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              11360      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1723      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                221      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                236      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                129      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                154      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 70      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                172      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                250      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                215      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                916      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1887      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                252      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             4953      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1116                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             94311433                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  65184716500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  65184716500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  65184716500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  65184716500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  65184716500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 346001                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 50069926                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4156267                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        2650210                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  64060718                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               6436636                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              337123398                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 15924                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3919809                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 757567                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1294650                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           362827476                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   494515007                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                383955548                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  2957429                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             349813626                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 13013850                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  163442                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 165                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  11320423                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        443288387                       # The number of ROB reads (Count)
system.cpu.rob.writes                       672793957                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                311651592                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  323651248                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    80                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples     20157.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1756.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     32978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.017340411250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1100                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1100                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              235638                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              19099                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      178017                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     162859                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    178017                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   162859                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                 143283                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                142702                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                178017                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               162859                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   18508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5056                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    6521                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    4621                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    325                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    649                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   1326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   1223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1208                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1100                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      31.567273                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     25.095811                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     63.136607                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-63           1068     97.09%     97.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-127           20      1.82%     98.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-191            2      0.18%     99.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-255            2      0.18%     99.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-319            1      0.09%     99.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-447            2      0.18%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-511            1      0.09%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-575            1      0.09%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-703            1      0.09%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-959            1      0.09%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.09%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1100                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1100                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.301818                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.669415                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     55.618385                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-31           1099     99.91%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1856-1887            1      0.09%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1100                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 9170112                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                11393088                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             10422976                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              174781583.96224672                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              159899076.95617574                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   65184707500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     191227.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       112384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2110592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1288448                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1724085.123542724876                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 32378632.804209556431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 19766105.755787093192                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst       144924                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        33093                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       162859                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     60440000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1397421000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1570501514500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst       417.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     42227.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9643320.38                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      9275072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2117952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       11393024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      9275072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      9275072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1180096                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1180096                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst       144923                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        33093                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          178016                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        18439                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          18439                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      142289059                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       32491543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         174780602                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    142289059                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     142289059                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     18103876                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         18103876                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     18103876                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     142289059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      32491543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        192884478                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                34734                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               20132                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1871                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1071                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               806598500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             173670000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1457861000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                23222.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41972.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               24582                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              17624                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            70.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           87.54                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        12648                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   277.434535                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   176.320904                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   287.755616                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         4653     36.79%     36.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2353     18.60%     55.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3632     28.72%     84.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          201      1.59%     85.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          129      1.02%     86.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          162      1.28%     88.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          231      1.83%     89.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          207      1.64%     91.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1080      8.54%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        12648                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2222976                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1288448                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               34.102718                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               19.766106                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.15                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               76.93                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  65184716500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        53057340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        28185465                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      139872600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      56856240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5145151440.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   6857740680                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  19255992000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   31536855765                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   483.807516                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  49972752750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2176460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  13035503750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        37327920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        19813695                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      108121020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      48232800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5145151440.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   5395881630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  20487031200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   31241559705                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   479.277373                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  53195293500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2176460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9812963000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  65184716500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              163629                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         18439                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean        144421                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             14701                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              14387                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             14387                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          144924                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          18706                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           2095                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port       434268                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       101421                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  535689                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port     18518016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      3298048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 21816064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             180112                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000011                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.003332                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   180110    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        2      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               180112                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  65184716500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1042355000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          725202500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          173821750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         357677                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       177566                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
