{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701087463404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701087463404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 21:17:43 2023 " "Processing started: Mon Nov 27 21:17:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701087463404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701087463404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Top -c UART_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Top -c UART_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701087463404 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701087463718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/uart_top/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/uart_top/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../../SIM/UART_Top/UART_TX.v" "" { Text "C:/Research/SIM/UART_Top/UART_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701087463750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701087463750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/uart_top/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/uart_top/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Top " "Found entity 1: UART_Top" {  } { { "../../SIM/UART_Top/UART_Top.v" "" { Text "C:/Research/SIM/UART_Top/UART_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701087463750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701087463750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/uart_top/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/uart_top/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../../SIM/UART_Top/UART_RX.v" "" { Text "C:/Research/SIM/UART_Top/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701087463750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701087463750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/uart_top/rx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/uart_top/rx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_Top " "Found entity 1: Rx_Top" {  } { { "../../SIM/UART_Top/Rx_Top.v" "" { Text "C:/Research/SIM/UART_Top/Rx_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701087463750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701087463750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/uart_top/fnd.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/uart_top/fnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FND " "Found entity 1: FND" {  } { { "../../SIM/UART_Top/FND.v" "" { Text "C:/Research/SIM/UART_Top/FND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701087463750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701087463750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_fDone Rx_Top.v(11) " "Verilog HDL Implicit Net warning at Rx_Top.v(11): created implicit net for \"o_fDone\"" {  } { { "../../SIM/UART_Top/Rx_Top.v" "" { Text "C:/Research/SIM/UART_Top/Rx_Top.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701087463750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Top " "Elaborating entity \"UART_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701087463766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_Top.v(18) " "Verilog HDL assignment warning at UART_Top.v(18): truncated value with size 32 to match size of target (8)" {  } { { "../../SIM/UART_Top/UART_Top.v" "" { Text "C:/Research/SIM/UART_Top/UART_Top.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701087463766 "|UART_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx_Top Rx_Top:RxTop0 " "Elaborating entity \"Rx_Top\" for hierarchy \"Rx_Top:RxTop0\"" {  } { { "../../SIM/UART_Top/UART_Top.v" "RxTop0" { Text "C:/Research/SIM/UART_Top/UART_Top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701087463783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX Rx_Top:RxTop0\|UART_RX:UART_RX0 " "Elaborating entity \"UART_RX\" for hierarchy \"Rx_Top:RxTop0\|UART_RX:UART_RX0\"" {  } { { "../../SIM/UART_Top/Rx_Top.v" "UART_RX0" { Text "C:/Research/SIM/UART_Top/Rx_Top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701087463783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 UART_RX.v(61) " "Verilog HDL assignment warning at UART_RX.v(61): truncated value with size 32 to match size of target (20)" {  } { { "../../SIM/UART_Top/UART_RX.v" "" { Text "C:/Research/SIM/UART_Top/UART_RX.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701087463783 "|UART_Top|Rx_Top:RxTop0|UART_RX:UART_RX0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_RX.v(62) " "Verilog HDL assignment warning at UART_RX.v(62): truncated value with size 32 to match size of target (3)" {  } { { "../../SIM/UART_Top/UART_RX.v" "" { Text "C:/Research/SIM/UART_Top/UART_RX.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701087463783 "|UART_Top|Rx_Top:RxTop0|UART_RX:UART_RX0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FND Rx_Top:RxTop0\|FND:FND0 " "Elaborating entity \"FND\" for hierarchy \"Rx_Top:RxTop0\|FND:FND0\"" {  } { { "../../SIM/UART_Top/Rx_Top.v" "FND0" { Text "C:/Research/SIM/UART_Top/Rx_Top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701087463783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:TX0 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:TX0\"" {  } { { "../../SIM/UART_Top/UART_Top.v" "TX0" { Text "C:/Research/SIM/UART_Top/UART_Top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701087463783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 UART_TX.v(58) " "Verilog HDL assignment warning at UART_TX.v(58): truncated value with size 32 to match size of target (20)" {  } { { "../../SIM/UART_Top/UART_TX.v" "" { Text "C:/Research/SIM/UART_Top/UART_TX.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701087463783 "|UART_Top|UART_TX:TX0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_TX.v(59) " "Verilog HDL assignment warning at UART_TX.v(59): truncated value with size 32 to match size of target (3)" {  } { { "../../SIM/UART_Top/UART_TX.v" "" { Text "C:/Research/SIM/UART_Top/UART_TX.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701087463783 "|UART_Top|UART_TX:TX0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701087464219 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1701087464313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701087464455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701087464455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701087464486 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701087464486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701087464486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701087464486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701087464502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 21:17:44 2023 " "Processing ended: Mon Nov 27 21:17:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701087464502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701087464502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701087464502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701087464502 ""}
