Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Dec 26 11:04:13 2025
| Host         : lapnguyenct running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_ECG_VGA_control_sets_placed.rpt
| Design       : Top_ECG_VGA
| Device       : xc7a35ti
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |              56 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------+------------------------+------------------+----------------+--------------+
|     Clock Signal     |           Enable Signal          |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------+------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                                  |                        |                1 |              2 |         2.00 |
|  clk_25_BUFG         | U4/v_count[9]_i_1_n_0            |                        |                4 |             10 |         2.50 |
|  clk_25_BUFG         | ram_filt_reg_0_63_0_2_i_4_n_0    |                        |                3 |             12 |         4.00 |
|  clk_25_BUFG         | ram_filt_reg_256_319_0_2_i_1_n_0 |                        |                3 |             12 |         4.00 |
|  clk_25_BUFG         | ram_filt_reg_384_447_0_2_i_1_n_0 |                        |                3 |             12 |         4.00 |
|  clk_25_BUFG         | ram_filt_reg_128_191_0_2_i_1_n_0 |                        |                3 |             12 |         4.00 |
|  clk_25_BUFG         | ram_filt_reg_192_255_0_2_i_1_n_0 |                        |                3 |             12 |         4.00 |
|  clk_25_BUFG         | ram_filt_reg_320_383_0_2_i_1_n_0 |                        |                3 |             12 |         4.00 |
|  clk_25_BUFG         | ram_filt_reg_448_511_0_2_i_1_n_0 |                        |                3 |             12 |         4.00 |
|  clk_25_BUFG         | ram_filt_reg_64_127_0_2_i_1_n_0  |                        |                3 |             12 |         4.00 |
|  clk_25_BUFG         | ram_filt_reg_576_639_0_2_i_1_n_0 |                        |                3 |             12 |         4.00 |
|  clk_25_BUFG         | ram_filt_reg_512_575_0_2_i_1_n_0 |                        |                3 |             12 |         4.00 |
|  clk_25_BUFG         |                                  | U4/SR[0]               |                5 |             18 |         3.60 |
|  clk_25_BUFG         | frame_counter[0]_i_1_n_0         | scan_cursor[9]_i_1_n_0 |                5 |             20 |         4.00 |
|  clk_25_BUFG         |                                  |                        |               32 |             43 |         1.34 |
|  clk_25_BUFG         | scan_cursor[9]_i_1_n_0           |                        |               15 |             46 |         3.07 |
+----------------------+----------------------------------+------------------------+------------------+----------------+--------------+


