// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_2_HH_
#define _max_pool_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct max_pool_2 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > conv_out_V_address0;
    sc_out< sc_logic > conv_out_V_ce0;
    sc_in< sc_lv<14> > conv_out_V_q0;
    sc_out< sc_lv<11> > conv_out_V_address1;
    sc_out< sc_logic > conv_out_V_ce1;
    sc_in< sc_lv<14> > conv_out_V_q1;
    sc_out< sc_lv<9> > max_pool_out_V_address0;
    sc_out< sc_logic > max_pool_out_V_ce0;
    sc_out< sc_logic > max_pool_out_V_we0;
    sc_out< sc_lv<14> > max_pool_out_V_d0;


    // Module declarations
    max_pool_2(sc_module_name name);
    SC_HAS_PROCESS(max_pool_2);

    ~max_pool_2();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > indvar_flatten_reg_322;
    sc_signal< sc_lv<5> > f_0_reg_333;
    sc_signal< sc_lv<3> > r_0_reg_344;
    sc_signal< sc_lv<1> > icmp_ln10_fu_367_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1236;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > add_ln10_fu_373_p2;
    sc_signal< sc_lv<7> > add_ln10_reg_1240;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > select_ln29_20_fu_391_p3;
    sc_signal< sc_lv<3> > select_ln29_20_reg_1245;
    sc_signal< sc_lv<5> > select_ln29_21_fu_399_p3;
    sc_signal< sc_lv<5> > select_ln29_21_reg_1252;
    sc_signal< sc_lv<4> > shl_ln_fu_407_p3;
    sc_signal< sc_lv<4> > shl_ln_reg_1262;
    sc_signal< sc_lv<12> > trunc_ln1494_fu_425_p1;
    sc_signal< sc_lv<12> > trunc_ln1494_reg_1267;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<13> > select_ln29_fu_579_p3;
    sc_signal< sc_lv<13> > select_ln29_reg_1299;
    sc_signal< sc_lv<12> > mul_ln1494_1_fu_596_p2;
    sc_signal< sc_lv<12> > mul_ln1494_1_reg_1304;
    sc_signal< sc_lv<13> > select_ln29_4_fu_606_p3;
    sc_signal< sc_lv<13> > select_ln29_4_reg_1318;
    sc_signal< sc_lv<12> > zext_ln14_fu_614_p1;
    sc_signal< sc_lv<12> > zext_ln14_reg_1323;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<13> > select_ln29_8_fu_674_p3;
    sc_signal< sc_lv<13> > select_ln29_8_reg_1351;
    sc_signal< sc_lv<13> > select_ln29_12_fu_686_p3;
    sc_signal< sc_lv<13> > select_ln29_12_reg_1356;
    sc_signal< sc_lv<14> > select_ln29_1_fu_703_p3;
    sc_signal< sc_lv<14> > select_ln29_1_reg_1361;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<13> > select_ln29_16_fu_739_p3;
    sc_signal< sc_lv<13> > select_ln29_16_reg_1377;
    sc_signal< sc_lv<10> > zext_ln14_1_fu_747_p1;
    sc_signal< sc_lv<10> > zext_ln14_1_reg_1382;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<10> > add_ln203_fu_772_p2;
    sc_signal< sc_lv<10> > add_ln203_reg_1390;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<14> > select_ln29_6_fu_899_p3;
    sc_signal< sc_lv<14> > select_ln29_6_reg_1418;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<14> > select_ln29_9_fu_974_p3;
    sc_signal< sc_lv<14> > select_ln29_9_reg_1434;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<14> > select_ln29_14_fu_1107_p3;
    sc_signal< sc_lv<14> > select_ln29_14_reg_1460;
    sc_signal< sc_lv<10> > add_ln203_9_fu_1135_p2;
    sc_signal< sc_lv<10> > add_ln203_9_reg_1466;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<14> > select_ln29_17_fu_1192_p3;
    sc_signal< sc_lv<14> > select_ln29_17_reg_1481;
    sc_signal< sc_lv<3> > r_fu_1200_p2;
    sc_signal< sc_lv<3> > r_reg_1487;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< sc_lv<7> > ap_phi_mux_indvar_flatten_phi_fu_326_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_f_0_phi_fu_337_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_r_0_phi_fu_348_p4;
    sc_signal< sc_lv<64> > sext_ln1494_fu_457_p1;
    sc_signal< sc_lv<64> > zext_ln1494_1_fu_496_p1;
    sc_signal< sc_lv<64> > zext_ln1494_2_fu_533_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln1494_3_fu_570_p1;
    sc_signal< sc_lv<64> > sext_ln1494_1_fu_628_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln1494_4_fu_665_p1;
    sc_signal< sc_lv<64> > sext_ln1494_6_fu_715_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > sext_ln1494_7_fu_730_p1;
    sc_signal< sc_lv<64> > zext_ln203_2_fu_784_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > sext_ln1494_2_fu_799_p1;
    sc_signal< sc_lv<64> > sext_ln1494_8_fu_814_p1;
    sc_signal< sc_lv<64> > sext_ln1494_3_fu_856_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > sext_ln1494_9_fu_871_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_917_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > sext_ln1494_10_fu_932_p1;
    sc_signal< sc_lv<64> > sext_ln1494_11_fu_947_p1;
    sc_signal< sc_lv<64> > sext_ln203_1_fu_992_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > sext_ln1494_4_fu_1007_p1;
    sc_signal< sc_lv<64> > sext_ln1494_12_fu_1022_p1;
    sc_signal< sc_lv<64> > sext_ln1494_5_fu_1064_p1;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<64> > sext_ln1494_13_fu_1079_p1;
    sc_signal< sc_lv<64> > sext_ln203_2_fu_1125_p1;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<64> > sext_ln1494_14_fu_1150_p1;
    sc_signal< sc_lv<64> > sext_ln1494_15_fu_1165_p1;
    sc_signal< sc_lv<64> > sext_ln203_3_fu_1205_p1;
    sc_signal< sc_lv<14> > select_ln29_3_fu_837_p3;
    sc_signal< sc_lv<14> > select_ln29_7_fu_957_p3;
    sc_signal< sc_lv<14> > select_ln29_11_fu_1045_p3;
    sc_signal< sc_lv<14> > select_ln29_15_fu_1175_p3;
    sc_signal< sc_lv<14> > select_ln29_19_fu_1227_p3;
    sc_signal< sc_lv<1> > icmp_ln13_fu_385_p2;
    sc_signal< sc_lv<5> > f_fu_379_p2;
    sc_signal< sc_lv<4> > mul_ln1494_fu_419_p1;
    sc_signal< sc_lv<13> > mul_ln1494_fu_419_p2;
    sc_signal< sc_lv<5> > trunc_ln1494_1_fu_429_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_439_p4;
    sc_signal< sc_lv<5> > or_ln1494_fu_433_p2;
    sc_signal< sc_lv<13> > tmp_4_fu_449_p3;
    sc_signal< sc_lv<12> > add_ln1494_1_fu_462_p2;
    sc_signal< sc_lv<5> > trunc_ln1494_2_fu_468_p1;
    sc_signal< sc_lv<7> > tmp_5_fu_478_p4;
    sc_signal< sc_lv<5> > or_ln1494_2_fu_472_p2;
    sc_signal< sc_lv<12> > tmp_6_fu_488_p3;
    sc_signal< sc_lv<12> > add_ln1494_4_fu_501_p2;
    sc_signal< sc_lv<5> > trunc_ln1494_3_fu_506_p1;
    sc_signal< sc_lv<7> > tmp_7_fu_515_p4;
    sc_signal< sc_lv<5> > or_ln1494_3_fu_510_p2;
    sc_signal< sc_lv<12> > tmp_8_fu_525_p3;
    sc_signal< sc_lv<12> > add_ln1494_7_fu_538_p2;
    sc_signal< sc_lv<5> > trunc_ln1494_4_fu_543_p1;
    sc_signal< sc_lv<7> > tmp_9_fu_552_p4;
    sc_signal< sc_lv<5> > or_ln1494_4_fu_547_p2;
    sc_signal< sc_lv<12> > tmp_10_fu_562_p3;
    sc_signal< sc_lv<1> > grp_fu_355_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_6_fu_575_p1;
    sc_signal< sc_lv<4> > or_ln26_fu_587_p2;
    sc_signal< sc_lv<4> > mul_ln1494_1_fu_596_p1;
    sc_signal< sc_lv<1> > grp_fu_361_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_7_fu_602_p1;
    sc_signal< sc_lv<12> > or_ln1494_1_fu_617_p2;
    sc_signal< sc_lv<12> > add_ln1494_fu_622_p2;
    sc_signal< sc_lv<12> > add_ln1494_10_fu_633_p2;
    sc_signal< sc_lv<5> > trunc_ln1494_5_fu_638_p1;
    sc_signal< sc_lv<7> > tmp_11_fu_647_p4;
    sc_signal< sc_lv<5> > or_ln1494_5_fu_642_p2;
    sc_signal< sc_lv<12> > tmp_12_fu_657_p3;
    sc_signal< sc_lv<13> > trunc_ln1494_8_fu_670_p1;
    sc_signal< sc_lv<13> > trunc_ln1494_9_fu_682_p1;
    sc_signal< sc_lv<14> > zext_ln29_fu_694_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_697_p2;
    sc_signal< sc_lv<12> > add_ln1494_13_fu_711_p2;
    sc_signal< sc_lv<12> > add_ln1494_14_fu_720_p2;
    sc_signal< sc_lv<12> > add_ln1494_15_fu_725_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_10_fu_735_p1;
    sc_signal< sc_lv<9> > tmp_fu_750_p3;
    sc_signal< sc_lv<7> > tmp_2_fu_761_p3;
    sc_signal< sc_lv<10> > zext_ln203_fu_757_p1;
    sc_signal< sc_lv<10> > zext_ln203_1_fu_768_p1;
    sc_signal< sc_lv<10> > add_ln203_1_fu_778_p2;
    sc_signal< sc_lv<12> > add_ln1494_2_fu_789_p2;
    sc_signal< sc_lv<12> > add_ln1494_3_fu_794_p2;
    sc_signal< sc_lv<12> > add_ln1494_16_fu_804_p2;
    sc_signal< sc_lv<12> > add_ln1494_17_fu_809_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_819_p2;
    sc_signal< sc_lv<14> > select_ln29_2_fu_824_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_831_p2;
    sc_signal< sc_lv<12> > add_ln1494_5_fu_846_p2;
    sc_signal< sc_lv<12> > add_ln1494_6_fu_851_p2;
    sc_signal< sc_lv<12> > add_ln1494_18_fu_861_p2;
    sc_signal< sc_lv<12> > add_ln1494_19_fu_866_p2;
    sc_signal< sc_lv<14> > zext_ln29_1_fu_876_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_5_fu_879_p2;
    sc_signal< sc_lv<14> > select_ln29_5_fu_885_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_6_fu_893_p2;
    sc_signal< sc_lv<10> > add_ln203_2_fu_907_p2;
    sc_signal< sc_lv<10> > add_ln203_3_fu_912_p2;
    sc_signal< sc_lv<12> > add_ln1494_20_fu_922_p2;
    sc_signal< sc_lv<12> > add_ln1494_21_fu_927_p2;
    sc_signal< sc_lv<12> > add_ln1494_22_fu_937_p2;
    sc_signal< sc_lv<12> > add_ln1494_23_fu_942_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_7_fu_952_p2;
    sc_signal< sc_lv<14> > zext_ln29_2_fu_965_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_9_fu_968_p2;
    sc_signal< sc_lv<10> > add_ln203_4_fu_982_p2;
    sc_signal< sc_lv<10> > add_ln203_5_fu_987_p2;
    sc_signal< sc_lv<12> > add_ln1494_8_fu_997_p2;
    sc_signal< sc_lv<12> > add_ln1494_9_fu_1002_p2;
    sc_signal< sc_lv<12> > add_ln1494_24_fu_1012_p2;
    sc_signal< sc_lv<12> > add_ln1494_25_fu_1017_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_10_fu_1027_p2;
    sc_signal< sc_lv<14> > select_ln29_10_fu_1032_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_11_fu_1039_p2;
    sc_signal< sc_lv<12> > add_ln1494_11_fu_1054_p2;
    sc_signal< sc_lv<12> > add_ln1494_12_fu_1059_p2;
    sc_signal< sc_lv<12> > add_ln1494_26_fu_1069_p2;
    sc_signal< sc_lv<12> > add_ln1494_27_fu_1074_p2;
    sc_signal< sc_lv<14> > zext_ln29_3_fu_1084_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_13_fu_1087_p2;
    sc_signal< sc_lv<14> > select_ln29_13_fu_1093_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_14_fu_1101_p2;
    sc_signal< sc_lv<10> > add_ln203_6_fu_1115_p2;
    sc_signal< sc_lv<10> > add_ln203_7_fu_1120_p2;
    sc_signal< sc_lv<10> > add_ln203_8_fu_1130_p2;
    sc_signal< sc_lv<12> > add_ln1494_28_fu_1140_p2;
    sc_signal< sc_lv<12> > add_ln1494_29_fu_1145_p2;
    sc_signal< sc_lv<12> > add_ln1494_30_fu_1155_p2;
    sc_signal< sc_lv<12> > add_ln1494_31_fu_1160_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_15_fu_1170_p2;
    sc_signal< sc_lv<14> > zext_ln29_4_fu_1183_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_17_fu_1186_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_18_fu_1209_p2;
    sc_signal< sc_lv<14> > select_ln29_18_fu_1214_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_19_fu_1221_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<12> > mul_ln1494_1_fu_596_p10;
    sc_signal< sc_lv<13> > mul_ln1494_fu_419_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_pp0_stage0;
    static const sc_lv<12> ap_ST_fsm_pp0_stage1;
    static const sc_lv<12> ap_ST_fsm_pp0_stage2;
    static const sc_lv<12> ap_ST_fsm_pp0_stage3;
    static const sc_lv<12> ap_ST_fsm_pp0_stage4;
    static const sc_lv<12> ap_ST_fsm_pp0_stage5;
    static const sc_lv<12> ap_ST_fsm_pp0_stage6;
    static const sc_lv<12> ap_ST_fsm_pp0_stage7;
    static const sc_lv<12> ap_ST_fsm_pp0_stage8;
    static const sc_lv<12> ap_ST_fsm_pp0_stage9;
    static const sc_lv<12> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<13> ap_const_lv13_B0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<12> ap_const_lv12_20;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<12> ap_const_lv12_40;
    static const sc_lv<12> ap_const_lv12_60;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<12> ap_const_lv12_B0;
    static const sc_lv<12> ap_const_lv12_10;
    static const sc_lv<12> ap_const_lv12_80;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<12> ap_const_lv12_30;
    static const sc_lv<12> ap_const_lv12_50;
    static const sc_lv<10> ap_const_lv10_10;
    static const sc_lv<10> ap_const_lv10_20;
    static const sc_lv<12> ap_const_lv12_70;
    static const sc_lv<12> ap_const_lv12_90;
    static const sc_lv<10> ap_const_lv10_30;
    static const sc_lv<10> ap_const_lv10_40;
    static const sc_lv<3> ap_const_lv3_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_373_p2();
    void thread_add_ln1494_10_fu_633_p2();
    void thread_add_ln1494_11_fu_1054_p2();
    void thread_add_ln1494_12_fu_1059_p2();
    void thread_add_ln1494_13_fu_711_p2();
    void thread_add_ln1494_14_fu_720_p2();
    void thread_add_ln1494_15_fu_725_p2();
    void thread_add_ln1494_16_fu_804_p2();
    void thread_add_ln1494_17_fu_809_p2();
    void thread_add_ln1494_18_fu_861_p2();
    void thread_add_ln1494_19_fu_866_p2();
    void thread_add_ln1494_1_fu_462_p2();
    void thread_add_ln1494_20_fu_922_p2();
    void thread_add_ln1494_21_fu_927_p2();
    void thread_add_ln1494_22_fu_937_p2();
    void thread_add_ln1494_23_fu_942_p2();
    void thread_add_ln1494_24_fu_1012_p2();
    void thread_add_ln1494_25_fu_1017_p2();
    void thread_add_ln1494_26_fu_1069_p2();
    void thread_add_ln1494_27_fu_1074_p2();
    void thread_add_ln1494_28_fu_1140_p2();
    void thread_add_ln1494_29_fu_1145_p2();
    void thread_add_ln1494_2_fu_789_p2();
    void thread_add_ln1494_30_fu_1155_p2();
    void thread_add_ln1494_31_fu_1160_p2();
    void thread_add_ln1494_3_fu_794_p2();
    void thread_add_ln1494_4_fu_501_p2();
    void thread_add_ln1494_5_fu_846_p2();
    void thread_add_ln1494_6_fu_851_p2();
    void thread_add_ln1494_7_fu_538_p2();
    void thread_add_ln1494_8_fu_997_p2();
    void thread_add_ln1494_9_fu_1002_p2();
    void thread_add_ln1494_fu_622_p2();
    void thread_add_ln203_1_fu_778_p2();
    void thread_add_ln203_2_fu_907_p2();
    void thread_add_ln203_3_fu_912_p2();
    void thread_add_ln203_4_fu_982_p2();
    void thread_add_ln203_5_fu_987_p2();
    void thread_add_ln203_6_fu_1115_p2();
    void thread_add_ln203_7_fu_1120_p2();
    void thread_add_ln203_8_fu_1130_p2();
    void thread_add_ln203_9_fu_1135_p2();
    void thread_add_ln203_fu_772_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_f_0_phi_fu_337_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_326_p4();
    void thread_ap_phi_mux_r_0_phi_fu_348_p4();
    void thread_ap_ready();
    void thread_conv_out_V_address0();
    void thread_conv_out_V_address1();
    void thread_conv_out_V_ce0();
    void thread_conv_out_V_ce1();
    void thread_f_fu_379_p2();
    void thread_grp_fu_355_p2();
    void thread_grp_fu_361_p2();
    void thread_icmp_ln10_fu_367_p2();
    void thread_icmp_ln13_fu_385_p2();
    void thread_icmp_ln1494_10_fu_1027_p2();
    void thread_icmp_ln1494_11_fu_1039_p2();
    void thread_icmp_ln1494_13_fu_1087_p2();
    void thread_icmp_ln1494_14_fu_1101_p2();
    void thread_icmp_ln1494_15_fu_1170_p2();
    void thread_icmp_ln1494_17_fu_1186_p2();
    void thread_icmp_ln1494_18_fu_1209_p2();
    void thread_icmp_ln1494_19_fu_1221_p2();
    void thread_icmp_ln1494_1_fu_697_p2();
    void thread_icmp_ln1494_2_fu_819_p2();
    void thread_icmp_ln1494_3_fu_831_p2();
    void thread_icmp_ln1494_5_fu_879_p2();
    void thread_icmp_ln1494_6_fu_893_p2();
    void thread_icmp_ln1494_7_fu_952_p2();
    void thread_icmp_ln1494_9_fu_968_p2();
    void thread_max_pool_out_V_address0();
    void thread_max_pool_out_V_ce0();
    void thread_max_pool_out_V_d0();
    void thread_max_pool_out_V_we0();
    void thread_mul_ln1494_1_fu_596_p1();
    void thread_mul_ln1494_1_fu_596_p10();
    void thread_mul_ln1494_1_fu_596_p2();
    void thread_mul_ln1494_fu_419_p1();
    void thread_mul_ln1494_fu_419_p10();
    void thread_mul_ln1494_fu_419_p2();
    void thread_or_ln1494_1_fu_617_p2();
    void thread_or_ln1494_2_fu_472_p2();
    void thread_or_ln1494_3_fu_510_p2();
    void thread_or_ln1494_4_fu_547_p2();
    void thread_or_ln1494_5_fu_642_p2();
    void thread_or_ln1494_fu_433_p2();
    void thread_or_ln26_fu_587_p2();
    void thread_r_fu_1200_p2();
    void thread_select_ln29_10_fu_1032_p3();
    void thread_select_ln29_11_fu_1045_p3();
    void thread_select_ln29_12_fu_686_p3();
    void thread_select_ln29_13_fu_1093_p3();
    void thread_select_ln29_14_fu_1107_p3();
    void thread_select_ln29_15_fu_1175_p3();
    void thread_select_ln29_16_fu_739_p3();
    void thread_select_ln29_17_fu_1192_p3();
    void thread_select_ln29_18_fu_1214_p3();
    void thread_select_ln29_19_fu_1227_p3();
    void thread_select_ln29_1_fu_703_p3();
    void thread_select_ln29_20_fu_391_p3();
    void thread_select_ln29_21_fu_399_p3();
    void thread_select_ln29_2_fu_824_p3();
    void thread_select_ln29_3_fu_837_p3();
    void thread_select_ln29_4_fu_606_p3();
    void thread_select_ln29_5_fu_885_p3();
    void thread_select_ln29_6_fu_899_p3();
    void thread_select_ln29_7_fu_957_p3();
    void thread_select_ln29_8_fu_674_p3();
    void thread_select_ln29_9_fu_974_p3();
    void thread_select_ln29_fu_579_p3();
    void thread_sext_ln1494_10_fu_932_p1();
    void thread_sext_ln1494_11_fu_947_p1();
    void thread_sext_ln1494_12_fu_1022_p1();
    void thread_sext_ln1494_13_fu_1079_p1();
    void thread_sext_ln1494_14_fu_1150_p1();
    void thread_sext_ln1494_15_fu_1165_p1();
    void thread_sext_ln1494_1_fu_628_p1();
    void thread_sext_ln1494_2_fu_799_p1();
    void thread_sext_ln1494_3_fu_856_p1();
    void thread_sext_ln1494_4_fu_1007_p1();
    void thread_sext_ln1494_5_fu_1064_p1();
    void thread_sext_ln1494_6_fu_715_p1();
    void thread_sext_ln1494_7_fu_730_p1();
    void thread_sext_ln1494_8_fu_814_p1();
    void thread_sext_ln1494_9_fu_871_p1();
    void thread_sext_ln1494_fu_457_p1();
    void thread_sext_ln203_1_fu_992_p1();
    void thread_sext_ln203_2_fu_1125_p1();
    void thread_sext_ln203_3_fu_1205_p1();
    void thread_sext_ln203_fu_917_p1();
    void thread_shl_ln_fu_407_p3();
    void thread_tmp_10_fu_562_p3();
    void thread_tmp_11_fu_647_p4();
    void thread_tmp_12_fu_657_p3();
    void thread_tmp_2_fu_761_p3();
    void thread_tmp_3_fu_439_p4();
    void thread_tmp_4_fu_449_p3();
    void thread_tmp_5_fu_478_p4();
    void thread_tmp_6_fu_488_p3();
    void thread_tmp_7_fu_515_p4();
    void thread_tmp_8_fu_525_p3();
    void thread_tmp_9_fu_552_p4();
    void thread_tmp_fu_750_p3();
    void thread_trunc_ln1494_10_fu_735_p1();
    void thread_trunc_ln1494_1_fu_429_p1();
    void thread_trunc_ln1494_2_fu_468_p1();
    void thread_trunc_ln1494_3_fu_506_p1();
    void thread_trunc_ln1494_4_fu_543_p1();
    void thread_trunc_ln1494_5_fu_638_p1();
    void thread_trunc_ln1494_6_fu_575_p1();
    void thread_trunc_ln1494_7_fu_602_p1();
    void thread_trunc_ln1494_8_fu_670_p1();
    void thread_trunc_ln1494_9_fu_682_p1();
    void thread_trunc_ln1494_fu_425_p1();
    void thread_zext_ln1494_1_fu_496_p1();
    void thread_zext_ln1494_2_fu_533_p1();
    void thread_zext_ln1494_3_fu_570_p1();
    void thread_zext_ln1494_4_fu_665_p1();
    void thread_zext_ln14_1_fu_747_p1();
    void thread_zext_ln14_fu_614_p1();
    void thread_zext_ln203_1_fu_768_p1();
    void thread_zext_ln203_2_fu_784_p1();
    void thread_zext_ln203_fu_757_p1();
    void thread_zext_ln29_1_fu_876_p1();
    void thread_zext_ln29_2_fu_965_p1();
    void thread_zext_ln29_3_fu_1084_p1();
    void thread_zext_ln29_4_fu_1183_p1();
    void thread_zext_ln29_fu_694_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
