Fitter report for desat_comm_board_hw_v1_0_fw_v_1_0
Tue Sep 22 18:34:09 2015
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Output Pin Default Load For Reported TCO
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |top|eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated|ALTSYNCRAM
 28. Interconnect Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Fitter Summary                                                                     ;
+------------------------------------+-----------------------------------------------+
; Fitter Status                      ; Successful - Tue Sep 22 18:34:09 2015         ;
; Quartus II 64-Bit Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; desat_comm_board_hw_v1_0_fw_v_1_0             ;
; Top-level Entity Name              ; top                                           ;
; Family                             ; Cyclone III                                   ;
; Device                             ; EP3C25Q240C8                                  ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 795 / 24,624 ( 3 % )                          ;
;     Total combinational functions  ; 646 / 24,624 ( 3 % )                          ;
;     Dedicated logic registers      ; 544 / 24,624 ( 2 % )                          ;
; Total registers                    ; 544                                           ;
; Total pins                         ; 25 / 149 ( 17 % )                             ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 65,536 / 608,256 ( 11 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                               ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                ;
+------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C25Q240C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                                       ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                          ; Off                                   ; Off                                   ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Use Best Effort Settings for Compilation                                   ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  11.1%      ;
+----------------------------+-------------+


+-------------------------------------+
; I/O Assignment Warnings             ;
+------------+------------------------+
; Pin Name   ; Reason                 ;
+------------+------------------------+
; ETH_TX_EN  ; Missing drive strength ;
; ETH_TXD[0] ; Missing drive strength ;
; ETH_TXD[1] ; Missing drive strength ;
; ETH_TXD[2] ; Missing drive strength ;
; ETH_TXD[3] ; Missing drive strength ;
+------------+------------------------+


+---------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                     ;
+----------------------+----------------+--------------+-----------------+---------------+----------------+
; Name                 ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+----------------------+----------------+--------------+-----------------+---------------+----------------+
; I/O Standard         ;                ;              ; ADC_BRD0_CS_N   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD0_MISO   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD0_MOSI   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD0_SCLK   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD0_STROBE ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD1_CS_N   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD1_MISO   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD1_MOSI   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD1_SCLK   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD1_STROBE ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD2_CS_N   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD2_MISO   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD2_MOSI   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD2_SCLK   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD2_STROBE ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD3_CS_N   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD3_MISO   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD3_MOSI   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD3_SCLK   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD3_STROBE ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD4_CS_N   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD4_MISO   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD4_MOSI   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD4_SCLK   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD4_STROBE ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD5_CS_N   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD5_MISO   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD5_MOSI   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD5_SCLK   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD5_STROBE ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD6_CS_N   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD6_MISO   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD6_MOSI   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD6_SCLK   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD6_STROBE ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD7_CS_N   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD7_MISO   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD7_MOSI   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD7_SCLK   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; ADC_BRD7_STROBE ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; FAN_ON          ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; FLASH_CS_N      ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; FLASH_RESEN_N   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; FLASH_SCK       ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; FLASH_SI        ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; FLASH_SO        ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; FLASH_WP_N      ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; IdRead          ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; LED_N[0]        ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; LED_N[1]        ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; THERMO_SCL      ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; THERMO_SDA      ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[0]          ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[10]         ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[11]         ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[12]         ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[13]         ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[14]         ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[15]         ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[1]          ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[2]          ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[3]          ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[4]          ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[5]          ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[6]          ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[7]          ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[8]          ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; TMP[9]          ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; VOLTAGE_DIN     ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; VOLTAGE_DOUT    ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; VOLTAGE_N_CS    ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard         ;                ;              ; VOLTAGE_SCLK    ; 3.3-V LVCMOS  ; QSF Assignment ;
; Fast Input Register  ; top            ;              ; ADC_BRD0_MISO   ; ON            ; QSF Assignment ;
; Fast Input Register  ; top            ;              ; ADC_BRD1_MISO   ; ON            ; QSF Assignment ;
; Fast Input Register  ; top            ;              ; ADC_BRD2_MISO   ; ON            ; QSF Assignment ;
; Fast Input Register  ; top            ;              ; ADC_BRD3_MISO   ; ON            ; QSF Assignment ;
; Fast Input Register  ; top            ;              ; ADC_BRD4_MISO   ; ON            ; QSF Assignment ;
; Fast Input Register  ; top            ;              ; ADC_BRD5_MISO   ; ON            ; QSF Assignment ;
; Fast Input Register  ; top            ;              ; ADC_BRD6_MISO   ; ON            ; QSF Assignment ;
; Fast Input Register  ; top            ;              ; ADC_BRD7_MISO   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD0_MOSI   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD0_SCLK   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD1_CS_N   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD1_MOSI   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD1_SCLK   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD2_CS_N   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD2_MOSI   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD2_SCLK   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD3_CS_N   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD3_MOSI   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD3_SCLK   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD4_CS_N   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD4_MOSI   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD4_SCLK   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD5_CS_N   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD5_MOSI   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD5_SCLK   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD6_CS_N   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD6_MOSI   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD6_SCLK   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD7_CS_N   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD7_MOSI   ; ON            ; QSF Assignment ;
; Fast Output Register ; top            ;              ; ADC_BRD7_SCLK   ; ON            ; QSF Assignment ;
+----------------------+----------------+--------------+-----------------+---------------+----------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Netlist                 ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
;                         ;                     ;
; Placement               ;                     ;
;     -- Requested        ; 0 / 1259 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1259 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 1259    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/desat_comm_board_hw_v1_0_fw_v_1_0.pin.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 795 / 24,624 ( 3 % )                                                                                                                                                ;
;     -- Combinational with no register       ; 251                                                                                                                                                                 ;
;     -- Register only                        ; 149                                                                                                                                                                 ;
;     -- Combinational with a register        ; 395                                                                                                                                                                 ;
;                                             ;                                                                                                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                     ;
;     -- 4 input functions                    ; 285                                                                                                                                                                 ;
;     -- 3 input functions                    ; 106                                                                                                                                                                 ;
;     -- <=2 input functions                  ; 255                                                                                                                                                                 ;
;     -- Register only                        ; 149                                                                                                                                                                 ;
;                                             ;                                                                                                                                                                     ;
; Logic elements by mode                      ;                                                                                                                                                                     ;
;     -- normal mode                          ; 515                                                                                                                                                                 ;
;     -- arithmetic mode                      ; 131                                                                                                                                                                 ;
;                                             ;                                                                                                                                                                     ;
; Total registers*                            ; 544 / 25,294 ( 2 % )                                                                                                                                                ;
;     -- Dedicated logic registers            ; 544 / 24,624 ( 2 % )                                                                                                                                                ;
;     -- I/O registers                        ; 0 / 670 ( 0 % )                                                                                                                                                     ;
;                                             ;                                                                                                                                                                     ;
; Total LABs:  partially or completely used   ; 63 / 1,539 ( 4 % )                                                                                                                                                  ;
; User inserted logic elements                ; 0                                                                                                                                                                   ;
; Virtual pins                                ; 0                                                                                                                                                                   ;
; I/O pins                                    ; 25 / 149 ( 17 % )                                                                                                                                                   ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )                                                                                                                                                      ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                                                                                                                                                       ;
; Global signals                              ; 3                                                                                                                                                                   ;
; M9Ks                                        ; 8 / 66 ( 12 % )                                                                                                                                                     ;
; Total block memory bits                     ; 65,536 / 608,256 ( 11 % )                                                                                                                                           ;
; Total block memory implementation bits      ; 73,728 / 608,256 ( 12 % )                                                                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )                                                                                                                                                     ;
; PLLs                                        ; 1 / 4 ( 25 % )                                                                                                                                                      ;
; Global clocks                               ; 3 / 20 ( 15 % )                                                                                                                                                     ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                                                                                                       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                                                                       ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                                                                       ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                                                                                                       ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%                                                                                                                                                        ;
; Peak interconnect usage (total/H/V)         ; 11% / 10% / 13%                                                                                                                                                     ;
; Maximum fan-out node                        ; infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component|system_clock_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ;
; Maximum fan-out                             ; 383                                                                                                                                                                 ;
; Highest non-global fan-out signal           ; eth_top:eth_top_i|eth_tx:eth_tx_i|eth_tx_sm.st_send_crc                                                                                                             ;
; Highest non-global fan-out                  ; 50                                                                                                                                                                  ;
; Total fan-out                               ; 3782                                                                                                                                                                ;
; Average fan-out                             ; 2.70                                                                                                                                                                ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK20MHZ[0]    ; 31    ; 1        ; 0            ; 16           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; CLOCK20MHZ[1]    ; 202   ; 7        ; 31           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; ETH_COL          ; 189   ; 7        ; 45           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; ETH_CRS          ; 52    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; ETH_RXD[0]       ; 148   ; 5        ; 53           ; 16           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; ETH_RXD[1]       ; 118   ; 4        ; 49           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; ETH_RXD[2]       ; 147   ; 5        ; 53           ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; ETH_RXD[3]       ; 185   ; 7        ; 47           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; ETH_RX_CLK       ; 33    ; 2        ; 0            ; 16           ; 14           ; 78                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; ETH_RX_DV        ; 149   ; 5        ; 53           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; ETH_TX_CLK       ; 32    ; 1        ; 0            ; 16           ; 7            ; 99                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; EthAddrSelect[0] ; 64    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; EthAddrSelect[1] ; 107   ; 4        ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; EthAddrSelect[2] ; 65    ; 3        ; 3            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; EthAddrSelect[3] ; 73    ; 3        ; 7            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; EthAddrSelect[4] ; 110   ; 4        ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; EthAddrSelect[5] ; 55    ; 2        ; 0            ; 5            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; EthAddrSelect[6] ; 173   ; 6        ; 53           ; 26           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; EthAddrSelect[7] ; 143   ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; STROBE           ; 171   ; 6        ; 53           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; ETH_TXD[0] ; 95    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; ETH_TXD[1] ; 98    ; 4        ; 34           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; ETH_TXD[2] ; 93    ; 4        ; 29           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; ETH_TXD[3] ; 203   ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; ETH_TX_EN  ; 6     ; 1        ; 0            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 12       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 14       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 17       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 23       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 24       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 25       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 30       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 153      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 155      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 157      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 162      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 171      ; DIFFIO_R4n, nCEO            ; -                        ; STROBE                  ; Dual Purpose Pin          ;
; 173      ; PADD23                      ; Use as regular IO        ; EthAddrSelect[6]        ; Dual Purpose Pin          ;
; 202      ; DIFFIO_T15n, PADD7          ; Use as regular IO        ; CLOCK20MHZ[1]           ; Dual Purpose Pin          ;
; 203      ; DIFFIO_T15p, PADD8          ; Use as regular IO        ; ETH_TXD[3]              ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % ) ; 3.3V          ; --           ;
; 2        ; 3 / 17 ( 18 % ) ; 3.3V          ; --           ;
; 3        ; 3 / 20 ( 15 % ) ; 3.3V          ; --           ;
; 4        ; 6 / 22 ( 27 % ) ; 3.3V          ; --           ;
; 5        ; 4 / 19 ( 21 % ) ; 3.3V          ; --           ;
; 6        ; 3 / 15 ( 20 % ) ; 3.3V          ; --           ;
; 7        ; 4 / 20 ( 20 % ) ; 3.3V          ; --           ;
; 8        ; 0 / 22 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 6        ; 2          ; 1        ; ETH_TX_EN                                                 ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 7        ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 8        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 10       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 15       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 16       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 19       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 20       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 23       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 24       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 25       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 29       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 30       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 25         ; 1        ; CLOCK20MHZ[0]                                             ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 32       ; 26         ; 1        ; ETH_TX_CLK                                                ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 33       ; 27         ; 2        ; ETH_RX_CLK                                                ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 34       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 35       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 38       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 39       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 40       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 41       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 42       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 43       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 44       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 45       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 46       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 47       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 50       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 51       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 52       ; 46         ; 2        ; ETH_CRS                                                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 53       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ; 49         ; 2        ; EthAddrSelect[5]                                          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 56       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 57       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 58       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 59       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 64       ; 55         ; 3        ; EthAddrSelect[0]                                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 56         ; 3        ; EthAddrSelect[2]                                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 64         ; 3        ; EthAddrSelect[3]                                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 74       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 75       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 76       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 77       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 81       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 82       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 83       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 84       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 85       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 86       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 87       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 88       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 89       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 90       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 91       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 92       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 93       ; 90         ; 4        ; ETH_TXD[2]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 94       ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 95       ; 93         ; 4        ; ETH_TXD[0]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 96       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 97       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 96         ; 4        ; ETH_TXD[1]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 99       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 100      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 101      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 102      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 103      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 104      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 105      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 107      ; 106        ; 4        ; EthAddrSelect[1]                                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 108      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 109      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 110      ; 110        ; 4        ; EthAddrSelect[4]                                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 111      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 118      ; 120        ; 4        ; ETH_RXD[1]                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 119      ; 121        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 122        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 122      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 123      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 124      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 125      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 127      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 128      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 129      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 130      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 132      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 133      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 134      ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 135      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 136      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 137      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 138      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 139      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 140      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 141      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 142      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 143      ; 141        ; 5        ; EthAddrSelect[7]                                          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 144      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 145      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 146      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 147      ; 146        ; 5        ; ETH_RXD[2]                                                ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 148      ; 147        ; 5        ; ETH_RXD[0]                                                ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 149      ; 148        ; 5        ; ETH_RX_DV                                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 150      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 151      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 152      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 153      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 155      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 160      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 161      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 162      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 163      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 164      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 165      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 166      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 167      ; 165        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 168      ; 166        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 169      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 170      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 171      ; 169        ; 6        ; STROBE                                                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 172      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 173      ; 170        ; 6        ; EthAddrSelect[6]                                          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 174      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 175      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 176      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 177      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 178      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 179      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 180      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 181      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 182      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 183      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 184      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 185      ; 181        ; 7        ; ETH_RXD[3]                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 186      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 187      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 188      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 189      ; 185        ; 7        ; ETH_COL                                                   ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 190      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 192      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 193      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 194      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 195      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 196      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 197      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 198      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 199      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 200      ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 201      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 202      ; 200        ; 7        ; CLOCK20MHZ[1]                                             ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 203      ; 201        ; 7        ; ETH_TXD[3]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 204      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 205      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 206      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 207      ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 208      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 209      ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 210      ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 211      ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 212      ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 213      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 214      ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 215      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 216      ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 217      ; 217        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 218      ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 219      ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 220      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 221      ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 222      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 223      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 224      ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 225      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 226      ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 227      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 228      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 229      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 230      ; 230        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 231      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 232      ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 233      ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 234      ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 235      ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 236      ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 237      ; 243        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 238      ; 244        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 239      ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 240      ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                     ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component|system_clock_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; infrastructure_top_i|system_clock_pll_i|altpll_component|auto_generated|pll1                                                                    ;
; PLL mode                      ; Normal                                                                                                                                          ;
; Compensate clock              ; clock0                                                                                                                                          ;
; Compensated input/output pins ; --                                                                                                                                              ;
; Switchover type               ; --                                                                                                                                              ;
; Input frequency 0             ; 20.0 MHz                                                                                                                                        ;
; Input frequency 1             ; --                                                                                                                                              ;
; Nominal PFD frequency         ; 20.0 MHz                                                                                                                                        ;
; Nominal VCO frequency         ; 599.9 MHz                                                                                                                                       ;
; VCO post scale                ; 2                                                                                                                                               ;
; VCO frequency control         ; Auto                                                                                                                                            ;
; VCO phase shift step          ; 208 ps                                                                                                                                          ;
; VCO multiply                  ; --                                                                                                                                              ;
; VCO divide                    ; --                                                                                                                                              ;
; Freq min lock                 ; 10.0 MHz                                                                                                                                        ;
; Freq max lock                 ; 21.67 MHz                                                                                                                                       ;
; M VCO Tap                     ; 0                                                                                                                                               ;
; M Initial                     ; 1                                                                                                                                               ;
; M value                       ; 30                                                                                                                                              ;
; N value                       ; 1                                                                                                                                               ;
; Charge pump current           ; setting 1                                                                                                                                       ;
; Loop filter resistance        ; setting 24                                                                                                                                      ;
; Loop filter capacitance       ; setting 0                                                                                                                                       ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                                                                              ;
; Real time reconfigurable      ; Off                                                                                                                                             ;
; Scan chain MIF file           ; --                                                                                                                                              ;
; Preserve PLL counter order    ; Off                                                                                                                                             ;
; PLL location                  ; PLL_1                                                                                                                                           ;
; Inclk0 signal                 ; CLOCK20MHZ[0]                                                                                                                                   ;
; Inclk1 signal                 ; --                                                                                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                                   ;
; Inclk1 signal type            ; --                                                                                                                                              ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------------------+
; Name                                                                                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------------------+
; infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component|system_clock_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 6    ; 1   ; 120.0 MHz        ; 0 (0 ps)    ; 9.00 (208 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; infrastructure_top_i|system_clock_pll_i|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                             ; Library Name ;
+------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                 ; 795 (1)     ; 544 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 25   ; 0            ; 251 (1)      ; 149 (0)           ; 395 (0)          ; |top                                                                                                                                            ; work         ;
;    |eth_top:eth_top_i|                               ; 671 (0)     ; 432 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 239 (0)      ; 104 (0)           ; 328 (0)          ; |top|eth_top:eth_top_i                                                                                                                          ;              ;
;       |eth_pins:eth_pins_i|                          ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 4 (4)            ; |top|eth_top:eth_top_i|eth_pins:eth_pins_i                                                                                                      ;              ;
;       |eth_rx:eth_rx_i|                              ; 74 (39)     ; 51 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 55 (20)          ; |top|eth_top:eth_top_i|eth_rx:eth_rx_i                                                                                                          ;              ;
;          |crc32nibble:crc32nibble_i|                 ; 35 (35)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 35 (35)          ; |top|eth_top:eth_top_i|eth_rx:eth_rx_i|crc32nibble:crc32nibble_i                                                                                ;              ;
;       |eth_rx_ram:eth_rx_ram_i|                      ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 14 (14)          ; |top|eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i                                                                                                  ;              ;
;          |eth_rx_buf:eth_rx_buf_i|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i                                                                          ;              ;
;             |altsyncram:altsyncram_component|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component                                          ;              ;
;                |altsyncram_elj1:auto_generated|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component|altsyncram_elj1:auto_generated           ;              ;
;       |eth_tx:eth_tx_i|                              ; 130 (92)    ; 73 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (50)      ; 2 (2)             ; 76 (40)          ; |top|eth_top:eth_top_i|eth_tx:eth_tx_i                                                                                                          ;              ;
;          |crc32nibble:crc32nibble_i|                 ; 38 (38)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 36 (36)          ; |top|eth_top:eth_top_i|eth_tx:eth_tx_i|crc32nibble:crc32nibble_i                                                                                ;              ;
;       |eth_tx_ram:eth_tx_ram_i|                      ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 4 (4)            ; |top|eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i                                                                                                  ;              ;
;          |eth_tx_buf:eth_tx_buf_i|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i                                                                          ;              ;
;             |altsyncram:altsyncram_component|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component                                          ;              ;
;                |altsyncram_djo1:auto_generated|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated           ;              ;
;       |net_proc:net_proc_i|                          ; 418 (418)   ; 236 (236)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 168 (168)    ; 52 (52)           ; 198 (198)        ; |top|eth_top:eth_top_i|net_proc:net_proc_i                                                                                                      ;              ;
;    |infrastructure_top:infrastructure_top_i|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|infrastructure_top:infrastructure_top_i                                                                                                    ;              ;
;       |system_clock_pll:system_clock_pll_i|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i                                                                ;              ;
;          |altpll:altpll_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component                                        ;              ;
;             |system_clock_pll_altpll:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component|system_clock_pll_altpll:auto_generated ;              ;
;    |mem_file:mem_file_i|                             ; 12 (12)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 3 (3)             ; 2 (2)            ; |top|mem_file:mem_file_i                                                                                                                        ;              ;
;    |reg_file:reg_file_i|                             ; 119 (17)    ; 107 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 42 (0)            ; 73 (16)          ; |top|reg_file:reg_file_i                                                                                                                        ;              ;
;       |reg_x:control1_reg_x|                         ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|reg_file:reg_file_i|reg_x:control1_reg_x                                                                                                   ;              ;
;       |reg_x:echo_reg_x|                             ; 34 (34)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 16 (16)           ; 17 (17)          ; |top|reg_file:reg_file_i|reg_x:echo_reg_x                                                                                                       ;              ;
;       |reg_x:fw_ver_reg_x|                           ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 5 (5)            ; |top|reg_file:reg_file_i|reg_x:fw_ver_reg_x                                                                                                     ;              ;
;       |reg_x:hw_ver_reg_x|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top|reg_file:reg_file_i|reg_x:hw_ver_reg_x                                                                                                     ;              ;
;       |reg_x:id_reg_x|                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top|reg_file:reg_file_i|reg_x:id_reg_x                                                                                                         ;              ;
;       |reg_x:spi_burst_len_reg_x|                    ; 34 (34)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 16 (16)           ; 17 (17)          ; |top|reg_file:reg_file_i|reg_x:spi_burst_len_reg_x                                                                                              ;              ;
;       |reg_x:spi_reg_num_reg_x|                      ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 9 (9)            ; |top|reg_file:reg_file_i|reg_x:spi_reg_num_reg_x                                                                                                ;              ;
+------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; CLOCK20MHZ[1]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; STROBE           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EthAddrSelect[0] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EthAddrSelect[1] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EthAddrSelect[2] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EthAddrSelect[3] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EthAddrSelect[4] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EthAddrSelect[5] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EthAddrSelect[6] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EthAddrSelect[7] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ETH_TX_EN        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ETH_TXD[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ETH_TXD[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ETH_TXD[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ETH_TXD[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ETH_CRS          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ETH_COL          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ETH_TX_CLK       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLOCK20MHZ[0]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ETH_RX_CLK       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ETH_RXD[0]       ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; ETH_RXD[1]       ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; ETH_RXD[2]       ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; ETH_RXD[3]       ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; ETH_RX_DV        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                      ;
+-------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------+-------------------+---------+
; CLOCK20MHZ[1]                                         ;                   ;         ;
; STROBE                                                ;                   ;         ;
; EthAddrSelect[0]                                      ;                   ;         ;
; EthAddrSelect[1]                                      ;                   ;         ;
; EthAddrSelect[2]                                      ;                   ;         ;
; EthAddrSelect[3]                                      ;                   ;         ;
; EthAddrSelect[4]                                      ;                   ;         ;
; EthAddrSelect[5]                                      ;                   ;         ;
; EthAddrSelect[6]                                      ;                   ;         ;
; EthAddrSelect[7]                                      ;                   ;         ;
; ETH_CRS                                               ;                   ;         ;
; ETH_COL                                               ;                   ;         ;
; ETH_TX_CLK                                            ;                   ;         ;
; CLOCK20MHZ[0]                                         ;                   ;         ;
; ETH_RX_CLK                                            ;                   ;         ;
; ETH_RXD[0]                                            ;                   ;         ;
;      - eth_top:eth_top_i|eth_pins:eth_pins_i|rxd_r[0] ; 0                 ; 6       ;
; ETH_RXD[1]                                            ;                   ;         ;
;      - eth_top:eth_top_i|eth_pins:eth_pins_i|rxd_r[1] ; 0                 ; 6       ;
; ETH_RXD[2]                                            ;                   ;         ;
;      - eth_top:eth_top_i|eth_pins:eth_pins_i|rxd_r[2] ; 0                 ; 6       ;
; ETH_RXD[3]                                            ;                   ;         ;
;      - eth_top:eth_top_i|eth_pins:eth_pins_i|rxd_r[3] ; 0                 ; 6       ;
; ETH_RX_DV                                             ;                   ;         ;
+-------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK20MHZ[0]                                                                                                                                               ; PIN_31             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ETH_RX_CLK                                                                                                                                                  ; PIN_33             ; 78      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; ETH_TX_CLK                                                                                                                                                  ; PIN_32             ; 99      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; eth_top:eth_top_i|eth_rx:eth_rx_i|eth_rx_sm.st_wait_sfd                                                                                                     ; FF_X46_Y17_N15     ; 49      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|we_r                                                                                                              ; FF_X23_Y19_N25     ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|bank_info_clrn_r[0]                                                                                                       ; FF_X29_Y28_N25     ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|bank_info_clrn_r[1]                                                                                                       ; FF_X31_Y29_N27     ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|eth_tx_sm.st_idle                                                                                                         ; FF_X30_Y29_N21     ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|eth_tx_sm.st_reg_addr1                                                                                                    ; FF_X30_Y29_N29     ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|eth_tx_sm.st_send_crc                                                                                                     ; FF_X31_Y28_N9      ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|nibble_cnt_zero_r                                                                                                         ; FF_X30_Y29_N13     ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|Add7~13                                                                                                               ; LCCOMB_X27_Y26_N4  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|Mux66~0                                                                                                               ; LCCOMB_X25_Y27_N8  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|Mux66~1                                                                                                               ; LCCOMB_X25_Y27_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|Mux66~2                                                                                                               ; LCCOMB_X25_Y27_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|info_words[3][1]~0                                                                                                    ; LCCOMB_X25_Y27_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|mem_addr_r~74                                                                                                         ; LCCOMB_X24_Y27_N22 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_caseComID                                                                                                  ; FF_X23_Y25_N17     ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_read_mem1                                                                                                  ; FF_X24_Y27_N31     ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|rx_bank_info_clrn_r[0]                                                                                                ; FF_X26_Y25_N7      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|rx_bank_info_clrn_r[1]                                                                                                ; FF_X26_Y25_N5      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|rx_ram_cnt_r[2]~4                                                                                                     ; LCCOMB_X24_Y28_N24 ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|rx_ram_cnt_r[2]~7                                                                                                     ; LCCOMB_X24_Y28_N6  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_bank_info_r[0][10]~0                                                                                               ; LCCOMB_X31_Y27_N16 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_bank_info_r[1][10]~1                                                                                               ; LCCOMB_X31_Y27_N18 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_cnt_r[9]~12                                                                                                    ; LCCOMB_X26_Y27_N20 ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_cnt_r[9]~14                                                                                                    ; LCCOMB_X28_Y27_N4  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_we_r                                                                                                           ; FF_X24_Y26_N25     ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component|system_clock_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 383     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; reg_file:reg_file_i|reg_x:echo_reg_x|reg_value_r[0]~0                                                                                                       ; LCCOMB_X27_Y30_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_i|reg_x:spi_burst_len_reg_x|reg_value_r[0]~0                                                                                              ; LCCOMB_X27_Y30_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_i|reg_x:spi_reg_num_reg_x|reg_value_r[0]~0                                                                                                ; LCCOMB_X27_Y30_N16 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                        ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ETH_RX_CLK                                                                                                                                                  ; PIN_33   ; 78      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; ETH_TX_CLK                                                                                                                                                  ; PIN_32   ; 99      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component|system_clock_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 383     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                ;
+----------------------------------------------------------------------+---------+
; Name                                                                 ; Fan-Out ;
+----------------------------------------------------------------------+---------+
; eth_top:eth_top_i|eth_tx:eth_tx_i|eth_tx_sm.st_send_crc              ; 50      ;
; eth_top:eth_top_i|eth_rx:eth_rx_i|eth_rx_sm.st_wait_sfd              ; 49      ;
; eth_top:eth_top_i|net_proc:net_proc_i|mem_addr_r~74                  ; 32      ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|crc_sclr_s~3                       ; 32      ;
; eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_caseComID           ; 26      ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|eth_tx_sm.st_send_data             ; 23      ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_data_last_r             ; 22      ;
; eth_top:eth_top_i|net_proc:net_proc_i|rx_ram_cnt_r[2]~4              ; 20      ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|nibble_cnt_zero_r                  ; 20      ;
; reg_file:reg_file_i|reg_x:spi_burst_len_reg_x|reg_num_match_r        ; 17      ;
; reg_file:reg_file_i|reg_x:echo_reg_x|reg_num_match_r                 ; 17      ;
; eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_copyDestMAC         ; 17      ;
; eth_top:eth_top_i|net_proc:net_proc_i|Mux66~2                        ; 16      ;
; eth_top:eth_top_i|net_proc:net_proc_i|Mux66~1                        ; 16      ;
; eth_top:eth_top_i|net_proc:net_proc_i|rx_ram_cnt_r[2]~3              ; 16      ;
; reg_file:reg_file_i|reg_x:spi_burst_len_reg_x|reg_value_r[0]~0       ; 16      ;
; reg_file:reg_file_i|reg_x:echo_reg_x|reg_value_r[0]~0                ; 16      ;
; eth_top:eth_top_i|net_proc:net_proc_i|info_words[3][1]~0             ; 16      ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_source_r[0]             ; 16      ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|current_bank_r                     ; 16      ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|eth_tx_sm.st_idle                  ; 16      ;
; eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_idle                ; 15      ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_source_r[1]             ; 15      ;
; eth_top:eth_top_i|eth_pins:eth_pins_i|rxd_r[3]                       ; 14      ;
; eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_copyPacketInfo      ; 14      ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|nibble_cnt_r[1]                    ; 14      ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|nibble_cnt_r[2]                    ; 14      ;
; eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_read_mem1           ; 13      ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_source_r[2]             ; 13      ;
; eth_top:eth_top_i|eth_tx:eth_tx_i|eth_tx_sm.st_reg_addr1             ; 12      ;
; ~GND                                                                 ; 11      ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_cnt_r[9]~12             ; 11      ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_bank_info_r[1][10]~1        ; 11      ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_bank_info_r[0][10]~0        ; 11      ;
; eth_top:eth_top_i|net_proc:net_proc_i|rx_ram_cnt_r[2]~7              ; 10      ;
; eth_top:eth_top_i|eth_pins:eth_pins_i|rxd_r[0]                       ; 10      ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_cnt_r[9]~14             ; 10      ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_cnt_r[9]~9              ; 10      ;
; eth_top:eth_top_i|net_proc:net_proc_i|Mux66~0                        ; 10      ;
; eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_read_mem5           ; 10      ;
; eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_checkProtocolID     ; 10      ;
; eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_we_r                    ; 10      ;
; eth_top:eth_top_i|eth_rx:eth_rx_i|crc32nibble:crc32nibble_i|crc_r[0] ; 9       ;
; eth_top:eth_top_i|eth_pins:eth_pins_i|rxd_r[1]                       ; 9       ;
; reg_file:reg_file_i|reg_x:id_reg_x|eth_reg_rdata_r[0]                ; 9       ;
; eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_read_mem6           ; 9       ;
; eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_write_mem2          ; 9       ;
; eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_store_udp_len       ; 9       ;
; eth_top:eth_top_i|net_proc:net_proc_i|Add7~13                        ; 9       ;
; eth_top:eth_top_i|eth_rx:eth_rx_i|crc32nibble:crc32nibble_i|crc_r[3] ; 9       ;
+----------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------+----------------------------------------------------------------+
; Name                                                                                                                                        ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF            ; Location                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------+----------------------------------------------------------------+
; eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component|altsyncram_elj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 8192         ; 4            ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 8192                        ; 4                           ; 2048                        ; 16                          ; 32768               ; 4    ; None           ; M9K_X22_Y29_N0, M9K_X22_Y28_N0, M9K_X22_Y26_N0, M9K_X22_Y27_N0 ;
; eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 16           ; 8192         ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 8192                        ; 4                           ; 32768               ; 4    ; eth_tx_ram.mif ; M9K_X33_Y27_N0, M9K_X33_Y28_N0, M9K_X33_Y26_N0, M9K_X33_Y25_N0 ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------+----------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated|ALTSYNCRAM                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0101010101010101) (52525) (21845) (5555)    ;(0101010101010101) (52525) (21845) (5555)   ;(0101010101010101) (52525) (21845) (5555)   ;(1101010101010101) (152525) (54613) (D555)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(0111011001010010) (73122) (30290) (7652)   ;
;8;(1011101010011000) (135230) (47768) (BA98)    ;(0001001000000001) (11001) (4609) (1201)   ;(0000000000001000) (10) (8) (08)   ;(0000000001000101) (105) (69) (45)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(0011111000001101) (37015) (15885) (3E0D)   ;(0000000000000000) (0) (0) (00)   ;(0001000110000000) (10600) (4480) (1180)   ;
;16;(1100110011001100) (146314) (52428) (CCCC)    ;(1010100011000000) (124300) (43200) (A8C0)   ;(0000111000000001) (7001) (3585) (E01)   ;(1010100011000000) (124300) (43200) (A8C0)   ;(0000000100000001) (401) (257) (101)   ;(0111000100010111) (70427) (28951) (7117)   ;(0111000100010111) (70427) (28951) (7117)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;24;(0000000000000000) (0) (0) (00)    ;(1010101111001110) (125716) (43982) (ABCE)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;32;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;40;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;48;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;56;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;64;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;72;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;80;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;88;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;96;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;104;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;112;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;120;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;128;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;136;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;144;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;152;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;160;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;168;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;176;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;184;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;192;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;200;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;208;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;216;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;224;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;232;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;240;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;248;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;256;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;264;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;272;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;280;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;288;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;296;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;304;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;312;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;320;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;328;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;336;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;344;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;352;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;360;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;368;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;376;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;384;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;392;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;400;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;408;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;416;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;424;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;432;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;440;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;448;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;456;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;464;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;472;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;480;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;488;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;496;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;504;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;512;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;520;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;528;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;536;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;544;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;552;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;560;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;568;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;576;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;584;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;592;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;600;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;608;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;616;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;624;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;632;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;640;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;648;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;656;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;664;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;672;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;680;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;688;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;696;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;704;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;712;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;720;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;728;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;736;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;744;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;752;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;760;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;768;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;776;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;784;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;792;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;800;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;808;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;816;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;824;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;832;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;840;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;848;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;856;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;864;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;872;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;880;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;888;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;896;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;904;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;912;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;920;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;928;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;936;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;944;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;952;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;960;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;968;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;976;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;984;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;992;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1000;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1008;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1016;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1024;(0101010101010101) (52525) (21845) (5555)    ;(0101010101010101) (52525) (21845) (5555)   ;(0101010101010101) (52525) (21845) (5555)   ;(1101010101010101) (152525) (54613) (D555)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(0111011001010010) (73122) (30290) (7652)   ;
;1032;(1011101010011000) (135230) (47768) (BA98)    ;(0001001000000001) (11001) (4609) (1201)   ;(0000000000001000) (10) (8) (08)   ;(0000000001000101) (105) (69) (45)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(0011111000001101) (37015) (15885) (3E0D)   ;(0000000000000000) (0) (0) (00)   ;(0001000110000000) (10600) (4480) (1180)   ;
;1040;(1100110011001100) (146314) (52428) (CCCC)    ;(1010100011000000) (124300) (43200) (A8C0)   ;(0000111000000001) (7001) (3585) (E01)   ;(1010100011000000) (124300) (43200) (A8C0)   ;(0000000100000001) (401) (257) (101)   ;(0111000100010111) (70427) (28951) (7117)   ;(0111000100010111) (70427) (28951) (7117)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1048;(0000000000000000) (0) (0) (00)    ;(1010101111001110) (125716) (43982) (ABCE)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1056;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1064;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1072;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1080;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1088;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1096;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1104;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1112;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1120;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1128;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1136;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1144;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1152;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1160;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1168;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1176;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1184;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1192;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1200;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1208;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1216;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1224;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1232;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1240;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1248;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1256;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1264;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1272;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1280;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1288;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1296;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1304;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1312;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1320;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1328;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1336;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1344;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1352;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1360;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1368;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1376;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1384;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1392;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1400;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1408;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1416;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1424;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1432;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1440;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1448;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1456;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1464;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1472;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1480;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1488;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1496;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1504;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1512;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1520;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1528;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1536;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1544;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1552;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1560;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1568;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1576;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1584;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1592;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1600;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1608;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1616;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1624;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1632;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1640;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1648;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1656;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1664;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1672;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1680;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1688;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1696;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1704;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1712;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1720;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1728;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1736;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1744;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1752;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1760;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1768;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1776;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1784;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1792;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1800;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1808;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1816;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1824;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1832;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1840;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1848;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1856;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1864;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1872;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1880;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1888;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1896;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1904;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1912;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1920;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1928;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1936;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1944;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1952;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1960;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1968;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1976;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1984;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;1992;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;2000;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;2008;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;2016;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;2024;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;2032;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;
;2040;(1100110011001100) (146314) (52428) (CCCC)    ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;(1100110011001100) (146314) (52428) (CCCC)   ;




+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,202 / 71,559 ( 2 % ) ;
; C16 interconnects          ; 10 / 2,597 ( < 1 % )   ;
; C4 interconnects           ; 587 / 46,848 ( 1 % )   ;
; Direct links               ; 257 / 71,559 ( < 1 % ) ;
; Global clocks              ; 3 / 20 ( 15 % )        ;
; Local interconnects        ; 456 / 24,624 ( 2 % )   ;
; R24 interconnects          ; 10 / 2,496 ( < 1 % )   ;
; R4 interconnects           ; 666 / 62,424 ( 1 % )   ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.62) ; Number of LABs  (Total = 63) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 3                            ;
; 3                                           ; 1                            ;
; 4                                           ; 2                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 3                            ;
; 11                                          ; 1                            ;
; 12                                          ; 1                            ;
; 13                                          ; 4                            ;
; 14                                          ; 3                            ;
; 15                                          ; 3                            ;
; 16                                          ; 35                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.51) ; Number of LABs  (Total = 63) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 4                            ;
; 1 Clock                            ; 56                           ;
; 1 Clock enable                     ; 16                           ;
; 1 Sync. clear                      ; 4                            ;
; 1 Sync. load                       ; 7                            ;
; 2 Clock enables                    ; 5                            ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 21.08) ; Number of LABs  (Total = 63) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 1                            ;
; 3                                            ; 2                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 3                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 2                            ;
; 17                                           ; 3                            ;
; 18                                           ; 0                            ;
; 19                                           ; 2                            ;
; 20                                           ; 0                            ;
; 21                                           ; 4                            ;
; 22                                           ; 3                            ;
; 23                                           ; 2                            ;
; 24                                           ; 3                            ;
; 25                                           ; 2                            ;
; 26                                           ; 6                            ;
; 27                                           ; 2                            ;
; 28                                           ; 2                            ;
; 29                                           ; 2                            ;
; 30                                           ; 2                            ;
; 31                                           ; 3                            ;
; 32                                           ; 10                           ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.41) ; Number of LABs  (Total = 63) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 6                            ;
; 2                                               ; 3                            ;
; 3                                               ; 4                            ;
; 4                                               ; 3                            ;
; 5                                               ; 4                            ;
; 6                                               ; 2                            ;
; 7                                               ; 1                            ;
; 8                                               ; 6                            ;
; 9                                               ; 0                            ;
; 10                                              ; 5                            ;
; 11                                              ; 4                            ;
; 12                                              ; 3                            ;
; 13                                              ; 6                            ;
; 14                                              ; 5                            ;
; 15                                              ; 2                            ;
; 16                                              ; 4                            ;
; 17                                              ; 1                            ;
; 18                                              ; 0                            ;
; 19                                              ; 1                            ;
; 20                                              ; 2                            ;
; 21                                              ; 0                            ;
; 22                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 14.79) ; Number of LABs  (Total = 63) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 4                            ;
; 3                                            ; 3                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 3                            ;
; 11                                           ; 3                            ;
; 12                                           ; 3                            ;
; 13                                           ; 5                            ;
; 14                                           ; 1                            ;
; 15                                           ; 5                            ;
; 16                                           ; 4                            ;
; 17                                           ; 1                            ;
; 18                                           ; 5                            ;
; 19                                           ; 4                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 2                            ;
; 23                                           ; 2                            ;
; 24                                           ; 4                            ;
; 25                                           ; 0                            ;
; 26                                           ; 2                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 24    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 25        ; 0            ; 0            ; 25        ; 25        ; 0            ; 0            ; 0            ; 0            ; 20           ; 0            ; 0            ; 20           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 25        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 25           ; 25           ; 25           ; 25           ; 25           ; 0         ; 25           ; 25           ; 0         ; 0         ; 25           ; 25           ; 25           ; 25           ; 5            ; 25           ; 25           ; 5            ; 25           ; 25           ; 25           ; 25           ; 25           ; 25           ; 25           ; 25           ; 25           ; 0         ; 25           ; 25           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLOCK20MHZ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STROBE             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EthAddrSelect[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EthAddrSelect[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EthAddrSelect[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EthAddrSelect[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EthAddrSelect[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EthAddrSelect[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EthAddrSelect[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EthAddrSelect[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_TX_EN          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_TXD[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_TXD[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_TXD[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_TXD[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_CRS            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_COL            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_TX_CLK         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK20MHZ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_RX_CLK         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_RXD[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_RXD[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_RXD[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_RXD[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_RX_DV          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; On                       ;
; nCEO                                         ; As output driving ground ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                                                                                                                                                         ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                     ; Destination Clock(s)                                                                ; Delay Added in ns ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------+
; infrastructure_top_i|system_clock_pll_i|altpll_component|auto_generated|pll1|clk[0] ; infrastructure_top_i|system_clock_pll_i|altpll_component|auto_generated|pll1|clk[0] ; 9.916             ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Sep 22 18:34:01 2015
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off desat_comm_board_hw_v1_0_fw_v_1_0 -c desat_comm_board_hw_v1_0_fw_v_1_0
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP3C25Q240C8 for design "desat_comm_board_hw_v1_0_fw_v_1_0"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component|system_clock_pll_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 6, clock division of 1, and phase shift of 0 degrees (0 ps) for infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component|system_clock_pll_altpll:auto_generated|wire_pll1_clk[0] port
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C16Q240C8 is compatible
    Info: Device EP3C40Q240C8 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14
    Info: Pin ~ALTERA_DCLK~ is reserved at location 23
    Info: Pin ~ALTERA_DATA0~ is reserved at location 24
    Info: Pin ~ALTERA_nCEO~ is reserved at location 162
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 25 pins of 25 total pins
    Info: Pin CLOCK20MHZ[1] not assigned to an exact location on the device
    Info: Pin STROBE not assigned to an exact location on the device
    Info: Pin EthAddrSelect[0] not assigned to an exact location on the device
    Info: Pin EthAddrSelect[1] not assigned to an exact location on the device
    Info: Pin EthAddrSelect[2] not assigned to an exact location on the device
    Info: Pin EthAddrSelect[3] not assigned to an exact location on the device
    Info: Pin EthAddrSelect[4] not assigned to an exact location on the device
    Info: Pin EthAddrSelect[5] not assigned to an exact location on the device
    Info: Pin EthAddrSelect[6] not assigned to an exact location on the device
    Info: Pin EthAddrSelect[7] not assigned to an exact location on the device
    Info: Pin ETH_TX_EN not assigned to an exact location on the device
    Info: Pin ETH_TXD[0] not assigned to an exact location on the device
    Info: Pin ETH_TXD[1] not assigned to an exact location on the device
    Info: Pin ETH_TXD[2] not assigned to an exact location on the device
    Info: Pin ETH_TXD[3] not assigned to an exact location on the device
    Info: Pin ETH_CRS not assigned to an exact location on the device
    Info: Pin ETH_COL not assigned to an exact location on the device
    Info: Pin ETH_TX_CLK not assigned to an exact location on the device
    Info: Pin CLOCK20MHZ[0] not assigned to an exact location on the device
    Info: Pin ETH_RX_CLK not assigned to an exact location on the device
    Info: Pin ETH_RXD[0] not assigned to an exact location on the device
    Info: Pin ETH_RXD[1] not assigned to an exact location on the device
    Info: Pin ETH_RXD[2] not assigned to an exact location on the device
    Info: Pin ETH_RXD[3] not assigned to an exact location on the device
    Info: Pin ETH_RX_DV not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Info: Reading SDC File: 'top.sdc'
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 4 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:   50.000   CLOCK20MHZ
    Info:   40.000   ETH_RX_CLK
    Info:   40.000   ETH_TX_CLK
    Info:    8.333 pllclk120mhz
Info: Automatically promoted node infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component|system_clock_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node ETH_TX_CLK~input (placed in PIN 32 (CLK1, DIFFCLK_0n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node ETH_RX_CLK~input (placed in PIN 33 (CLK2, DIFFCLK_1p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 17 input, 5 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVCMOS.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  8 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  14 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available
Warning: Ignored I/O standard assignments to the following nodes
    Warning: Ignored I/O standard assignment to node "ADC_BRD0_CS_N"
    Warning: Ignored I/O standard assignment to node "ADC_BRD0_MISO"
    Warning: Ignored I/O standard assignment to node "ADC_BRD0_MOSI"
    Warning: Ignored I/O standard assignment to node "ADC_BRD0_SCLK"
    Warning: Ignored I/O standard assignment to node "ADC_BRD0_STROBE"
    Warning: Ignored I/O standard assignment to node "ADC_BRD1_CS_N"
    Warning: Ignored I/O standard assignment to node "ADC_BRD1_MISO"
    Warning: Ignored I/O standard assignment to node "ADC_BRD1_MOSI"
    Warning: Ignored I/O standard assignment to node "ADC_BRD1_SCLK"
    Warning: Ignored I/O standard assignment to node "ADC_BRD1_STROBE"
    Warning: Ignored I/O standard assignment to node "ADC_BRD2_CS_N"
    Warning: Ignored I/O standard assignment to node "ADC_BRD2_MISO"
    Warning: Ignored I/O standard assignment to node "ADC_BRD2_MOSI"
    Warning: Ignored I/O standard assignment to node "ADC_BRD2_SCLK"
    Warning: Ignored I/O standard assignment to node "ADC_BRD2_STROBE"
    Warning: Ignored I/O standard assignment to node "ADC_BRD3_CS_N"
    Warning: Ignored I/O standard assignment to node "ADC_BRD3_MISO"
    Warning: Ignored I/O standard assignment to node "ADC_BRD3_MOSI"
    Warning: Ignored I/O standard assignment to node "ADC_BRD3_SCLK"
    Warning: Ignored I/O standard assignment to node "ADC_BRD3_STROBE"
    Warning: Ignored I/O standard assignment to node "ADC_BRD4_CS_N"
    Warning: Ignored I/O standard assignment to node "ADC_BRD4_MISO"
    Warning: Ignored I/O standard assignment to node "ADC_BRD4_MOSI"
    Warning: Ignored I/O standard assignment to node "ADC_BRD4_SCLK"
    Warning: Ignored I/O standard assignment to node "ADC_BRD4_STROBE"
    Warning: Ignored I/O standard assignment to node "ADC_BRD5_CS_N"
    Warning: Ignored I/O standard assignment to node "ADC_BRD5_MISO"
    Warning: Ignored I/O standard assignment to node "ADC_BRD5_MOSI"
    Warning: Ignored I/O standard assignment to node "ADC_BRD5_SCLK"
    Warning: Ignored I/O standard assignment to node "ADC_BRD5_STROBE"
    Warning: Ignored I/O standard assignment to node "ADC_BRD6_CS_N"
    Warning: Ignored I/O standard assignment to node "ADC_BRD6_MISO"
    Warning: Ignored I/O standard assignment to node "ADC_BRD6_MOSI"
    Warning: Ignored I/O standard assignment to node "ADC_BRD6_SCLK"
    Warning: Ignored I/O standard assignment to node "ADC_BRD6_STROBE"
    Warning: Ignored I/O standard assignment to node "ADC_BRD7_CS_N"
    Warning: Ignored I/O standard assignment to node "ADC_BRD7_MISO"
    Warning: Ignored I/O standard assignment to node "ADC_BRD7_MOSI"
    Warning: Ignored I/O standard assignment to node "ADC_BRD7_SCLK"
    Warning: Ignored I/O standard assignment to node "ADC_BRD7_STROBE"
    Warning: Ignored I/O standard assignment to node "FAN_ON"
    Warning: Ignored I/O standard assignment to node "FLASH_CS_N"
    Warning: Ignored I/O standard assignment to node "FLASH_RESEN_N"
    Warning: Ignored I/O standard assignment to node "FLASH_SCK"
    Warning: Ignored I/O standard assignment to node "FLASH_SI"
    Warning: Ignored I/O standard assignment to node "FLASH_SO"
    Warning: Ignored I/O standard assignment to node "FLASH_WP_N"
    Warning: Ignored I/O standard assignment to node "IdRead"
    Warning: Ignored I/O standard assignment to node "LED_N[0]"
    Warning: Ignored I/O standard assignment to node "LED_N[1]"
    Warning: Ignored I/O standard assignment to node "THERMO_SCL"
    Warning: Ignored I/O standard assignment to node "THERMO_SDA"
    Warning: Ignored I/O standard assignment to node "TMP[0]"
    Warning: Ignored I/O standard assignment to node "TMP[10]"
    Warning: Ignored I/O standard assignment to node "TMP[11]"
    Warning: Ignored I/O standard assignment to node "TMP[12]"
    Warning: Ignored I/O standard assignment to node "TMP[13]"
    Warning: Ignored I/O standard assignment to node "TMP[14]"
    Warning: Ignored I/O standard assignment to node "TMP[15]"
    Warning: Ignored I/O standard assignment to node "TMP[1]"
    Warning: Ignored I/O standard assignment to node "TMP[2]"
    Warning: Ignored I/O standard assignment to node "TMP[3]"
    Warning: Ignored I/O standard assignment to node "TMP[4]"
    Warning: Ignored I/O standard assignment to node "TMP[5]"
    Warning: Ignored I/O standard assignment to node "TMP[6]"
    Warning: Ignored I/O standard assignment to node "TMP[7]"
    Warning: Ignored I/O standard assignment to node "TMP[8]"
    Warning: Ignored I/O standard assignment to node "TMP[9]"
    Warning: Ignored I/O standard assignment to node "VOLTAGE_DIN"
    Warning: Ignored I/O standard assignment to node "VOLTAGE_DOUT"
    Warning: Ignored I/O standard assignment to node "VOLTAGE_N_CS"
    Warning: Ignored I/O standard assignment to node "VOLTAGE_SCLK"
Info: Fitter preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Fitter routing operations beginning
Info: Average interconnect usage is 1% of the available device resources
    Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: 20 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems).
    Info: Pin CLOCK20MHZ[1] uses I/O standard 3.3-V LVCMOS at 202
    Info: Pin STROBE uses I/O standard 3.3-V LVCMOS at 171
    Info: Pin EthAddrSelect[0] uses I/O standard 3.3-V LVCMOS at 64
    Info: Pin EthAddrSelect[1] uses I/O standard 3.3-V LVCMOS at 107
    Info: Pin EthAddrSelect[2] uses I/O standard 3.3-V LVCMOS at 65
    Info: Pin EthAddrSelect[3] uses I/O standard 3.3-V LVCMOS at 73
    Info: Pin EthAddrSelect[4] uses I/O standard 3.3-V LVCMOS at 110
    Info: Pin EthAddrSelect[5] uses I/O standard 3.3-V LVCMOS at 55
    Info: Pin EthAddrSelect[6] uses I/O standard 3.3-V LVCMOS at 173
    Info: Pin EthAddrSelect[7] uses I/O standard 3.3-V LVCMOS at 143
    Info: Pin ETH_CRS uses I/O standard 3.3-V LVCMOS at 52
    Info: Pin ETH_COL uses I/O standard 3.3-V LVCMOS at 189
    Info: Pin ETH_TX_CLK uses I/O standard 3.3-V LVCMOS at 32
    Info: Pin CLOCK20MHZ[0] uses I/O standard 3.3-V LVCMOS at 31
    Info: Pin ETH_RX_CLK uses I/O standard 3.3-V LVCMOS at 33
    Info: Pin ETH_RXD[0] uses I/O standard 3.3-V LVCMOS at 148
    Info: Pin ETH_RXD[1] uses I/O standard 3.3-V LVCMOS at 118
    Info: Pin ETH_RXD[2] uses I/O standard 3.3-V LVCMOS at 147
    Info: Pin ETH_RXD[3] uses I/O standard 3.3-V LVCMOS at 185
    Info: Pin ETH_RX_DV uses I/O standard 3.3-V LVCMOS at 149
Info: Generated suppressed messages file D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/desat_comm_board_hw_v1_0_fw_v_1_0.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 442 megabytes
    Info: Processing ended: Tue Sep 22 18:34:09 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/desat_comm_board_hw_v1_0_fw_v_1_0.fit.smsg.


