Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 21 06:23:14 2019
| Host         : DESKTOP-KB2R4MG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file thirtyTwobitHexTo16LEDs_control_sets_placed.rpt
| Design       : thirtyTwobitHexTo16LEDs
| Device       : xc7a100t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            8 |
|      8 |            3 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              77 |           20 |
| Yes          | No                    | Yes                    |              64 |           17 |
| Yes          | Yes                   | No                     |              32 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+----------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG | dp_i_1_n_0                  |                      |                1 |              1 |
|  clk_IBUF_BUFG | i1/r_BCD[11]_i_1_n_0        | i1/r_BCD[27]_i_1_n_0 |                3 |              4 |
|  clk_IBUF_BUFG | i1/r_BCD[27]_i_2_n_0        | i1/r_BCD[27]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | i1/r_BCD[23]_i_1_n_0        | i1/r_BCD[27]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | i1/r_BCD[19]_i_1_n_0        | i1/r_BCD[27]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | i1/r_BCD[7]_i_1_n_0         | i1/r_BCD[27]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | i1/r_BCD[3]_i_1_n_0         | i1/r_BCD[27]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | i1/r_BCD[31]                | i1/r_BCD[31]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | i1/r_BCD[15]                | i1/r_BCD[27]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG |                             |                      |                5 |              8 |
|  clk_IBUF_BUFG | i1/r_Digit_Index[7]_i_1_n_0 |                      |                3 |              8 |
|  clk_IBUF_BUFG | i1/r_Loop_Count[7]_i_1_n_0  |                      |                2 |              8 |
|  clk_IBUF_BUFG | i1/r_Binary_0               |                      |                4 |             28 |
|  clk_IBUF_BUFG |                             | reset_IBUF           |                8 |             32 |
|  clk_IBUF_BUFG | i1/E[0]                     |                      |               10 |             32 |
|  clk_IBUF_BUFG | c_input[0]_i_1_n_0          | reset_IBUF           |                8 |             32 |
|  clk_IBUF_BUFG | count_clk[31]_i_1_n_0       | reset_IBUF           |                9 |             32 |
+----------------+-----------------------------+----------------------+------------------+----------------+


