<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v</a>
defines: 
time_elapsed: 0.580s
ram usage: 33708 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpdhywgv55/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:1</a>: No timescale set for &#34;v2k_reg&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:1</a>: Compile module &#34;work@v2k_reg&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:1</a>: Top level module &#34;work@v2k_reg&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpdhywgv55/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_v2k_reg
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpdhywgv55/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpdhywgv55/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@v2k_reg)
 |vpiName:work@v2k_reg
 |uhdmallPackages:
 \_package: builtin, parent:work@v2k_reg
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@v2k_reg, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v</a>, line:1, parent:work@v2k_reg
   |vpiDefName:work@v2k_reg
   |vpiFullName:work@v2k_reg
   |vpiTaskFunc:
   \_function: (adder), line:14
     |vpiName:adder
     |vpiFullName:work@v2k_reg.adder
     |vpiIODecl:
     \_io_decl: (a_in), line:15, parent:adder
       |vpiName:a_in
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (b_in), line:16, parent:adder
       |vpiName:b_in
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (c_in), line:17, parent:adder
       |vpiName:c_in
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (data_in), line:18, parent:adder
       |vpiName:data_in
       |vpiDirection:1
     |vpiStmt:
     \_begin: , line:19, parent:adder
       |vpiFullName:work@v2k_reg.adder
       |vpiStmt:
       \_assignment: , line:20
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (adder), line:20
           |vpiName:adder
           |vpiFullName:work@v2k_reg.adder.adder
         |vpiRhs:
         \_operation: , line:20
           |vpiOpType:24
           |vpiOperand:
           \_operation: , line:20
             |vpiOpType:24
             |vpiOperand:
             \_operation: , line:20
               |vpiOpType:24
               |vpiOperand:
               \_ref_obj: (a_in), line:20
                 |vpiName:a_in
                 |vpiFullName:work@v2k_reg.adder.a_in
               |vpiOperand:
               \_ref_obj: (b_in), line:20
                 |vpiName:b_in
                 |vpiFullName:work@v2k_reg.adder.b_in
             |vpiOperand:
             \_ref_obj: (c_in), line:20
               |vpiName:c_in
               |vpiFullName:work@v2k_reg.adder.c_in
           |vpiOperand:
           \_ref_obj: (data_in), line:20
             |vpiName:data_in
             |vpiFullName:work@v2k_reg.adder.data_in
   |vpiNet:
   \_logic_net: (a), line:4
     |vpiName:a
     |vpiFullName:work@v2k_reg.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:7
     |vpiName:b
     |vpiFullName:work@v2k_reg.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (c), line:7
     |vpiName:c
     |vpiFullName:work@v2k_reg.c
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (d), line:7
     |vpiName:d
     |vpiFullName:work@v2k_reg.d
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data), line:10
     |vpiName:data
     |vpiFullName:work@v2k_reg.data
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@v2k_reg (work@v2k_reg), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v</a>, line:1
   |vpiDefName:work@v2k_reg
   |vpiName:work@v2k_reg
   |vpiNet:
   \_logic_net: (a), line:4, parent:work@v2k_reg
     |vpiName:a
     |vpiFullName:work@v2k_reg.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:7, parent:work@v2k_reg
     |vpiName:b
     |vpiFullName:work@v2k_reg.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (c), line:7, parent:work@v2k_reg
     |vpiName:c
     |vpiFullName:work@v2k_reg.c
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (d), line:7, parent:work@v2k_reg
     |vpiName:d
     |vpiFullName:work@v2k_reg.d
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data), line:10, parent:work@v2k_reg
     |vpiName:data
     |vpiFullName:work@v2k_reg.data
     |vpiNetType:48
Object: \work_v2k_reg of type 3000
Object: \work_v2k_reg of type 32
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \data of type 36
Object: \work_v2k_reg of type 32
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \data of type 36
Object: \adder of type 20
Object:  of type 4
Object:  of type 3
Object: \adder of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \a_in of type 608
Object: \b_in of type 608
Object: \c_in of type 608
Object: \data_in of type 608
Object: \a_in of type 28
Object: \b_in of type 28
Object: \c_in of type 28
Object: \data_in of type 28
Object: \builtin of type 600
Generating RTLIL representation for module `\work_v2k_reg&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31dbb50] str=&#39;\work_v2k_reg&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:4</a>.0-4.0&gt; [0x31dbe00] str=&#39;\a&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>.0-7.0&gt; [0x31dc0f0] str=&#39;\b&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>.0-7.0&gt; [0x31dc2a0] str=&#39;\c&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>.0-7.0&gt; [0x31dc430] str=&#39;\d&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:10</a>.0-10.0&gt; [0x31dc5c0] str=&#39;\data&#39; reg
      AST_FUNCTION &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:14</a>.0-14.0&gt; [0x31dc8e0] str=&#39;\adder&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:19</a>.0-19.0&gt; [0x31dca90]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31dcca0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31dd170] str=&#39;\adder&#39;
            AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31dd4f0]
              AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31dd790]
                AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31ddc50]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31de170] str=&#39;\a_in&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31de540] str=&#39;\b_in&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31de6f0] str=&#39;\c_in&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31de880] str=&#39;\data_in&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:15</a>.0-15.0&gt; [0x31dea10] str=&#39;\a_in&#39; input
        AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:16</a>.0-16.0&gt; [0x31deba0] str=&#39;\b_in&#39; input
        AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:17</a>.0-17.0&gt; [0x31ded30] str=&#39;\c_in&#39; input
        AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:18</a>.0-18.0&gt; [0x31deec0] str=&#39;\data_in&#39; input
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31dbb50] str=&#39;\work_v2k_reg&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:4</a>.0-4.0&gt; [0x31dbe00] str=&#39;\a&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>.0-7.0&gt; [0x31dc0f0] str=&#39;\b&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>.0-7.0&gt; [0x31dc2a0] str=&#39;\c&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>.0-7.0&gt; [0x31dc430] str=&#39;\d&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:10</a>.0-10.0&gt; [0x31dc5c0] str=&#39;\data&#39; reg basic_prep range=[0:0]
      AST_FUNCTION &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:14</a>.0-14.0&gt; [0x31dc8e0] str=&#39;\adder&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:19</a>.0-19.0&gt; [0x31dca90]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31dcca0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31dd170] str=&#39;\adder&#39;
            AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31dd4f0]
              AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31dd790]
                AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31ddc50]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31de170] str=&#39;\a_in&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31de540] str=&#39;\b_in&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31de6f0] str=&#39;\c_in&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>.0-20.0&gt; [0x31de880] str=&#39;\data_in&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:15</a>.0-15.0&gt; [0x31dea10] str=&#39;\a_in&#39; input
        AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:16</a>.0-16.0&gt; [0x31deba0] str=&#39;\b_in&#39; input
        AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:17</a>.0-17.0&gt; [0x31ded30] str=&#39;\c_in&#39; input
        AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:18</a>.0-18.0&gt; [0x31deec0] str=&#39;\data_in&#39; input
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_v2k_reg

2.2. Analyzing design hierarchy..
Top module:  \work_v2k_reg
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_v2k_reg..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_v2k_reg ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_v2k_reg..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_v2k_reg&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:4</a>.0-4.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>.0-7.0&#34;
          }
        },
        &#34;c&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>.0-7.0&#34;
          }
        },
        &#34;d&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>.0-7.0&#34;
          }
        },
        &#34;data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:10</a>.0-10.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_v2k_reg&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_v2k_reg();
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:4</a>.0-4.0&#34; *)
  wire a;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>.0-7.0&#34; *)
  wire b;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>.0-7.0&#34; *)
  wire c;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>.0-7.0&#34; *)
  wire d;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:10</a>.0-10.0&#34; *)
  wire data;
endmodule

End of script. Logfile hash: eb00462e60, CPU: user 0.01s system 0.00s, MEM: 12.79 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 1x proc_prune (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>