
---------- Begin Simulation Statistics ----------
final_tick                                62702107500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66089                       # Simulator instruction rate (inst/s)
host_mem_usage                                 649196                       # Number of bytes of host memory used
host_op_rate                                   117647                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   151.25                       # Real time elapsed on the host
host_tick_rate                              414559699                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9995921                       # Number of instructions simulated
sim_ops                                      17794161                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062702                       # Number of seconds simulated
sim_ticks                                 62702107500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11360194                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9086133                       # number of cc regfile writes
system.cpu.committedInsts                     9995921                       # Number of Instructions Simulated
system.cpu.committedOps                      17794161                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              12.545539                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        12.545539                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   4376524                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2000717                       # number of floating regfile writes
system.cpu.idleCycles                           37974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1108                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2272241                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.142400                       # Inst execution rate
system.cpu.iew.exec_refs                      2336048                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2207001                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2095705                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                129505                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 17                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                27                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2207487                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            17862407                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                129047                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1110                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              17857554                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  31235                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              46446951                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1236                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              46493690                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          732                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            376                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  18145190                       # num instructions consuming a value
system.cpu.iew.wb_count                      17849930                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.656117                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11905373                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.142339                       # insts written-back per cycle
system.cpu.iew.wb_sent                       17857121                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 22744110                       # number of integer regfile reads
system.cpu.int_regfile_writes                11377813                       # number of integer regfile writes
system.cpu.ipc                               0.079710                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.079710                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               785      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14019543     78.50%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1391      0.01%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 145      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               499996      2.80%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               125172      0.70%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               125046      0.70%     82.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750207      4.20%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 12      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4181      0.02%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2206566     12.36%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          125064      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            528      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17858664                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2282402                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4283716                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2001284                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2001626                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      335868                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018807                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   54718     16.29%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  93692     27.90%     44.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 124911     37.19%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62482     18.60%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     35      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15911345                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          157135785                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15848646                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15929034                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   17862358                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  17858664                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  49                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           68240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                63                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             37                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        45275                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     125366242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.142452                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.744593                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           119709388     95.49%     95.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1014114      0.81%     96.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1572196      1.25%     97.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              598156      0.48%     98.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1040002      0.83%     98.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1016315      0.81%     99.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              326760      0.26%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10941      0.01%     99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               78370      0.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       125366242                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.142409                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                41                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               19                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               129505                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2207487                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6881847                       # number of misc regfile reads
system.cpu.numCycles                        125404216                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       725173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1454859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       777624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1556734                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            420                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 2277923                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2276685                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1051                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2273985                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2273185                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.964819                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     302                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             287                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              271                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           90                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           68628                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               966                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    125356999                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.141948                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.754330                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       119797277     95.56%     95.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          253625      0.20%     95.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2257674      1.80%     97.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1472025      1.17%     98.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          721688      0.58%     99.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          286513      0.23%     99.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           42727      0.03%     99.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          170326      0.14%     99.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          355144      0.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    125356999                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              9995921                       # Number of instructions committed
system.cpu.commit.opsCommitted               17794161                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2327019                       # Number of memory references committed
system.cpu.commit.loads                        127545                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2264230                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2001126                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15918412                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   148                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          287      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     13965345     78.48%     78.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1004      0.01%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd       499996      2.81%     81.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       125100      0.70%     82.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       125044      0.70%     82.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       750204      4.22%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            6      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         2499      0.01%     86.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      2199016     12.36%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       125046      0.70%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          458      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17794161                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        355144                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1501940                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1501940                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1501940                       # number of overall hits
system.cpu.dcache.overall_hits::total         1501940                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       841885                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         841885                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       841885                       # number of overall misses
system.cpu.dcache.overall_misses::total        841885                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  65607888499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  65607888499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  65607888499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  65607888499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2343825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2343825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2343825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2343825                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.359193                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.359193                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.359193                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.359193                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77929.751093                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77929.751093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77929.751093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77929.751093                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1805                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           95                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       763281                       # number of writebacks
system.cpu.dcache.writebacks::total            763281                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        63261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        63261                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63261                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       778624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       778624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       778624                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       778624                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  60352222999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60352222999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  60352222999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60352222999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.332202                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.332202                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.332202                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.332202                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77511.382900                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77511.382900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77511.382900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77511.382900                       # average overall mshr miss latency
system.cpu.dcache.replacements                 777599                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        65175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           65175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5674542000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5674542000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       144350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       144350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.548493                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.548493                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71670.880960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71670.880960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        63260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        63260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1181681000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1181681000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.110253                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.110253                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74249.513038                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74249.513038                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1436765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1436765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       762710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       762710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  59933346499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  59933346499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2199475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2199475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.346769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.346769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78579.468604                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78579.468604                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       762709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       762709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  59170541999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  59170541999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.346769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.346769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77579.446419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77579.446419                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.890768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2280564                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            778623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.928971                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.890768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          913                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5466273                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5466273                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   690848                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             122406106                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    689654                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1578398                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   1236                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2270112                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   222                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               17870667                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   900                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      144614                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2207004                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           498                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         47837                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             147004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10053775                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2277923                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2273503                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     125216776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    2898                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  143                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           835                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    131107                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   451                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          125366242                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.142761                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.937364                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                122019615     97.33%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   352893      0.28%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   253392      0.20%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   211378      0.17%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   258320      0.21%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   189806      0.15%     98.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   384292      0.31%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1456820      1.16%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   239726      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            125366242                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.018165                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.080171                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       130485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           130485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       130485                       # number of overall hits
system.cpu.icache.overall_hits::total          130485                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          622                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            622                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          622                       # number of overall misses
system.cpu.icache.overall_misses::total           622                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47989499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47989499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47989499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47989499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       131107                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       131107                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       131107                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       131107                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004744                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004744                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004744                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004744                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77153.535370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77153.535370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77153.535370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77153.535370                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          943                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   188.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           24                       # number of writebacks
system.cpu.icache.writebacks::total                24                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          135                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          487                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39698999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39698999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39698999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39698999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003715                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003715                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003715                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003715                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81517.451745                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81517.451745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81517.451745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81517.451745                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       130485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          130485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          622                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           622                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47989499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47989499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       131107                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       131107                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77153.535370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77153.535370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39698999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39698999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003715                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003715                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81517.451745                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81517.451745                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           418.881973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              130971                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            269.487654                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   418.881973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.409064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.409064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.450195                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            262700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           262700                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      131255                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           194                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         199                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1960                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  14                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   8013                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  62702107500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   1236                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1174474                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                48598028                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1768710                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              73823760                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               17866749                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1081                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  46969                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               73564223                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            22475971                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    45390465                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 22759949                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4376754                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22385329                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    90636                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8410900                       # count of insts added to the skid buffer
system.cpu.rob.reads                        142861290                       # The number of ROB reads
system.cpu.rob.writes                        35734842                       # The number of ROB writes
system.cpu.thread_0.numInsts                  9995921                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17794161                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49419                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49423                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data               49419                       # number of overall hits
system.l2.overall_hits::total                   49423                       # number of overall hits
system.l2.demand_misses::.cpu.inst                483                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             729204                       # number of demand (read+write) misses
system.l2.demand_misses::total                 729687                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               483                       # number of overall misses
system.l2.overall_misses::.cpu.data            729204                       # number of overall misses
system.l2.overall_misses::total                729687                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38923000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  58390347000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      58429270000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38923000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  58390347000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     58429270000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           778623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               779110                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          778623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              779110                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.936530                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.936565                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.936530                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.936565                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80585.921325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80074.090378                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80074.429173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80585.921325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80074.090378                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80074.429173                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              713959                       # number of writebacks
system.l2.writebacks::total                    713959                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        729204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            729687                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       729204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           729687                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34103000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  51098307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  51132410000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34103000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  51098307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  51132410000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.936530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.936565                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.936530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.936565                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70606.625259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70074.090378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70074.442878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70606.625259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70074.090378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70074.442878                       # average overall mshr miss latency
system.l2.replacements                         725593                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       763281                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           763281                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       763281                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       763281                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             48785                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48785                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          713923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              713923                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  57239202500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   57239202500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        762708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            762708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.936037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.936037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80175.596668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80175.596668                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       713923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         713923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  50099972500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  50099972500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.936037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.936037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70175.596668                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70175.596668                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38923000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38923000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80585.921325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80585.921325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34103000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34103000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991786                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991786                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70606.625259                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70606.625259                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           634                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               634                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1151144500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1151144500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15915                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15915                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.960163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.960163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75331.751849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75331.751849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    998334500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    998334500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.960163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.960163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65331.751849                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65331.751849                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4083.613712                       # Cycle average of tags in use
system.l2.tags.total_refs                     1556733                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    729689                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.133420                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.000107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.737212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4080.876392                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996976                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2862                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13183561                       # Number of tag accesses
system.l2.tags.data_accesses                 13183561                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    713959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    729153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000079086500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44544                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44544                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2143671                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             670016                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      729686                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     713959                       # Number of write requests accepted
system.mem_ctrls.readBursts                    729686                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   713959                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                729686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               713959                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  729265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  44618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  44554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        44544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.197894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.052466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.720044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         44543    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44544                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.027636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.025687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.262914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44020     98.82%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               51      0.11%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              239      0.54%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              234      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44544                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                46699904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             45693376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    744.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    728.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   62702030000                       # Total gap between requests
system.mem_ctrls.avgGap                      43433.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     46665792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     45691840                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 491977.083864366054                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 744245988.860900640488                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 728712986.242128968239                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          482                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       729204                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       713959                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14269500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  21123830500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1521602732500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29604.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28968.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2131218.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     46669056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      46699904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     45693376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     45693376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          482                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       729204                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         729686                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       713959                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        713959                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       491977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    744298045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        744790022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       491977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       491977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    728737483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       728737483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    728737483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       491977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    744298045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1473527505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               729635                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              713935                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        41920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        41982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        41763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        41793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        47587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        48008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        47838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        47653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        47945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        47872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        47610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        47722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        47975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        47876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        42303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        41788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        40968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        41032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        40883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        40919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        46522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        47037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        46794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        46657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        46930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        46875                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        46609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        46702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        46936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        46868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        41351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        40852                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7457443750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3648175000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        21138100000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10220.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28970.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              662329                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             543099                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           76.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       238130                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   387.964490                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   222.598149                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   378.182553                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        74844     31.43%     31.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        56153     23.58%     55.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        18669      7.84%     62.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        12074      5.07%     67.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9333      3.92%     71.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         7544      3.17%     75.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6708      2.82%     77.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5588      2.35%     80.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        47217     19.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       238130                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              46696640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           45691840                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              744.737966                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              728.712986                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       834394680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       443472315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2560004160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1831238640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4949081280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22014874020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   5538768000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   38171833095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   608.780703                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  14058281000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2093520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  46550306500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       865939200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       460231035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2649589740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1895502060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4949081280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22221450000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   5364809280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   38406602595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   612.524907                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  13597393750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2093520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  47011193750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15763                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       713959                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11214                       # Transaction distribution
system.membus.trans_dist::ReadExReq            713923                       # Transaction distribution
system.membus.trans_dist::ReadExResp           713923                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15763                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2184545                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      2184545                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2184545                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     92393280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     92393280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                92393280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            729686                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  729686    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              729686                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          4554594500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3846971500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             16401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1477240                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           24                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25952                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           762708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          762708                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           487                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15915                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          997                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2334847                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2335844                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        32640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     98681856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               98714496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          725593                       # Total snoops (count)
system.tol2bus.snoopTraffic                  45693376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1504704                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000280                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016744                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1504282     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    422      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1504704                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62702107500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1541672000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            729000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1167935000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
