Protel Design System Design Rule Check
PCB File : D:\HUST\Embedded\MandeviceSLAB\MPPT-Charger-Controller\HARDWARE\MPPT.PcbDoc
Date     : 12/28/2022
Time     : 1:15:37 PM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U5-1(80.933mm,61.325mm) on Top Layer And Track (80.933mm,60.825mm)(82.44mm,60.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U5-10(85.233mm,61.325mm) on Top Layer And Track (85.233mm,60.825mm)(87.841mm,60.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U5-3(80.933mm,60.325mm) on Top Layer And Track (79.688mm,59.825mm)(80.933mm,59.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U5-3(80.933mm,60.325mm) on Top Layer And Track (80.933mm,60.825mm)(82.44mm,60.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U5-4(80.933mm,59.825mm) on Top Layer And Track (80.933mm,59.325mm)(82.864mm,59.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U5-5(80.933mm,59.325mm) on Top Layer And Track (79.688mm,59.825mm)(80.933mm,59.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U5-6(85.233mm,59.325mm) on Top Layer And Track (85.233mm,59.825mm)(86.504mm,59.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U5-7(85.233mm,59.825mm) on Top Layer And Track (85.233mm,57.134mm)(85.233mm,59.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U5-7(85.233mm,59.825mm) on Top Layer And Track (85.233mm,60.325mm)(86.97mm,60.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U5-8(85.233mm,60.325mm) on Top Layer And Track (85.233mm,59.825mm)(86.504mm,59.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U5-8(85.233mm,60.325mm) on Top Layer And Track (85.233mm,60.825mm)(87.841mm,60.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U5-9(85.233mm,60.825mm) on Top Layer And Track (85.233mm,60.325mm)(86.97mm,60.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U5-9(85.233mm,60.825mm) on Top Layer And Track (85.233mm,61.325mm)(87.817mm,61.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U6-3(73.27mm,60.325mm) on Top Layer And Track (73.27mm,60.825mm)(78.062mm,60.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U6-4(73.27mm,60.825mm) on Top Layer And Track (73.27mm,61.325mm)(78.038mm,61.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U6-5(73.27mm,61.325mm) on Top Layer And Track (73.27mm,60.825mm)(78.062mm,60.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U6-7(68.97mm,60.825mm) on Top Layer And Track (68.97mm,61.325mm)(70.545mm,61.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U7-2(116.891mm,54.364mm) on Top Layer And Track (115.046mm,53.864mm)(116.891mm,53.864mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U7-3(116.891mm,54.864mm) on Top Layer And Track (116.891mm,55.364mm)(119.236mm,55.364mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U7-4(116.891mm,55.364mm) on Top Layer And Track (116.891mm,55.864mm)(119.237mm,55.864mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U7-5(116.891mm,55.864mm) on Top Layer And Track (116.891mm,55.364mm)(119.236mm,55.364mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U7-7(112.591mm,55.364mm) on Top Layer And Track (110.506mm,55.864mm)(112.591mm,55.864mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.254mm) Between Pad U7-7(112.591mm,55.364mm) on Top Layer And Track (112.591mm,55.864mm)(114.037mm,55.864mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (116.891mm,55.364mm)(119.236mm,55.364mm) on Top Layer And Track (116.891mm,55.864mm)(119.237mm,55.864mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (116.891mm,55.364mm)(119.236mm,55.364mm) on Top Layer And Track (119.237mm,55.864mm)(119.964mm,56.591mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (116.891mm,55.864mm)(119.237mm,55.864mm) on Top Layer And Track (119.236mm,55.364mm)(119.99mm,54.61mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (119.236mm,55.364mm)(119.99mm,54.61mm) on Top Layer And Track (119.237mm,55.864mm)(119.964mm,56.591mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (73.27mm,60.825mm)(78.062mm,60.825mm) on Top Layer And Track (73.27mm,61.325mm)(78.038mm,61.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (73.27mm,60.825mm)(78.062mm,60.825mm) on Top Layer And Track (78.038mm,61.325mm)(78.689mm,61.976mm) on Top Layer 
   Violation between Clearance Constraint: (0.12mm < 0.254mm) Between Track (73.27mm,61.325mm)(78.038mm,61.325mm) on Top Layer And Track (78.062mm,60.825mm)(78.689mm,60.198mm) on Top Layer 
   Violation between Clearance Constraint: (0.12mm < 0.254mm) Between Track (78.038mm,61.325mm)(78.689mm,61.976mm) on Top Layer And Track (78.062mm,60.825mm)(78.689mm,60.198mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (79.688mm,59.825mm)(80.933mm,59.825mm) on Top Layer And Track (80.933mm,59.325mm)(82.864mm,59.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (85.233mm,57.134mm)(85.233mm,59.325mm) on Top Layer And Track (85.233mm,59.825mm)(86.504mm,59.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (85.233mm,59.825mm)(86.504mm,59.825mm) on Top Layer And Track (85.233mm,60.325mm)(86.97mm,60.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (85.233mm,60.325mm)(86.97mm,60.325mm) on Top Layer And Track (85.233mm,60.825mm)(87.841mm,60.825mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (85.233mm,60.325mm)(86.97mm,60.325mm) on Top Layer And Track (86.504mm,59.825mm)(86.665mm,59.665mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (85.233mm,60.825mm)(87.841mm,60.825mm) on Top Layer And Track (85.233mm,61.325mm)(87.817mm,61.325mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (85.233mm,60.825mm)(87.841mm,60.825mm) on Top Layer And Track (86.97mm,60.325mm)(87.478mm,59.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (85.233mm,60.825mm)(87.841mm,60.825mm) on Top Layer And Track (87.817mm,61.325mm)(88.468mm,61.976mm) on Top Layer 
   Violation between Clearance Constraint: (0.12mm < 0.254mm) Between Track (85.233mm,61.325mm)(87.817mm,61.325mm) on Top Layer And Track (87.841mm,60.825mm)(88.468mm,60.198mm) on Top Layer 
   Violation between Clearance Constraint: (0.12mm < 0.254mm) Between Track (87.817mm,61.325mm)(88.468mm,61.976mm) on Top Layer And Track (87.841mm,60.825mm)(88.468mm,60.198mm) on Top Layer 
Rule Violations :41

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.381mm) (Max=1.016mm) (Preferred=0.762mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U1-(102.781mm,110.669mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U1-(102.781mm,63.719mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U1-(127.291mm,110.669mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U1-(127.291mm,63.719mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad C2-1(111.785mm,103.048mm) on Bottom Layer And Via (111.76mm,101.6mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Pad R14-1(77.343mm,45.085mm) on Top Layer And Via (78.74mm,45.72mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.249mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Pad R3-2(117.831mm,103.073mm) on Bottom Layer And Via (116.84mm,101.6mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad R7-1(90.551mm,63.5mm) on Top Layer And Via (90.551mm,64.821mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad RL1-5(82.042mm,79.248mm) on Multi-Layer And Via (81.28mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.198mm] / [Bottom Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Pad U2-6(55.118mm,110.109mm) on Top Layer And Via (60.96mm,111.76mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Pad U3-1(90.297mm,112.79mm) on Top Layer And Via (91.44mm,111.76mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Pad U4-6(55.118mm,93.091mm) on Top Layer And Via (60.96mm,91.44mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U5-1(80.933mm,61.325mm) on Top Layer And Pad U5-2(80.933mm,60.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U5-10(85.233mm,61.325mm) on Top Layer And Pad U5-9(85.233mm,60.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U5-2(80.933mm,60.825mm) on Top Layer And Pad U5-3(80.933mm,60.325mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U5-3(80.933mm,60.325mm) on Top Layer And Pad U5-4(80.933mm,59.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U5-4(80.933mm,59.825mm) on Top Layer And Pad U5-5(80.933mm,59.325mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U5-6(85.233mm,59.325mm) on Top Layer And Pad U5-7(85.233mm,59.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U5-7(85.233mm,59.825mm) on Top Layer And Pad U5-8(85.233mm,60.325mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U5-8(85.233mm,60.325mm) on Top Layer And Pad U5-9(85.233mm,60.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-1(73.27mm,59.325mm) on Top Layer And Pad U6-2(73.27mm,59.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-10(68.97mm,59.325mm) on Top Layer And Pad U6-9(68.97mm,59.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-2(73.27mm,59.825mm) on Top Layer And Pad U6-3(73.27mm,60.325mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-3(73.27mm,60.325mm) on Top Layer And Pad U6-4(73.27mm,60.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-4(73.27mm,60.825mm) on Top Layer And Pad U6-5(73.27mm,61.325mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-6(68.97mm,61.325mm) on Top Layer And Pad U6-7(68.97mm,60.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-7(68.97mm,60.825mm) on Top Layer And Pad U6-8(68.97mm,60.325mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-8(68.97mm,60.325mm) on Top Layer And Pad U6-9(68.97mm,59.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U7-1(116.891mm,53.864mm) on Top Layer And Pad U7-2(116.891mm,54.364mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U7-10(112.591mm,53.864mm) on Top Layer And Pad U7-9(112.591mm,54.364mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U7-2(116.891mm,54.364mm) on Top Layer And Pad U7-3(116.891mm,54.864mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U7-3(116.891mm,54.864mm) on Top Layer And Pad U7-4(116.891mm,55.364mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U7-4(116.891mm,55.364mm) on Top Layer And Pad U7-5(116.891mm,55.864mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U7-6(112.591mm,55.864mm) on Top Layer And Pad U7-7(112.591mm,55.364mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U7-7(112.591mm,55.364mm) on Top Layer And Pad U7-8(112.591mm,54.864mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U7-8(112.591mm,54.864mm) on Top Layer And Pad U7-9(112.591mm,54.364mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
Rule Violations :32

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (100.254mm,51.206mm) on Top Overlay And Pad C18-1(100.635mm,51.587mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (100.254mm,51.968mm) on Top Overlay And Pad C18-1(100.635mm,51.587mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (103.556mm,51.206mm) on Top Overlay And Pad C18-2(103.175mm,51.587mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (103.556mm,51.968mm) on Top Overlay And Pad C18-2(103.175mm,51.587mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (108.864mm,102.667mm) on Bottom Overlay And Pad C2-2(109.245mm,103.048mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (108.864mm,103.429mm) on Bottom Overlay And Pad C2-2(109.245mm,103.048mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (108.864mm,98.45mm) on Bottom Overlay And Pad C1-1(109.245mm,98.831mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (108.864mm,99.212mm) on Bottom Overlay And Pad C1-1(109.245mm,98.831mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (112.166mm,102.667mm) on Bottom Overlay And Pad C2-1(111.785mm,103.048mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (112.166mm,103.429mm) on Bottom Overlay And Pad C2-1(111.785mm,103.048mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (112.166mm,98.45mm) on Bottom Overlay And Pad C1-2(111.785mm,98.831mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (112.166mm,99.212mm) on Bottom Overlay And Pad C1-2(111.785mm,98.831mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (57.988mm,63.983mm) on Top Overlay And Pad C16-2(58.369mm,64.364mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (57.988mm,64.745mm) on Top Overlay And Pad C16-2(58.369mm,64.364mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (58.166mm,51.435mm) on Top Overlay And Pad C14-2(58.547mm,51.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (58.166mm,52.197mm) on Top Overlay And Pad C14-2(58.547mm,51.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (61.29mm,63.983mm) on Top Overlay And Pad C16-1(60.909mm,64.364mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (61.29mm,64.745mm) on Top Overlay And Pad C16-1(60.909mm,64.364mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (61.468mm,51.435mm) on Top Overlay And Pad C14-1(61.087mm,51.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (61.468mm,52.197mm) on Top Overlay And Pad C14-1(61.087mm,51.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (83.693mm,110.998mm) on Top Overlay And Pad C6-1(84.074mm,111.379mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (83.693mm,111.76mm) on Top Overlay And Pad C6-1(84.074mm,111.379mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (83.693mm,114.554mm) on Top Overlay And Pad C7-2(84.074mm,114.935mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (83.693mm,115.316mm) on Top Overlay And Pad C7-2(84.074mm,114.935mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (83.82mm,107.442mm) on Top Overlay And Pad C4-1(84.201mm,107.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (83.82mm,108.204mm) on Top Overlay And Pad C4-1(84.201mm,107.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (86.995mm,110.998mm) on Top Overlay And Pad C6-2(86.614mm,111.379mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (86.995mm,111.76mm) on Top Overlay And Pad C6-2(86.614mm,111.379mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (86.995mm,114.554mm) on Top Overlay And Pad C7-1(86.614mm,114.935mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (86.995mm,115.316mm) on Top Overlay And Pad C7-1(86.614mm,114.935mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (87.122mm,107.442mm) on Top Overlay And Pad C4-2(86.741mm,107.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (87.122mm,108.204mm) on Top Overlay And Pad C4-2(86.741mm,107.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (93.726mm,63.119mm) on Top Overlay And Pad C12-2(94.107mm,63.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (93.726mm,63.881mm) on Top Overlay And Pad C12-2(94.107mm,63.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (93.726mm,78.359mm) on Top Overlay And Pad C10-1(94.107mm,78.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (93.726mm,79.121mm) on Top Overlay And Pad C10-1(94.107mm,78.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (97.028mm,63.119mm) on Top Overlay And Pad C12-1(96.647mm,63.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (97.028mm,63.881mm) on Top Overlay And Pad C12-1(96.647mm,63.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (97.028mm,78.359mm) on Top Overlay And Pad C10-2(96.647mm,78.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (97.028mm,79.121mm) on Top Overlay And Pad C10-2(96.647mm,78.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C10-1(94.107mm,78.74mm) on Top Layer And Track (93.218mm,78.359mm)(93.218mm,79.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C10-1(94.107mm,78.74mm) on Top Layer And Track (93.726mm,77.851mm)(97.028mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C10-1(94.107mm,78.74mm) on Top Layer And Track (93.726mm,79.629mm)(97.028mm,79.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C10-2(96.647mm,78.74mm) on Top Layer And Track (93.726mm,77.851mm)(97.028mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C10-2(96.647mm,78.74mm) on Top Layer And Track (93.726mm,79.629mm)(97.028mm,79.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C10-2(96.647mm,78.74mm) on Top Layer And Track (97.536mm,78.359mm)(97.536mm,78.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C10-2(96.647mm,78.74mm) on Top Layer And Track (97.536mm,78.74mm)(97.536mm,79.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C1-1(109.245mm,98.831mm) on Bottom Layer And Track (108.356mm,98.45mm)(108.356mm,99.212mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C1-1(109.245mm,98.831mm) on Bottom Layer And Track (108.864mm,97.942mm)(112.166mm,97.942mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C1-1(109.245mm,98.831mm) on Bottom Layer And Track (108.864mm,99.72mm)(112.166mm,99.72mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C1-2(111.785mm,98.831mm) on Bottom Layer And Track (108.864mm,97.942mm)(112.166mm,97.942mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C1-2(111.785mm,98.831mm) on Bottom Layer And Track (108.864mm,99.72mm)(112.166mm,99.72mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C1-2(111.785mm,98.831mm) on Bottom Layer And Track (112.674mm,98.45mm)(112.674mm,98.831mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C1-2(111.785mm,98.831mm) on Bottom Layer And Track (112.674mm,98.831mm)(112.674mm,99.212mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C12-1(96.647mm,63.5mm) on Top Layer And Track (93.726mm,62.611mm)(97.028mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C12-1(96.647mm,63.5mm) on Top Layer And Track (93.726mm,64.389mm)(97.028mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C12-1(96.647mm,63.5mm) on Top Layer And Track (97.536mm,63.119mm)(97.536mm,63.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C12-2(94.107mm,63.5mm) on Top Layer And Track (93.218mm,63.119mm)(93.218mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C12-2(94.107mm,63.5mm) on Top Layer And Track (93.218mm,63.5mm)(93.218mm,63.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C12-2(94.107mm,63.5mm) on Top Layer And Track (93.726mm,62.611mm)(97.028mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C12-2(94.107mm,63.5mm) on Top Layer And Track (93.726mm,64.389mm)(97.028mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C14-1(61.087mm,51.816mm) on Top Layer And Track (58.166mm,50.927mm)(61.468mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C14-1(61.087mm,51.816mm) on Top Layer And Track (58.166mm,52.705mm)(61.468mm,52.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C14-1(61.087mm,51.816mm) on Top Layer And Track (61.976mm,51.435mm)(61.976mm,52.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C14-2(58.547mm,51.816mm) on Top Layer And Track (57.658mm,51.435mm)(57.658mm,51.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C14-2(58.547mm,51.816mm) on Top Layer And Track (57.658mm,51.816mm)(57.658mm,52.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C14-2(58.547mm,51.816mm) on Top Layer And Track (58.166mm,50.927mm)(61.468mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C14-2(58.547mm,51.816mm) on Top Layer And Track (58.166mm,52.705mm)(61.468mm,52.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C16-1(60.909mm,64.364mm) on Top Layer And Track (57.988mm,63.475mm)(61.29mm,63.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C16-1(60.909mm,64.364mm) on Top Layer And Track (57.988mm,65.253mm)(61.29mm,65.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C16-1(60.909mm,64.364mm) on Top Layer And Track (61.798mm,63.983mm)(61.798mm,64.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C16-2(58.369mm,64.364mm) on Top Layer And Track (57.48mm,63.983mm)(57.48mm,64.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C16-2(58.369mm,64.364mm) on Top Layer And Track (57.48mm,64.364mm)(57.48mm,64.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C16-2(58.369mm,64.364mm) on Top Layer And Track (57.988mm,63.475mm)(61.29mm,63.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C16-2(58.369mm,64.364mm) on Top Layer And Track (57.988mm,65.253mm)(61.29mm,65.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C18-1(100.635mm,51.587mm) on Top Layer And Track (100.254mm,50.698mm)(103.556mm,50.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C18-1(100.635mm,51.587mm) on Top Layer And Track (100.254mm,52.476mm)(103.556mm,52.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C18-1(100.635mm,51.587mm) on Top Layer And Track (99.746mm,51.206mm)(99.746mm,51.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C18-2(103.175mm,51.587mm) on Top Layer And Track (100.254mm,50.698mm)(103.556mm,50.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C18-2(103.175mm,51.587mm) on Top Layer And Track (100.254mm,52.476mm)(103.556mm,52.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C18-2(103.175mm,51.587mm) on Top Layer And Track (104.064mm,51.206mm)(104.064mm,51.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C18-2(103.175mm,51.587mm) on Top Layer And Track (104.064mm,51.587mm)(104.064mm,51.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C2-1(111.785mm,103.048mm) on Bottom Layer And Track (108.864mm,102.159mm)(112.166mm,102.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C2-1(111.785mm,103.048mm) on Bottom Layer And Track (108.864mm,103.937mm)(112.166mm,103.937mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C2-1(111.785mm,103.048mm) on Bottom Layer And Track (112.674mm,102.667mm)(112.674mm,103.429mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C2-2(109.245mm,103.048mm) on Bottom Layer And Track (108.356mm,102.667mm)(108.356mm,103.048mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C2-2(109.245mm,103.048mm) on Bottom Layer And Track (108.356mm,103.048mm)(108.356mm,103.429mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C2-2(109.245mm,103.048mm) on Bottom Layer And Track (108.864mm,102.159mm)(112.166mm,102.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C2-2(109.245mm,103.048mm) on Bottom Layer And Track (108.864mm,103.937mm)(112.166mm,103.937mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C4-1(84.201mm,107.823mm) on Top Layer And Track (83.312mm,107.442mm)(83.312mm,108.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C4-1(84.201mm,107.823mm) on Top Layer And Track (83.82mm,106.934mm)(87.122mm,106.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C4-1(84.201mm,107.823mm) on Top Layer And Track (83.82mm,108.712mm)(87.122mm,108.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C4-2(86.741mm,107.823mm) on Top Layer And Track (83.82mm,106.934mm)(87.122mm,106.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C4-2(86.741mm,107.823mm) on Top Layer And Track (83.82mm,108.712mm)(87.122mm,108.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C4-2(86.741mm,107.823mm) on Top Layer And Track (87.63mm,107.442mm)(87.63mm,107.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C4-2(86.741mm,107.823mm) on Top Layer And Track (87.63mm,107.823mm)(87.63mm,108.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C6-1(84.074mm,111.379mm) on Top Layer And Track (83.185mm,110.998mm)(83.185mm,111.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C6-1(84.074mm,111.379mm) on Top Layer And Track (83.693mm,110.49mm)(86.995mm,110.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C6-1(84.074mm,111.379mm) on Top Layer And Track (83.693mm,112.268mm)(86.995mm,112.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C6-2(86.614mm,111.379mm) on Top Layer And Track (83.693mm,110.49mm)(86.995mm,110.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C6-2(86.614mm,111.379mm) on Top Layer And Track (83.693mm,112.268mm)(86.995mm,112.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C6-2(86.614mm,111.379mm) on Top Layer And Track (87.503mm,110.998mm)(87.503mm,111.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C6-2(86.614mm,111.379mm) on Top Layer And Track (87.503mm,111.379mm)(87.503mm,111.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C7-1(86.614mm,114.935mm) on Top Layer And Track (83.693mm,114.046mm)(86.995mm,114.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C7-1(86.614mm,114.935mm) on Top Layer And Track (83.693mm,115.824mm)(86.995mm,115.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C7-1(86.614mm,114.935mm) on Top Layer And Track (87.503mm,114.554mm)(87.503mm,115.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C7-2(84.074mm,114.935mm) on Top Layer And Track (83.185mm,114.554mm)(83.185mm,114.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C7-2(84.074mm,114.935mm) on Top Layer And Track (83.185mm,114.935mm)(83.185mm,115.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C7-2(84.074mm,114.935mm) on Top Layer And Track (83.693mm,114.046mm)(86.995mm,114.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C7-2(84.074mm,114.935mm) on Top Layer And Track (83.693mm,115.824mm)(86.995mm,115.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L1-1(78.359mm,107.744mm) on Top Layer And Track (74.709mm,107.094mm)(77.359mm,107.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L1-1(78.359mm,107.744mm) on Top Layer And Track (79.359mm,107.094mm)(82.009mm,107.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad L1-2(78.359mm,113.744mm) on Top Layer And Track (74.709mm,114.394mm)(77.359mm,114.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L1-2(78.359mm,113.744mm) on Top Layer And Track (79.359mm,114.394mm)(82.009mm,114.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L2-1(78.613mm,89.71mm) on Top Layer And Track (74.963mm,89.06mm)(77.613mm,89.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L2-1(78.613mm,89.71mm) on Top Layer And Track (79.613mm,89.06mm)(82.263mm,89.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad L2-2(78.613mm,95.71mm) on Top Layer And Track (74.963mm,96.36mm)(77.613mm,96.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L2-2(78.613mm,95.71mm) on Top Layer And Track (79.613mm,96.36mm)(82.263mm,96.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-1(116.078mm,36.322mm) on Multi-Layer And Track (109.328mm,36.322mm)(122.828mm,36.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-2(116.078mm,42.322mm) on Multi-Layer And Track (109.328mm,42.322mm)(122.828mm,42.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(96.52mm,67.437mm) on Top Layer And Track (94.234mm,66.548mm)(96.52mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(96.52mm,67.437mm) on Top Layer And Track (94.234mm,68.326mm)(96.52mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(96.52mm,67.437mm) on Top Layer And Track (96.52mm,66.548mm)(96.52mm,66.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(96.52mm,67.437mm) on Top Layer And Track (96.52mm,68.199mm)(96.52mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(94.234mm,67.437mm) on Top Layer And Track (94.234mm,66.548mm)(94.234mm,66.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(94.234mm,67.437mm) on Top Layer And Track (94.234mm,66.548mm)(96.52mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(94.234mm,67.437mm) on Top Layer And Track (94.234mm,68.199mm)(94.234mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(94.234mm,67.437mm) on Top Layer And Track (94.234mm,68.326mm)(96.52mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(64.897mm,64.033mm) on Top Layer And Track (63.297mm,57.633mm)(63.297mm,64.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(64.897mm,64.033mm) on Top Layer And Track (63.297mm,64.033mm)(66.497mm,64.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(64.897mm,64.033mm) on Top Layer And Track (66.497mm,57.633mm)(66.497mm,64.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(64.897mm,57.633mm) on Top Layer And Track (63.297mm,57.633mm)(63.297mm,64.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(64.897mm,57.633mm) on Top Layer And Track (63.297mm,57.633mm)(66.497mm,57.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(64.897mm,57.633mm) on Top Layer And Track (66.497mm,57.633mm)(66.497mm,64.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R1-1(72.898mm,112.522mm) on Top Layer And Track (69.977mm,111.684mm)(73.533mm,111.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R1-1(72.898mm,112.522mm) on Top Layer And Track (69.977mm,113.386mm)(73.533mm,113.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-1(72.898mm,112.522mm) on Top Layer And Track (71.323mm,111.887mm)(72.187mm,111.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R1-1(72.898mm,112.522mm) on Top Layer And Track (71.323mm,113.157mm)(72.187mm,113.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R1-1(72.898mm,112.522mm) on Top Layer And Track (73.533mm,111.684mm)(73.533mm,113.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R11-1(58.61mm,55.499mm) on Top Layer And Track (57.975mm,54.635mm)(57.975mm,56.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-1(58.61mm,55.499mm) on Top Layer And Track (57.975mm,54.635mm)(61.532mm,54.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-1(58.61mm,55.499mm) on Top Layer And Track (57.975mm,56.337mm)(61.532mm,56.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-1(58.61mm,55.499mm) on Top Layer And Track (59.322mm,54.864mm)(60.185mm,54.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-1(58.61mm,55.499mm) on Top Layer And Track (59.322mm,56.134mm)(60.185mm,56.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-2(60.896mm,55.499mm) on Top Layer And Track (57.975mm,54.635mm)(61.532mm,54.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-2(60.896mm,55.499mm) on Top Layer And Track (57.975mm,56.337mm)(61.532mm,56.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(60.896mm,55.499mm) on Top Layer And Track (59.322mm,54.864mm)(60.185mm,54.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R11-2(60.896mm,55.499mm) on Top Layer And Track (59.322mm,56.134mm)(60.185mm,56.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R11-2(60.896mm,55.499mm) on Top Layer And Track (61.532mm,54.635mm)(61.532mm,56.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R1-2(70.612mm,112.522mm) on Top Layer And Track (69.977mm,111.684mm)(69.977mm,113.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R1-2(70.612mm,112.522mm) on Top Layer And Track (69.977mm,111.684mm)(73.533mm,111.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R1-2(70.612mm,112.522mm) on Top Layer And Track (69.977mm,113.386mm)(73.533mm,113.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-2(70.612mm,112.522mm) on Top Layer And Track (71.323mm,111.887mm)(72.187mm,111.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-2(70.612mm,112.522mm) on Top Layer And Track (71.323mm,113.157mm)(72.187mm,113.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R12-1(77.343mm,48.895mm) on Top Layer And Track (74.422mm,48.057mm)(77.978mm,48.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R12-1(77.343mm,48.895mm) on Top Layer And Track (74.422mm,49.759mm)(77.978mm,49.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-1(77.343mm,48.895mm) on Top Layer And Track (75.768mm,48.26mm)(76.632mm,48.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R12-1(77.343mm,48.895mm) on Top Layer And Track (75.768mm,49.53mm)(76.632mm,49.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R12-1(77.343mm,48.895mm) on Top Layer And Track (77.978mm,48.057mm)(77.978mm,49.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R12-2(75.057mm,48.895mm) on Top Layer And Track (74.422mm,48.057mm)(74.422mm,49.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R12-2(75.057mm,48.895mm) on Top Layer And Track (74.422mm,48.057mm)(77.978mm,48.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R12-2(75.057mm,48.895mm) on Top Layer And Track (74.422mm,49.759mm)(77.978mm,49.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(75.057mm,48.895mm) on Top Layer And Track (75.768mm,48.26mm)(76.632mm,48.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(75.057mm,48.895mm) on Top Layer And Track (75.768mm,49.53mm)(76.632mm,49.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R13-1(60.897mm,59.182mm) on Top Layer And Track (57.975mm,58.344mm)(61.532mm,58.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R13-1(60.897mm,59.182mm) on Top Layer And Track (57.975mm,60.046mm)(61.532mm,60.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-1(60.897mm,59.182mm) on Top Layer And Track (59.322mm,58.547mm)(60.185mm,58.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R13-1(60.897mm,59.182mm) on Top Layer And Track (59.322mm,59.817mm)(60.185mm,59.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R13-1(60.897mm,59.182mm) on Top Layer And Track (61.532mm,58.344mm)(61.532mm,60.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R13-2(58.611mm,59.182mm) on Top Layer And Track (57.975mm,58.344mm)(57.975mm,60.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R13-2(58.611mm,59.182mm) on Top Layer And Track (57.975mm,58.344mm)(61.532mm,58.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R13-2(58.611mm,59.182mm) on Top Layer And Track (57.975mm,60.046mm)(61.532mm,60.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-2(58.611mm,59.182mm) on Top Layer And Track (59.322mm,58.547mm)(60.185mm,58.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-2(58.611mm,59.182mm) on Top Layer And Track (59.322mm,59.817mm)(60.185mm,59.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R14-1(77.343mm,45.085mm) on Top Layer And Track (74.422mm,44.247mm)(77.978mm,44.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R14-1(77.343mm,45.085mm) on Top Layer And Track (74.422mm,45.949mm)(77.978mm,45.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-1(77.343mm,45.085mm) on Top Layer And Track (75.768mm,44.45mm)(76.632mm,44.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R14-1(77.343mm,45.085mm) on Top Layer And Track (75.768mm,45.72mm)(76.632mm,45.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R14-1(77.343mm,45.085mm) on Top Layer And Track (77.978mm,44.247mm)(77.978mm,45.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R14-2(75.057mm,45.085mm) on Top Layer And Track (74.422mm,44.247mm)(74.422mm,45.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R14-2(75.057mm,45.085mm) on Top Layer And Track (74.422mm,44.247mm)(77.978mm,44.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R14-2(75.057mm,45.085mm) on Top Layer And Track (74.422mm,45.949mm)(77.978mm,45.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-2(75.057mm,45.085mm) on Top Layer And Track (75.768mm,44.45mm)(76.632mm,44.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-2(75.057mm,45.085mm) on Top Layer And Track (75.768mm,45.72mm)(76.632mm,45.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(107.848mm,54.508mm) on Top Layer And Track (106.248mm,48.108mm)(106.248mm,54.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(107.848mm,54.508mm) on Top Layer And Track (106.248mm,54.508mm)(109.448mm,54.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(107.848mm,54.508mm) on Top Layer And Track (109.448mm,48.108mm)(109.448mm,54.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-2(107.848mm,48.108mm) on Top Layer And Track (106.248mm,48.108mm)(106.248mm,54.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-2(107.848mm,48.108mm) on Top Layer And Track (106.248mm,48.108mm)(109.448mm,48.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-2(107.848mm,48.108mm) on Top Layer And Track (109.448mm,48.108mm)(109.448mm,54.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R16-1(58.61mm,47.898mm) on Top Layer And Track (57.975mm,47.034mm)(57.975mm,48.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R16-1(58.61mm,47.898mm) on Top Layer And Track (57.975mm,47.034mm)(61.532mm,47.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R16-1(58.61mm,47.898mm) on Top Layer And Track (57.975mm,48.736mm)(61.532mm,48.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-1(58.61mm,47.898mm) on Top Layer And Track (59.322mm,47.263mm)(60.185mm,47.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-1(58.61mm,47.898mm) on Top Layer And Track (59.322mm,48.533mm)(60.185mm,48.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R16-2(60.896mm,47.898mm) on Top Layer And Track (57.975mm,47.034mm)(61.532mm,47.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R16-2(60.896mm,47.898mm) on Top Layer And Track (57.975mm,48.736mm)(61.532mm,48.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-2(60.896mm,47.898mm) on Top Layer And Track (59.322mm,47.263mm)(60.185mm,47.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R16-2(60.896mm,47.898mm) on Top Layer And Track (59.322mm,48.533mm)(60.185mm,48.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R16-2(60.896mm,47.898mm) on Top Layer And Track (61.532mm,47.034mm)(61.532mm,48.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R17-1(58.61mm,44.069mm) on Top Layer And Track (57.975mm,43.205mm)(57.975mm,44.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R17-1(58.61mm,44.069mm) on Top Layer And Track (57.975mm,43.205mm)(61.532mm,43.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R17-1(58.61mm,44.069mm) on Top Layer And Track (57.975mm,44.907mm)(61.532mm,44.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-1(58.61mm,44.069mm) on Top Layer And Track (59.322mm,43.434mm)(60.185mm,43.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-1(58.61mm,44.069mm) on Top Layer And Track (59.322mm,44.704mm)(60.185mm,44.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R17-2(60.896mm,44.069mm) on Top Layer And Track (57.975mm,43.205mm)(61.532mm,43.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R17-2(60.896mm,44.069mm) on Top Layer And Track (57.975mm,44.907mm)(61.532mm,44.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-2(60.896mm,44.069mm) on Top Layer And Track (59.322mm,43.434mm)(60.185mm,43.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R17-2(60.896mm,44.069mm) on Top Layer And Track (59.322mm,44.704mm)(60.185mm,44.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R17-2(60.896mm,44.069mm) on Top Layer And Track (61.532mm,43.205mm)(61.532mm,44.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R18-1(103.022mm,48.082mm) on Top Layer And Track (100.101mm,47.244mm)(103.657mm,47.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R18-1(103.022mm,48.082mm) on Top Layer And Track (100.101mm,48.946mm)(103.657mm,48.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-1(103.022mm,48.082mm) on Top Layer And Track (101.448mm,47.447mm)(102.311mm,47.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R18-1(103.022mm,48.082mm) on Top Layer And Track (101.448mm,48.717mm)(102.311mm,48.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R18-1(103.022mm,48.082mm) on Top Layer And Track (103.657mm,47.244mm)(103.657mm,48.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R18-2(100.736mm,48.082mm) on Top Layer And Track (100.101mm,47.244mm)(100.101mm,48.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R18-2(100.736mm,48.082mm) on Top Layer And Track (100.101mm,47.244mm)(103.657mm,47.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R18-2(100.736mm,48.082mm) on Top Layer And Track (100.101mm,48.946mm)(103.657mm,48.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-2(100.736mm,48.082mm) on Top Layer And Track (101.448mm,47.447mm)(102.311mm,47.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-2(100.736mm,48.082mm) on Top Layer And Track (101.448mm,48.717mm)(102.311mm,48.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R19-1(95.225mm,48.59mm) on Top Layer And Track (92.304mm,47.752mm)(95.86mm,47.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R19-1(95.225mm,48.59mm) on Top Layer And Track (92.304mm,49.454mm)(95.86mm,49.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-1(95.225mm,48.59mm) on Top Layer And Track (93.65mm,47.955mm)(94.513mm,47.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R19-1(95.225mm,48.59mm) on Top Layer And Track (93.65mm,49.225mm)(94.513mm,49.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R19-1(95.225mm,48.59mm) on Top Layer And Track (95.86mm,47.752mm)(95.86mm,49.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R19-2(92.939mm,48.59mm) on Top Layer And Track (92.304mm,47.752mm)(92.304mm,49.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R19-2(92.939mm,48.59mm) on Top Layer And Track (92.304mm,47.752mm)(95.86mm,47.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R19-2(92.939mm,48.59mm) on Top Layer And Track (92.304mm,49.454mm)(95.86mm,49.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-2(92.939mm,48.59mm) on Top Layer And Track (93.65mm,47.955mm)(94.513mm,47.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-2(92.939mm,48.59mm) on Top Layer And Track (93.65mm,49.225mm)(94.513mm,49.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R20-1(100.686mm,44.348mm) on Top Layer And Track (100.051mm,43.485mm)(100.051mm,45.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R20-1(100.686mm,44.348mm) on Top Layer And Track (100.051mm,43.485mm)(103.607mm,43.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R20-1(100.686mm,44.348mm) on Top Layer And Track (100.051mm,45.187mm)(103.607mm,45.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R20-1(100.686mm,44.348mm) on Top Layer And Track (101.397mm,43.713mm)(102.26mm,43.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R20-1(100.686mm,44.348mm) on Top Layer And Track (101.397mm,44.983mm)(102.26mm,44.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R20-2(102.972mm,44.348mm) on Top Layer And Track (100.051mm,43.485mm)(103.607mm,43.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R20-2(102.972mm,44.348mm) on Top Layer And Track (100.051mm,45.187mm)(103.607mm,45.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R20-2(102.972mm,44.348mm) on Top Layer And Track (101.397mm,43.713mm)(102.26mm,43.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R20-2(102.972mm,44.348mm) on Top Layer And Track (101.397mm,44.983mm)(102.26mm,44.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R20-2(102.972mm,44.348mm) on Top Layer And Track (103.607mm,43.485mm)(103.607mm,45.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R2-1(70.612mm,109.22mm) on Top Layer And Track (69.977mm,108.356mm)(69.977mm,110.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-1(70.612mm,109.22mm) on Top Layer And Track (69.977mm,108.356mm)(73.533mm,108.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-1(70.612mm,109.22mm) on Top Layer And Track (69.977mm,110.058mm)(73.533mm,110.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(70.612mm,109.22mm) on Top Layer And Track (71.323mm,108.585mm)(72.187mm,108.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(70.612mm,109.22mm) on Top Layer And Track (71.323mm,109.855mm)(72.187mm,109.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R21-1(95.225mm,45.161mm) on Top Layer And Track (92.304mm,44.323mm)(95.86mm,44.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R21-1(95.225mm,45.161mm) on Top Layer And Track (92.304mm,46.025mm)(95.86mm,46.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R21-1(95.225mm,45.161mm) on Top Layer And Track (93.65mm,44.526mm)(94.513mm,44.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R21-1(95.225mm,45.161mm) on Top Layer And Track (93.65mm,45.796mm)(94.513mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R21-1(95.225mm,45.161mm) on Top Layer And Track (95.86mm,44.323mm)(95.86mm,46.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R21-2(92.939mm,45.161mm) on Top Layer And Track (92.304mm,44.323mm)(92.304mm,46.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R21-2(92.939mm,45.161mm) on Top Layer And Track (92.304mm,44.323mm)(95.86mm,44.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R21-2(92.939mm,45.161mm) on Top Layer And Track (92.304mm,46.025mm)(95.86mm,46.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R21-2(92.939mm,45.161mm) on Top Layer And Track (93.65mm,44.526mm)(94.513mm,44.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R21-2(92.939mm,45.161mm) on Top Layer And Track (93.65mm,45.796mm)(94.513mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-2(72.898mm,109.22mm) on Top Layer And Track (69.977mm,108.356mm)(73.533mm,108.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-2(72.898mm,109.22mm) on Top Layer And Track (69.977mm,110.058mm)(73.533mm,110.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-2(72.898mm,109.22mm) on Top Layer And Track (71.323mm,108.585mm)(72.187mm,108.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R2-2(72.898mm,109.22mm) on Top Layer And Track (71.323mm,109.855mm)(72.187mm,109.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R2-2(72.898mm,109.22mm) on Top Layer And Track (73.533mm,108.356mm)(73.533mm,110.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R3-1(115.545mm,103.073mm) on Bottom Layer And Track (114.91mm,102.235mm)(114.91mm,103.937mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R3-1(115.545mm,103.073mm) on Bottom Layer And Track (114.91mm,102.235mm)(118.466mm,102.235mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R3-1(115.545mm,103.073mm) on Bottom Layer And Track (114.91mm,103.937mm)(118.466mm,103.937mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-1(115.545mm,103.073mm) on Bottom Layer And Track (116.256mm,102.438mm)(117.119mm,102.438mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-1(115.545mm,103.073mm) on Bottom Layer And Track (116.256mm,103.708mm)(117.119mm,103.708mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R3-2(117.831mm,103.073mm) on Bottom Layer And Track (114.91mm,102.235mm)(118.466mm,102.235mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R3-2(117.831mm,103.073mm) on Bottom Layer And Track (114.91mm,103.937mm)(118.466mm,103.937mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-2(117.831mm,103.073mm) on Bottom Layer And Track (116.256mm,102.438mm)(117.119mm,102.438mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R3-2(117.831mm,103.073mm) on Bottom Layer And Track (116.256mm,103.708mm)(117.119mm,103.708mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R3-2(117.831mm,103.073mm) on Bottom Layer And Track (118.466mm,102.235mm)(118.466mm,103.937mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R4-1(115.494mm,98.857mm) on Bottom Layer And Track (114.859mm,98.019mm)(114.859mm,99.72mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-1(115.494mm,98.857mm) on Bottom Layer And Track (114.859mm,98.019mm)(118.415mm,98.019mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-1(115.494mm,98.857mm) on Bottom Layer And Track (114.859mm,99.72mm)(118.415mm,99.72mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-1(115.494mm,98.857mm) on Bottom Layer And Track (116.205mm,98.222mm)(117.069mm,98.222mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-1(115.494mm,98.857mm) on Bottom Layer And Track (116.205mm,99.492mm)(117.069mm,99.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-2(117.78mm,98.857mm) on Bottom Layer And Track (114.859mm,98.019mm)(118.415mm,98.019mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-2(117.78mm,98.857mm) on Bottom Layer And Track (114.859mm,99.72mm)(118.415mm,99.72mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-2(117.78mm,98.857mm) on Bottom Layer And Track (116.205mm,98.222mm)(117.069mm,98.222mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R4-2(117.78mm,98.857mm) on Bottom Layer And Track (116.205mm,99.492mm)(117.069mm,99.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R4-2(117.78mm,98.857mm) on Bottom Layer And Track (118.415mm,98.019mm)(118.415mm,99.72mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R5-1(72.898mm,95.25mm) on Top Layer And Track (69.977mm,94.412mm)(73.533mm,94.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R5-1(72.898mm,95.25mm) on Top Layer And Track (69.977mm,96.114mm)(73.533mm,96.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-1(72.898mm,95.25mm) on Top Layer And Track (71.323mm,94.615mm)(72.187mm,94.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R5-1(72.898mm,95.25mm) on Top Layer And Track (71.323mm,95.885mm)(72.187mm,95.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R5-1(72.898mm,95.25mm) on Top Layer And Track (73.533mm,94.412mm)(73.533mm,96.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R5-2(70.612mm,95.25mm) on Top Layer And Track (69.977mm,94.412mm)(69.977mm,96.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R5-2(70.612mm,95.25mm) on Top Layer And Track (69.977mm,94.412mm)(73.533mm,94.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R5-2(70.612mm,95.25mm) on Top Layer And Track (69.977mm,96.114mm)(73.533mm,96.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-2(70.612mm,95.25mm) on Top Layer And Track (71.323mm,94.615mm)(72.187mm,94.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-2(70.612mm,95.25mm) on Top Layer And Track (71.323mm,95.885mm)(72.187mm,95.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R6-1(70.612mm,91.694mm) on Top Layer And Track (69.977mm,90.83mm)(69.977mm,92.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R6-1(70.612mm,91.694mm) on Top Layer And Track (69.977mm,90.83mm)(73.533mm,90.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6-1(70.612mm,91.694mm) on Top Layer And Track (69.977mm,92.532mm)(73.533mm,92.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(70.612mm,91.694mm) on Top Layer And Track (71.323mm,91.059mm)(72.187mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(70.612mm,91.694mm) on Top Layer And Track (71.323mm,92.329mm)(72.187mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R6-2(72.898mm,91.694mm) on Top Layer And Track (69.977mm,90.83mm)(73.533mm,90.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6-2(72.898mm,91.694mm) on Top Layer And Track (69.977mm,92.532mm)(73.533mm,92.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-2(72.898mm,91.694mm) on Top Layer And Track (71.323mm,91.059mm)(72.187mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R6-2(72.898mm,91.694mm) on Top Layer And Track (71.323mm,92.329mm)(72.187mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R6-2(72.898mm,91.694mm) on Top Layer And Track (73.533mm,90.83mm)(73.533mm,92.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R7-1(90.551mm,63.5mm) on Top Layer And Track (87.63mm,62.662mm)(91.186mm,62.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R7-1(90.551mm,63.5mm) on Top Layer And Track (87.63mm,64.364mm)(91.186mm,64.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-1(90.551mm,63.5mm) on Top Layer And Track (88.976mm,62.865mm)(89.84mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R7-1(90.551mm,63.5mm) on Top Layer And Track (88.976mm,64.135mm)(89.84mm,64.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R7-1(90.551mm,63.5mm) on Top Layer And Track (91.186mm,62.662mm)(91.186mm,64.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R7-2(88.265mm,63.5mm) on Top Layer And Track (87.63mm,62.662mm)(87.63mm,64.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R7-2(88.265mm,63.5mm) on Top Layer And Track (87.63mm,62.662mm)(91.186mm,62.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R7-2(88.265mm,63.5mm) on Top Layer And Track (87.63mm,64.364mm)(91.186mm,64.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-2(88.265mm,63.5mm) on Top Layer And Track (88.976mm,62.865mm)(89.84mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-2(88.265mm,63.5mm) on Top Layer And Track (88.976mm,64.135mm)(89.84mm,64.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R8-1(94.234mm,71.501mm) on Top Layer And Track (93.599mm,70.637mm)(93.599mm,72.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R8-1(94.234mm,71.501mm) on Top Layer And Track (93.599mm,70.637mm)(97.155mm,70.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R8-1(94.234mm,71.501mm) on Top Layer And Track (93.599mm,72.339mm)(97.155mm,72.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(94.234mm,71.501mm) on Top Layer And Track (94.945mm,70.866mm)(95.809mm,70.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(94.234mm,71.501mm) on Top Layer And Track (94.945mm,72.136mm)(95.809mm,72.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R8-2(96.52mm,71.501mm) on Top Layer And Track (93.599mm,70.637mm)(97.155mm,70.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R8-2(96.52mm,71.501mm) on Top Layer And Track (93.599mm,72.339mm)(97.155mm,72.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-2(96.52mm,71.501mm) on Top Layer And Track (94.945mm,70.866mm)(95.809mm,70.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R8-2(96.52mm,71.501mm) on Top Layer And Track (94.945mm,72.136mm)(95.809mm,72.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R8-2(96.52mm,71.501mm) on Top Layer And Track (97.155mm,70.637mm)(97.155mm,72.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R9-1(94.234mm,74.93mm) on Top Layer And Track (93.599mm,74.066mm)(93.599mm,75.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R9-1(94.234mm,74.93mm) on Top Layer And Track (93.599mm,74.066mm)(97.155mm,74.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R9-1(94.234mm,74.93mm) on Top Layer And Track (93.599mm,75.768mm)(97.155mm,75.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-1(94.234mm,74.93mm) on Top Layer And Track (94.945mm,74.295mm)(95.809mm,74.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-1(94.234mm,74.93mm) on Top Layer And Track (94.945mm,75.565mm)(95.809mm,75.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R9-2(96.52mm,74.93mm) on Top Layer And Track (93.599mm,74.066mm)(97.155mm,74.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R9-2(96.52mm,74.93mm) on Top Layer And Track (93.599mm,75.768mm)(97.155mm,75.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-2(96.52mm,74.93mm) on Top Layer And Track (94.945mm,74.295mm)(95.809mm,74.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R9-2(96.52mm,74.93mm) on Top Layer And Track (94.945mm,75.565mm)(95.809mm,75.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R9-2(96.52mm,74.93mm) on Top Layer And Track (97.155mm,74.066mm)(97.155mm,75.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad RL1-1(84.582mm,72.898mm) on Multi-Layer And Track (86.106mm,65.405mm)(86.106mm,80.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad RL1-2(69.882mm,66.548mm) on Multi-Layer And Track (67.406mm,65.405mm)(86.106mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad RL1-3(69.882mm,79.248mm) on Multi-Layer And Track (67.406mm,80.405mm)(86.106mm,80.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad RL1-4(82.042mm,66.548mm) on Multi-Layer And Track (67.406mm,65.405mm)(86.106mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad RL1-5(82.042mm,79.248mm) on Multi-Layer And Track (67.406mm,80.405mm)(86.106mm,80.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-1(90.297mm,112.79mm) on Top Layer And Track (91.567mm,107.315mm)(91.567mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-2(90.297mm,110.49mm) on Top Layer And Track (91.567mm,107.315mm)(91.567mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-2(96.393mm,110.49mm) on Top Layer And Track (95.123mm,107.315mm)(95.123mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-3(90.297mm,108.19mm) on Top Layer And Track (91.567mm,107.315mm)(91.567mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :339

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Arc (100.254mm,51.206mm) on Top Overlay And Text "R18" (100.584mm,49.301mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Arc (114.803mm,48.057mm) on Top Overlay And Text "+" (113.101mm,49.174mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Arc (53.34mm,58.42mm) on Top Overlay And Text "+" (48.865mm,57.683mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Arc (70.448mm,100.965mm) on Top Overlay And Text "+" (68.746mm,102.083mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Arc (70.448mm,84.074mm) on Top Overlay And Text "+" (68.746mm,85.192mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Arc (86.843mm,92.182mm) on Top Overlay And Text "+" (85.725mm,90.48mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Arc (86.843mm,92.182mm) on Top Overlay And Text "C9" (85.954mm,95.58mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Arc (86.868mm,101.453mm) on Top Overlay And Text "+" (87.986mm,103.155mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Arc (93.726mm,63.119mm) on Top Overlay And Text "JP2" (92.913mm,61.138mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Arc (94.889mm,101.473mm) on Top Overlay And Text "+" (96.007mm,103.175mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "1" (53.848mm,67.564mm) on Top Overlay And Track (54.61mm,66.802mm)(54.61mm,71.882mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.004mm < 0.254mm) Between Text "3" (59.944mm,67.564mm) on Top Overlay And Track (59.69mm,66.802mm)(59.69mm,71.882mm) on Top Overlay Silk Text to Silk Clearance [0.004mm]
   Violation between Silk To Silk Clearance Constraint: (0.004mm < 0.254mm) Between Text "4" (59.944mm,70.104mm) on Top Overlay And Track (59.69mm,66.802mm)(59.69mm,71.882mm) on Top Overlay Silk Text to Silk Clearance [0.004mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Text "C1" (111.198mm,100.025mm) on Bottom Overlay And Track (108.864mm,99.72mm)(112.166mm,99.72mm) on Bottom Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C10" (94.107mm,80.061mm) on Top Overlay And Track (93.726mm,79.629mm)(97.028mm,79.629mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "C12" (94.107mm,64.77mm) on Top Overlay And Track (93.726mm,64.389mm)(97.028mm,64.389mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "C14" (58.547mm,53.213mm) on Top Overlay And Track (57.975mm,54.635mm)(61.532mm,54.635mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C14" (58.547mm,53.213mm) on Top Overlay And Track (58.166mm,52.705mm)(61.468mm,52.705mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (58.369mm,65.634mm) on Top Overlay And Track (54.61mm,66.802mm)(59.69mm,66.802mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "C16" (58.369mm,65.634mm) on Top Overlay And Track (57.988mm,65.253mm)(61.29mm,65.253mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (58.369mm,65.634mm) on Top Overlay And Track (59.69mm,66.802mm)(59.69mm,71.882mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C18" (100.444mm,52.984mm) on Top Overlay And Track (100.254mm,52.476mm)(103.556mm,52.476mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Text "C2" (111.531mm,104.242mm) on Bottom Overlay And Track (108.864mm,103.937mm)(112.166mm,103.937mm) on Bottom Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.254mm) Between Text "C4" (84.633mm,109.144mm) on Top Overlay And Track (83.693mm,110.49mm)(86.995mm,110.49mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C4" (84.633mm,109.144mm) on Top Overlay And Track (83.82mm,108.712mm)(87.122mm,108.712mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C6" (84.506mm,112.7mm) on Top Overlay And Track (83.693mm,112.268mm)(86.995mm,112.268mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.254mm) Between Text "C6" (84.506mm,112.7mm) on Top Overlay And Track (83.693mm,114.046mm)(86.995mm,114.046mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C7" (84.506mm,116.256mm) on Top Overlay And Track (83.693mm,115.824mm)(86.995mm,115.824mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "D1" (77.822mm,103.632mm) on Top Overlay And Track (74.676mm,103.122mm)(82.55mm,103.122mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "D3" (77.826mm,85.725mm) on Top Overlay And Track (74.676mm,85.215mm)(82.55mm,85.215mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "D5" (67.06mm,56.642mm) on Top Overlay And Track (64.139mm,56.132mm)(72.013mm,56.132mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "D7" (93.857mm,56.159mm) on Top Overlay And Track (90.907mm,55.7mm)(98.781mm,55.7mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "D7" (93.857mm,56.159mm) on Top Overlay And Track (92.659mm,57.556mm)(110.82mm,57.556mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "D8" (85.979mm,47.117mm) on Top Overlay And Track (86.489mm,43.684mm)(86.489mm,51.558mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "J2" (49.784mm,54.356mm) on Top Overlay And Track (43.815mm,53.975mm)(56.007mm,53.975mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.119mm < 0.254mm) Between Text "J3" (95.961mm,40.03mm) on Top Overlay And Track (83.185mm,41.656mm)(94.615mm,41.656mm) on Top Overlay Silk Text to Silk Clearance [0.119mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Text "J3" (95.961mm,40.03mm) on Top Overlay And Track (94.615mm,37.211mm)(94.615mm,41.656mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "J3" (95.961mm,40.03mm) on Top Overlay And Track (96.342mm,39.395mm)(96.342mm,40.157mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "JP1" (122.86mm,47.371mm) on Top Overlay And Track (123.342mm,46.711mm)(123.342mm,59.411mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "JP2" (92.913mm,61.138mm) on Top Overlay And Track (92.659mm,60.655mm)(110.82mm,60.655mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "JP2" (92.913mm,61.138mm) on Top Overlay And Track (93.726mm,62.611mm)(97.028mm,62.611mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "LED1" (93.802mm,68.682mm) on Top Overlay And Track (94.234mm,68.199mm)(94.234mm,68.326mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "LED1" (93.802mm,68.682mm) on Top Overlay And Track (94.234mm,68.326mm)(96.52mm,68.326mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "LED1" (93.802mm,68.682mm) on Top Overlay And Track (96.52mm,68.199mm)(96.52mm,68.326mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "P1" (84.48mm,55.88mm) on Top Overlay And Track (84.353mm,52.959mm)(84.353mm,55.499mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.131mm < 0.254mm) Between Text "P1" (84.48mm,55.88mm) on Top Overlay And Track (84.353mm,55.499mm)(89.433mm,55.499mm) on Top Overlay Silk Text to Silk Clearance [0.131mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q1" (87.762mm,70.658mm) on Top Overlay And Track (88.013mm,71.755mm)(88.013mm,79.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q1" (87.762mm,70.658mm) on Top Overlay And Track (88.013mm,71.755mm)(91.819mm,71.755mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "Q3" (83.388mm,42.164mm) on Top Overlay And Track (80.52mm,43.688mm)(84.326mm,43.688mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R1" (70.993mm,113.792mm) on Top Overlay And Track (69.977mm,113.386mm)(73.533mm,113.386mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "R10" (62.992mm,59.563mm) on Top Overlay And Track (57.975mm,60.046mm)(61.532mm,60.046mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "R10" (62.992mm,59.563mm) on Top Overlay And Track (61.532mm,58.344mm)(61.532mm,60.046mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.254mm) Between Text "R10" (62.992mm,59.563mm) on Top Overlay And Track (63.297mm,57.633mm)(63.297mm,64.033mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.254mm) Between Text "R11" (58.547mm,56.642mm) on Top Overlay And Track (57.975mm,56.337mm)(61.532mm,56.337mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R12" (74.93mm,50.165mm) on Top Overlay And Track (74.422mm,49.759mm)(77.978mm,49.759mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R13" (58.483mm,60.452mm) on Top Overlay And Track (57.975mm,60.046mm)(61.532mm,60.046mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R14" (75.057mm,46.355mm) on Top Overlay And Track (74.422mm,45.949mm)(77.978mm,45.949mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.254mm) Between Text "R15" (105.943mm,50.063mm) on Top Overlay And Track (106.248mm,48.108mm)(106.248mm,54.508mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R16" (58.483mm,49.168mm) on Top Overlay And Track (57.975mm,48.736mm)(61.532mm,48.736mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R17" (58.61mm,45.339mm) on Top Overlay And Track (57.975mm,44.907mm)(61.532mm,44.907mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R18" (100.584mm,49.301mm) on Top Overlay And Track (100.101mm,48.946mm)(103.657mm,48.946mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "R18" (100.584mm,49.301mm) on Top Overlay And Track (100.254mm,50.698mm)(103.556mm,50.698mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R19" (92.685mm,49.86mm) on Top Overlay And Track (92.304mm,49.454mm)(95.86mm,49.454mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R2" (70.866mm,110.414mm) on Top Overlay And Track (69.977mm,110.058mm)(73.533mm,110.058mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "R2" (70.866mm,110.414mm) on Top Overlay And Track (69.977mm,111.684mm)(73.533mm,111.684mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R20" (100.533mm,45.542mm) on Top Overlay And Track (100.051mm,45.187mm)(103.607mm,45.187mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "R21" (92.851mm,46.304mm) on Top Overlay And Track (92.304mm,46.025mm)(95.86mm,46.025mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "R21" (92.851mm,46.304mm) on Top Overlay And Track (92.304mm,47.752mm)(95.86mm,47.752mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R3" (117.424mm,104.292mm) on Bottom Overlay And Track (114.91mm,103.937mm)(118.466mm,103.937mm) on Bottom Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R4" (117.424mm,100.076mm) on Bottom Overlay And Track (114.859mm,99.72mm)(118.415mm,99.72mm) on Bottom Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R5" (70.866mm,96.52mm) on Top Overlay And Track (69.977mm,96.114mm)(73.533mm,96.114mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R6" (70.866mm,92.964mm) on Top Overlay And Track (69.977mm,92.532mm)(73.533mm,92.532mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "R6" (70.866mm,92.964mm) on Top Overlay And Track (69.977mm,94.412mm)(73.533mm,94.412mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R7" (88.646mm,64.77mm) on Top Overlay And Track (87.63mm,64.364mm)(91.186mm,64.364mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.254mm) Between Text "R8" (94.615mm,72.644mm) on Top Overlay And Track (93.599mm,72.339mm)(97.155mm,72.339mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "R8" (94.615mm,72.644mm) on Top Overlay And Track (93.599mm,74.066mm)(97.155mm,74.066mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R9" (94.615mm,76.124mm) on Top Overlay And Track (93.599mm,75.768mm)(97.155mm,75.768mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "RL1" (66.929mm,65.659mm) on Top Overlay And Track (67.406mm,65.405mm)(67.406mm,80.405mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "U3" (93.726mm,113.995mm) on Top Overlay And Track (91.567mm,113.665mm)(95.123mm,113.665mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "U3" (93.726mm,113.995mm) on Top Overlay And Track (95.123mm,107.315mm)(95.123mm,113.665mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
Rule Violations :80

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 496
Waived Violations : 0
Time Elapsed        : 00:00:01