<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Dec 20 20:29:07 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     test
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            2105 items scored, 1445 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.319ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             count_490__i10  (from clk +)
   Destination:    FD1P3JX    SP             chara_i0_i4  (to clk +)

   Delay:                   9.060ns  (29.2% logic, 70.8% route), 6 logic levels.

 Constraint Details:

      9.060ns data_path count_490__i10 to chara_i0_i4 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 4.319ns

 Path Details: count_490__i10 to chara_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_490__i10 (from clk)
Route         2   e 1.002                                  count[10]
LUT4        ---     0.448              A to Z              i4_2_lut
Route         1   e 0.788                                  n26
LUT4        ---     0.448              C to Z              i18_4_lut
Route         1   e 0.788                                  n40
LUT4        ---     0.448              B to Z              i20_4_lut
Route         1   e 0.788                                  n42
LUT4        ---     0.448              B to Z              i21_4_lut
Route        24   e 1.535                                  clk_enable_28
LUT4        ---     0.448              D to Z              i1_3_lut_rep_21_4_lut
Route        16   e 1.516                                  clk_enable_37
                  --------
                    9.060  (29.2% logic, 70.8% route), 6 logic levels.


Error:  The following path violates requirements by 4.319ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             count_490__i10  (from clk +)
   Destination:    FD1P3JX    SP             chara_i0_i9  (to clk +)

   Delay:                   9.060ns  (29.2% logic, 70.8% route), 6 logic levels.

 Constraint Details:

      9.060ns data_path count_490__i10 to chara_i0_i9 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 4.319ns

 Path Details: count_490__i10 to chara_i0_i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_490__i10 (from clk)
Route         2   e 1.002                                  count[10]
LUT4        ---     0.448              A to Z              i4_2_lut
Route         1   e 0.788                                  n26
LUT4        ---     0.448              C to Z              i18_4_lut
Route         1   e 0.788                                  n40
LUT4        ---     0.448              B to Z              i20_4_lut
Route         1   e 0.788                                  n42
LUT4        ---     0.448              B to Z              i21_4_lut
Route        24   e 1.535                                  clk_enable_28
LUT4        ---     0.448              D to Z              i1_3_lut_rep_21_4_lut
Route        16   e 1.516                                  clk_enable_37
                  --------
                    9.060  (29.2% logic, 70.8% route), 6 logic levels.


Error:  The following path violates requirements by 4.319ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             count_490__i10  (from clk +)
   Destination:    FD1P3JX    SP             chara_i0_i7  (to clk +)

   Delay:                   9.060ns  (29.2% logic, 70.8% route), 6 logic levels.

 Constraint Details:

      9.060ns data_path count_490__i10 to chara_i0_i7 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 4.319ns

 Path Details: count_490__i10 to chara_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_490__i10 (from clk)
Route         2   e 1.002                                  count[10]
LUT4        ---     0.448              A to Z              i4_2_lut
Route         1   e 0.788                                  n26
LUT4        ---     0.448              C to Z              i18_4_lut
Route         1   e 0.788                                  n40
LUT4        ---     0.448              B to Z              i20_4_lut
Route         1   e 0.788                                  n42
LUT4        ---     0.448              B to Z              i21_4_lut
Route        24   e 1.535                                  clk_enable_28
LUT4        ---     0.448              D to Z              i1_3_lut_rep_21_4_lut
Route        16   e 1.516                                  clk_enable_37
                  --------
                    9.060  (29.2% logic, 70.8% route), 6 logic levels.

Warning: 9.319 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|     9.319 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
clk_enable_28                           |      24|     912|     63.11%
                                        |        |        |
n42                                     |       1|     672|     46.51%
                                        |        |        |
n40                                     |       1|     408|     28.24%
                                        |        |        |
clk_enable_37                           |      16|     400|     27.68%
                                        |        |        |
n34                                     |       1|     204|     14.12%
                                        |        |        |
n36                                     |       1|     204|     14.12%
                                        |        |        |
n2340                                   |       7|     182|     12.60%
                                        |        |        |
n2333                                   |       7|     154|     10.66%
                                        |        |        |
n1134                                   |       5|     153|     10.59%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1445  Score: 3011867

Constraints cover  2105 paths, 178 nets, and 549 connections (94.5% coverage)


Peak memory: 204259328 bytes, TRCE: 749568 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
