From ef201de985bee3b425bddd578212f61f9f083aae Mon Sep 17 00:00:00 2001
From: Dinh Nguyen <dinguyen@opensource.altera.com>
Date: Fri, 29 May 2015 15:06:25 -0500
Subject: [PATCH 068/142] FogBugz #294156: Enable watchdog on Arria10

Enable watchdog timer on Arria10. On the A10, only watchdog1 is able to
trigger a reset reliably.

Also, there is a dependency on the bootloader to enable the boot_clk
source to be from the cb_intosc_hs_clk/2, versus from EOSC1. This
corresponds to the (SWCTRLBTCLKEN | SWCTRLBTCLKSEL) bits enabled
in the clock manager.

Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
[Original patch taken from
 https://github.com/altera-opensource/linux-socfpga.git
 tag rel_socfpga-4.8_17.03.01_pr]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm/boot/dts/socfpga_arria10_socdk.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi b/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
index 7b97af674b09..4fee13bdd57f 100644
--- a/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
+++ b/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
@@ -241,6 +241,6 @@
 	};
 };
 
-&usb0 {
+&watchdog1 {
 	status = "okay";
 };
-- 
2.11.0

