// ex.v
// 2020-11 @ https://github.com/seu-cs-class2/minisys-1a-cpu

`include "public.v"

// æŒ‡ä»¤æ‰§è¡Œæ¨¡å—
module ex (

  input rst,
  input wire[`ALUOpRange] aluop_in,
  input wire[`WordRange] data1_in,
  input wire[`WordRange] data2_in,
  input wire[`RegRangeLog2] wreg_addr_in,
  input wire wreg_e_in,

  output reg[`RegRangeLog2] wreg_addr_out,
  output reg wreg_e_out,
  output reg[`WordRange] wreg_data_out,

  input wire[`WordRange] hi_data_in,  //ã€æ­¤æ¡æŒ‡ä»¤ã?‘åœ¨è¯‘ç é˜¶æ®µæ—¶hiç»™å‡ºçš„å??
  input wire[`WordRange] lo_data_in,  //loç»™å‡ºçš„å??
  input wire mem_hilo_we_in, //ç›®å‰å¤„äºè®¿å­˜é˜¶æ®µçš„hi,loçš„å†™ä½¿èƒ½ï¼ˆå³è¯æ¡æŒ‡ä»¤çš„ä¸Šä¸?æ¡æŒ‡ä»¤ï¼‰
  input wire[`WordRange] mem_hi_data_in,  //è®¿å­˜é˜¶æ®µå†™å…¥hiçš„å??
  input wire[`WordRange] mem_lo_data_in,  //è®¿å­˜é˜¶æ®µå†™å…¥loçš„å??
  input wire wb_hilo_we_in,  //ç›®å‰å¤„äºå†™å›é˜¶æ®µçš„hiloå†™ä½¿èƒ½ï¼ˆå³è¯æ¡æŒ‡ä»¤çš„ä¸Šä¸¤æ¡æŒ‡ä»¤ï¼‰
  input wire[`WordRange] wb_hi_data_in,  //å†™å›é˜¶æ®µå†™å…¥hiçš„å??
  input wire[`WordRange] wb_lo_data_in,  //å†™å›é˜¶æ®µå†™å…¥loçš„å??
  
  output reg hilo_we_out,  //ã€æ­¤æ¡æŒ‡ä»¤ã?‘æ˜¯å¦è¦å†™hilo
  output reg[`WordRange] hi_data_out,  //å†™å…¥çš„hiæ•°æ®
  output reg[`WordRange] lo_data_out,  //å†™å…¥çš„loæ•°æ®


  output reg pause_req,

  input wire[`WordRange] link_addr_in, //??


  output reg[`WordRange] div_data1_signed,   // æœ‰ç¬¦å·é™¤æ³•çš„è¢«é™¤æ•?
  output reg[`WordRange] div_data2_signed,
  output reg[`WordRange] div_data1_unsigned,
  output reg[`WordRange] div_data2_unsigned,
  output reg div_data_valid_signed,   // æœ‰ç¬¦å·é™¤æ³•æ•°æ®æ˜¯å¦æœ‰æ•ˆï¼ˆæ˜¯å¦å¼?å§‹é™¤æ³•ï¼‰
  output reg div_data_valid_unsigned,
  input wire[`DivMulResultRange] div_result_signed,  // ç»“æœ 64ï¼ˆä½
  input wire div_result_valid_signed,  //æœ‰ç¬¦å·é™¤æ³•ç»“æœæ˜¯å¦æœ‰æ•ˆï¼ˆæœ‰æ•ˆè¯´æ˜é™¤æ³•ç»“æŸï¼Œåº”è¯¥è·å–ç»“æœï¼‰
  input wire[`DivMulResultRange] div_result_unsigned,
  input wire div_result_valid_unsigned

);

  reg[`WordRange] alu_res;  //aluçš„ç»“æ?
  reg[`WordRange] mov_res;  //è½¬ç§»æŒ‡ä»¤ï¼ˆå¦‚è¯»hiå’Œloï¼‰çš„ç»“æœ
  
  reg[`WordRange] hi_temp;  //æš‚å­˜hi
  reg[`WordRange] lo_temp;  //æš‚å­˜lo

  reg pause_for_div;

  alu u_alu (
  .data1      (data1_in),
  .data2      (data2_in),
  .op         (aluop_in),
  .res        (alu_res)
  );

  always @(*) begin
    if (rst == `Enable) begin
      alu_res <= `ZeroWord;
      wreg_e_out <= `Disable;
      pause_for_div <= `Disable;
      div_data_valid_signed <= `Disable;
      div_data_valid_unsigned <= `Disable;
      div_data1_signed <= `ZeroWord;
      div_data2_signed <= `ZeroWord;
      div_data1_unsigned <= `ZeroWord;
      div_data2_unsigned <= `ZeroWord;
    end else begin
      wreg_e_out <= wreg_e_in;
      wreg_addr_out <= wreg_addr_in;
      pause_for_div <= `Disable;
      div_data_valid_signed <= `Disable;
      div_data_valid_unsigned <= `Disable;
      div_data1_signed <= `ZeroWord;
      div_data2_signed <= `ZeroWord;
      div_data1_unsigned <= `ZeroWord;
      div_data2_unsigned <= `ZeroWord;
      // FIXME
      case (aluop_in)
        `ALUOP_DIV: begin
          if(div_result_valid_signed == `Disable) begin  //é™¤æ³•å°šæœªç»“æŸ
            div_data1_signed <= data1_in;
            div_data2_signed <= data2_in;
            div_data_valid_signed <= `Enable;  //æ•°æ®æœ‰æ•ˆ
            pause_for_div <= `Enable;  //æš‚åœæµæ°´çº?
          end else if(div_result_valid_signed == `Enable) begin  //é™¤æ³•ç»“æŸäº?
            div_data1_signed <= data1_in;
            div_data2_signed <= data2_in;
            div_data_valid_signed <= `Disable;  //æ•°æ®æ— æ•ˆ
            pause_for_div <= `Disable;  //å¯åŠ¨æµæ°´çº?
          end
        end
        `ALUOP_DIVU: begin
          if(div_result_valid_unsigned == `Disable) begin
            div_data1_unsigned <= data1_in;
            div_data2_unsigned <= data2_in;
            div_data_valid_unsigned <= `Enable;
            pause_for_div <= `Enable;
          end else if(div_result_valid_unsigned == `Enable) begin
            div_data1_unsigned <= data1_in;
            div_data2_unsigned <= data2_in;
            div_data_valid_unsigned <= `Disable;
            pause_for_div <= `Disable;
          end
        end
        `EXOP_JR,
        `EXOP_JALR,
        `EXOP_J,
        `EXOP_JAL,
        `EXOP_BEQ,
        `EXOP_BGTZ,
        `EXOP_BLEZ,
        `EXOP_BNE,
        `EXOP_BGEZ,
        `EXOP_BGEZAL,
        `EXOP_BLTZ,
        `EXOP_BLTZAL: begin
          wreg_data_out <= link_addr_in;
        end
        default: begin
          wreg_data_out <= alu_res;
        end
      endcase
    end
  end

  always @(*) begin
    pause_req = pause_for_div || 1'b0;    // å¦‚æœåç»­ä¹˜æ³•ä¹Ÿéœ€è¦æš‚åœæµæ°´çº¿å°±åœ¨æ­¤å¤„åŠ?
  end



  always @(*) begin
    if (rst == `Enable) begin
      hi_temp <= `ZeroWord;
      lo_temp <= `ZeroWord;
    // è§£å†³MEM-EXæµæ°´å†²çª
    end else if (mem_hilo_we_in == `Enable) begin  //å¦‚æœä¸Šä¸€æ¡æŒ‡ä»¤ä¹Ÿåœ¨å†™hilo
      hi_temp <= mem_hi_data_in;
      lo_temp <= mem_lo_data_in;
    // è§£å†³WB-EXæµæ°´å†²çª
    end else if (wb_hilo_we_in == `Enable) begin  //å¦‚æœä¸Šä¸¤æ¡æŒ‡ä»¤ä¹Ÿåœ¨å†™hilo
      hi_temp <= wb_hi_data_in;
      lo_temp <= wb_lo_data_in;  
    end else begin
      hi_temp <= hi_data_in;
      lo_temp <= lo_data_in;
    end
  end

  always @(*) begin
    if (rst == `Enable) begin
      mov_res <= `ZeroWord;
    end else begin
      case (aluop_in)
        `EXOP_MFHI: begin
          mov_res <= hi_temp;
        end
        `EXOP_MFLO: begin
          mov_res <= lo_temp;
        end
      endcase
    end
  end

  always @(*) begin
    if (rst == `Enable) begin
      hilo_we_out <= `Disable;
      hi_data_out <= `ZeroWord;
      lo_data_out <= `ZeroWord;
    end else begin
      case (aluop_in)
       `ALUOP_DIV: begin
         hilo_we_out <= `Enable;
         hi_data_out <= div_result_signed[63:32];
         lo_data_out <= div_result_signed[31:0];
       end
       `ALUOP_DIVU: begin
         hilo_we_out <= `Enable;
         hi_data_out <= div_result_unsigned[63:32];
         lo_data_out <= div_result_unsigned[31:0];
       end
       `EXOP_MTHI: begin
          hilo_we_out <= `Enable;
          hi_data_out <= data1_in;
          lo_data_out <= lo_data_in;
       end
       `EXOP_MTLO: begin
          hilo_we_out <= `Enable;
          hi_data_out <= hi_data_in;
          lo_data_out <= data1_in;
       end
      endcase
    end
  end

endmodule