INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-3248] data object 'data_store' is already declared [C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v:76]
WARNING: [VRFC 10-9364] second declaration of 'data_store' is ignored [C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v:76]
WARNING: [VRFC 10-3248] data object 'addr_store' is already declared [C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v:77]
WARNING: [VRFC 10-9364] second declaration of 'addr_store' is ignored [C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'WORD_SIZE' is redefined [C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v:2]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3248] data object 'r_num_inst' is already declared [C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v:147]
WARNING: [VRFC 10-9364] second declaration of 'r_num_inst' is ignored [C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v:147]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/new/datastall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastall_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/memory.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'WORD_SIZE' is redefined [C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/memory.v:4]
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/imports/Lab06_verilog_files/cpu_TB.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'WORD_SIZE' is redefined [C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/imports/Lab06_verilog_files/cpu_TB.v:3]
INFO: [VRFC 10-311] analyzing module cpu_TB
