// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "07/06/2022 21:07:30"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module clock_top (
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[3]~input_o ;
wire \clk_module|state[0]~0_combout ;
wire \clk_module|sec~1_combout ;
wire \clk_module|Add0~13_sumout ;
wire \clk_module|Equal2~0_combout ;
wire \clk_module|Equal1~0_combout ;
wire \clk_module|Equal1~2_combout ;
wire \clk_module|Equal1~1_combout ;
wire \clk_module|Equal2~1_combout ;
wire \clk_module|counter[0]~0_combout ;
wire \clk_module|Add0~14 ;
wire \clk_module|Add0~41_sumout ;
wire \clk_module|Add0~42 ;
wire \clk_module|Add0~37_sumout ;
wire \clk_module|Add0~38 ;
wire \clk_module|Add0~45_sumout ;
wire \clk_module|Add0~46 ;
wire \clk_module|Add0~49_sumout ;
wire \clk_module|Add0~50 ;
wire \clk_module|Add0~53_sumout ;
wire \clk_module|Add0~54 ;
wire \clk_module|Add0~57_sumout ;
wire \clk_module|Add0~58 ;
wire \clk_module|Add0~101_sumout ;
wire \clk_module|Add0~102 ;
wire \clk_module|Add0~33_sumout ;
wire \clk_module|Add0~34 ;
wire \clk_module|Add0~21_sumout ;
wire \clk_module|Add0~22 ;
wire \clk_module|Add0~17_sumout ;
wire \clk_module|Add0~18 ;
wire \clk_module|Add0~25_sumout ;
wire \clk_module|Add0~26 ;
wire \clk_module|Add0~65_sumout ;
wire \clk_module|Add0~66 ;
wire \clk_module|Add0~69_sumout ;
wire \clk_module|Add0~70 ;
wire \clk_module|Add0~73_sumout ;
wire \clk_module|Add0~74 ;
wire \clk_module|Add0~77_sumout ;
wire \clk_module|Add0~78 ;
wire \clk_module|Add0~29_sumout ;
wire \clk_module|Add0~30 ;
wire \clk_module|Add0~81_sumout ;
wire \clk_module|Add0~82 ;
wire \clk_module|Add0~5_sumout ;
wire \clk_module|Add0~6 ;
wire \clk_module|Add0~85_sumout ;
wire \clk_module|Add0~86 ;
wire \clk_module|Add0~89_sumout ;
wire \clk_module|Add0~90 ;
wire \clk_module|Add0~93_sumout ;
wire \clk_module|Add0~94 ;
wire \clk_module|Add0~97_sumout ;
wire \clk_module|Add0~98 ;
wire \clk_module|Add0~61_sumout ;
wire \clk_module|Add0~62 ;
wire \clk_module|Add0~9_sumout ;
wire \clk_module|Add0~10 ;
wire \clk_module|Add0~1_sumout ;
wire \clk_module|Equal1~3_combout ;
wire \clk_module|Equal1~4_combout ;
wire \clk_module|Equal1~5_combout ;
wire \clk_module|increase_second|LessThan0~1_combout ;
wire \clk_module|sec~2_combout ;
wire \clk_module|sec~3_combout ;
wire \clk_module|sec~5_combout ;
wire \clk_module|sec~4_combout ;
wire \clk_module|increase_second|LessThan0~0_combout ;
wire \clk_module|sec~0_combout ;
wire \sec_bcd_conversion|out1[3]~2_combout ;
wire \sec_bcd_conversion|out1[2]~1_combout ;
wire \sec_bcd_conversion|out1[1]~0_combout ;
wire \sec_1|WideOr6~0_combout ;
wire \sec_1|WideOr5~0_combout ;
wire \sec_1|WideOr4~0_combout ;
wire \sec_1|WideOr3~0_combout ;
wire \sec_1|WideOr2~0_combout ;
wire \sec_1|WideOr1~0_combout ;
wire \sec_1|WideOr0~0_combout ;
wire \sec_2|WideOr6~0_combout ;
wire \sec_2|WideOr5~0_combout ;
wire \sec_2|Decoder0~0_combout ;
wire \sec_2|WideOr2~0_combout ;
wire \sec_2|WideOr1~0_combout ;
wire \sec_2|WideOr0~0_combout ;
wire \clk_module|Selector13~0_combout ;
wire \clk_module|Selector16~0_combout ;
wire \clk_module|min~0_combout ;
wire \clk_module|min[0]~1_combout ;
wire \clk_module|LessThan1~2_combout ;
wire \clk_module|Add5~3_combout ;
wire \clk_module|increase_second|Add1~1_combout ;
wire \clk_module|min~4_combout ;
wire \clk_module|Selector11~0_combout ;
wire \clk_module|LessThan1~3_combout ;
wire \clk_module|min~2_combout ;
wire \clk_module|Add5~0_combout ;
wire \clk_module|Add5~4_combout ;
wire \clk_module|Add5~1_combout ;
wire \clk_module|Selector14~0_combout ;
wire \clk_module|Selector12~1_combout ;
wire \clk_module|Selector12~0_combout ;
wire \clk_module|min~5_combout ;
wire \clk_module|increase_second|LessThan1~0_combout ;
wire \clk_module|min~6_combout ;
wire \clk_module|Add5~2_combout ;
wire \clk_module|increase_second|Add1~0_combout ;
wire \clk_module|min~3_combout ;
wire \min_bcd_conversion|out1[1]~0_combout ;
wire \min_bcd_conversion|out1[3]~2_combout ;
wire \min_bcd_conversion|out1[2]~1_combout ;
wire \min_1|WideOr6~0_combout ;
wire \min_1|WideOr5~0_combout ;
wire \min_1|WideOr4~0_combout ;
wire \min_1|WideOr3~0_combout ;
wire \min_1|WideOr2~0_combout ;
wire \min_1|WideOr1~0_combout ;
wire \min_1|WideOr0~0_combout ;
wire \min_2|WideOr6~0_combout ;
wire \min_2|WideOr5~0_combout ;
wire \min_2|Decoder0~0_combout ;
wire \min_2|WideOr2~0_combout ;
wire \min_2|WideOr1~0_combout ;
wire \min_2|WideOr0~0_combout ;
wire \KEY[1]~input_o ;
wire \KEY[1]~inputCLKENA0_outclk ;
wire \clk_module|add_hr[3]~9_combout ;
wire \clk_module|add_hr[0]~1_combout ;
wire \KEY[2]~input_o ;
wire \clk_module|add_hr[0]~25_combout ;
wire \clk_module|add_hr[0]~3_combout ;
wire \clk_module|add_hr[0]~_emulated_q ;
wire \clk_module|add_hr[0]~2_combout ;
wire \clk_module|Add2~0_combout ;
wire \clk_module|hr[2]~0_combout ;
wire \clk_module|increase_second|Add2~0_combout ;
wire \clk_module|hr~5_combout ;
wire \clk_module|hr[2]~2_combout ;
wire \clk_module|add_hr[2]~13_combout ;
wire \clk_module|Selector19~1_combout ;
wire \clk_module|add_hr[2]~26_combout ;
wire \clk_module|add_hr[2]~15_combout ;
wire \clk_module|add_hr[2]~_emulated_q ;
wire \clk_module|add_hr[2]~14_combout ;
wire \clk_module|Selector18~0_combout ;
wire \clk_module|Selector19~0_combout ;
wire \clk_module|Selector17~0_combout ;
wire \clk_module|add_hr[3]~11_combout ;
wire \clk_module|add_hr[3]~_emulated_q ;
wire \clk_module|add_hr[3]~10_combout ;
wire \clk_module|hr~4_combout ;
wire \clk_module|add_hr[4]~5_combout ;
wire \clk_module|add_hr[4]~7_combout ;
wire \clk_module|add_hr[4]~_emulated_q ;
wire \clk_module|add_hr[4]~6_combout ;
wire \clk_module|LessThan2~0_combout ;
wire \clk_module|hr~1_combout ;
wire \clk_module|hr~9_combout ;
wire \clk_module|add_hr[1]~17_combout ;
wire \clk_module|Selector20~0_combout ;
wire \clk_module|Selector21~0_combout ;
wire \clk_module|add_hr[1]~19_combout ;
wire \clk_module|add_hr[1]~_emulated_q ;
wire \clk_module|add_hr[1]~18_combout ;
wire \clk_module|hr~3_combout ;
wire \hr_bcd_conversion|out1[3]~2_combout ;
wire \hr_bcd_conversion|out1[2]~1_combout ;
wire \hr_bcd_conversion|out1[1]~0_combout ;
wire \hr_1|WideOr6~0_combout ;
wire \hr_1|WideOr5~0_combout ;
wire \hr_1|WideOr4~0_combout ;
wire \hr_1|WideOr3~0_combout ;
wire \hr_1|WideOr2~0_combout ;
wire \hr_1|WideOr1~0_combout ;
wire \hr_1|WideOr0~0_combout ;
wire \hr_2|Decoder0~0_combout ;
wire \hr_2|Decoder0~1_combout ;
wire \hr_bcd_conversion|out2[0]~0_combout ;
wire \hr_2|Decoder0~2_combout ;
wire \hr_bcd_conversion|LessThan1~0_combout ;
wire [25:0] \clk_module|counter ;
wire [5:0] \clk_module|sec ;
wire [5:0] \clk_module|min ;
wire [4:0] \clk_module|hr ;
wire [31:0] \clk_module|state ;


// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\sec_1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\sec_1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\sec_1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\sec_1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\sec_1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(!\sec_1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(\sec_1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\sec_2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\sec_2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\sec_2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\sec_2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\sec_2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\sec_2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\sec_2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\min_1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\min_1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(!\min_1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\min_1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\min_1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(!\min_1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(\min_1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\min_2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\min_2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\min_2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\min_2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\min_2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\min_2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(\min_2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\hr_1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\hr_1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\hr_1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\hr_1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\hr_1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(!\hr_1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(\hr_1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(!\hr_2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\hr_2|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(!\hr_2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(!\hr_bcd_conversion|out2[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\hr_2|Decoder0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\hr_bcd_conversion|LessThan1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N51
cyclonev_lcell_comb \clk_module|state[0]~0 (
// Equation(s):
// \clk_module|state[0]~0_combout  = ( !\clk_module|state [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_module|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|state[0]~0 .extended_lut = "off";
defparam \clk_module|state[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clk_module|state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N26
dffeas \clk_module|state[0] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\clk_module|state[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|state[0] .is_wysiwyg = "true";
defparam \clk_module|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N54
cyclonev_lcell_comb \clk_module|sec~1 (
// Equation(s):
// \clk_module|sec~1_combout  = ( !\clk_module|increase_second|LessThan0~0_combout  & ( (!\clk_module|state [0] & (!\clk_module|sec [0] $ (!\clk_module|sec [1]))) ) )

	.dataa(!\clk_module|state [0]),
	.datab(!\clk_module|sec [0]),
	.datac(gnd),
	.datad(!\clk_module|sec [1]),
	.datae(gnd),
	.dataf(!\clk_module|increase_second|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|sec~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|sec~1 .extended_lut = "off";
defparam \clk_module|sec~1 .lut_mask = 64'h2288228800000000;
defparam \clk_module|sec~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N30
cyclonev_lcell_comb \clk_module|Add0~13 (
// Equation(s):
// \clk_module|Add0~13_sumout  = SUM(( \clk_module|counter [0] ) + ( VCC ) + ( !VCC ))
// \clk_module|Add0~14  = CARRY(( \clk_module|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\clk_module|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~13_sumout ),
	.cout(\clk_module|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~13 .extended_lut = "off";
defparam \clk_module|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \clk_module|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N54
cyclonev_lcell_comb \clk_module|Equal2~0 (
// Equation(s):
// \clk_module|Equal2~0_combout  = ( \clk_module|counter [12] & ( \clk_module|counter [15] & ( (\clk_module|counter [17] & (\clk_module|counter [14] & (\clk_module|counter [23] & \clk_module|counter [13]))) ) ) )

	.dataa(!\clk_module|counter [17]),
	.datab(!\clk_module|counter [14]),
	.datac(!\clk_module|counter [23]),
	.datad(!\clk_module|counter [13]),
	.datae(!\clk_module|counter [12]),
	.dataf(!\clk_module|counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Equal2~0 .extended_lut = "off";
defparam \clk_module|Equal2~0 .lut_mask = 64'h0000000000000001;
defparam \clk_module|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N57
cyclonev_lcell_comb \clk_module|Equal1~0 (
// Equation(s):
// \clk_module|Equal1~0_combout  = ( !\clk_module|counter [24] & ( !\clk_module|counter [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_module|counter [18]),
	.datae(gnd),
	.dataf(!\clk_module|counter [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Equal1~0 .extended_lut = "off";
defparam \clk_module|Equal1~0 .lut_mask = 64'hFF00FF0000000000;
defparam \clk_module|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N0
cyclonev_lcell_comb \clk_module|Equal1~2 (
// Equation(s):
// \clk_module|Equal1~2_combout  = ( !\clk_module|counter [2] & ( !\clk_module|counter [6] & ( (!\clk_module|counter [3] & (!\clk_module|counter [4] & (!\clk_module|counter [1] & !\clk_module|counter [5]))) ) ) )

	.dataa(!\clk_module|counter [3]),
	.datab(!\clk_module|counter [4]),
	.datac(!\clk_module|counter [1]),
	.datad(!\clk_module|counter [5]),
	.datae(!\clk_module|counter [2]),
	.dataf(!\clk_module|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Equal1~2 .extended_lut = "off";
defparam \clk_module|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \clk_module|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N51
cyclonev_lcell_comb \clk_module|Equal1~1 (
// Equation(s):
// \clk_module|Equal1~1_combout  = ( !\clk_module|counter [0] & ( !\clk_module|counter [8] & ( (!\clk_module|counter [11] & (!\clk_module|counter [16] & (!\clk_module|counter [9] & !\clk_module|counter [10]))) ) ) )

	.dataa(!\clk_module|counter [11]),
	.datab(!\clk_module|counter [16]),
	.datac(!\clk_module|counter [9]),
	.datad(!\clk_module|counter [10]),
	.datae(!\clk_module|counter [0]),
	.dataf(!\clk_module|counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Equal1~1 .extended_lut = "off";
defparam \clk_module|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \clk_module|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N42
cyclonev_lcell_comb \clk_module|Equal2~1 (
// Equation(s):
// \clk_module|Equal2~1_combout  = ( \clk_module|counter [21] & ( \clk_module|counter [25] & ( (\clk_module|counter [19] & (\clk_module|counter [22] & (\clk_module|counter [20] & \clk_module|counter [7]))) ) ) )

	.dataa(!\clk_module|counter [19]),
	.datab(!\clk_module|counter [22]),
	.datac(!\clk_module|counter [20]),
	.datad(!\clk_module|counter [7]),
	.datae(!\clk_module|counter [21]),
	.dataf(!\clk_module|counter [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Equal2~1 .extended_lut = "off";
defparam \clk_module|Equal2~1 .lut_mask = 64'h0000000000000001;
defparam \clk_module|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N0
cyclonev_lcell_comb \clk_module|counter[0]~0 (
// Equation(s):
// \clk_module|counter[0]~0_combout  = ( \clk_module|Equal1~1_combout  & ( \clk_module|Equal2~1_combout  & ( ((\clk_module|Equal2~0_combout  & (\clk_module|Equal1~0_combout  & \clk_module|Equal1~2_combout ))) # (\clk_module|state [0]) ) ) ) # ( 
// !\clk_module|Equal1~1_combout  & ( \clk_module|Equal2~1_combout  & ( \clk_module|state [0] ) ) ) # ( \clk_module|Equal1~1_combout  & ( !\clk_module|Equal2~1_combout  & ( \clk_module|state [0] ) ) ) # ( !\clk_module|Equal1~1_combout  & ( 
// !\clk_module|Equal2~1_combout  & ( \clk_module|state [0] ) ) )

	.dataa(!\clk_module|Equal2~0_combout ),
	.datab(!\clk_module|Equal1~0_combout ),
	.datac(!\clk_module|state [0]),
	.datad(!\clk_module|Equal1~2_combout ),
	.datae(!\clk_module|Equal1~1_combout ),
	.dataf(!\clk_module|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|counter[0]~0 .extended_lut = "off";
defparam \clk_module|counter[0]~0 .lut_mask = 64'h0F0F0F0F0F0F0F1F;
defparam \clk_module|counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N32
dffeas \clk_module|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[0] .is_wysiwyg = "true";
defparam \clk_module|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N33
cyclonev_lcell_comb \clk_module|Add0~41 (
// Equation(s):
// \clk_module|Add0~41_sumout  = SUM(( \clk_module|counter [1] ) + ( GND ) + ( \clk_module|Add0~14  ))
// \clk_module|Add0~42  = CARRY(( \clk_module|counter [1] ) + ( GND ) + ( \clk_module|Add0~14  ))

	.dataa(!\clk_module|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~41_sumout ),
	.cout(\clk_module|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~41 .extended_lut = "off";
defparam \clk_module|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_module|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N35
dffeas \clk_module|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[1] .is_wysiwyg = "true";
defparam \clk_module|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N36
cyclonev_lcell_comb \clk_module|Add0~37 (
// Equation(s):
// \clk_module|Add0~37_sumout  = SUM(( \clk_module|counter [2] ) + ( GND ) + ( \clk_module|Add0~42  ))
// \clk_module|Add0~38  = CARRY(( \clk_module|counter [2] ) + ( GND ) + ( \clk_module|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~37_sumout ),
	.cout(\clk_module|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~37 .extended_lut = "off";
defparam \clk_module|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N38
dffeas \clk_module|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[2] .is_wysiwyg = "true";
defparam \clk_module|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N39
cyclonev_lcell_comb \clk_module|Add0~45 (
// Equation(s):
// \clk_module|Add0~45_sumout  = SUM(( \clk_module|counter [3] ) + ( GND ) + ( \clk_module|Add0~38  ))
// \clk_module|Add0~46  = CARRY(( \clk_module|counter [3] ) + ( GND ) + ( \clk_module|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~45_sumout ),
	.cout(\clk_module|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~45 .extended_lut = "off";
defparam \clk_module|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N41
dffeas \clk_module|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[3] .is_wysiwyg = "true";
defparam \clk_module|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N42
cyclonev_lcell_comb \clk_module|Add0~49 (
// Equation(s):
// \clk_module|Add0~49_sumout  = SUM(( \clk_module|counter [4] ) + ( GND ) + ( \clk_module|Add0~46  ))
// \clk_module|Add0~50  = CARRY(( \clk_module|counter [4] ) + ( GND ) + ( \clk_module|Add0~46  ))

	.dataa(gnd),
	.datab(!\clk_module|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~49_sumout ),
	.cout(\clk_module|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~49 .extended_lut = "off";
defparam \clk_module|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_module|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N44
dffeas \clk_module|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[4] .is_wysiwyg = "true";
defparam \clk_module|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N45
cyclonev_lcell_comb \clk_module|Add0~53 (
// Equation(s):
// \clk_module|Add0~53_sumout  = SUM(( \clk_module|counter [5] ) + ( GND ) + ( \clk_module|Add0~50  ))
// \clk_module|Add0~54  = CARRY(( \clk_module|counter [5] ) + ( GND ) + ( \clk_module|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~53_sumout ),
	.cout(\clk_module|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~53 .extended_lut = "off";
defparam \clk_module|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N47
dffeas \clk_module|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[5] .is_wysiwyg = "true";
defparam \clk_module|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N48
cyclonev_lcell_comb \clk_module|Add0~57 (
// Equation(s):
// \clk_module|Add0~57_sumout  = SUM(( \clk_module|counter [6] ) + ( GND ) + ( \clk_module|Add0~54  ))
// \clk_module|Add0~58  = CARRY(( \clk_module|counter [6] ) + ( GND ) + ( \clk_module|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~57_sumout ),
	.cout(\clk_module|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~57 .extended_lut = "off";
defparam \clk_module|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N50
dffeas \clk_module|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[6] .is_wysiwyg = "true";
defparam \clk_module|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N51
cyclonev_lcell_comb \clk_module|Add0~101 (
// Equation(s):
// \clk_module|Add0~101_sumout  = SUM(( \clk_module|counter [7] ) + ( GND ) + ( \clk_module|Add0~58  ))
// \clk_module|Add0~102  = CARRY(( \clk_module|counter [7] ) + ( GND ) + ( \clk_module|Add0~58  ))

	.dataa(!\clk_module|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~101_sumout ),
	.cout(\clk_module|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~101 .extended_lut = "off";
defparam \clk_module|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_module|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N53
dffeas \clk_module|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[7] .is_wysiwyg = "true";
defparam \clk_module|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N54
cyclonev_lcell_comb \clk_module|Add0~33 (
// Equation(s):
// \clk_module|Add0~33_sumout  = SUM(( \clk_module|counter [8] ) + ( GND ) + ( \clk_module|Add0~102  ))
// \clk_module|Add0~34  = CARRY(( \clk_module|counter [8] ) + ( GND ) + ( \clk_module|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~33_sumout ),
	.cout(\clk_module|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~33 .extended_lut = "off";
defparam \clk_module|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N56
dffeas \clk_module|counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[8] .is_wysiwyg = "true";
defparam \clk_module|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N57
cyclonev_lcell_comb \clk_module|Add0~21 (
// Equation(s):
// \clk_module|Add0~21_sumout  = SUM(( \clk_module|counter [9] ) + ( GND ) + ( \clk_module|Add0~34  ))
// \clk_module|Add0~22  = CARRY(( \clk_module|counter [9] ) + ( GND ) + ( \clk_module|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~21_sumout ),
	.cout(\clk_module|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~21 .extended_lut = "off";
defparam \clk_module|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N59
dffeas \clk_module|counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[9] .is_wysiwyg = "true";
defparam \clk_module|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N0
cyclonev_lcell_comb \clk_module|Add0~17 (
// Equation(s):
// \clk_module|Add0~17_sumout  = SUM(( \clk_module|counter [10] ) + ( GND ) + ( \clk_module|Add0~22  ))
// \clk_module|Add0~18  = CARRY(( \clk_module|counter [10] ) + ( GND ) + ( \clk_module|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~17_sumout ),
	.cout(\clk_module|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~17 .extended_lut = "off";
defparam \clk_module|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N2
dffeas \clk_module|counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[10] .is_wysiwyg = "true";
defparam \clk_module|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N3
cyclonev_lcell_comb \clk_module|Add0~25 (
// Equation(s):
// \clk_module|Add0~25_sumout  = SUM(( \clk_module|counter [11] ) + ( GND ) + ( \clk_module|Add0~18  ))
// \clk_module|Add0~26  = CARRY(( \clk_module|counter [11] ) + ( GND ) + ( \clk_module|Add0~18  ))

	.dataa(!\clk_module|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~25_sumout ),
	.cout(\clk_module|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~25 .extended_lut = "off";
defparam \clk_module|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_module|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N5
dffeas \clk_module|counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[11] .is_wysiwyg = "true";
defparam \clk_module|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N6
cyclonev_lcell_comb \clk_module|Add0~65 (
// Equation(s):
// \clk_module|Add0~65_sumout  = SUM(( \clk_module|counter [12] ) + ( GND ) + ( \clk_module|Add0~26  ))
// \clk_module|Add0~66  = CARRY(( \clk_module|counter [12] ) + ( GND ) + ( \clk_module|Add0~26  ))

	.dataa(gnd),
	.datab(!\clk_module|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~65_sumout ),
	.cout(\clk_module|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~65 .extended_lut = "off";
defparam \clk_module|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_module|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N8
dffeas \clk_module|counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[12] .is_wysiwyg = "true";
defparam \clk_module|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N9
cyclonev_lcell_comb \clk_module|Add0~69 (
// Equation(s):
// \clk_module|Add0~69_sumout  = SUM(( \clk_module|counter [13] ) + ( GND ) + ( \clk_module|Add0~66  ))
// \clk_module|Add0~70  = CARRY(( \clk_module|counter [13] ) + ( GND ) + ( \clk_module|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~69_sumout ),
	.cout(\clk_module|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~69 .extended_lut = "off";
defparam \clk_module|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N11
dffeas \clk_module|counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[13] .is_wysiwyg = "true";
defparam \clk_module|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N12
cyclonev_lcell_comb \clk_module|Add0~73 (
// Equation(s):
// \clk_module|Add0~73_sumout  = SUM(( \clk_module|counter [14] ) + ( GND ) + ( \clk_module|Add0~70  ))
// \clk_module|Add0~74  = CARRY(( \clk_module|counter [14] ) + ( GND ) + ( \clk_module|Add0~70  ))

	.dataa(gnd),
	.datab(!\clk_module|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~73_sumout ),
	.cout(\clk_module|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~73 .extended_lut = "off";
defparam \clk_module|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_module|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N14
dffeas \clk_module|counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[14] .is_wysiwyg = "true";
defparam \clk_module|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N15
cyclonev_lcell_comb \clk_module|Add0~77 (
// Equation(s):
// \clk_module|Add0~77_sumout  = SUM(( \clk_module|counter [15] ) + ( GND ) + ( \clk_module|Add0~74  ))
// \clk_module|Add0~78  = CARRY(( \clk_module|counter [15] ) + ( GND ) + ( \clk_module|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~77_sumout ),
	.cout(\clk_module|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~77 .extended_lut = "off";
defparam \clk_module|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N17
dffeas \clk_module|counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[15] .is_wysiwyg = "true";
defparam \clk_module|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N18
cyclonev_lcell_comb \clk_module|Add0~29 (
// Equation(s):
// \clk_module|Add0~29_sumout  = SUM(( \clk_module|counter [16] ) + ( GND ) + ( \clk_module|Add0~78  ))
// \clk_module|Add0~30  = CARRY(( \clk_module|counter [16] ) + ( GND ) + ( \clk_module|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~29_sumout ),
	.cout(\clk_module|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~29 .extended_lut = "off";
defparam \clk_module|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N20
dffeas \clk_module|counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[16] .is_wysiwyg = "true";
defparam \clk_module|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N21
cyclonev_lcell_comb \clk_module|Add0~81 (
// Equation(s):
// \clk_module|Add0~81_sumout  = SUM(( \clk_module|counter [17] ) + ( GND ) + ( \clk_module|Add0~30  ))
// \clk_module|Add0~82  = CARRY(( \clk_module|counter [17] ) + ( GND ) + ( \clk_module|Add0~30  ))

	.dataa(!\clk_module|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~81_sumout ),
	.cout(\clk_module|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~81 .extended_lut = "off";
defparam \clk_module|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_module|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N23
dffeas \clk_module|counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[17] .is_wysiwyg = "true";
defparam \clk_module|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N24
cyclonev_lcell_comb \clk_module|Add0~5 (
// Equation(s):
// \clk_module|Add0~5_sumout  = SUM(( \clk_module|counter [18] ) + ( GND ) + ( \clk_module|Add0~82  ))
// \clk_module|Add0~6  = CARRY(( \clk_module|counter [18] ) + ( GND ) + ( \clk_module|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~5_sumout ),
	.cout(\clk_module|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~5 .extended_lut = "off";
defparam \clk_module|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N26
dffeas \clk_module|counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[18] .is_wysiwyg = "true";
defparam \clk_module|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N27
cyclonev_lcell_comb \clk_module|Add0~85 (
// Equation(s):
// \clk_module|Add0~85_sumout  = SUM(( \clk_module|counter [19] ) + ( GND ) + ( \clk_module|Add0~6  ))
// \clk_module|Add0~86  = CARRY(( \clk_module|counter [19] ) + ( GND ) + ( \clk_module|Add0~6  ))

	.dataa(!\clk_module|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~85_sumout ),
	.cout(\clk_module|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~85 .extended_lut = "off";
defparam \clk_module|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_module|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N29
dffeas \clk_module|counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[19] .is_wysiwyg = "true";
defparam \clk_module|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N30
cyclonev_lcell_comb \clk_module|Add0~89 (
// Equation(s):
// \clk_module|Add0~89_sumout  = SUM(( \clk_module|counter [20] ) + ( GND ) + ( \clk_module|Add0~86  ))
// \clk_module|Add0~90  = CARRY(( \clk_module|counter [20] ) + ( GND ) + ( \clk_module|Add0~86  ))

	.dataa(gnd),
	.datab(!\clk_module|counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~89_sumout ),
	.cout(\clk_module|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~89 .extended_lut = "off";
defparam \clk_module|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_module|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N32
dffeas \clk_module|counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[20] .is_wysiwyg = "true";
defparam \clk_module|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N33
cyclonev_lcell_comb \clk_module|Add0~93 (
// Equation(s):
// \clk_module|Add0~93_sumout  = SUM(( \clk_module|counter [21] ) + ( GND ) + ( \clk_module|Add0~90  ))
// \clk_module|Add0~94  = CARRY(( \clk_module|counter [21] ) + ( GND ) + ( \clk_module|Add0~90  ))

	.dataa(!\clk_module|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~93_sumout ),
	.cout(\clk_module|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~93 .extended_lut = "off";
defparam \clk_module|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_module|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N35
dffeas \clk_module|counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[21] .is_wysiwyg = "true";
defparam \clk_module|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N36
cyclonev_lcell_comb \clk_module|Add0~97 (
// Equation(s):
// \clk_module|Add0~97_sumout  = SUM(( \clk_module|counter [22] ) + ( GND ) + ( \clk_module|Add0~94  ))
// \clk_module|Add0~98  = CARRY(( \clk_module|counter [22] ) + ( GND ) + ( \clk_module|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~97_sumout ),
	.cout(\clk_module|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~97 .extended_lut = "off";
defparam \clk_module|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N38
dffeas \clk_module|counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[22] .is_wysiwyg = "true";
defparam \clk_module|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N39
cyclonev_lcell_comb \clk_module|Add0~61 (
// Equation(s):
// \clk_module|Add0~61_sumout  = SUM(( \clk_module|counter [23] ) + ( GND ) + ( \clk_module|Add0~98  ))
// \clk_module|Add0~62  = CARRY(( \clk_module|counter [23] ) + ( GND ) + ( \clk_module|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~61_sumout ),
	.cout(\clk_module|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~61 .extended_lut = "off";
defparam \clk_module|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N41
dffeas \clk_module|counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[23] .is_wysiwyg = "true";
defparam \clk_module|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N42
cyclonev_lcell_comb \clk_module|Add0~9 (
// Equation(s):
// \clk_module|Add0~9_sumout  = SUM(( \clk_module|counter [24] ) + ( GND ) + ( \clk_module|Add0~62  ))
// \clk_module|Add0~10  = CARRY(( \clk_module|counter [24] ) + ( GND ) + ( \clk_module|Add0~62  ))

	.dataa(gnd),
	.datab(!\clk_module|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~9_sumout ),
	.cout(\clk_module|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~9 .extended_lut = "off";
defparam \clk_module|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_module|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N44
dffeas \clk_module|counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[24] .is_wysiwyg = "true";
defparam \clk_module|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N45
cyclonev_lcell_comb \clk_module|Add0~1 (
// Equation(s):
// \clk_module|Add0~1_sumout  = SUM(( \clk_module|counter [25] ) + ( GND ) + ( \clk_module|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_module|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_module|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add0~1 .extended_lut = "off";
defparam \clk_module|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_module|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N47
dffeas \clk_module|counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_module|counter[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|counter[25] .is_wysiwyg = "true";
defparam \clk_module|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N48
cyclonev_lcell_comb \clk_module|Equal1~3 (
// Equation(s):
// \clk_module|Equal1~3_combout  = ( !\clk_module|counter [13] & ( !\clk_module|counter [14] & ( (!\clk_module|counter [17] & (!\clk_module|counter [15] & (!\clk_module|counter [12] & !\clk_module|counter [23]))) ) ) )

	.dataa(!\clk_module|counter [17]),
	.datab(!\clk_module|counter [15]),
	.datac(!\clk_module|counter [12]),
	.datad(!\clk_module|counter [23]),
	.datae(!\clk_module|counter [13]),
	.dataf(!\clk_module|counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Equal1~3 .extended_lut = "off";
defparam \clk_module|Equal1~3 .lut_mask = 64'h8000000000000000;
defparam \clk_module|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N54
cyclonev_lcell_comb \clk_module|Equal1~4 (
// Equation(s):
// \clk_module|Equal1~4_combout  = ( !\clk_module|counter [7] & ( (!\clk_module|counter [19] & (!\clk_module|counter [21] & (!\clk_module|counter [20] & !\clk_module|counter [22]))) ) )

	.dataa(!\clk_module|counter [19]),
	.datab(!\clk_module|counter [21]),
	.datac(!\clk_module|counter [20]),
	.datad(!\clk_module|counter [22]),
	.datae(gnd),
	.dataf(!\clk_module|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Equal1~4 .extended_lut = "off";
defparam \clk_module|Equal1~4 .lut_mask = 64'h8000800000000000;
defparam \clk_module|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N24
cyclonev_lcell_comb \clk_module|Equal1~5 (
// Equation(s):
// \clk_module|Equal1~5_combout  = ( \clk_module|Equal1~2_combout  & ( \clk_module|Equal1~1_combout  & ( (!\clk_module|counter [25] & (\clk_module|Equal1~3_combout  & (\clk_module|Equal1~4_combout  & \clk_module|Equal1~0_combout ))) ) ) )

	.dataa(!\clk_module|counter [25]),
	.datab(!\clk_module|Equal1~3_combout ),
	.datac(!\clk_module|Equal1~4_combout ),
	.datad(!\clk_module|Equal1~0_combout ),
	.datae(!\clk_module|Equal1~2_combout ),
	.dataf(!\clk_module|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Equal1~5 .extended_lut = "off";
defparam \clk_module|Equal1~5 .lut_mask = 64'h0000000000000002;
defparam \clk_module|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N56
dffeas \clk_module|sec[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|sec~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|Equal1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|sec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|sec[1] .is_wysiwyg = "true";
defparam \clk_module|sec[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N48
cyclonev_lcell_comb \clk_module|increase_second|LessThan0~1 (
// Equation(s):
// \clk_module|increase_second|LessThan0~1_combout  = ( \clk_module|sec [1] & ( \clk_module|sec [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_module|sec [0]),
	.datae(gnd),
	.dataf(!\clk_module|sec [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|increase_second|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|increase_second|LessThan0~1 .extended_lut = "off";
defparam \clk_module|increase_second|LessThan0~1 .lut_mask = 64'h0000000000FF00FF;
defparam \clk_module|increase_second|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N51
cyclonev_lcell_comb \clk_module|sec~2 (
// Equation(s):
// \clk_module|sec~2_combout  = ( \clk_module|increase_second|LessThan0~1_combout  & ( (!\clk_module|state [0] & (!\clk_module|increase_second|LessThan0~0_combout  & !\clk_module|sec [2])) ) ) # ( !\clk_module|increase_second|LessThan0~1_combout  & ( 
// (!\clk_module|state [0] & (!\clk_module|increase_second|LessThan0~0_combout  & \clk_module|sec [2])) ) )

	.dataa(!\clk_module|state [0]),
	.datab(gnd),
	.datac(!\clk_module|increase_second|LessThan0~0_combout ),
	.datad(!\clk_module|sec [2]),
	.datae(gnd),
	.dataf(!\clk_module|increase_second|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|sec~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|sec~2 .extended_lut = "off";
defparam \clk_module|sec~2 .lut_mask = 64'h00A000A0A000A000;
defparam \clk_module|sec~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N53
dffeas \clk_module|sec[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|sec~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|Equal1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|sec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|sec[2] .is_wysiwyg = "true";
defparam \clk_module|sec[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N33
cyclonev_lcell_comb \clk_module|sec~3 (
// Equation(s):
// \clk_module|sec~3_combout  = ( !\clk_module|increase_second|LessThan0~0_combout  & ( (!\clk_module|state [0] & (!\clk_module|sec [3] $ (((!\clk_module|increase_second|LessThan0~1_combout ) # (!\clk_module|sec [2]))))) ) )

	.dataa(!\clk_module|increase_second|LessThan0~1_combout ),
	.datab(!\clk_module|sec [2]),
	.datac(!\clk_module|state [0]),
	.datad(!\clk_module|sec [3]),
	.datae(gnd),
	.dataf(!\clk_module|increase_second|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|sec~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|sec~3 .extended_lut = "off";
defparam \clk_module|sec~3 .lut_mask = 64'h10E010E000000000;
defparam \clk_module|sec~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N35
dffeas \clk_module|sec[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|sec~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|Equal1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|sec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|sec[3] .is_wysiwyg = "true";
defparam \clk_module|sec[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N42
cyclonev_lcell_comb \clk_module|sec~5 (
// Equation(s):
// \clk_module|sec~5_combout  = ( \clk_module|sec [4] & ( \clk_module|sec [2] & ( (!\clk_module|state [0] & ((!\clk_module|sec [3]) # ((!\clk_module|sec [5] & !\clk_module|increase_second|LessThan0~1_combout )))) ) ) ) # ( !\clk_module|sec [4] & ( 
// \clk_module|sec [2] & ( (\clk_module|sec [3] & (!\clk_module|state [0] & \clk_module|increase_second|LessThan0~1_combout )) ) ) ) # ( \clk_module|sec [4] & ( !\clk_module|sec [2] & ( (!\clk_module|state [0] & ((!\clk_module|sec [3]) # ((!\clk_module|sec 
// [5]) # (!\clk_module|increase_second|LessThan0~1_combout )))) ) ) )

	.dataa(!\clk_module|sec [3]),
	.datab(!\clk_module|state [0]),
	.datac(!\clk_module|sec [5]),
	.datad(!\clk_module|increase_second|LessThan0~1_combout ),
	.datae(!\clk_module|sec [4]),
	.dataf(!\clk_module|sec [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|sec~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|sec~5 .extended_lut = "off";
defparam \clk_module|sec~5 .lut_mask = 64'h0000CCC80044C888;
defparam \clk_module|sec~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N44
dffeas \clk_module|sec[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|sec~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|Equal1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|sec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|sec[4] .is_wysiwyg = "true";
defparam \clk_module|sec[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N36
cyclonev_lcell_comb \clk_module|sec~4 (
// Equation(s):
// \clk_module|sec~4_combout  = ( \clk_module|sec [5] & ( \clk_module|sec [3] & ( (!\clk_module|state [0] & ((!\clk_module|sec [4]) # ((!\clk_module|sec [2] & !\clk_module|increase_second|LessThan0~1_combout )))) ) ) ) # ( !\clk_module|sec [5] & ( 
// \clk_module|sec [3] & ( (\clk_module|sec [2] & (!\clk_module|state [0] & (\clk_module|increase_second|LessThan0~1_combout  & \clk_module|sec [4]))) ) ) ) # ( \clk_module|sec [5] & ( !\clk_module|sec [3] & ( !\clk_module|state [0] ) ) )

	.dataa(!\clk_module|sec [2]),
	.datab(!\clk_module|state [0]),
	.datac(!\clk_module|increase_second|LessThan0~1_combout ),
	.datad(!\clk_module|sec [4]),
	.datae(!\clk_module|sec [5]),
	.dataf(!\clk_module|sec [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|sec~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|sec~4 .extended_lut = "off";
defparam \clk_module|sec~4 .lut_mask = 64'h0000CCCC0004CC80;
defparam \clk_module|sec~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N38
dffeas \clk_module|sec[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|sec~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|Equal1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|sec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|sec[5] .is_wysiwyg = "true";
defparam \clk_module|sec[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N6
cyclonev_lcell_comb \clk_module|increase_second|LessThan0~0 (
// Equation(s):
// \clk_module|increase_second|LessThan0~0_combout  = ( \clk_module|sec [5] & ( \clk_module|sec [4] & ( (\clk_module|sec [3] & (((\clk_module|sec [1] & \clk_module|sec [0])) # (\clk_module|sec [2]))) ) ) )

	.dataa(!\clk_module|sec [3]),
	.datab(!\clk_module|sec [1]),
	.datac(!\clk_module|sec [2]),
	.datad(!\clk_module|sec [0]),
	.datae(!\clk_module|sec [5]),
	.dataf(!\clk_module|sec [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|increase_second|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|increase_second|LessThan0~0 .extended_lut = "off";
defparam \clk_module|increase_second|LessThan0~0 .lut_mask = 64'h0000000000000515;
defparam \clk_module|increase_second|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N57
cyclonev_lcell_comb \clk_module|sec~0 (
// Equation(s):
// \clk_module|sec~0_combout  = ( !\clk_module|increase_second|LessThan0~0_combout  & ( (!\clk_module|state [0] & !\clk_module|sec [0]) ) )

	.dataa(!\clk_module|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_module|sec [0]),
	.datae(gnd),
	.dataf(!\clk_module|increase_second|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|sec~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|sec~0 .extended_lut = "off";
defparam \clk_module|sec~0 .lut_mask = 64'hAA00AA0000000000;
defparam \clk_module|sec~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N59
dffeas \clk_module|sec[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|sec~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|Equal1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|sec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|sec[0] .is_wysiwyg = "true";
defparam \clk_module|sec[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N12
cyclonev_lcell_comb \sec_bcd_conversion|out1[3]~2 (
// Equation(s):
// \sec_bcd_conversion|out1[3]~2_combout  = ( \clk_module|sec [5] & ( (!\clk_module|sec [4] & (!\clk_module|sec [3] & (\clk_module|sec [1] & \clk_module|sec [2]))) # (\clk_module|sec [4] & (!\clk_module|sec [2] & (!\clk_module|sec [3] $ (\clk_module|sec 
// [1])))) ) ) # ( !\clk_module|sec [5] & ( (!\clk_module|sec [3] & (\clk_module|sec [4] & (\clk_module|sec [1] & !\clk_module|sec [2]))) # (\clk_module|sec [3] & (!\clk_module|sec [1] & (!\clk_module|sec [4] $ (\clk_module|sec [2])))) ) )

	.dataa(!\clk_module|sec [3]),
	.datab(!\clk_module|sec [4]),
	.datac(!\clk_module|sec [1]),
	.datad(!\clk_module|sec [2]),
	.datae(gnd),
	.dataf(!\clk_module|sec [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_bcd_conversion|out1[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_bcd_conversion|out1[3]~2 .extended_lut = "off";
defparam \sec_bcd_conversion|out1[3]~2 .lut_mask = 64'h4210421021082108;
defparam \sec_bcd_conversion|out1[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N27
cyclonev_lcell_comb \sec_bcd_conversion|out1[2]~1 (
// Equation(s):
// \sec_bcd_conversion|out1[2]~1_combout  = ( \clk_module|sec [5] & ( (!\clk_module|sec [4] & (!\clk_module|sec [2] $ (((!\clk_module|sec [1]) # (\clk_module|sec [3]))))) # (\clk_module|sec [4] & ((!\clk_module|sec [1] & (!\clk_module|sec [2] & 
// \clk_module|sec [3])) # (\clk_module|sec [1] & (\clk_module|sec [2] & !\clk_module|sec [3])))) ) ) # ( !\clk_module|sec [5] & ( (!\clk_module|sec [4] & (\clk_module|sec [2] & ((!\clk_module|sec [3]) # (\clk_module|sec [1])))) # (\clk_module|sec [4] & 
// (!\clk_module|sec [2] & ((!\clk_module|sec [1]) # (\clk_module|sec [3])))) ) )

	.dataa(!\clk_module|sec [1]),
	.datab(!\clk_module|sec [4]),
	.datac(!\clk_module|sec [2]),
	.datad(!\clk_module|sec [3]),
	.datae(gnd),
	.dataf(!\clk_module|sec [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_bcd_conversion|out1[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_bcd_conversion|out1[2]~1 .extended_lut = "off";
defparam \sec_bcd_conversion|out1[2]~1 .lut_mask = 64'h2C342C34492C492C;
defparam \sec_bcd_conversion|out1[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N24
cyclonev_lcell_comb \sec_bcd_conversion|out1[1]~0 (
// Equation(s):
// \sec_bcd_conversion|out1[1]~0_combout  = ( \clk_module|sec [3] & ( (!\clk_module|sec [1] & ((!\clk_module|sec [4] & (!\clk_module|sec [5] & \clk_module|sec [2])) # (\clk_module|sec [4] & (\clk_module|sec [5] & !\clk_module|sec [2])))) # (\clk_module|sec 
// [1] & (!\clk_module|sec [5] $ (((!\clk_module|sec [4]) # (\clk_module|sec [2]))))) ) ) # ( !\clk_module|sec [3] & ( (!\clk_module|sec [1] & (!\clk_module|sec [5] $ (((!\clk_module|sec [4]) # (\clk_module|sec [2]))))) # (\clk_module|sec [1] & 
// (!\clk_module|sec [5] & ((!\clk_module|sec [4]) # (\clk_module|sec [2])))) ) )

	.dataa(!\clk_module|sec [1]),
	.datab(!\clk_module|sec [4]),
	.datac(!\clk_module|sec [5]),
	.datad(!\clk_module|sec [2]),
	.datae(gnd),
	.dataf(!\clk_module|sec [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_bcd_conversion|out1[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_bcd_conversion|out1[1]~0 .extended_lut = "off";
defparam \sec_bcd_conversion|out1[1]~0 .lut_mask = 64'h685A685A16851685;
defparam \sec_bcd_conversion|out1[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N48
cyclonev_lcell_comb \sec_1|WideOr6~0 (
// Equation(s):
// \sec_1|WideOr6~0_combout  = ( \sec_bcd_conversion|out1[2]~1_combout  & ( \sec_bcd_conversion|out1[1]~0_combout  & ( \sec_bcd_conversion|out1[3]~2_combout  ) ) ) # ( !\sec_bcd_conversion|out1[2]~1_combout  & ( \sec_bcd_conversion|out1[1]~0_combout  & ( 
// (\clk_module|sec [0] & \sec_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( \sec_bcd_conversion|out1[2]~1_combout  & ( !\sec_bcd_conversion|out1[1]~0_combout  & ( !\clk_module|sec [0] $ (\sec_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( 
// !\sec_bcd_conversion|out1[2]~1_combout  & ( !\sec_bcd_conversion|out1[1]~0_combout  & ( (\clk_module|sec [0] & !\sec_bcd_conversion|out1[3]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\clk_module|sec [0]),
	.datac(!\sec_bcd_conversion|out1[3]~2_combout ),
	.datad(gnd),
	.datae(!\sec_bcd_conversion|out1[2]~1_combout ),
	.dataf(!\sec_bcd_conversion|out1[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_1|WideOr6~0 .extended_lut = "off";
defparam \sec_1|WideOr6~0 .lut_mask = 64'h3030C3C303030F0F;
defparam \sec_1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N45
cyclonev_lcell_comb \sec_1|WideOr5~0 (
// Equation(s):
// \sec_1|WideOr5~0_combout  = ( \sec_bcd_conversion|out1[2]~1_combout  & ( \sec_bcd_conversion|out1[1]~0_combout  & ( (!\clk_module|sec [0]) # (\sec_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( \sec_bcd_conversion|out1[2]~1_combout  & ( 
// !\sec_bcd_conversion|out1[1]~0_combout  & ( (!\sec_bcd_conversion|out1[3]~2_combout  & \clk_module|sec [0]) ) ) )

	.dataa(!\sec_bcd_conversion|out1[3]~2_combout ),
	.datab(gnd),
	.datac(!\clk_module|sec [0]),
	.datad(gnd),
	.datae(!\sec_bcd_conversion|out1[2]~1_combout ),
	.dataf(!\sec_bcd_conversion|out1[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_1|WideOr5~0 .extended_lut = "off";
defparam \sec_1|WideOr5~0 .lut_mask = 64'h00000A0A0000F5F5;
defparam \sec_1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N0
cyclonev_lcell_comb \sec_1|WideOr4~0 (
// Equation(s):
// \sec_1|WideOr4~0_combout  = ( \sec_bcd_conversion|out1[2]~1_combout  & ( \sec_bcd_conversion|out1[1]~0_combout  & ( !\sec_bcd_conversion|out1[3]~2_combout  ) ) ) # ( !\sec_bcd_conversion|out1[2]~1_combout  & ( \sec_bcd_conversion|out1[1]~0_combout  & ( 
// (\sec_bcd_conversion|out1[3]~2_combout ) # (\clk_module|sec [0]) ) ) ) # ( \sec_bcd_conversion|out1[2]~1_combout  & ( !\sec_bcd_conversion|out1[1]~0_combout  ) ) # ( !\sec_bcd_conversion|out1[2]~1_combout  & ( !\sec_bcd_conversion|out1[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\clk_module|sec [0]),
	.datac(!\sec_bcd_conversion|out1[3]~2_combout ),
	.datad(gnd),
	.datae(!\sec_bcd_conversion|out1[2]~1_combout ),
	.dataf(!\sec_bcd_conversion|out1[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_1|WideOr4~0 .extended_lut = "off";
defparam \sec_1|WideOr4~0 .lut_mask = 64'hFFFFFFFF3F3FF0F0;
defparam \sec_1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N21
cyclonev_lcell_comb \sec_1|WideOr3~0 (
// Equation(s):
// \sec_1|WideOr3~0_combout  = ( \sec_bcd_conversion|out1[2]~1_combout  & ( \sec_bcd_conversion|out1[1]~0_combout  & ( (\clk_module|sec [0]) # (\sec_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( \sec_bcd_conversion|out1[2]~1_combout  & ( 
// !\sec_bcd_conversion|out1[1]~0_combout  & ( (!\clk_module|sec [0]) # (\sec_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( !\sec_bcd_conversion|out1[2]~1_combout  & ( !\sec_bcd_conversion|out1[1]~0_combout  & ( (!\sec_bcd_conversion|out1[3]~2_combout  & 
// \clk_module|sec [0]) ) ) )

	.dataa(!\sec_bcd_conversion|out1[3]~2_combout ),
	.datab(gnd),
	.datac(!\clk_module|sec [0]),
	.datad(gnd),
	.datae(!\sec_bcd_conversion|out1[2]~1_combout ),
	.dataf(!\sec_bcd_conversion|out1[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_1|WideOr3~0 .extended_lut = "off";
defparam \sec_1|WideOr3~0 .lut_mask = 64'h0A0AF5F500005F5F;
defparam \sec_1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N36
cyclonev_lcell_comb \sec_1|WideOr2~0 (
// Equation(s):
// \sec_1|WideOr2~0_combout  = ( \sec_bcd_conversion|out1[2]~1_combout  & ( \sec_bcd_conversion|out1[1]~0_combout  & ( (\sec_bcd_conversion|out1[3]~2_combout ) # (\clk_module|sec [0]) ) ) ) # ( !\sec_bcd_conversion|out1[2]~1_combout  & ( 
// \sec_bcd_conversion|out1[1]~0_combout  & ( (\clk_module|sec [0] & !\sec_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( \sec_bcd_conversion|out1[2]~1_combout  & ( !\sec_bcd_conversion|out1[1]~0_combout  & ( (!\clk_module|sec [0]) # 
// (!\sec_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( !\sec_bcd_conversion|out1[2]~1_combout  & ( !\sec_bcd_conversion|out1[1]~0_combout  & ( \clk_module|sec [0] ) ) )

	.dataa(gnd),
	.datab(!\clk_module|sec [0]),
	.datac(!\sec_bcd_conversion|out1[3]~2_combout ),
	.datad(gnd),
	.datae(!\sec_bcd_conversion|out1[2]~1_combout ),
	.dataf(!\sec_bcd_conversion|out1[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_1|WideOr2~0 .extended_lut = "off";
defparam \sec_1|WideOr2~0 .lut_mask = 64'h3333FCFC30303F3F;
defparam \sec_1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N57
cyclonev_lcell_comb \sec_1|WideOr1~0 (
// Equation(s):
// \sec_1|WideOr1~0_combout  = ( \sec_bcd_conversion|out1[2]~1_combout  & ( \sec_bcd_conversion|out1[1]~0_combout  & ( (!\sec_bcd_conversion|out1[3]~2_combout  & !\clk_module|sec [0]) ) ) ) # ( !\sec_bcd_conversion|out1[2]~1_combout  & ( 
// \sec_bcd_conversion|out1[1]~0_combout  & ( (\sec_bcd_conversion|out1[3]~2_combout  & !\clk_module|sec [0]) ) ) ) # ( \sec_bcd_conversion|out1[2]~1_combout  & ( !\sec_bcd_conversion|out1[1]~0_combout  ) ) # ( !\sec_bcd_conversion|out1[2]~1_combout  & ( 
// !\sec_bcd_conversion|out1[1]~0_combout  & ( (!\clk_module|sec [0]) # (\sec_bcd_conversion|out1[3]~2_combout ) ) ) )

	.dataa(!\sec_bcd_conversion|out1[3]~2_combout ),
	.datab(gnd),
	.datac(!\clk_module|sec [0]),
	.datad(gnd),
	.datae(!\sec_bcd_conversion|out1[2]~1_combout ),
	.dataf(!\sec_bcd_conversion|out1[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_1|WideOr1~0 .extended_lut = "off";
defparam \sec_1|WideOr1~0 .lut_mask = 64'hF5F5FFFF5050A0A0;
defparam \sec_1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N24
cyclonev_lcell_comb \sec_1|WideOr0~0 (
// Equation(s):
// \sec_1|WideOr0~0_combout  = ( \sec_bcd_conversion|out1[2]~1_combout  & ( \sec_bcd_conversion|out1[1]~0_combout  & ( (\sec_bcd_conversion|out1[3]~2_combout ) # (\clk_module|sec [0]) ) ) ) # ( !\sec_bcd_conversion|out1[2]~1_combout  & ( 
// \sec_bcd_conversion|out1[1]~0_combout  & ( \sec_bcd_conversion|out1[3]~2_combout  ) ) ) # ( !\sec_bcd_conversion|out1[2]~1_combout  & ( !\sec_bcd_conversion|out1[1]~0_combout  & ( !\sec_bcd_conversion|out1[3]~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\clk_module|sec [0]),
	.datac(!\sec_bcd_conversion|out1[3]~2_combout ),
	.datad(gnd),
	.datae(!\sec_bcd_conversion|out1[2]~1_combout ),
	.dataf(!\sec_bcd_conversion|out1[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_1|WideOr0~0 .extended_lut = "off";
defparam \sec_1|WideOr0~0 .lut_mask = 64'hF0F000000F0F3F3F;
defparam \sec_1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N15
cyclonev_lcell_comb \sec_2|WideOr6~0 (
// Equation(s):
// \sec_2|WideOr6~0_combout  = ( \clk_module|sec [1] & ( (!\clk_module|sec [3] & (\clk_module|sec [4] & (!\clk_module|sec [2] & !\clk_module|sec [5]))) # (\clk_module|sec [3] & (!\clk_module|sec [4])) ) ) # ( !\clk_module|sec [1] & ( (!\clk_module|sec [3] & 
// (\clk_module|sec [4] & (!\clk_module|sec [2]))) # (\clk_module|sec [3] & (!\clk_module|sec [4] & ((\clk_module|sec [5]) # (\clk_module|sec [2])))) ) )

	.dataa(!\clk_module|sec [3]),
	.datab(!\clk_module|sec [4]),
	.datac(!\clk_module|sec [2]),
	.datad(!\clk_module|sec [5]),
	.datae(gnd),
	.dataf(!\clk_module|sec [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_2|WideOr6~0 .extended_lut = "off";
defparam \sec_2|WideOr6~0 .lut_mask = 64'h2464246464446444;
defparam \sec_2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N0
cyclonev_lcell_comb \sec_2|WideOr5~0 (
// Equation(s):
// \sec_2|WideOr5~0_combout  = ( \clk_module|sec [4] & ( (\clk_module|sec [5] & (((\clk_module|sec [3]) # (\clk_module|sec [2])) # (\clk_module|sec [1]))) ) )

	.dataa(!\clk_module|sec [1]),
	.datab(!\clk_module|sec [2]),
	.datac(!\clk_module|sec [5]),
	.datad(!\clk_module|sec [3]),
	.datae(gnd),
	.dataf(!\clk_module|sec [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_2|WideOr5~0 .extended_lut = "off";
defparam \sec_2|WideOr5~0 .lut_mask = 64'h00000000070F070F;
defparam \sec_2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N3
cyclonev_lcell_comb \sec_2|Decoder0~0 (
// Equation(s):
// \sec_2|Decoder0~0_combout  = ( !\clk_module|sec [5] & ( (\clk_module|sec [4] & ((!\clk_module|sec [2] & ((\clk_module|sec [3]))) # (\clk_module|sec [2] & ((!\clk_module|sec [1]) # (!\clk_module|sec [3]))))) ) )

	.dataa(!\clk_module|sec [1]),
	.datab(!\clk_module|sec [2]),
	.datac(!\clk_module|sec [4]),
	.datad(!\clk_module|sec [3]),
	.datae(gnd),
	.dataf(!\clk_module|sec [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_2|Decoder0~0 .extended_lut = "off";
defparam \sec_2|Decoder0~0 .lut_mask = 64'h030E030E00000000;
defparam \sec_2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N18
cyclonev_lcell_comb \sec_2|WideOr2~0 (
// Equation(s):
// \sec_2|WideOr2~0_combout  = ( \clk_module|sec [5] & ( (!\clk_module|sec [3]) # ((!\clk_module|sec [4]) # (!\clk_module|sec [2])) ) ) # ( !\clk_module|sec [5] & ( (!\clk_module|sec [3] & (\clk_module|sec [4] & ((!\clk_module|sec [2])))) # (\clk_module|sec 
// [3] & ((!\clk_module|sec [4] & ((\clk_module|sec [2]) # (\clk_module|sec [1]))) # (\clk_module|sec [4] & (\clk_module|sec [1] & \clk_module|sec [2])))) ) )

	.dataa(!\clk_module|sec [3]),
	.datab(!\clk_module|sec [4]),
	.datac(!\clk_module|sec [1]),
	.datad(!\clk_module|sec [2]),
	.datae(gnd),
	.dataf(!\clk_module|sec [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_2|WideOr2~0 .extended_lut = "off";
defparam \sec_2|WideOr2~0 .lut_mask = 64'h26452645FFEEFFEE;
defparam \sec_2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N21
cyclonev_lcell_comb \sec_2|WideOr1~0 (
// Equation(s):
// \sec_2|WideOr1~0_combout  = ( \clk_module|sec [1] & ( !\clk_module|sec [5] $ (((!\clk_module|sec [3] & !\clk_module|sec [4]))) ) ) # ( !\clk_module|sec [1] & ( (!\clk_module|sec [3] & (!\clk_module|sec [4] $ (((!\clk_module|sec [5]))))) # (\clk_module|sec 
// [3] & (!\clk_module|sec [5] & ((\clk_module|sec [2]) # (\clk_module|sec [4])))) ) )

	.dataa(!\clk_module|sec [3]),
	.datab(!\clk_module|sec [4]),
	.datac(!\clk_module|sec [2]),
	.datad(!\clk_module|sec [5]),
	.datae(gnd),
	.dataf(!\clk_module|sec [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_2|WideOr1~0 .extended_lut = "off";
defparam \sec_2|WideOr1~0 .lut_mask = 64'h3788378877887788;
defparam \sec_2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N30
cyclonev_lcell_comb \sec_2|WideOr0~0 (
// Equation(s):
// \sec_2|WideOr0~0_combout  = ( \clk_module|sec [4] & ( (!\clk_module|sec [2] & (!\clk_module|sec [5] & !\clk_module|sec [3])) ) ) # ( !\clk_module|sec [4] & ( !\clk_module|sec [5] ) )

	.dataa(gnd),
	.datab(!\clk_module|sec [2]),
	.datac(!\clk_module|sec [5]),
	.datad(!\clk_module|sec [3]),
	.datae(gnd),
	.dataf(!\clk_module|sec [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sec_2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sec_2|WideOr0~0 .extended_lut = "off";
defparam \sec_2|WideOr0~0 .lut_mask = 64'hF0F0F0F0C000C000;
defparam \sec_2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N21
cyclonev_lcell_comb \clk_module|Selector13~0 (
// Equation(s):
// \clk_module|Selector13~0_combout  = ( \clk_module|Add5~2_combout  & ( (!\clk_module|state [0] & (\clk_module|min [3])) # (\clk_module|state [0] & ((\clk_module|LessThan1~3_combout ))) ) ) # ( !\clk_module|Add5~2_combout  & ( (\clk_module|min [3] & 
// !\clk_module|state [0]) ) )

	.dataa(!\clk_module|min [3]),
	.datab(gnd),
	.datac(!\clk_module|state [0]),
	.datad(!\clk_module|LessThan1~3_combout ),
	.datae(gnd),
	.dataf(!\clk_module|Add5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Selector13~0 .extended_lut = "off";
defparam \clk_module|Selector13~0 .lut_mask = 64'h50505050505F505F;
defparam \clk_module|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \clk_module|Selector16~0 (
// Equation(s):
// \clk_module|Selector16~0_combout  = ( \clk_module|Selector16~0_combout  & ( (!\clk_module|state [0] & (!\clk_module|min [0])) # (\clk_module|state [0] & ((!\clk_module|LessThan1~3_combout ))) ) ) # ( !\clk_module|Selector16~0_combout  & ( 
// (!\clk_module|min [0]) # (\clk_module|state [0]) ) )

	.dataa(gnd),
	.datab(!\clk_module|state [0]),
	.datac(!\clk_module|min [0]),
	.datad(!\clk_module|LessThan1~3_combout ),
	.datae(gnd),
	.dataf(!\clk_module|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Selector16~0 .extended_lut = "off";
defparam \clk_module|Selector16~0 .lut_mask = 64'hF3F3F3F3F3C0F3C0;
defparam \clk_module|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \clk_module|min~0 (
// Equation(s):
// \clk_module|min~0_combout  = ( \clk_module|Selector16~0_combout  & ( (!\clk_module|state [0] & (((!\clk_module|min [0] & !\clk_module|increase_second|LessThan1~0_combout )))) # (\clk_module|state [0] & (\clk_module|LessThan1~3_combout )) ) ) # ( 
// !\clk_module|Selector16~0_combout  & ( (!\clk_module|min [0] & (!\clk_module|increase_second|LessThan1~0_combout  & !\clk_module|state [0])) ) )

	.dataa(!\clk_module|LessThan1~3_combout ),
	.datab(!\clk_module|min [0]),
	.datac(!\clk_module|increase_second|LessThan1~0_combout ),
	.datad(!\clk_module|state [0]),
	.datae(gnd),
	.dataf(!\clk_module|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|min~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|min~0 .extended_lut = "off";
defparam \clk_module|min~0 .lut_mask = 64'hC000C000C055C055;
defparam \clk_module|min~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N57
cyclonev_lcell_comb \clk_module|min[0]~1 (
// Equation(s):
// \clk_module|min[0]~1_combout  = ( \clk_module|Equal1~5_combout  & ( (\clk_module|increase_second|LessThan0~0_combout ) # (\clk_module|state [0]) ) )

	.dataa(!\clk_module|state [0]),
	.datab(gnd),
	.datac(!\clk_module|increase_second|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_module|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|min[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|min[0]~1 .extended_lut = "off";
defparam \clk_module|min[0]~1 .lut_mask = 64'h000000005F5F5F5F;
defparam \clk_module|min[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N17
dffeas \clk_module|min[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|min~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|min [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|min[0] .is_wysiwyg = "true";
defparam \clk_module|min[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \clk_module|LessThan1~2 (
// Equation(s):
// \clk_module|LessThan1~2_combout  = ( \clk_module|state [0] & ( \clk_module|Selector16~0_combout  & ( (\clk_module|Add5~0_combout  & \clk_module|LessThan1~3_combout ) ) ) ) # ( !\clk_module|state [0] & ( \clk_module|Selector16~0_combout  & ( 
// (\clk_module|min [1] & \clk_module|min [0]) ) ) ) # ( !\clk_module|state [0] & ( !\clk_module|Selector16~0_combout  & ( (\clk_module|min [1] & \clk_module|min [0]) ) ) )

	.dataa(!\clk_module|min [1]),
	.datab(!\clk_module|min [0]),
	.datac(!\clk_module|Add5~0_combout ),
	.datad(!\clk_module|LessThan1~3_combout ),
	.datae(!\clk_module|state [0]),
	.dataf(!\clk_module|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|LessThan1~2 .extended_lut = "off";
defparam \clk_module|LessThan1~2 .lut_mask = 64'h111100001111000F;
defparam \clk_module|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N45
cyclonev_lcell_comb \clk_module|Add5~3 (
// Equation(s):
// \clk_module|Add5~3_combout  = ( \clk_module|Selector14~0_combout  & ( \clk_module|LessThan1~2_combout  & ( (\clk_module|Selector12~0_combout  & \clk_module|Selector13~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\clk_module|Selector12~0_combout ),
	.datac(gnd),
	.datad(!\clk_module|Selector13~0_combout ),
	.datae(!\clk_module|Selector14~0_combout ),
	.dataf(!\clk_module|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Add5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add5~3 .extended_lut = "off";
defparam \clk_module|Add5~3 .lut_mask = 64'h0000000000000033;
defparam \clk_module|Add5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N24
cyclonev_lcell_comb \clk_module|increase_second|Add1~1 (
// Equation(s):
// \clk_module|increase_second|Add1~1_combout  = ( \clk_module|min [3] & ( \clk_module|min [1] & ( (\clk_module|min [2] & \clk_module|min [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|min [2]),
	.datad(!\clk_module|min [0]),
	.datae(!\clk_module|min [3]),
	.dataf(!\clk_module|min [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|increase_second|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|increase_second|Add1~1 .extended_lut = "off";
defparam \clk_module|increase_second|Add1~1 .lut_mask = 64'h000000000000000F;
defparam \clk_module|increase_second|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N36
cyclonev_lcell_comb \clk_module|min~4 (
// Equation(s):
// \clk_module|min~4_combout  = ( \clk_module|min [5] & ( \clk_module|Selector11~0_combout  & ( ((!\clk_module|increase_second|LessThan1~0_combout  & ((!\clk_module|min [4]) # (!\clk_module|increase_second|Add1~1_combout )))) # (\clk_module|state [0]) ) ) ) 
// # ( !\clk_module|min [5] & ( \clk_module|Selector11~0_combout  & ( ((\clk_module|min [4] & (!\clk_module|increase_second|LessThan1~0_combout  & \clk_module|increase_second|Add1~1_combout ))) # (\clk_module|state [0]) ) ) ) # ( \clk_module|min [5] & ( 
// !\clk_module|Selector11~0_combout  & ( (!\clk_module|increase_second|LessThan1~0_combout  & (!\clk_module|state [0] & ((!\clk_module|min [4]) # (!\clk_module|increase_second|Add1~1_combout )))) ) ) ) # ( !\clk_module|min [5] & ( 
// !\clk_module|Selector11~0_combout  & ( (\clk_module|min [4] & (!\clk_module|increase_second|LessThan1~0_combout  & (!\clk_module|state [0] & \clk_module|increase_second|Add1~1_combout ))) ) ) )

	.dataa(!\clk_module|min [4]),
	.datab(!\clk_module|increase_second|LessThan1~0_combout ),
	.datac(!\clk_module|state [0]),
	.datad(!\clk_module|increase_second|Add1~1_combout ),
	.datae(!\clk_module|min [5]),
	.dataf(!\clk_module|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|min~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|min~4 .extended_lut = "off";
defparam \clk_module|min~4 .lut_mask = 64'h0040C0800F4FCF8F;
defparam \clk_module|min~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N38
dffeas \clk_module|min[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|min~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|min [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|min[5] .is_wysiwyg = "true";
defparam \clk_module|min[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N18
cyclonev_lcell_comb \clk_module|Selector11~0 (
// Equation(s):
// \clk_module|Selector11~0_combout  = ( \clk_module|min [5] & ( (!\clk_module|state [0]) # ((\clk_module|LessThan1~3_combout  & (!\clk_module|Selector11~0_combout  $ (!\clk_module|Add5~3_combout )))) ) ) # ( !\clk_module|min [5] & ( (\clk_module|state [0] & 
// (\clk_module|LessThan1~3_combout  & (!\clk_module|Selector11~0_combout  $ (!\clk_module|Add5~3_combout )))) ) )

	.dataa(!\clk_module|state [0]),
	.datab(!\clk_module|LessThan1~3_combout ),
	.datac(!\clk_module|Selector11~0_combout ),
	.datad(!\clk_module|Add5~3_combout ),
	.datae(gnd),
	.dataf(!\clk_module|min [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Selector11~0 .extended_lut = "off";
defparam \clk_module|Selector11~0 .lut_mask = 64'h01100110ABBAABBA;
defparam \clk_module|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N12
cyclonev_lcell_comb \clk_module|LessThan1~3 (
// Equation(s):
// \clk_module|LessThan1~3_combout  = ( \clk_module|Selector14~0_combout  & ( \clk_module|LessThan1~2_combout  & ( (!\clk_module|Selector13~0_combout ) # ((!\clk_module|Selector11~0_combout ) # (!\clk_module|Selector12~0_combout )) ) ) ) # ( 
// !\clk_module|Selector14~0_combout  & ( \clk_module|LessThan1~2_combout  & ( (!\clk_module|Selector13~0_combout ) # ((!\clk_module|Selector11~0_combout ) # (!\clk_module|Selector12~0_combout )) ) ) ) # ( \clk_module|Selector14~0_combout  & ( 
// !\clk_module|LessThan1~2_combout  & ( (!\clk_module|Selector13~0_combout ) # ((!\clk_module|Selector11~0_combout ) # (!\clk_module|Selector12~0_combout )) ) ) ) # ( !\clk_module|Selector14~0_combout  & ( !\clk_module|LessThan1~2_combout  ) )

	.dataa(!\clk_module|Selector13~0_combout ),
	.datab(gnd),
	.datac(!\clk_module|Selector11~0_combout ),
	.datad(!\clk_module|Selector12~0_combout ),
	.datae(!\clk_module|Selector14~0_combout ),
	.dataf(!\clk_module|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|LessThan1~3 .extended_lut = "off";
defparam \clk_module|LessThan1~3 .lut_mask = 64'hFFFFFFFAFFFAFFFA;
defparam \clk_module|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \clk_module|min~2 (
// Equation(s):
// \clk_module|min~2_combout  = ( \clk_module|min [1] & ( \clk_module|increase_second|LessThan1~0_combout  & ( (\clk_module|Add5~0_combout  & (\clk_module|state [0] & \clk_module|LessThan1~3_combout )) ) ) ) # ( !\clk_module|min [1] & ( 
// \clk_module|increase_second|LessThan1~0_combout  & ( (\clk_module|Add5~0_combout  & (\clk_module|state [0] & \clk_module|LessThan1~3_combout )) ) ) ) # ( \clk_module|min [1] & ( !\clk_module|increase_second|LessThan1~0_combout  & ( (!\clk_module|state [0] 
// & (((!\clk_module|min [0])))) # (\clk_module|state [0] & (\clk_module|Add5~0_combout  & (\clk_module|LessThan1~3_combout ))) ) ) ) # ( !\clk_module|min [1] & ( !\clk_module|increase_second|LessThan1~0_combout  & ( (!\clk_module|state [0] & 
// (((\clk_module|min [0])))) # (\clk_module|state [0] & (\clk_module|Add5~0_combout  & (\clk_module|LessThan1~3_combout ))) ) ) )

	.dataa(!\clk_module|Add5~0_combout ),
	.datab(!\clk_module|state [0]),
	.datac(!\clk_module|LessThan1~3_combout ),
	.datad(!\clk_module|min [0]),
	.datae(!\clk_module|min [1]),
	.dataf(!\clk_module|increase_second|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|min~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|min~2 .extended_lut = "off";
defparam \clk_module|min~2 .lut_mask = 64'h01CDCD0101010101;
defparam \clk_module|min~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N32
dffeas \clk_module|min[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|min~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|min [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|min[1] .is_wysiwyg = "true";
defparam \clk_module|min[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \clk_module|Add5~0 (
// Equation(s):
// \clk_module|Add5~0_combout  = ( \clk_module|min [0] & ( \clk_module|Selector16~0_combout  & ( (!\clk_module|state [0] & (!\clk_module|min [1])) # (\clk_module|state [0] & (((!\clk_module|Add5~0_combout  & \clk_module|LessThan1~3_combout )))) ) ) ) # ( 
// !\clk_module|min [0] & ( \clk_module|Selector16~0_combout  & ( (!\clk_module|state [0] & (\clk_module|min [1])) # (\clk_module|state [0] & (((!\clk_module|Add5~0_combout  & \clk_module|LessThan1~3_combout )))) ) ) ) # ( \clk_module|min [0] & ( 
// !\clk_module|Selector16~0_combout  & ( (!\clk_module|state [0] & (!\clk_module|min [1])) # (\clk_module|state [0] & (((\clk_module|Add5~0_combout  & \clk_module|LessThan1~3_combout )))) ) ) ) # ( !\clk_module|min [0] & ( !\clk_module|Selector16~0_combout  
// & ( (!\clk_module|state [0] & (\clk_module|min [1])) # (\clk_module|state [0] & (((\clk_module|Add5~0_combout  & \clk_module|LessThan1~3_combout )))) ) ) )

	.dataa(!\clk_module|state [0]),
	.datab(!\clk_module|min [1]),
	.datac(!\clk_module|Add5~0_combout ),
	.datad(!\clk_module|LessThan1~3_combout ),
	.datae(!\clk_module|min [0]),
	.dataf(!\clk_module|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add5~0 .extended_lut = "off";
defparam \clk_module|Add5~0 .lut_mask = 64'h2227888D227288D8;
defparam \clk_module|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N51
cyclonev_lcell_comb \clk_module|Add5~4 (
// Equation(s):
// \clk_module|Add5~4_combout  = ( \clk_module|min [0] & ( !\clk_module|min [1] $ (!\clk_module|min [2]) ) ) # ( !\clk_module|min [0] & ( \clk_module|min [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|min [1]),
	.datad(!\clk_module|min [2]),
	.datae(gnd),
	.dataf(!\clk_module|min [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Add5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add5~4 .extended_lut = "off";
defparam \clk_module|Add5~4 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \clk_module|Add5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \clk_module|Add5~1 (
// Equation(s):
// \clk_module|Add5~1_combout  = ( \clk_module|state [0] & ( \clk_module|Add5~4_combout  & ( (\clk_module|LessThan1~3_combout  & (!\clk_module|Add5~1_combout  $ (((!\clk_module|Add5~0_combout ) # (!\clk_module|Selector16~0_combout ))))) ) ) ) # ( 
// !\clk_module|state [0] & ( \clk_module|Add5~4_combout  ) ) # ( \clk_module|state [0] & ( !\clk_module|Add5~4_combout  & ( (\clk_module|LessThan1~3_combout  & (!\clk_module|Add5~1_combout  $ (((!\clk_module|Add5~0_combout ) # 
// (!\clk_module|Selector16~0_combout ))))) ) ) )

	.dataa(!\clk_module|Add5~0_combout ),
	.datab(!\clk_module|Add5~1_combout ),
	.datac(!\clk_module|LessThan1~3_combout ),
	.datad(!\clk_module|Selector16~0_combout ),
	.datae(!\clk_module|state [0]),
	.dataf(!\clk_module|Add5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Add5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add5~1 .extended_lut = "off";
defparam \clk_module|Add5~1 .lut_mask = 64'h00000306FFFF0306;
defparam \clk_module|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \clk_module|Selector14~0 (
// Equation(s):
// \clk_module|Selector14~0_combout  = (!\clk_module|state [0] & (\clk_module|min [2])) # (\clk_module|state [0] & (((\clk_module|Add5~1_combout  & \clk_module|LessThan1~3_combout ))))

	.dataa(!\clk_module|min [2]),
	.datab(!\clk_module|Add5~1_combout ),
	.datac(!\clk_module|state [0]),
	.datad(!\clk_module|LessThan1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Selector14~0 .extended_lut = "off";
defparam \clk_module|Selector14~0 .lut_mask = 64'h5053505350535053;
defparam \clk_module|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N0
cyclonev_lcell_comb \clk_module|Selector12~1 (
// Equation(s):
// \clk_module|Selector12~1_combout  = ( \clk_module|LessThan1~2_combout  & ( (!\clk_module|state [0] & \clk_module|min [4]) ) ) # ( !\clk_module|LessThan1~2_combout  & ( (\clk_module|min [4]) # (\clk_module|state [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|state [0]),
	.datad(!\clk_module|min [4]),
	.datae(gnd),
	.dataf(!\clk_module|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Selector12~1 .extended_lut = "off";
defparam \clk_module|Selector12~1 .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \clk_module|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N6
cyclonev_lcell_comb \clk_module|Selector12~0 (
// Equation(s):
// \clk_module|Selector12~0_combout  = ( \clk_module|Add5~2_combout  & ( \clk_module|Selector12~0_combout  & ( (!\clk_module|state [0] & (((\clk_module|Selector12~1_combout )))) # (\clk_module|state [0] & (\clk_module|LessThan1~3_combout  & 
// ((!\clk_module|Selector14~0_combout ) # (\clk_module|Selector12~1_combout )))) ) ) ) # ( !\clk_module|Add5~2_combout  & ( \clk_module|Selector12~0_combout  & ( (!\clk_module|state [0] & (\clk_module|Selector12~1_combout )) # (\clk_module|state [0] & 
// ((\clk_module|LessThan1~3_combout ))) ) ) ) # ( \clk_module|Add5~2_combout  & ( !\clk_module|Selector12~0_combout  & ( (!\clk_module|state [0] & (((\clk_module|Selector12~1_combout )))) # (\clk_module|state [0] & (\clk_module|Selector14~0_combout  & 
// (!\clk_module|Selector12~1_combout  & \clk_module|LessThan1~3_combout ))) ) ) ) # ( !\clk_module|Add5~2_combout  & ( !\clk_module|Selector12~0_combout  & ( (!\clk_module|state [0] & \clk_module|Selector12~1_combout ) ) ) )

	.dataa(!\clk_module|state [0]),
	.datab(!\clk_module|Selector14~0_combout ),
	.datac(!\clk_module|Selector12~1_combout ),
	.datad(!\clk_module|LessThan1~3_combout ),
	.datae(!\clk_module|Add5~2_combout ),
	.dataf(!\clk_module|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Selector12~0 .extended_lut = "off";
defparam \clk_module|Selector12~0 .lut_mask = 64'h0A0A0A1A0A5F0A4F;
defparam \clk_module|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N3
cyclonev_lcell_comb \clk_module|min~5 (
// Equation(s):
// \clk_module|min~5_combout  = ( \clk_module|increase_second|LessThan1~0_combout  & ( (\clk_module|state [0] & \clk_module|Selector12~0_combout ) ) ) # ( !\clk_module|increase_second|LessThan1~0_combout  & ( (!\clk_module|state [0] & 
// ((!\clk_module|increase_second|Add1~1_combout  $ (!\clk_module|min [4])))) # (\clk_module|state [0] & (\clk_module|Selector12~0_combout )) ) )

	.dataa(!\clk_module|state [0]),
	.datab(!\clk_module|Selector12~0_combout ),
	.datac(!\clk_module|increase_second|Add1~1_combout ),
	.datad(!\clk_module|min [4]),
	.datae(gnd),
	.dataf(!\clk_module|increase_second|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|min~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|min~5 .extended_lut = "off";
defparam \clk_module|min~5 .lut_mask = 64'h1BB11BB111111111;
defparam \clk_module|min~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N5
dffeas \clk_module|min[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|min~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|min [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|min[4] .is_wysiwyg = "true";
defparam \clk_module|min[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N33
cyclonev_lcell_comb \clk_module|increase_second|LessThan1~0 (
// Equation(s):
// \clk_module|increase_second|LessThan1~0_combout  = ( \clk_module|min [2] & ( \clk_module|min [0] & ( (\clk_module|min [3] & (\clk_module|min [4] & \clk_module|min [5])) ) ) ) # ( !\clk_module|min [2] & ( \clk_module|min [0] & ( (\clk_module|min [3] & 
// (\clk_module|min [4] & (\clk_module|min [5] & \clk_module|min [1]))) ) ) ) # ( \clk_module|min [2] & ( !\clk_module|min [0] & ( (\clk_module|min [3] & (\clk_module|min [4] & \clk_module|min [5])) ) ) )

	.dataa(!\clk_module|min [3]),
	.datab(!\clk_module|min [4]),
	.datac(!\clk_module|min [5]),
	.datad(!\clk_module|min [1]),
	.datae(!\clk_module|min [2]),
	.dataf(!\clk_module|min [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|increase_second|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|increase_second|LessThan1~0 .extended_lut = "off";
defparam \clk_module|increase_second|LessThan1~0 .lut_mask = 64'h0000010100010101;
defparam \clk_module|increase_second|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N27
cyclonev_lcell_comb \clk_module|min~6 (
// Equation(s):
// \clk_module|min~6_combout  = ( !\clk_module|state [0] & ( (!\clk_module|increase_second|LessThan1~0_combout  & (!\clk_module|min [2] $ (((!\clk_module|min [0]) # ((!\clk_module|min [1])))))) ) ) # ( \clk_module|state [0] & ( (((\clk_module|Add5~1_combout  
// & (\clk_module|LessThan1~3_combout )))) ) )

	.dataa(!\clk_module|increase_second|LessThan1~0_combout ),
	.datab(!\clk_module|min [0]),
	.datac(!\clk_module|Add5~1_combout ),
	.datad(!\clk_module|LessThan1~3_combout ),
	.datae(!\clk_module|state [0]),
	.dataf(!\clk_module|min [1]),
	.datag(!\clk_module|min [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|min~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|min~6 .extended_lut = "on";
defparam \clk_module|min~6 .lut_mask = 64'h0A0A000F2828000F;
defparam \clk_module|min~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N29
dffeas \clk_module|min[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|min~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|min [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|min[2] .is_wysiwyg = "true";
defparam \clk_module|min[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \clk_module|Add5~2 (
// Equation(s):
// \clk_module|Add5~2_combout  = ( \clk_module|Selector13~0_combout  & ( \clk_module|LessThan1~3_combout  & ( (!\clk_module|LessThan1~2_combout ) # ((!\clk_module|state [0] & (!\clk_module|min [2])) # (\clk_module|state [0] & ((!\clk_module|Add5~1_combout 
// )))) ) ) ) # ( !\clk_module|Selector13~0_combout  & ( \clk_module|LessThan1~3_combout  & ( (\clk_module|LessThan1~2_combout  & ((!\clk_module|state [0] & (\clk_module|min [2])) # (\clk_module|state [0] & ((\clk_module|Add5~1_combout ))))) ) ) ) # ( 
// \clk_module|Selector13~0_combout  & ( !\clk_module|LessThan1~3_combout  & ( (!\clk_module|min [2]) # ((!\clk_module|LessThan1~2_combout ) # (\clk_module|state [0])) ) ) ) # ( !\clk_module|Selector13~0_combout  & ( !\clk_module|LessThan1~3_combout  & ( 
// (\clk_module|min [2] & (\clk_module|LessThan1~2_combout  & !\clk_module|state [0])) ) ) )

	.dataa(!\clk_module|min [2]),
	.datab(!\clk_module|Add5~1_combout ),
	.datac(!\clk_module|LessThan1~2_combout ),
	.datad(!\clk_module|state [0]),
	.datae(!\clk_module|Selector13~0_combout ),
	.dataf(!\clk_module|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Add5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add5~2 .extended_lut = "off";
defparam \clk_module|Add5~2 .lut_mask = 64'h0500FAFF0503FAFC;
defparam \clk_module|Add5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \clk_module|increase_second|Add1~0 (
// Equation(s):
// \clk_module|increase_second|Add1~0_combout  = ( \clk_module|min [1] & ( !\clk_module|min [3] $ (((!\clk_module|min [0]) # (!\clk_module|min [2]))) ) ) # ( !\clk_module|min [1] & ( \clk_module|min [3] ) )

	.dataa(gnd),
	.datab(!\clk_module|min [0]),
	.datac(!\clk_module|min [3]),
	.datad(!\clk_module|min [2]),
	.datae(gnd),
	.dataf(!\clk_module|min [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|increase_second|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|increase_second|Add1~0 .extended_lut = "off";
defparam \clk_module|increase_second|Add1~0 .lut_mask = 64'h0F0F0F0F0F3C0F3C;
defparam \clk_module|increase_second|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \clk_module|min~3 (
// Equation(s):
// \clk_module|min~3_combout  = ( \clk_module|LessThan1~3_combout  & ( \clk_module|increase_second|Add1~0_combout  & ( (!\clk_module|state [0] & ((!\clk_module|increase_second|LessThan1~0_combout ))) # (\clk_module|state [0] & (\clk_module|Add5~2_combout )) 
// ) ) ) # ( !\clk_module|LessThan1~3_combout  & ( \clk_module|increase_second|Add1~0_combout  & ( (!\clk_module|state [0] & !\clk_module|increase_second|LessThan1~0_combout ) ) ) ) # ( \clk_module|LessThan1~3_combout  & ( 
// !\clk_module|increase_second|Add1~0_combout  & ( (\clk_module|Add5~2_combout  & \clk_module|state [0]) ) ) )

	.dataa(gnd),
	.datab(!\clk_module|Add5~2_combout ),
	.datac(!\clk_module|state [0]),
	.datad(!\clk_module|increase_second|LessThan1~0_combout ),
	.datae(!\clk_module|LessThan1~3_combout ),
	.dataf(!\clk_module|increase_second|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|min~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|min~3 .extended_lut = "off";
defparam \clk_module|min~3 .lut_mask = 64'h00000303F000F303;
defparam \clk_module|min~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N2
dffeas \clk_module|min[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|min~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|min [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|min[3] .is_wysiwyg = "true";
defparam \clk_module|min[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N39
cyclonev_lcell_comb \min_bcd_conversion|out1[1]~0 (
// Equation(s):
// \min_bcd_conversion|out1[1]~0_combout  = ( \clk_module|min [5] & ( \clk_module|min [4] & ( (!\clk_module|min [3] & (\clk_module|min [2] & !\clk_module|min [1])) # (\clk_module|min [3] & (!\clk_module|min [2] $ (\clk_module|min [1]))) ) ) ) # ( 
// !\clk_module|min [5] & ( \clk_module|min [4] & ( (!\clk_module|min [3] & (!\clk_module|min [2] $ (\clk_module|min [1]))) # (\clk_module|min [3] & (!\clk_module|min [2] & \clk_module|min [1])) ) ) ) # ( \clk_module|min [5] & ( !\clk_module|min [4] & ( 
// !\clk_module|min [3] $ (\clk_module|min [1]) ) ) ) # ( !\clk_module|min [5] & ( !\clk_module|min [4] & ( (!\clk_module|min [3] & ((\clk_module|min [1]))) # (\clk_module|min [3] & (\clk_module|min [2] & !\clk_module|min [1])) ) ) )

	.dataa(!\clk_module|min [3]),
	.datab(gnd),
	.datac(!\clk_module|min [2]),
	.datad(!\clk_module|min [1]),
	.datae(!\clk_module|min [5]),
	.dataf(!\clk_module|min [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_bcd_conversion|out1[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_bcd_conversion|out1[1]~0 .extended_lut = "off";
defparam \min_bcd_conversion|out1[1]~0 .lut_mask = 64'h05AAAA55A05A5A05;
defparam \min_bcd_conversion|out1[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N15
cyclonev_lcell_comb \min_bcd_conversion|out1[3]~2 (
// Equation(s):
// \min_bcd_conversion|out1[3]~2_combout  = ( \clk_module|min [5] & ( \clk_module|min [4] & ( (!\clk_module|min [2] & (!\clk_module|min [3] $ (\clk_module|min [1]))) ) ) ) # ( !\clk_module|min [5] & ( \clk_module|min [4] & ( (!\clk_module|min [3] & 
// (!\clk_module|min [2] & \clk_module|min [1])) # (\clk_module|min [3] & (\clk_module|min [2] & !\clk_module|min [1])) ) ) ) # ( \clk_module|min [5] & ( !\clk_module|min [4] & ( (!\clk_module|min [3] & (\clk_module|min [2] & \clk_module|min [1])) ) ) ) # ( 
// !\clk_module|min [5] & ( !\clk_module|min [4] & ( (\clk_module|min [3] & (!\clk_module|min [2] & !\clk_module|min [1])) ) ) )

	.dataa(!\clk_module|min [3]),
	.datab(gnd),
	.datac(!\clk_module|min [2]),
	.datad(!\clk_module|min [1]),
	.datae(!\clk_module|min [5]),
	.dataf(!\clk_module|min [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_bcd_conversion|out1[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_bcd_conversion|out1[3]~2 .extended_lut = "off";
defparam \min_bcd_conversion|out1[3]~2 .lut_mask = 64'h5000000A05A0A050;
defparam \min_bcd_conversion|out1[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N6
cyclonev_lcell_comb \min_bcd_conversion|out1[2]~1 (
// Equation(s):
// \min_bcd_conversion|out1[2]~1_combout  = ( \clk_module|min [5] & ( \clk_module|min [1] & ( (!\clk_module|min [2] & (!\clk_module|min [3] & !\clk_module|min [4])) # (\clk_module|min [2] & (!\clk_module|min [3] $ (!\clk_module|min [4]))) ) ) ) # ( 
// !\clk_module|min [5] & ( \clk_module|min [1] & ( (!\clk_module|min [2] & (\clk_module|min [3] & \clk_module|min [4])) # (\clk_module|min [2] & ((!\clk_module|min [4]))) ) ) ) # ( \clk_module|min [5] & ( !\clk_module|min [1] & ( (!\clk_module|min [2] & 
// (\clk_module|min [3] & \clk_module|min [4])) # (\clk_module|min [2] & ((!\clk_module|min [4]))) ) ) ) # ( !\clk_module|min [5] & ( !\clk_module|min [1] & ( (!\clk_module|min [2] & ((\clk_module|min [4]))) # (\clk_module|min [2] & (!\clk_module|min [3] & 
// !\clk_module|min [4])) ) ) )

	.dataa(!\clk_module|min [2]),
	.datab(gnd),
	.datac(!\clk_module|min [3]),
	.datad(!\clk_module|min [4]),
	.datae(!\clk_module|min [5]),
	.dataf(!\clk_module|min [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_bcd_conversion|out1[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_bcd_conversion|out1[2]~1 .extended_lut = "off";
defparam \min_bcd_conversion|out1[2]~1 .lut_mask = 64'h50AA550A550AA550;
defparam \min_bcd_conversion|out1[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N0
cyclonev_lcell_comb \min_1|WideOr6~0 (
// Equation(s):
// \min_1|WideOr6~0_combout  = ( \clk_module|min [0] & ( \min_bcd_conversion|out1[2]~1_combout  & ( \min_bcd_conversion|out1[3]~2_combout  ) ) ) # ( !\clk_module|min [0] & ( \min_bcd_conversion|out1[2]~1_combout  & ( !\min_bcd_conversion|out1[1]~0_combout  $ 
// (\min_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( \clk_module|min [0] & ( !\min_bcd_conversion|out1[2]~1_combout  & ( !\min_bcd_conversion|out1[1]~0_combout  $ (\min_bcd_conversion|out1[3]~2_combout ) ) ) )

	.dataa(!\min_bcd_conversion|out1[1]~0_combout ),
	.datab(gnd),
	.datac(!\min_bcd_conversion|out1[3]~2_combout ),
	.datad(gnd),
	.datae(!\clk_module|min [0]),
	.dataf(!\min_bcd_conversion|out1[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_1|WideOr6~0 .extended_lut = "off";
defparam \min_1|WideOr6~0 .lut_mask = 64'h0000A5A5A5A50F0F;
defparam \min_1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N18
cyclonev_lcell_comb \min_1|WideOr5~0 (
// Equation(s):
// \min_1|WideOr5~0_combout  = ( \clk_module|min [0] & ( \min_bcd_conversion|out1[2]~1_combout  & ( !\min_bcd_conversion|out1[1]~0_combout  $ (\min_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( !\clk_module|min [0] & ( \min_bcd_conversion|out1[2]~1_combout  & 
// ( \min_bcd_conversion|out1[1]~0_combout  ) ) )

	.dataa(!\min_bcd_conversion|out1[1]~0_combout ),
	.datab(gnd),
	.datac(!\min_bcd_conversion|out1[3]~2_combout ),
	.datad(gnd),
	.datae(!\clk_module|min [0]),
	.dataf(!\min_bcd_conversion|out1[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_1|WideOr5~0 .extended_lut = "off";
defparam \min_1|WideOr5~0 .lut_mask = 64'h000000005555A5A5;
defparam \min_1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N27
cyclonev_lcell_comb \min_1|WideOr4~0 (
// Equation(s):
// \min_1|WideOr4~0_combout  = ( \min_bcd_conversion|out1[2]~1_combout  & ( \min_bcd_conversion|out1[1]~0_combout  & ( !\min_bcd_conversion|out1[3]~2_combout  ) ) ) # ( !\min_bcd_conversion|out1[2]~1_combout  & ( \min_bcd_conversion|out1[1]~0_combout  & ( 
// (\clk_module|min [0]) # (\min_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( \min_bcd_conversion|out1[2]~1_combout  & ( !\min_bcd_conversion|out1[1]~0_combout  ) ) # ( !\min_bcd_conversion|out1[2]~1_combout  & ( !\min_bcd_conversion|out1[1]~0_combout  ) )

	.dataa(!\min_bcd_conversion|out1[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_module|min [0]),
	.datae(!\min_bcd_conversion|out1[2]~1_combout ),
	.dataf(!\min_bcd_conversion|out1[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_1|WideOr4~0 .extended_lut = "off";
defparam \min_1|WideOr4~0 .lut_mask = 64'hFFFFFFFF55FFAAAA;
defparam \min_1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N33
cyclonev_lcell_comb \min_1|WideOr3~0 (
// Equation(s):
// \min_1|WideOr3~0_combout  = ( \clk_module|min [0] & ( \min_bcd_conversion|out1[1]~0_combout  & ( \min_bcd_conversion|out1[2]~1_combout  ) ) ) # ( !\clk_module|min [0] & ( \min_bcd_conversion|out1[1]~0_combout  & ( (\min_bcd_conversion|out1[3]~2_combout  & 
// \min_bcd_conversion|out1[2]~1_combout ) ) ) ) # ( \clk_module|min [0] & ( !\min_bcd_conversion|out1[1]~0_combout  & ( !\min_bcd_conversion|out1[3]~2_combout  $ (\min_bcd_conversion|out1[2]~1_combout ) ) ) ) # ( !\clk_module|min [0] & ( 
// !\min_bcd_conversion|out1[1]~0_combout  & ( \min_bcd_conversion|out1[2]~1_combout  ) ) )

	.dataa(!\min_bcd_conversion|out1[3]~2_combout ),
	.datab(gnd),
	.datac(!\min_bcd_conversion|out1[2]~1_combout ),
	.datad(gnd),
	.datae(!\clk_module|min [0]),
	.dataf(!\min_bcd_conversion|out1[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_1|WideOr3~0 .extended_lut = "off";
defparam \min_1|WideOr3~0 .lut_mask = 64'h0F0FA5A505050F0F;
defparam \min_1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N39
cyclonev_lcell_comb \min_1|WideOr2~0 (
// Equation(s):
// \min_1|WideOr2~0_combout  = ( \min_bcd_conversion|out1[2]~1_combout  & ( \min_bcd_conversion|out1[1]~0_combout  & ( (\clk_module|min [0]) # (\min_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( !\min_bcd_conversion|out1[2]~1_combout  & ( 
// \min_bcd_conversion|out1[1]~0_combout  & ( (!\min_bcd_conversion|out1[3]~2_combout  & \clk_module|min [0]) ) ) ) # ( \min_bcd_conversion|out1[2]~1_combout  & ( !\min_bcd_conversion|out1[1]~0_combout  & ( (!\min_bcd_conversion|out1[3]~2_combout ) # 
// (!\clk_module|min [0]) ) ) ) # ( !\min_bcd_conversion|out1[2]~1_combout  & ( !\min_bcd_conversion|out1[1]~0_combout  & ( \clk_module|min [0] ) ) )

	.dataa(!\min_bcd_conversion|out1[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_module|min [0]),
	.datae(!\min_bcd_conversion|out1[2]~1_combout ),
	.dataf(!\min_bcd_conversion|out1[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_1|WideOr2~0 .extended_lut = "off";
defparam \min_1|WideOr2~0 .lut_mask = 64'h00FFFFAA00AA55FF;
defparam \min_1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N42
cyclonev_lcell_comb \min_1|WideOr1~0 (
// Equation(s):
// \min_1|WideOr1~0_combout  = ( \clk_module|min [0] & ( \min_bcd_conversion|out1[2]~1_combout  & ( !\min_bcd_conversion|out1[1]~0_combout  ) ) ) # ( !\clk_module|min [0] & ( \min_bcd_conversion|out1[2]~1_combout  & ( (!\min_bcd_conversion|out1[1]~0_combout 
// ) # (!\min_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( \clk_module|min [0] & ( !\min_bcd_conversion|out1[2]~1_combout  & ( (!\min_bcd_conversion|out1[1]~0_combout  & \min_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( !\clk_module|min [0] & ( 
// !\min_bcd_conversion|out1[2]~1_combout  & ( (!\min_bcd_conversion|out1[1]~0_combout ) # (\min_bcd_conversion|out1[3]~2_combout ) ) ) )

	.dataa(!\min_bcd_conversion|out1[1]~0_combout ),
	.datab(gnd),
	.datac(!\min_bcd_conversion|out1[3]~2_combout ),
	.datad(gnd),
	.datae(!\clk_module|min [0]),
	.dataf(!\min_bcd_conversion|out1[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_1|WideOr1~0 .extended_lut = "off";
defparam \min_1|WideOr1~0 .lut_mask = 64'hAFAF0A0AFAFAAAAA;
defparam \min_1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N51
cyclonev_lcell_comb \min_1|WideOr0~0 (
// Equation(s):
// \min_1|WideOr0~0_combout  = ( \clk_module|min [0] & ( \min_bcd_conversion|out1[1]~0_combout  & ( (\min_bcd_conversion|out1[2]~1_combout ) # (\min_bcd_conversion|out1[3]~2_combout ) ) ) ) # ( !\clk_module|min [0] & ( \min_bcd_conversion|out1[1]~0_combout  
// & ( \min_bcd_conversion|out1[3]~2_combout  ) ) ) # ( \clk_module|min [0] & ( !\min_bcd_conversion|out1[1]~0_combout  & ( (!\min_bcd_conversion|out1[3]~2_combout  & !\min_bcd_conversion|out1[2]~1_combout ) ) ) ) # ( !\clk_module|min [0] & ( 
// !\min_bcd_conversion|out1[1]~0_combout  & ( (!\min_bcd_conversion|out1[3]~2_combout  & !\min_bcd_conversion|out1[2]~1_combout ) ) ) )

	.dataa(!\min_bcd_conversion|out1[3]~2_combout ),
	.datab(gnd),
	.datac(!\min_bcd_conversion|out1[2]~1_combout ),
	.datad(gnd),
	.datae(!\clk_module|min [0]),
	.dataf(!\min_bcd_conversion|out1[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_1|WideOr0~0 .extended_lut = "off";
defparam \min_1|WideOr0~0 .lut_mask = 64'hA0A0A0A055555F5F;
defparam \min_1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N18
cyclonev_lcell_comb \min_2|WideOr6~0 (
// Equation(s):
// \min_2|WideOr6~0_combout  = ( \clk_module|min [5] & ( \clk_module|min [1] & ( (\clk_module|min [3] & !\clk_module|min [4]) ) ) ) # ( !\clk_module|min [5] & ( \clk_module|min [1] & ( (!\clk_module|min [3] & (!\clk_module|min [2] & \clk_module|min [4])) # 
// (\clk_module|min [3] & ((!\clk_module|min [4]))) ) ) ) # ( \clk_module|min [5] & ( !\clk_module|min [1] & ( (!\clk_module|min [3] & (!\clk_module|min [2] & \clk_module|min [4])) # (\clk_module|min [3] & ((!\clk_module|min [4]))) ) ) ) # ( !\clk_module|min 
// [5] & ( !\clk_module|min [1] & ( (!\clk_module|min [2] & (!\clk_module|min [3] & \clk_module|min [4])) # (\clk_module|min [2] & (\clk_module|min [3] & !\clk_module|min [4])) ) ) )

	.dataa(!\clk_module|min [2]),
	.datab(gnd),
	.datac(!\clk_module|min [3]),
	.datad(!\clk_module|min [4]),
	.datae(!\clk_module|min [5]),
	.dataf(!\clk_module|min [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_2|WideOr6~0 .extended_lut = "off";
defparam \min_2|WideOr6~0 .lut_mask = 64'h05A00FA00FA00F00;
defparam \min_2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N27
cyclonev_lcell_comb \min_2|WideOr5~0 (
// Equation(s):
// \min_2|WideOr5~0_combout  = ( \clk_module|min [5] & ( \clk_module|min [4] & ( ((\clk_module|min [1]) # (\clk_module|min [2])) # (\clk_module|min [3]) ) ) )

	.dataa(!\clk_module|min [3]),
	.datab(gnd),
	.datac(!\clk_module|min [2]),
	.datad(!\clk_module|min [1]),
	.datae(!\clk_module|min [5]),
	.dataf(!\clk_module|min [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_2|WideOr5~0 .extended_lut = "off";
defparam \min_2|WideOr5~0 .lut_mask = 64'h0000000000005FFF;
defparam \min_2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N54
cyclonev_lcell_comb \min_2|Decoder0~0 (
// Equation(s):
// \min_2|Decoder0~0_combout  = ( !\clk_module|min [5] & ( \clk_module|min [1] & ( (\clk_module|min [4] & (!\clk_module|min [2] $ (!\clk_module|min [3]))) ) ) ) # ( !\clk_module|min [5] & ( !\clk_module|min [1] & ( (\clk_module|min [4] & ((\clk_module|min 
// [3]) # (\clk_module|min [2]))) ) ) )

	.dataa(!\clk_module|min [2]),
	.datab(gnd),
	.datac(!\clk_module|min [3]),
	.datad(!\clk_module|min [4]),
	.datae(!\clk_module|min [5]),
	.dataf(!\clk_module|min [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_2|Decoder0~0 .extended_lut = "off";
defparam \min_2|Decoder0~0 .lut_mask = 64'h005F0000005A0000;
defparam \min_2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N3
cyclonev_lcell_comb \min_2|WideOr2~0 (
// Equation(s):
// \min_2|WideOr2~0_combout  = ( \clk_module|min [5] & ( \clk_module|min [4] & ( (!\clk_module|min [3]) # (!\clk_module|min [2]) ) ) ) # ( !\clk_module|min [5] & ( \clk_module|min [4] & ( (!\clk_module|min [3] & (!\clk_module|min [2])) # (\clk_module|min [3] 
// & (\clk_module|min [2] & \clk_module|min [1])) ) ) ) # ( \clk_module|min [5] & ( !\clk_module|min [4] ) ) # ( !\clk_module|min [5] & ( !\clk_module|min [4] & ( (\clk_module|min [3] & ((\clk_module|min [1]) # (\clk_module|min [2]))) ) ) )

	.dataa(!\clk_module|min [3]),
	.datab(gnd),
	.datac(!\clk_module|min [2]),
	.datad(!\clk_module|min [1]),
	.datae(!\clk_module|min [5]),
	.dataf(!\clk_module|min [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_2|WideOr2~0 .extended_lut = "off";
defparam \min_2|WideOr2~0 .lut_mask = 64'h0555FFFFA0A5FAFA;
defparam \min_2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N42
cyclonev_lcell_comb \min_2|WideOr1~0 (
// Equation(s):
// \min_2|WideOr1~0_combout  = ( \clk_module|min [5] & ( \clk_module|min [1] & ( (!\clk_module|min [3] & !\clk_module|min [4]) ) ) ) # ( !\clk_module|min [5] & ( \clk_module|min [1] & ( (\clk_module|min [4]) # (\clk_module|min [3]) ) ) ) # ( \clk_module|min 
// [5] & ( !\clk_module|min [1] & ( (!\clk_module|min [3] & !\clk_module|min [4]) ) ) ) # ( !\clk_module|min [5] & ( !\clk_module|min [1] & ( ((\clk_module|min [2] & \clk_module|min [3])) # (\clk_module|min [4]) ) ) )

	.dataa(!\clk_module|min [2]),
	.datab(gnd),
	.datac(!\clk_module|min [3]),
	.datad(!\clk_module|min [4]),
	.datae(!\clk_module|min [5]),
	.dataf(!\clk_module|min [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_2|WideOr1~0 .extended_lut = "off";
defparam \min_2|WideOr1~0 .lut_mask = 64'h05FFF0000FFFF000;
defparam \min_2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N51
cyclonev_lcell_comb \min_2|WideOr0~0 (
// Equation(s):
// \min_2|WideOr0~0_combout  = ( !\clk_module|min [5] & ( \clk_module|min [4] & ( (!\clk_module|min [3] & !\clk_module|min [2]) ) ) ) # ( !\clk_module|min [5] & ( !\clk_module|min [4] ) )

	.dataa(!\clk_module|min [3]),
	.datab(gnd),
	.datac(!\clk_module|min [2]),
	.datad(gnd),
	.datae(!\clk_module|min [5]),
	.dataf(!\clk_module|min [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\min_2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \min_2|WideOr0~0 .extended_lut = "off";
defparam \min_2|WideOr0~0 .lut_mask = 64'hFFFF0000A0A00000;
defparam \min_2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \KEY[1]~inputCLKENA0 (
	.inclk(\KEY[1]~input_o ),
	.ena(vcc),
	.outclk(\KEY[1]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[1]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[1]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[1]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[1]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[1]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N15
cyclonev_lcell_comb \clk_module|add_hr[3]~9 (
// Equation(s):
// \clk_module|add_hr[3]~9_combout  = ( \clk_module|add_hr[3]~9_combout  & ( (\KEY[3]~input_o ) # (\clk_module|hr [3]) ) ) # ( !\clk_module|add_hr[3]~9_combout  & ( (\clk_module|hr [3] & !\KEY[3]~input_o ) ) )

	.dataa(!\clk_module|hr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\clk_module|add_hr[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[3]~9 .extended_lut = "off";
defparam \clk_module|add_hr[3]~9 .lut_mask = 64'h5500550055FF55FF;
defparam \clk_module|add_hr[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N21
cyclonev_lcell_comb \clk_module|add_hr[0]~1 (
// Equation(s):
// \clk_module|add_hr[0]~1_combout  = ( \KEY[3]~input_o  & ( \clk_module|add_hr[0]~1_combout  ) ) # ( !\KEY[3]~input_o  & ( \clk_module|hr [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|hr [0]),
	.datad(!\clk_module|add_hr[0]~1_combout ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[0]~1 .extended_lut = "off";
defparam \clk_module|add_hr[0]~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \clk_module|add_hr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N9
cyclonev_lcell_comb \clk_module|add_hr[0]~25 (
// Equation(s):
// \clk_module|add_hr[0]~25_combout  = ( \clk_module|hr [0] & ( !\clk_module|add_hr[0]~1_combout  $ (\clk_module|state [0]) ) ) # ( !\clk_module|hr [0] & ( \clk_module|add_hr[0]~1_combout  ) )

	.dataa(!\clk_module|add_hr[0]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_module|state [0]),
	.datae(gnd),
	.dataf(!\clk_module|hr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[0]~25 .extended_lut = "off";
defparam \clk_module|add_hr[0]~25 .lut_mask = 64'h55555555AA55AA55;
defparam \clk_module|add_hr[0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N33
cyclonev_lcell_comb \clk_module|add_hr[0]~3 (
// Equation(s):
// \clk_module|add_hr[0]~3_combout  = ( \clk_module|state [0] & ( \clk_module|add_hr[4]~6_combout  & ( !\KEY[2]~input_o  $ (!\clk_module|add_hr[0]~25_combout  $ (((\clk_module|add_hr[0]~2_combout ) # (\clk_module|add_hr[3]~10_combout )))) ) ) ) # ( 
// !\clk_module|state [0] & ( \clk_module|add_hr[4]~6_combout  & ( !\KEY[2]~input_o  $ (\clk_module|add_hr[0]~25_combout ) ) ) ) # ( \clk_module|state [0] & ( !\clk_module|add_hr[4]~6_combout  & ( !\KEY[2]~input_o  $ (!\clk_module|add_hr[0]~25_combout  $ 
// (\clk_module|add_hr[0]~2_combout )) ) ) ) # ( !\clk_module|state [0] & ( !\clk_module|add_hr[4]~6_combout  & ( !\KEY[2]~input_o  $ (\clk_module|add_hr[0]~25_combout ) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\clk_module|add_hr[3]~10_combout ),
	.datac(!\clk_module|add_hr[0]~25_combout ),
	.datad(!\clk_module|add_hr[0]~2_combout ),
	.datae(!\clk_module|state [0]),
	.dataf(!\clk_module|add_hr[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[0]~3 .extended_lut = "off";
defparam \clk_module|add_hr[0]~3 .lut_mask = 64'hA5A55AA5A5A569A5;
defparam \clk_module|add_hr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N34
dffeas \clk_module|add_hr[0]~_emulated (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(\clk_module|add_hr[0]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|add_hr[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|add_hr[0]~_emulated .is_wysiwyg = "true";
defparam \clk_module|add_hr[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N33
cyclonev_lcell_comb \clk_module|add_hr[0]~2 (
// Equation(s):
// \clk_module|add_hr[0]~2_combout  = ( \KEY[3]~input_o  & ( !\clk_module|add_hr[0]~1_combout  $ (!\clk_module|add_hr[0]~_emulated_q ) ) ) # ( !\KEY[3]~input_o  & ( \clk_module|hr [0] ) )

	.dataa(!\clk_module|add_hr[0]~1_combout ),
	.datab(gnd),
	.datac(!\clk_module|hr [0]),
	.datad(!\clk_module|add_hr[0]~_emulated_q ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[0]~2 .extended_lut = "off";
defparam \clk_module|add_hr[0]~2 .lut_mask = 64'h0F0F0F0F55AA55AA;
defparam \clk_module|add_hr[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \clk_module|Add2~0 (
// Equation(s):
// \clk_module|Add2~0_combout  = ( !\clk_module|state [0] & ( (((\clk_module|hr [1]))) # (\clk_module|hr [0]) ) ) # ( \clk_module|state [0] & ( ((!\clk_module|add_hr[0]~2_combout  & ((!\clk_module|add_hr[3]~10_combout ) # ((!\clk_module|add_hr[4]~6_combout 
// )))) # (\clk_module|add_hr[0]~2_combout  & (!\clk_module|add_hr[1]~18_combout  & ((!\clk_module|add_hr[3]~10_combout ) # (!\clk_module|add_hr[4]~6_combout ))))) ) )

	.dataa(!\clk_module|hr [0]),
	.datab(!\clk_module|add_hr[0]~2_combout ),
	.datac(!\clk_module|add_hr[3]~10_combout ),
	.datad(!\clk_module|add_hr[1]~18_combout ),
	.datae(!\clk_module|state [0]),
	.dataf(!\clk_module|add_hr[4]~6_combout ),
	.datag(!\clk_module|hr [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Add2~0 .extended_lut = "on";
defparam \clk_module|Add2~0 .lut_mask = 64'h5F5FFFCC5F5FF0C0;
defparam \clk_module|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N48
cyclonev_lcell_comb \clk_module|hr[2]~0 (
// Equation(s):
// \clk_module|hr[2]~0_combout  = ( \clk_module|hr [3] & ( \clk_module|hr [1] ) ) # ( !\clk_module|hr [3] & ( \clk_module|hr [1] & ( ((\clk_module|hr [2] & \clk_module|hr [0])) # (\clk_module|hr [4]) ) ) ) # ( \clk_module|hr [3] & ( !\clk_module|hr [1] ) ) # 
// ( !\clk_module|hr [3] & ( !\clk_module|hr [1] & ( \clk_module|hr [4] ) ) )

	.dataa(gnd),
	.datab(!\clk_module|hr [2]),
	.datac(!\clk_module|hr [4]),
	.datad(!\clk_module|hr [0]),
	.datae(!\clk_module|hr [3]),
	.dataf(!\clk_module|hr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|hr[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|hr[2]~0 .extended_lut = "off";
defparam \clk_module|hr[2]~0 .lut_mask = 64'h0F0FFFFF0F3FFFFF;
defparam \clk_module|hr[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N21
cyclonev_lcell_comb \clk_module|increase_second|Add2~0 (
// Equation(s):
// \clk_module|increase_second|Add2~0_combout  = ( \clk_module|hr [1] & ( !\clk_module|hr [2] $ (!\clk_module|hr [0]) ) ) # ( !\clk_module|hr [1] & ( \clk_module|hr [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|hr [2]),
	.datad(!\clk_module|hr [0]),
	.datae(gnd),
	.dataf(!\clk_module|hr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|increase_second|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|increase_second|Add2~0 .extended_lut = "off";
defparam \clk_module|increase_second|Add2~0 .lut_mask = 64'h0F0F0F0F0FF00FF0;
defparam \clk_module|increase_second|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N36
cyclonev_lcell_comb \clk_module|hr~5 (
// Equation(s):
// \clk_module|hr~5_combout  = ( !\clk_module|state [0] & ( ((!\clk_module|hr[2]~0_combout  & (\clk_module|increase_second|Add2~0_combout ))) ) ) # ( \clk_module|state [0] & ( (\clk_module|LessThan2~0_combout  & ((!\clk_module|add_hr[2]~14_combout  $ 
// (((!\clk_module|add_hr[1]~18_combout ) # (!\clk_module|add_hr[0]~2_combout )))))) ) )

	.dataa(!\clk_module|LessThan2~0_combout ),
	.datab(!\clk_module|hr[2]~0_combout ),
	.datac(!\clk_module|add_hr[1]~18_combout ),
	.datad(!\clk_module|add_hr[2]~14_combout ),
	.datae(!\clk_module|state [0]),
	.dataf(!\clk_module|add_hr[0]~2_combout ),
	.datag(!\clk_module|increase_second|Add2~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|hr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|hr~5 .extended_lut = "on";
defparam \clk_module|hr~5 .lut_mask = 64'h0C0C00550C0C0550;
defparam \clk_module|hr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N54
cyclonev_lcell_comb \clk_module|hr[2]~2 (
// Equation(s):
// \clk_module|hr[2]~2_combout  = ( \clk_module|Equal1~5_combout  & ( ((\clk_module|increase_second|LessThan0~0_combout  & \clk_module|increase_second|LessThan1~0_combout )) # (\clk_module|state [0]) ) )

	.dataa(!\clk_module|state [0]),
	.datab(!\clk_module|increase_second|LessThan0~0_combout ),
	.datac(!\clk_module|increase_second|LessThan1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_module|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|hr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|hr[2]~2 .extended_lut = "off";
defparam \clk_module|hr[2]~2 .lut_mask = 64'h0000000057575757;
defparam \clk_module|hr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N38
dffeas \clk_module|hr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|hr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|hr[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|hr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|hr[2] .is_wysiwyg = "true";
defparam \clk_module|hr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N12
cyclonev_lcell_comb \clk_module|add_hr[2]~13 (
// Equation(s):
// \clk_module|add_hr[2]~13_combout  = ( \clk_module|add_hr[2]~13_combout  & ( (\KEY[3]~input_o ) # (\clk_module|hr [2]) ) ) # ( !\clk_module|add_hr[2]~13_combout  & ( (\clk_module|hr [2] & !\KEY[3]~input_o ) ) )

	.dataa(gnd),
	.datab(!\clk_module|hr [2]),
	.datac(gnd),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\clk_module|add_hr[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[2]~13 .extended_lut = "off";
defparam \clk_module|add_hr[2]~13 .lut_mask = 64'h3300330033FF33FF;
defparam \clk_module|add_hr[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \clk_module|Selector19~1 (
// Equation(s):
// \clk_module|Selector19~1_combout  = ( \clk_module|add_hr[0]~2_combout  & ( \clk_module|add_hr[1]~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_module|add_hr[1]~18_combout ),
	.datae(gnd),
	.dataf(!\clk_module|add_hr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Selector19~1 .extended_lut = "off";
defparam \clk_module|Selector19~1 .lut_mask = 64'h0000000000FF00FF;
defparam \clk_module|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \clk_module|add_hr[2]~26 (
// Equation(s):
// \clk_module|add_hr[2]~26_combout  = ( \clk_module|add_hr[2]~13_combout  & ( (!\clk_module|state [0] & (!\clk_module|hr [2] $ (((!\KEY[2]~input_o  & \clk_module|Add2~0_combout ))))) # (\clk_module|state [0] & (!\KEY[2]~input_o  & 
// (\clk_module|Add2~0_combout ))) ) ) # ( !\clk_module|add_hr[2]~13_combout  & ( (!\clk_module|state [0] & (!\clk_module|hr [2] $ (((!\clk_module|Add2~0_combout ) # (\KEY[2]~input_o ))))) # (\clk_module|state [0] & (((!\clk_module|Add2~0_combout )) # 
// (\KEY[2]~input_o ))) ) )

	.dataa(!\clk_module|state [0]),
	.datab(!\KEY[2]~input_o ),
	.datac(!\clk_module|Add2~0_combout ),
	.datad(!\clk_module|hr [2]),
	.datae(gnd),
	.dataf(!\clk_module|add_hr[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[2]~26 .extended_lut = "off";
defparam \clk_module|add_hr[2]~26 .lut_mask = 64'h59F359F3A60CA60C;
defparam \clk_module|add_hr[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N48
cyclonev_lcell_comb \clk_module|add_hr[2]~15 (
// Equation(s):
// \clk_module|add_hr[2]~15_combout  = ( \clk_module|add_hr[2]~26_combout  & ( \clk_module|add_hr[2]~14_combout  & ( (!\clk_module|state [0]) # ((!\clk_module|Selector19~1_combout  & ((!\clk_module|add_hr[4]~6_combout ) # (!\clk_module|add_hr[3]~10_combout 
// )))) ) ) ) # ( !\clk_module|add_hr[2]~26_combout  & ( \clk_module|add_hr[2]~14_combout  & ( (\clk_module|state [0] & (((\clk_module|add_hr[4]~6_combout  & \clk_module|add_hr[3]~10_combout )) # (\clk_module|Selector19~1_combout ))) ) ) ) # ( 
// \clk_module|add_hr[2]~26_combout  & ( !\clk_module|add_hr[2]~14_combout  & ( (!\clk_module|state [0]) # ((\clk_module|Selector19~1_combout  & ((!\clk_module|add_hr[4]~6_combout ) # (!\clk_module|add_hr[3]~10_combout )))) ) ) ) # ( 
// !\clk_module|add_hr[2]~26_combout  & ( !\clk_module|add_hr[2]~14_combout  & ( (\clk_module|state [0] & ((!\clk_module|Selector19~1_combout ) # ((\clk_module|add_hr[4]~6_combout  & \clk_module|add_hr[3]~10_combout )))) ) ) )

	.dataa(!\clk_module|add_hr[4]~6_combout ),
	.datab(!\clk_module|add_hr[3]~10_combout ),
	.datac(!\clk_module|Selector19~1_combout ),
	.datad(!\clk_module|state [0]),
	.datae(!\clk_module|add_hr[2]~26_combout ),
	.dataf(!\clk_module|add_hr[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[2]~15 .extended_lut = "off";
defparam \clk_module|add_hr[2]~15 .lut_mask = 64'h00F1FF0E001FFFE0;
defparam \clk_module|add_hr[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N49
dffeas \clk_module|add_hr[2]~_emulated (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(\clk_module|add_hr[2]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|add_hr[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|add_hr[2]~_emulated .is_wysiwyg = "true";
defparam \clk_module|add_hr[2]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N6
cyclonev_lcell_comb \clk_module|add_hr[2]~14 (
// Equation(s):
// \clk_module|add_hr[2]~14_combout  = ( \KEY[3]~input_o  & ( !\clk_module|add_hr[2]~13_combout  $ (!\clk_module|add_hr[2]~_emulated_q ) ) ) # ( !\KEY[3]~input_o  & ( \clk_module|hr [2] ) )

	.dataa(gnd),
	.datab(!\clk_module|hr [2]),
	.datac(!\clk_module|add_hr[2]~13_combout ),
	.datad(!\clk_module|add_hr[2]~_emulated_q ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[2]~14 .extended_lut = "off";
defparam \clk_module|add_hr[2]~14 .lut_mask = 64'h333333330FF00FF0;
defparam \clk_module|add_hr[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \clk_module|Selector18~0 (
// Equation(s):
// \clk_module|Selector18~0_combout  = ( !\clk_module|state [0] & ( (((\clk_module|hr [3]))) ) ) # ( \clk_module|state [0] & ( (!\clk_module|add_hr[4]~6_combout  & (!\clk_module|add_hr[3]~10_combout  $ (((!\clk_module|add_hr[2]~14_combout ) # 
// ((!\clk_module|add_hr[1]~18_combout ) # (!\clk_module|add_hr[0]~2_combout )))))) ) )

	.dataa(!\clk_module|add_hr[2]~14_combout ),
	.datab(!\clk_module|add_hr[4]~6_combout ),
	.datac(!\clk_module|add_hr[1]~18_combout ),
	.datad(!\clk_module|add_hr[3]~10_combout ),
	.datae(!\clk_module|state [0]),
	.dataf(!\clk_module|add_hr[0]~2_combout ),
	.datag(!\clk_module|hr [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Selector18~0 .extended_lut = "on";
defparam \clk_module|Selector18~0 .lut_mask = 64'h0F0F00CC0F0F04C8;
defparam \clk_module|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \clk_module|Selector19~0 (
// Equation(s):
// \clk_module|Selector19~0_combout  = ( \clk_module|add_hr[4]~6_combout  & ( \clk_module|add_hr[3]~10_combout  & ( (!\clk_module|state [0] & \clk_module|hr [2]) ) ) ) # ( !\clk_module|add_hr[4]~6_combout  & ( \clk_module|add_hr[3]~10_combout  & ( 
// (!\clk_module|state [0] & (((\clk_module|hr [2])))) # (\clk_module|state [0] & (!\clk_module|add_hr[2]~14_combout  $ ((!\clk_module|Selector19~1_combout )))) ) ) ) # ( \clk_module|add_hr[4]~6_combout  & ( !\clk_module|add_hr[3]~10_combout  & ( 
// (!\clk_module|state [0] & (((\clk_module|hr [2])))) # (\clk_module|state [0] & (!\clk_module|add_hr[2]~14_combout  $ ((!\clk_module|Selector19~1_combout )))) ) ) ) # ( !\clk_module|add_hr[4]~6_combout  & ( !\clk_module|add_hr[3]~10_combout  & ( 
// (!\clk_module|state [0] & (((\clk_module|hr [2])))) # (\clk_module|state [0] & (!\clk_module|add_hr[2]~14_combout  $ ((!\clk_module|Selector19~1_combout )))) ) ) )

	.dataa(!\clk_module|add_hr[2]~14_combout ),
	.datab(!\clk_module|Selector19~1_combout ),
	.datac(!\clk_module|state [0]),
	.datad(!\clk_module|hr [2]),
	.datae(!\clk_module|add_hr[4]~6_combout ),
	.dataf(!\clk_module|add_hr[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Selector19~0 .extended_lut = "off";
defparam \clk_module|Selector19~0 .lut_mask = 64'h06F606F606F600F0;
defparam \clk_module|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N54
cyclonev_lcell_comb \clk_module|Selector17~0 (
// Equation(s):
// \clk_module|Selector17~0_combout  = ( !\clk_module|state [0] & ( (((\clk_module|hr [4]))) ) ) # ( \clk_module|state [0] & ( (!\clk_module|add_hr[4]~6_combout  & (\clk_module|add_hr[0]~2_combout  & (\clk_module|add_hr[1]~18_combout  & 
// (\clk_module|add_hr[2]~14_combout  & \clk_module|add_hr[3]~10_combout )))) # (\clk_module|add_hr[4]~6_combout  & (!\clk_module|add_hr[3]~10_combout  & ((!\clk_module|add_hr[0]~2_combout ) # ((!\clk_module|add_hr[1]~18_combout ) # 
// (!\clk_module|add_hr[2]~14_combout ))))) ) )

	.dataa(!\clk_module|add_hr[0]~2_combout ),
	.datab(!\clk_module|add_hr[4]~6_combout ),
	.datac(!\clk_module|add_hr[1]~18_combout ),
	.datad(!\clk_module|add_hr[2]~14_combout ),
	.datae(!\clk_module|state [0]),
	.dataf(!\clk_module|add_hr[3]~10_combout ),
	.datag(!\clk_module|hr [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Selector17~0 .extended_lut = "on";
defparam \clk_module|Selector17~0 .lut_mask = 64'h0F0F33320F0F0004;
defparam \clk_module|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \clk_module|add_hr[3]~11 (
// Equation(s):
// \clk_module|add_hr[3]~11_combout  = ( \clk_module|Selector19~0_combout  & ( \clk_module|Selector17~0_combout  & ( !\clk_module|add_hr[3]~9_combout  $ (!\clk_module|Selector18~0_combout  $ (((\clk_module|Add2~0_combout  & !\KEY[2]~input_o )))) ) ) ) # ( 
// !\clk_module|Selector19~0_combout  & ( \clk_module|Selector17~0_combout  & ( !\clk_module|add_hr[3]~9_combout  $ (!\clk_module|Selector18~0_combout ) ) ) ) # ( \clk_module|Selector19~0_combout  & ( !\clk_module|Selector17~0_combout  & ( 
// !\clk_module|add_hr[3]~9_combout  $ (((!\KEY[2]~input_o  & (\clk_module|Add2~0_combout )) # (\KEY[2]~input_o  & ((!\clk_module|Selector18~0_combout ))))) ) ) ) # ( !\clk_module|Selector19~0_combout  & ( !\clk_module|Selector17~0_combout  & ( 
// !\clk_module|add_hr[3]~9_combout  $ (!\clk_module|Selector18~0_combout  $ (!\KEY[2]~input_o )) ) ) )

	.dataa(!\clk_module|add_hr[3]~9_combout ),
	.datab(!\clk_module|Add2~0_combout ),
	.datac(!\clk_module|Selector18~0_combout ),
	.datad(!\KEY[2]~input_o ),
	.datae(!\clk_module|Selector19~0_combout ),
	.dataf(!\clk_module|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[3]~11 .extended_lut = "off";
defparam \clk_module|add_hr[3]~11 .lut_mask = 64'hA55A995A5A5A695A;
defparam \clk_module|add_hr[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N44
dffeas \clk_module|add_hr[3]~_emulated (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(\clk_module|add_hr[3]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|add_hr[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|add_hr[3]~_emulated .is_wysiwyg = "true";
defparam \clk_module|add_hr[3]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \clk_module|add_hr[3]~10 (
// Equation(s):
// \clk_module|add_hr[3]~10_combout  = ( \KEY[3]~input_o  & ( !\clk_module|add_hr[3]~_emulated_q  $ (!\clk_module|add_hr[3]~9_combout ) ) ) # ( !\KEY[3]~input_o  & ( \clk_module|hr [3] ) )

	.dataa(gnd),
	.datab(!\clk_module|add_hr[3]~_emulated_q ),
	.datac(!\clk_module|hr [3]),
	.datad(!\clk_module|add_hr[3]~9_combout ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[3]~10 .extended_lut = "off";
defparam \clk_module|add_hr[3]~10 .lut_mask = 64'h0F0F0F0F33CC33CC;
defparam \clk_module|add_hr[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N24
cyclonev_lcell_comb \clk_module|hr~4 (
// Equation(s):
// \clk_module|hr~4_combout  = ( \clk_module|add_hr[4]~6_combout  & ( \clk_module|add_hr[0]~2_combout  & ( (\clk_module|state [0] & (!\clk_module|add_hr[3]~10_combout  & ((!\clk_module|add_hr[1]~18_combout ) # (!\clk_module|add_hr[2]~14_combout )))) ) ) ) # 
// ( !\clk_module|add_hr[4]~6_combout  & ( \clk_module|add_hr[0]~2_combout  & ( (\clk_module|add_hr[1]~18_combout  & (\clk_module|state [0] & (\clk_module|add_hr[3]~10_combout  & \clk_module|add_hr[2]~14_combout ))) ) ) ) # ( \clk_module|add_hr[4]~6_combout  
// & ( !\clk_module|add_hr[0]~2_combout  & ( (\clk_module|state [0] & !\clk_module|add_hr[3]~10_combout ) ) ) )

	.dataa(!\clk_module|add_hr[1]~18_combout ),
	.datab(!\clk_module|state [0]),
	.datac(!\clk_module|add_hr[3]~10_combout ),
	.datad(!\clk_module|add_hr[2]~14_combout ),
	.datae(!\clk_module|add_hr[4]~6_combout ),
	.dataf(!\clk_module|add_hr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|hr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|hr~4 .extended_lut = "off";
defparam \clk_module|hr~4 .lut_mask = 64'h0000303000013020;
defparam \clk_module|hr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N26
dffeas \clk_module|hr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|hr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|hr[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|hr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|hr[4] .is_wysiwyg = "true";
defparam \clk_module|hr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \clk_module|add_hr[4]~5 (
// Equation(s):
// \clk_module|add_hr[4]~5_combout  = ( \clk_module|hr [4] & ( (!\KEY[3]~input_o ) # (\clk_module|add_hr[4]~5_combout ) ) ) # ( !\clk_module|hr [4] & ( (\KEY[3]~input_o  & \clk_module|add_hr[4]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(!\clk_module|add_hr[4]~5_combout ),
	.datae(gnd),
	.dataf(!\clk_module|hr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[4]~5 .extended_lut = "off";
defparam \clk_module|add_hr[4]~5 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \clk_module|add_hr[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \clk_module|add_hr[4]~7 (
// Equation(s):
// \clk_module|add_hr[4]~7_combout  = ( \clk_module|Selector19~0_combout  & ( \clk_module|Selector17~0_combout  & ( !\clk_module|add_hr[4]~5_combout  $ (((!\KEY[2]~input_o  & ((!\clk_module|Add2~0_combout ) # (!\clk_module|Selector18~0_combout ))))) ) ) ) # 
// ( !\clk_module|Selector19~0_combout  & ( \clk_module|Selector17~0_combout  & ( !\KEY[2]~input_o  $ (!\clk_module|add_hr[4]~5_combout ) ) ) ) # ( \clk_module|Selector19~0_combout  & ( !\clk_module|Selector17~0_combout  & ( !\clk_module|add_hr[4]~5_combout  
// $ (((!\clk_module|Add2~0_combout  $ (\clk_module|Selector18~0_combout )) # (\KEY[2]~input_o ))) ) ) ) # ( !\clk_module|Selector19~0_combout  & ( !\clk_module|Selector17~0_combout  & ( !\clk_module|add_hr[4]~5_combout  $ 
// (((!\clk_module|Selector18~0_combout ) # (\KEY[2]~input_o ))) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\clk_module|Add2~0_combout ),
	.datac(!\clk_module|Selector18~0_combout ),
	.datad(!\clk_module|add_hr[4]~5_combout ),
	.datae(!\clk_module|Selector19~0_combout ),
	.dataf(!\clk_module|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[4]~7 .extended_lut = "off";
defparam \clk_module|add_hr[4]~7 .lut_mask = 64'h0AF528D755AA57A8;
defparam \clk_module|add_hr[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N20
dffeas \clk_module|add_hr[4]~_emulated (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(\clk_module|add_hr[4]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|add_hr[4]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|add_hr[4]~_emulated .is_wysiwyg = "true";
defparam \clk_module|add_hr[4]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \clk_module|add_hr[4]~6 (
// Equation(s):
// \clk_module|add_hr[4]~6_combout  = ( \KEY[3]~input_o  & ( !\clk_module|add_hr[4]~_emulated_q  $ (!\clk_module|add_hr[4]~5_combout ) ) ) # ( !\KEY[3]~input_o  & ( \clk_module|hr [4] ) )

	.dataa(!\clk_module|hr [4]),
	.datab(gnd),
	.datac(!\clk_module|add_hr[4]~_emulated_q ),
	.datad(!\clk_module|add_hr[4]~5_combout ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[4]~6 .extended_lut = "off";
defparam \clk_module|add_hr[4]~6 .lut_mask = 64'h555555550FF00FF0;
defparam \clk_module|add_hr[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \clk_module|LessThan2~0 (
// Equation(s):
// \clk_module|LessThan2~0_combout  = ( \clk_module|add_hr[1]~18_combout  & ( (!\clk_module|add_hr[4]~6_combout ) # ((!\clk_module|add_hr[3]~10_combout  & ((!\clk_module|add_hr[0]~2_combout ) # (!\clk_module|add_hr[2]~14_combout )))) ) ) # ( 
// !\clk_module|add_hr[1]~18_combout  & ( (!\clk_module|add_hr[4]~6_combout ) # (!\clk_module|add_hr[3]~10_combout ) ) )

	.dataa(!\clk_module|add_hr[4]~6_combout ),
	.datab(!\clk_module|add_hr[3]~10_combout ),
	.datac(!\clk_module|add_hr[0]~2_combout ),
	.datad(!\clk_module|add_hr[2]~14_combout ),
	.datae(gnd),
	.dataf(!\clk_module|add_hr[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|LessThan2~0 .extended_lut = "off";
defparam \clk_module|LessThan2~0 .lut_mask = 64'hEEEEEEEEEEEAEEEA;
defparam \clk_module|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N18
cyclonev_lcell_comb \clk_module|hr~1 (
// Equation(s):
// \clk_module|hr~1_combout  = ( \clk_module|state [0] & ( (\clk_module|LessThan2~0_combout  & !\clk_module|add_hr[0]~2_combout ) ) ) # ( !\clk_module|state [0] & ( (!\clk_module|hr[2]~0_combout  & !\clk_module|hr [0]) ) )

	.dataa(!\clk_module|LessThan2~0_combout ),
	.datab(!\clk_module|hr[2]~0_combout ),
	.datac(!\clk_module|add_hr[0]~2_combout ),
	.datad(!\clk_module|hr [0]),
	.datae(gnd),
	.dataf(!\clk_module|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|hr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|hr~1 .extended_lut = "off";
defparam \clk_module|hr~1 .lut_mask = 64'hCC00CC0050505050;
defparam \clk_module|hr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N20
dffeas \clk_module|hr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|hr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|hr[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|hr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|hr[0] .is_wysiwyg = "true";
defparam \clk_module|hr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N0
cyclonev_lcell_comb \clk_module|hr~9 (
// Equation(s):
// \clk_module|hr~9_combout  = ( !\clk_module|state [0] & ( (!\clk_module|hr[2]~0_combout  & (!\clk_module|hr [0] $ ((!\clk_module|hr [1])))) ) ) # ( \clk_module|state [0] & ( (((\clk_module|LessThan2~0_combout  & (!\clk_module|add_hr[1]~18_combout  $ 
// (!\clk_module|add_hr[0]~2_combout ))))) ) )

	.dataa(!\clk_module|hr [0]),
	.datab(!\clk_module|hr[2]~0_combout ),
	.datac(!\clk_module|LessThan2~0_combout ),
	.datad(!\clk_module|add_hr[1]~18_combout ),
	.datae(!\clk_module|state [0]),
	.dataf(!\clk_module|add_hr[0]~2_combout ),
	.datag(!\clk_module|hr [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|hr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|hr~9 .extended_lut = "on";
defparam \clk_module|hr~9 .lut_mask = 64'h4848000F48480F00;
defparam \clk_module|hr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N2
dffeas \clk_module|hr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|hr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|hr[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|hr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|hr[1] .is_wysiwyg = "true";
defparam \clk_module|hr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \clk_module|add_hr[1]~17 (
// Equation(s):
// \clk_module|add_hr[1]~17_combout  = ( \clk_module|add_hr[1]~17_combout  & ( (\KEY[3]~input_o ) # (\clk_module|hr [1]) ) ) # ( !\clk_module|add_hr[1]~17_combout  & ( (\clk_module|hr [1] & !\KEY[3]~input_o ) ) )

	.dataa(!\clk_module|hr [1]),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_module|add_hr[1]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[1]~17 .extended_lut = "off";
defparam \clk_module|add_hr[1]~17 .lut_mask = 64'h505050505F5F5F5F;
defparam \clk_module|add_hr[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N15
cyclonev_lcell_comb \clk_module|Selector20~0 (
// Equation(s):
// \clk_module|Selector20~0_combout  = ( \clk_module|add_hr[0]~2_combout  & ( \clk_module|add_hr[1]~18_combout  & ( (\clk_module|hr [1] & !\clk_module|state [0]) ) ) ) # ( !\clk_module|add_hr[0]~2_combout  & ( \clk_module|add_hr[1]~18_combout  & ( 
// (!\clk_module|state [0] & (((\clk_module|hr [1])))) # (\clk_module|state [0] & ((!\clk_module|add_hr[3]~10_combout ) # ((!\clk_module|add_hr[4]~6_combout )))) ) ) ) # ( \clk_module|add_hr[0]~2_combout  & ( !\clk_module|add_hr[1]~18_combout  & ( 
// (!\clk_module|state [0] & (((\clk_module|hr [1])))) # (\clk_module|state [0] & ((!\clk_module|add_hr[3]~10_combout ) # ((!\clk_module|add_hr[4]~6_combout )))) ) ) ) # ( !\clk_module|add_hr[0]~2_combout  & ( !\clk_module|add_hr[1]~18_combout  & ( 
// (\clk_module|hr [1] & !\clk_module|state [0]) ) ) )

	.dataa(!\clk_module|add_hr[3]~10_combout ),
	.datab(!\clk_module|add_hr[4]~6_combout ),
	.datac(!\clk_module|hr [1]),
	.datad(!\clk_module|state [0]),
	.datae(!\clk_module|add_hr[0]~2_combout ),
	.dataf(!\clk_module|add_hr[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Selector20~0 .extended_lut = "off";
defparam \clk_module|Selector20~0 .lut_mask = 64'h0F000FEE0FEE0F00;
defparam \clk_module|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N45
cyclonev_lcell_comb \clk_module|Selector21~0 (
// Equation(s):
// \clk_module|Selector21~0_combout  = ( \clk_module|add_hr[0]~2_combout  & ( \clk_module|add_hr[4]~6_combout  & ( (\clk_module|hr [0] & !\clk_module|state [0]) ) ) ) # ( !\clk_module|add_hr[0]~2_combout  & ( \clk_module|add_hr[4]~6_combout  & ( 
// (!\clk_module|state [0] & ((\clk_module|hr [0]))) # (\clk_module|state [0] & (!\clk_module|add_hr[3]~10_combout )) ) ) ) # ( \clk_module|add_hr[0]~2_combout  & ( !\clk_module|add_hr[4]~6_combout  & ( (\clk_module|hr [0] & !\clk_module|state [0]) ) ) ) # ( 
// !\clk_module|add_hr[0]~2_combout  & ( !\clk_module|add_hr[4]~6_combout  & ( (\clk_module|state [0]) # (\clk_module|hr [0]) ) ) )

	.dataa(!\clk_module|add_hr[3]~10_combout ),
	.datab(!\clk_module|hr [0]),
	.datac(gnd),
	.datad(!\clk_module|state [0]),
	.datae(!\clk_module|add_hr[0]~2_combout ),
	.dataf(!\clk_module|add_hr[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|Selector21~0 .extended_lut = "off";
defparam \clk_module|Selector21~0 .lut_mask = 64'h33FF330033AA3300;
defparam \clk_module|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \clk_module|add_hr[1]~19 (
// Equation(s):
// \clk_module|add_hr[1]~19_combout  = ( \clk_module|Selector21~0_combout  & ( !\clk_module|Selector20~0_combout  $ (!\clk_module|add_hr[1]~17_combout ) ) ) # ( !\clk_module|Selector21~0_combout  & ( !\clk_module|Selector20~0_combout  $ (!\KEY[2]~input_o  $ 
// (!\clk_module|add_hr[1]~17_combout )) ) )

	.dataa(gnd),
	.datab(!\clk_module|Selector20~0_combout ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\clk_module|add_hr[1]~17_combout ),
	.datae(gnd),
	.dataf(!\clk_module|Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[1]~19 .extended_lut = "off";
defparam \clk_module|add_hr[1]~19 .lut_mask = 64'hC33CC33C33CC33CC;
defparam \clk_module|add_hr[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N20
dffeas \clk_module|add_hr[1]~_emulated (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(\clk_module|add_hr[1]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|add_hr[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|add_hr[1]~_emulated .is_wysiwyg = "true";
defparam \clk_module|add_hr[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb \clk_module|add_hr[1]~18 (
// Equation(s):
// \clk_module|add_hr[1]~18_combout  = ( \KEY[3]~input_o  & ( !\clk_module|add_hr[1]~17_combout  $ (!\clk_module|add_hr[1]~_emulated_q ) ) ) # ( !\KEY[3]~input_o  & ( \clk_module|hr [1] ) )

	.dataa(!\clk_module|hr [1]),
	.datab(gnd),
	.datac(!\clk_module|add_hr[1]~17_combout ),
	.datad(!\clk_module|add_hr[1]~_emulated_q ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|add_hr[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|add_hr[1]~18 .extended_lut = "off";
defparam \clk_module|add_hr[1]~18 .lut_mask = 64'h555555550FF00FF0;
defparam \clk_module|add_hr[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N42
cyclonev_lcell_comb \clk_module|hr~3 (
// Equation(s):
// \clk_module|hr~3_combout  = ( \clk_module|LessThan2~0_combout  & ( \clk_module|add_hr[0]~2_combout  & ( (\clk_module|state [0] & (!\clk_module|add_hr[3]~10_combout  $ (((!\clk_module|add_hr[1]~18_combout ) # (!\clk_module|add_hr[2]~14_combout ))))) ) ) ) 
// # ( \clk_module|LessThan2~0_combout  & ( !\clk_module|add_hr[0]~2_combout  & ( (\clk_module|state [0] & \clk_module|add_hr[3]~10_combout ) ) ) )

	.dataa(!\clk_module|add_hr[1]~18_combout ),
	.datab(!\clk_module|state [0]),
	.datac(!\clk_module|add_hr[3]~10_combout ),
	.datad(!\clk_module|add_hr[2]~14_combout ),
	.datae(!\clk_module|LessThan2~0_combout ),
	.dataf(!\clk_module|add_hr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_module|hr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_module|hr~3 .extended_lut = "off";
defparam \clk_module|hr~3 .lut_mask = 64'h0000030300000312;
defparam \clk_module|hr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N44
dffeas \clk_module|hr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_module|hr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_module|hr[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_module|hr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_module|hr[3] .is_wysiwyg = "true";
defparam \clk_module|hr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N51
cyclonev_lcell_comb \hr_bcd_conversion|out1[3]~2 (
// Equation(s):
// \hr_bcd_conversion|out1[3]~2_combout  = ( \clk_module|hr [4] & ( \clk_module|hr [1] & ( (!\clk_module|hr [3] & !\clk_module|hr [2]) ) ) ) # ( \clk_module|hr [4] & ( !\clk_module|hr [1] & ( (\clk_module|hr [3] & \clk_module|hr [2]) ) ) ) # ( 
// !\clk_module|hr [4] & ( !\clk_module|hr [1] & ( (\clk_module|hr [3] & !\clk_module|hr [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|hr [3]),
	.datad(!\clk_module|hr [2]),
	.datae(!\clk_module|hr [4]),
	.dataf(!\clk_module|hr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_bcd_conversion|out1[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_bcd_conversion|out1[3]~2 .extended_lut = "off";
defparam \hr_bcd_conversion|out1[3]~2 .lut_mask = 64'h0F00000F0000F000;
defparam \hr_bcd_conversion|out1[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N45
cyclonev_lcell_comb \hr_bcd_conversion|out1[2]~1 (
// Equation(s):
// \hr_bcd_conversion|out1[2]~1_combout  = ( \clk_module|hr [4] & ( \clk_module|hr [1] & ( (\clk_module|hr [3] & !\clk_module|hr [2]) ) ) ) # ( !\clk_module|hr [4] & ( \clk_module|hr [1] & ( \clk_module|hr [2] ) ) ) # ( \clk_module|hr [4] & ( !\clk_module|hr 
// [1] & ( !\clk_module|hr [2] ) ) ) # ( !\clk_module|hr [4] & ( !\clk_module|hr [1] & ( (!\clk_module|hr [3] & \clk_module|hr [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|hr [3]),
	.datad(!\clk_module|hr [2]),
	.datae(!\clk_module|hr [4]),
	.dataf(!\clk_module|hr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_bcd_conversion|out1[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_bcd_conversion|out1[2]~1 .extended_lut = "off";
defparam \hr_bcd_conversion|out1[2]~1 .lut_mask = 64'h00F0FF0000FF0F00;
defparam \hr_bcd_conversion|out1[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \hr_bcd_conversion|out1[1]~0 (
// Equation(s):
// \hr_bcd_conversion|out1[1]~0_combout  = ( \clk_module|hr [4] & ( \clk_module|hr [1] & ( !\clk_module|hr [2] $ (!\clk_module|hr [3]) ) ) ) # ( !\clk_module|hr [4] & ( \clk_module|hr [1] & ( !\clk_module|hr [3] ) ) ) # ( \clk_module|hr [4] & ( 
// !\clk_module|hr [1] & ( (!\clk_module|hr [2] & !\clk_module|hr [3]) ) ) ) # ( !\clk_module|hr [4] & ( !\clk_module|hr [1] & ( (\clk_module|hr [2] & \clk_module|hr [3]) ) ) )

	.dataa(!\clk_module|hr [2]),
	.datab(!\clk_module|hr [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clk_module|hr [4]),
	.dataf(!\clk_module|hr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_bcd_conversion|out1[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_bcd_conversion|out1[1]~0 .extended_lut = "off";
defparam \hr_bcd_conversion|out1[1]~0 .lut_mask = 64'h11118888CCCC6666;
defparam \hr_bcd_conversion|out1[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N36
cyclonev_lcell_comb \hr_1|WideOr6~0 (
// Equation(s):
// \hr_1|WideOr6~0_combout  = ( \hr_bcd_conversion|out1[2]~1_combout  & ( \hr_bcd_conversion|out1[1]~0_combout  & ( \hr_bcd_conversion|out1[3]~2_combout  ) ) ) # ( !\hr_bcd_conversion|out1[2]~1_combout  & ( \hr_bcd_conversion|out1[1]~0_combout  & ( 
// (\hr_bcd_conversion|out1[3]~2_combout  & \clk_module|hr [0]) ) ) ) # ( \hr_bcd_conversion|out1[2]~1_combout  & ( !\hr_bcd_conversion|out1[1]~0_combout  & ( !\hr_bcd_conversion|out1[3]~2_combout  $ (\clk_module|hr [0]) ) ) ) # ( 
// !\hr_bcd_conversion|out1[2]~1_combout  & ( !\hr_bcd_conversion|out1[1]~0_combout  & ( (!\hr_bcd_conversion|out1[3]~2_combout  & \clk_module|hr [0]) ) ) )

	.dataa(gnd),
	.datab(!\hr_bcd_conversion|out1[3]~2_combout ),
	.datac(gnd),
	.datad(!\clk_module|hr [0]),
	.datae(!\hr_bcd_conversion|out1[2]~1_combout ),
	.dataf(!\hr_bcd_conversion|out1[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_1|WideOr6~0 .extended_lut = "off";
defparam \hr_1|WideOr6~0 .lut_mask = 64'h00CCCC3300333333;
defparam \hr_1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N54
cyclonev_lcell_comb \hr_1|WideOr5~0 (
// Equation(s):
// \hr_1|WideOr5~0_combout  = (\hr_bcd_conversion|out1[2]~1_combout  & (!\hr_bcd_conversion|out1[1]~0_combout  $ (((!\clk_module|hr [0]) # (\hr_bcd_conversion|out1[3]~2_combout )))))

	.dataa(!\hr_bcd_conversion|out1[2]~1_combout ),
	.datab(!\hr_bcd_conversion|out1[1]~0_combout ),
	.datac(!\hr_bcd_conversion|out1[3]~2_combout ),
	.datad(!\clk_module|hr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_1|WideOr5~0 .extended_lut = "off";
defparam \hr_1|WideOr5~0 .lut_mask = 64'h1141114111411141;
defparam \hr_1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N57
cyclonev_lcell_comb \hr_1|WideOr4~0 (
// Equation(s):
// \hr_1|WideOr4~0_combout  = ( \hr_bcd_conversion|out1[3]~2_combout  & ( (!\hr_bcd_conversion|out1[2]~1_combout ) # (!\hr_bcd_conversion|out1[1]~0_combout ) ) ) # ( !\hr_bcd_conversion|out1[3]~2_combout  & ( ((!\hr_bcd_conversion|out1[1]~0_combout ) # 
// (\clk_module|hr [0])) # (\hr_bcd_conversion|out1[2]~1_combout ) ) )

	.dataa(!\hr_bcd_conversion|out1[2]~1_combout ),
	.datab(!\hr_bcd_conversion|out1[1]~0_combout ),
	.datac(!\clk_module|hr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hr_bcd_conversion|out1[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_1|WideOr4~0 .extended_lut = "off";
defparam \hr_1|WideOr4~0 .lut_mask = 64'hDFDFDFDFEEEEEEEE;
defparam \hr_1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N39
cyclonev_lcell_comb \hr_1|WideOr3~0 (
// Equation(s):
// \hr_1|WideOr3~0_combout  = ( \hr_bcd_conversion|out1[3]~2_combout  & ( \hr_bcd_conversion|out1[2]~1_combout  ) ) # ( !\hr_bcd_conversion|out1[3]~2_combout  & ( (!\hr_bcd_conversion|out1[2]~1_combout  & (!\hr_bcd_conversion|out1[1]~0_combout  & 
// \clk_module|hr [0])) # (\hr_bcd_conversion|out1[2]~1_combout  & (!\hr_bcd_conversion|out1[1]~0_combout  $ (\clk_module|hr [0]))) ) )

	.dataa(!\hr_bcd_conversion|out1[2]~1_combout ),
	.datab(!\hr_bcd_conversion|out1[1]~0_combout ),
	.datac(gnd),
	.datad(!\clk_module|hr [0]),
	.datae(gnd),
	.dataf(!\hr_bcd_conversion|out1[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_1|WideOr3~0 .extended_lut = "off";
defparam \hr_1|WideOr3~0 .lut_mask = 64'h4499449955555555;
defparam \hr_1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N12
cyclonev_lcell_comb \hr_1|WideOr2~0 (
// Equation(s):
// \hr_1|WideOr2~0_combout  = (!\hr_bcd_conversion|out1[3]~2_combout  & (((\hr_bcd_conversion|out1[2]~1_combout  & !\hr_bcd_conversion|out1[1]~0_combout )) # (\clk_module|hr [0]))) # (\hr_bcd_conversion|out1[3]~2_combout  & 
// (!\hr_bcd_conversion|out1[2]~1_combout  $ (((!\clk_module|hr [0]) # (\hr_bcd_conversion|out1[1]~0_combout )))))

	.dataa(!\hr_bcd_conversion|out1[2]~1_combout ),
	.datab(!\hr_bcd_conversion|out1[1]~0_combout ),
	.datac(!\hr_bcd_conversion|out1[3]~2_combout ),
	.datad(!\clk_module|hr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_1|WideOr2~0 .extended_lut = "off";
defparam \hr_1|WideOr2~0 .lut_mask = 64'h45F945F945F945F9;
defparam \hr_1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N15
cyclonev_lcell_comb \hr_1|WideOr1~0 (
// Equation(s):
// \hr_1|WideOr1~0_combout  = ( \hr_bcd_conversion|out1[3]~2_combout  & ( (!\hr_bcd_conversion|out1[1]~0_combout ) # ((!\hr_bcd_conversion|out1[2]~1_combout  & !\clk_module|hr [0])) ) ) # ( !\hr_bcd_conversion|out1[3]~2_combout  & ( 
// (!\hr_bcd_conversion|out1[2]~1_combout  & (!\hr_bcd_conversion|out1[1]~0_combout  & !\clk_module|hr [0])) # (\hr_bcd_conversion|out1[2]~1_combout  & ((!\hr_bcd_conversion|out1[1]~0_combout ) # (!\clk_module|hr [0]))) ) )

	.dataa(!\hr_bcd_conversion|out1[2]~1_combout ),
	.datab(!\hr_bcd_conversion|out1[1]~0_combout ),
	.datac(!\clk_module|hr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hr_bcd_conversion|out1[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_1|WideOr1~0 .extended_lut = "off";
defparam \hr_1|WideOr1~0 .lut_mask = 64'hD4D4D4D4ECECECEC;
defparam \hr_1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N6
cyclonev_lcell_comb \hr_1|WideOr0~0 (
// Equation(s):
// \hr_1|WideOr0~0_combout  = ( \clk_module|hr [0] & ( !\hr_bcd_conversion|out1[1]~0_combout  $ (((\hr_bcd_conversion|out1[3]~2_combout ) # (\hr_bcd_conversion|out1[2]~1_combout ))) ) ) # ( !\clk_module|hr [0] & ( (!\hr_bcd_conversion|out1[1]~0_combout  & 
// (!\hr_bcd_conversion|out1[2]~1_combout  & !\hr_bcd_conversion|out1[3]~2_combout )) # (\hr_bcd_conversion|out1[1]~0_combout  & ((\hr_bcd_conversion|out1[3]~2_combout ))) ) )

	.dataa(!\hr_bcd_conversion|out1[2]~1_combout ),
	.datab(!\hr_bcd_conversion|out1[1]~0_combout ),
	.datac(!\hr_bcd_conversion|out1[3]~2_combout ),
	.datad(gnd),
	.datae(!\clk_module|hr [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_1|WideOr0~0 .extended_lut = "off";
defparam \hr_1|WideOr0~0 .lut_mask = 64'h8383939383839393;
defparam \hr_1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N57
cyclonev_lcell_comb \hr_2|Decoder0~0 (
// Equation(s):
// \hr_2|Decoder0~0_combout  = ( \clk_module|hr [4] & ( \clk_module|hr [1] & ( (\clk_module|hr [2]) # (\clk_module|hr [3]) ) ) ) # ( !\clk_module|hr [4] & ( \clk_module|hr [1] & ( !\clk_module|hr [3] ) ) ) # ( \clk_module|hr [4] & ( !\clk_module|hr [1] & ( 
// (\clk_module|hr [2]) # (\clk_module|hr [3]) ) ) ) # ( !\clk_module|hr [4] & ( !\clk_module|hr [1] & ( (!\clk_module|hr [3]) # (!\clk_module|hr [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|hr [3]),
	.datad(!\clk_module|hr [2]),
	.datae(!\clk_module|hr [4]),
	.dataf(!\clk_module|hr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_2|Decoder0~0 .extended_lut = "off";
defparam \hr_2|Decoder0~0 .lut_mask = 64'hFFF00FFFF0F00FFF;
defparam \hr_2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N24
cyclonev_lcell_comb \hr_2|Decoder0~1 (
// Equation(s):
// \hr_2|Decoder0~1_combout  = ( \clk_module|hr [4] & ( \clk_module|hr [1] & ( !\clk_module|hr [2] $ (!\clk_module|hr [3]) ) ) ) # ( \clk_module|hr [4] & ( !\clk_module|hr [1] & ( (\clk_module|hr [3]) # (\clk_module|hr [2]) ) ) )

	.dataa(!\clk_module|hr [2]),
	.datab(!\clk_module|hr [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clk_module|hr [4]),
	.dataf(!\clk_module|hr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_2|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_2|Decoder0~1 .extended_lut = "off";
defparam \hr_2|Decoder0~1 .lut_mask = 64'h0000777700006666;
defparam \hr_2|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \hr_bcd_conversion|out2[0]~0 (
// Equation(s):
// \hr_bcd_conversion|out2[0]~0_combout  = ( \clk_module|hr [4] & ( \clk_module|hr [1] & ( !\clk_module|hr [2] $ (!\clk_module|hr [3]) ) ) ) # ( !\clk_module|hr [4] & ( \clk_module|hr [1] & ( !\clk_module|hr [3] ) ) ) # ( \clk_module|hr [4] & ( 
// !\clk_module|hr [1] & ( (\clk_module|hr [3]) # (\clk_module|hr [2]) ) ) ) # ( !\clk_module|hr [4] & ( !\clk_module|hr [1] & ( (!\clk_module|hr [2]) # (!\clk_module|hr [3]) ) ) )

	.dataa(!\clk_module|hr [2]),
	.datab(!\clk_module|hr [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clk_module|hr [4]),
	.dataf(!\clk_module|hr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_bcd_conversion|out2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_bcd_conversion|out2[0]~0 .extended_lut = "off";
defparam \hr_bcd_conversion|out2[0]~0 .lut_mask = 64'hEEEE7777CCCC6666;
defparam \hr_bcd_conversion|out2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N39
cyclonev_lcell_comb \hr_2|Decoder0~2 (
// Equation(s):
// \hr_2|Decoder0~2_combout  = ( \clk_module|hr [4] & ( \clk_module|hr [1] ) ) # ( !\clk_module|hr [4] & ( \clk_module|hr [1] & ( \clk_module|hr [3] ) ) ) # ( \clk_module|hr [4] & ( !\clk_module|hr [1] ) ) # ( !\clk_module|hr [4] & ( !\clk_module|hr [1] & ( 
// (\clk_module|hr [3] & \clk_module|hr [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_module|hr [3]),
	.datad(!\clk_module|hr [2]),
	.datae(!\clk_module|hr [4]),
	.dataf(!\clk_module|hr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_2|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_2|Decoder0~2 .extended_lut = "off";
defparam \hr_2|Decoder0~2 .lut_mask = 64'h000FFFFF0F0FFFFF;
defparam \hr_2|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N15
cyclonev_lcell_comb \hr_bcd_conversion|LessThan1~0 (
// Equation(s):
// \hr_bcd_conversion|LessThan1~0_combout  = ( \clk_module|hr [3] & ( \clk_module|hr [4] ) ) # ( !\clk_module|hr [3] & ( \clk_module|hr [4] & ( \clk_module|hr [2] ) ) )

	.dataa(!\clk_module|hr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clk_module|hr [3]),
	.dataf(!\clk_module|hr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hr_bcd_conversion|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hr_bcd_conversion|LessThan1~0 .extended_lut = "off";
defparam \hr_bcd_conversion|LessThan1~0 .lut_mask = 64'h000000005555FFFF;
defparam \hr_bcd_conversion|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
