Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: lcd_fpga_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd_fpga_1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd_fpga_1"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : lcd_fpga_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lcd_fpga_1 (DKOP's conflicted copy 2014-07-18).v" in library work
WARNING:HDLCompilers:301 - "lcd_fpga_1 (DKOP's conflicted copy 2014-07-18).v" line 75 Too many digits specified in hex constant
WARNING:HDLCompilers:301 - "lcd_fpga_1 (DKOP's conflicted copy 2014-07-18).v" line 93 Too many digits specified in hex constant
WARNING:HDLCompilers:301 - "lcd_fpga_1 (DKOP's conflicted copy 2014-07-18).v" line 110 Too many digits specified in hex constant
WARNING:HDLCompilers:301 - "lcd_fpga_1 (DKOP's conflicted copy 2014-07-18).v" line 129 Too many digits specified in hex constant
WARNING:HDLCompilers:301 - "lcd_fpga_1 (DKOP's conflicted copy 2014-07-18).v" line 148 Too many digits specified in hex constant
WARNING:HDLCompilers:301 - "lcd_fpga_1 (DKOP's conflicted copy 2014-07-18).v" line 167 Too many digits specified in hex constant
Module <lcd_fpga_1> compiled
No errors in compilation
Analysis of file <"lcd_fpga_1.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lcd_fpga_1> in library <work> with parameters.
	c12 = "00000000000000000000000000001100"
	c200k = "00000000000000110010000011001000"
	c2k = "00000000000000000000011111010000"
	c5k = "00000000000000000001001110001000"
	c750k = "00000000000010110111000110110000"
	c82k = "00000000000000010100000001010000"
	clr_disp = "00000000000000000000000000001010"
	disp_on_off = "00000000000000000000000000001001"
	entr_mod = "00000000000000000000000000001000"
	func_set = "00000000000000000000000000000111"
	init0 = "00000000000000000000000000000000"
	init1 = "00000000000000000000000000000001"
	init2 = "00000000000000000000000000000010"
	init3 = "00000000000000000000000000000011"
	init4 = "00000000000000000000000000000100"
	init5 = "00000000000000000000000000000101"
	init6 = "00000000000000000000000000000110"
	print = "00000000000000000000000000001011"
	wt1 = "00000000000000000000000000001100"
	wt2 = "00000000000000000000000000001101"
	wt3 = "00000000000000000000000000001110"
	wt4 = "00000000000000000000000000001111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lcd_fpga_1>.
	c12 = 32'sb00000000000000000000000000001100
	c200k = 32'sb00000000000000110010000011001000
	c2k = 32'sb00000000000000000000011111010000
	c5k = 32'sb00000000000000000001001110001000
	c750k = 32'sb00000000000010110111000110110000
	c82k = 32'sb00000000000000010100000001010000
	clr_disp = 32'sb00000000000000000000000000001010
	disp_on_off = 32'sb00000000000000000000000000001001
	entr_mod = 32'sb00000000000000000000000000001000
	func_set = 32'sb00000000000000000000000000000111
	init0 = 32'sb00000000000000000000000000000000
	init1 = 32'sb00000000000000000000000000000001
	init2 = 32'sb00000000000000000000000000000010
	init3 = 32'sb00000000000000000000000000000011
	init4 = 32'sb00000000000000000000000000000100
	init5 = 32'sb00000000000000000000000000000101
	init6 = 32'sb00000000000000000000000000000110
	print = 32'sb00000000000000000000000000001011
	wt1 = 32'sb00000000000000000000000000001100
	wt2 = 32'sb00000000000000000000000000001101
	wt3 = 32'sb00000000000000000000000000001110
	wt4 = 32'sb00000000000000000000000000001111
Module <lcd_fpga_1> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <lcd_d> in unit <lcd_fpga_1> has a constant value of 00000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <lcd_fpga_1>.
    Related source file is "lcd_fpga_1 (DKOP's conflicted copy 2014-07-18).v".
INFO:Xst:1799 - State 0010 is never reached in FSM <state>.
INFO:Xst:1799 - State 0001 is never reached in FSM <state>.
INFO:Xst:1799 - State 0100 is never reached in FSM <state>.
INFO:Xst:1799 - State 0011 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101 is never reached in FSM <state>.
INFO:Xst:1799 - State 0110 is never reached in FSM <state>.
INFO:Xst:1799 - State 0111 is never reached in FSM <state>.
INFO:Xst:1799 - State 1100 is never reached in FSM <state>.
INFO:Xst:1799 - State 1000 is never reached in FSM <state>.
INFO:Xst:1799 - State 1101 is never reached in FSM <state>.
INFO:Xst:1799 - State 1001 is never reached in FSM <state>.
INFO:Xst:1799 - State 1110 is never reached in FSM <state>.
INFO:Xst:1799 - State 1010 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 1                                              |
    | Transitions        | 1                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <lcd_e>.
    Found 14-bit register for signal <cnt>.
    Found 14-bit adder for signal <cnt$share0000> created at line 65.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <lcd_fpga_1> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 14-bit adder                                          : 1
# Registers                                            : 2
 1-bit register                                        : 1
 14-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | unreached
 0001  | unreached
 0100  | unreached
 0011  | unreached
 0101  | unreached
 0110  | unreached
 0111  | unreached
 1100  | unreached
 1000  | unreached
 1101  | unreached
 1001  | unreached
 1110  | unreached
 1010  | unreached
-------------------
WARNING:Xst:1710 - FF/Latch <lcd_e> (without init value) has a constant value of 0 in block <lcd_fpga_1>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <lcd_e> (without init value) has a constant value of 0 in block <lcd_fpga_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lcd_fpga_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd_fpga_1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd_fpga_1.ngr
Top Level Output File Name         : lcd_fpga_1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 1
#      GND                         : 1
# IO Buffers                       : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                        0  out of    960     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  11  out of     83    13%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.54 secs
 
--> 

Total memory usage is 289592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   15 (   0 filtered)

