digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@pointer" {
"1009280" [label="(Call,gen_lea_modrm(env, s, modrm))"];
"1009276" [label="(Call,gen_svm_check_intercept(s, pc_start, SVM_EXIT_IDTR_WRITE))"];
"1009284" [label="(Call,gen_op_ld_v(s, MO_16, cpu_T1, cpu_A0))"];
"1009289" [label="(Call,gen_add_A0_im(s, 2))"];
"1009295" [label="(Call,CODE64(s))"];
"1009292" [label="(Call,gen_op_ld_v(s, CODE64(s) + MO_32, cpu_T0, cpu_A0))"];
"1009305" [label="(Call,tcg_gen_andi_tl(cpu_T0, cpu_T0, 0xffffff))"];
"1009309" [label="(Call,tcg_gen_st_tl(cpu_T0, cpu_env, offsetof(CPUX86State, idt.base)))"];
"1009317" [label="(Call,tcg_gen_st32_tl(cpu_T1, cpu_env, offsetof(CPUX86State, idt.limit)))"];
"1009294" [label="(Call,CODE64(s) + MO_32)"];
"1009301" [label="(Call,dflag == MO_16)"];
"1009295" [label="(Call,CODE64(s))"];
"1009307" [label="(Identifier,cpu_T0)"];
"1009298" [label="(Identifier,cpu_T0)"];
"1008502" [label="(Block,)"];
"1009278" [label="(Identifier,pc_start)"];
"1009318" [label="(Identifier,cpu_T1)"];
"1009281" [label="(Identifier,env)"];
"1009282" [label="(Identifier,s)"];
"1009306" [label="(Identifier,cpu_T0)"];
"1009292" [label="(Call,gen_op_ld_v(s, CODE64(s) + MO_32, cpu_T0, cpu_A0))"];
"1009309" [label="(Call,tcg_gen_st_tl(cpu_T0, cpu_env, offsetof(CPUX86State, idt.base)))"];
"1009285" [label="(Identifier,s)"];
"1009312" [label="(Call,offsetof(CPUX86State, idt.base))"];
"1009320" [label="(Call,offsetof(CPUX86State, idt.limit))"];
"1009311" [label="(Identifier,cpu_env)"];
"1009296" [label="(Identifier,s)"];
"1009287" [label="(Identifier,cpu_T1)"];
"1009319" [label="(Identifier,cpu_env)"];
"1009303" [label="(Identifier,MO_16)"];
"1009279" [label="(Identifier,SVM_EXIT_IDTR_WRITE)"];
"1009276" [label="(Call,gen_svm_check_intercept(s, pc_start, SVM_EXIT_IDTR_WRITE))"];
"1009305" [label="(Call,tcg_gen_andi_tl(cpu_T0, cpu_T0, 0xffffff))"];
"1009277" [label="(Identifier,s)"];
"1009294" [label="(Call,CODE64(s) + MO_32)"];
"1009283" [label="(Identifier,modrm)"];
"1009301" [label="(Call,dflag == MO_16)"];
"1009308" [label="(Literal,0xffffff)"];
"1009300" [label="(ControlStructure,if (dflag == MO_16))"];
"1009286" [label="(Identifier,MO_16)"];
"1009302" [label="(Identifier,dflag)"];
"1009325" [label="(ControlStructure,break;)"];
"1009288" [label="(Identifier,cpu_A0)"];
"1009291" [label="(Literal,2)"];
"1009299" [label="(Identifier,cpu_A0)"];
"1009310" [label="(Identifier,cpu_T0)"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1009304" [label="(Block,)"];
"1009297" [label="(Identifier,MO_32)"];
"1009284" [label="(Call,gen_op_ld_v(s, MO_16, cpu_T1, cpu_A0))"];
"1009317" [label="(Call,tcg_gen_st32_tl(cpu_T1, cpu_env, offsetof(CPUX86State, idt.limit)))"];
"1009289" [label="(Call,gen_add_A0_im(s, 2))"];
"1009290" [label="(Identifier,s)"];
"1009280" [label="(Call,gen_lea_modrm(env, s, modrm))"];
"1009293" [label="(Identifier,s)"];
"1009280" -> "1008502"  [label="AST: "];
"1009280" -> "1009283"  [label="CFG: "];
"1009281" -> "1009280"  [label="AST: "];
"1009282" -> "1009280"  [label="AST: "];
"1009283" -> "1009280"  [label="AST: "];
"1009285" -> "1009280"  [label="CFG: "];
"1009280" -> "1011840"  [label="DDG: gen_lea_modrm(env, s, modrm)"];
"1009280" -> "1011840"  [label="DDG: modrm"];
"1009280" -> "1011840"  [label="DDG: env"];
"1009276" -> "1009280"  [label="DDG: s"];
"1009280" -> "1009284"  [label="DDG: s"];
"1009276" -> "1008502"  [label="AST: "];
"1009276" -> "1009279"  [label="CFG: "];
"1009277" -> "1009276"  [label="AST: "];
"1009278" -> "1009276"  [label="AST: "];
"1009279" -> "1009276"  [label="AST: "];
"1009281" -> "1009276"  [label="CFG: "];
"1009276" -> "1011840"  [label="DDG: pc_start"];
"1009276" -> "1011840"  [label="DDG: gen_svm_check_intercept(s, pc_start, SVM_EXIT_IDTR_WRITE)"];
"1009276" -> "1011840"  [label="DDG: SVM_EXIT_IDTR_WRITE"];
"1009284" -> "1008502"  [label="AST: "];
"1009284" -> "1009288"  [label="CFG: "];
"1009285" -> "1009284"  [label="AST: "];
"1009286" -> "1009284"  [label="AST: "];
"1009287" -> "1009284"  [label="AST: "];
"1009288" -> "1009284"  [label="AST: "];
"1009290" -> "1009284"  [label="CFG: "];
"1009284" -> "1011840"  [label="DDG: gen_op_ld_v(s, MO_16, cpu_T1, cpu_A0)"];
"1009284" -> "1009289"  [label="DDG: s"];
"1009284" -> "1009292"  [label="DDG: cpu_A0"];
"1009284" -> "1009301"  [label="DDG: MO_16"];
"1009284" -> "1009317"  [label="DDG: cpu_T1"];
"1009289" -> "1008502"  [label="AST: "];
"1009289" -> "1009291"  [label="CFG: "];
"1009290" -> "1009289"  [label="AST: "];
"1009291" -> "1009289"  [label="AST: "];
"1009293" -> "1009289"  [label="CFG: "];
"1009289" -> "1011840"  [label="DDG: gen_add_A0_im(s, 2)"];
"1009289" -> "1009295"  [label="DDG: s"];
"1009295" -> "1009294"  [label="AST: "];
"1009295" -> "1009296"  [label="CFG: "];
"1009296" -> "1009295"  [label="AST: "];
"1009297" -> "1009295"  [label="CFG: "];
"1009295" -> "1009292"  [label="DDG: s"];
"1009295" -> "1009294"  [label="DDG: s"];
"1009292" -> "1008502"  [label="AST: "];
"1009292" -> "1009299"  [label="CFG: "];
"1009293" -> "1009292"  [label="AST: "];
"1009294" -> "1009292"  [label="AST: "];
"1009298" -> "1009292"  [label="AST: "];
"1009299" -> "1009292"  [label="AST: "];
"1009302" -> "1009292"  [label="CFG: "];
"1009292" -> "1011840"  [label="DDG: s"];
"1009292" -> "1011840"  [label="DDG: CODE64(s) + MO_32"];
"1009292" -> "1011840"  [label="DDG: gen_op_ld_v(s, CODE64(s) + MO_32, cpu_T0, cpu_A0)"];
"1009292" -> "1011840"  [label="DDG: cpu_A0"];
"1009292" -> "1009305"  [label="DDG: cpu_T0"];
"1009292" -> "1009309"  [label="DDG: cpu_T0"];
"1009305" -> "1009304"  [label="AST: "];
"1009305" -> "1009308"  [label="CFG: "];
"1009306" -> "1009305"  [label="AST: "];
"1009307" -> "1009305"  [label="AST: "];
"1009308" -> "1009305"  [label="AST: "];
"1009310" -> "1009305"  [label="CFG: "];
"1009305" -> "1011840"  [label="DDG: tcg_gen_andi_tl(cpu_T0, cpu_T0, 0xffffff)"];
"1009305" -> "1009309"  [label="DDG: cpu_T0"];
"1009309" -> "1008502"  [label="AST: "];
"1009309" -> "1009312"  [label="CFG: "];
"1009310" -> "1009309"  [label="AST: "];
"1009311" -> "1009309"  [label="AST: "];
"1009312" -> "1009309"  [label="AST: "];
"1009318" -> "1009309"  [label="CFG: "];
"1009309" -> "1011840"  [label="DDG: cpu_T0"];
"1009309" -> "1011840"  [label="DDG: tcg_gen_st_tl(cpu_T0, cpu_env, offsetof(CPUX86State, idt.base))"];
"1009309" -> "1011840"  [label="DDG: offsetof(CPUX86State, idt.base)"];
"1009312" -> "1009309"  [label="DDG: CPUX86State"];
"1009312" -> "1009309"  [label="DDG: idt.base"];
"1009309" -> "1009317"  [label="DDG: cpu_env"];
"1009317" -> "1008502"  [label="AST: "];
"1009317" -> "1009320"  [label="CFG: "];
"1009318" -> "1009317"  [label="AST: "];
"1009319" -> "1009317"  [label="AST: "];
"1009320" -> "1009317"  [label="AST: "];
"1009325" -> "1009317"  [label="CFG: "];
"1009317" -> "1011840"  [label="DDG: cpu_T1"];
"1009317" -> "1011840"  [label="DDG: offsetof(CPUX86State, idt.limit)"];
"1009317" -> "1011840"  [label="DDG: tcg_gen_st32_tl(cpu_T1, cpu_env, offsetof(CPUX86State, idt.limit))"];
"1009317" -> "1011840"  [label="DDG: cpu_env"];
"1009320" -> "1009317"  [label="DDG: CPUX86State"];
"1009320" -> "1009317"  [label="DDG: idt.limit"];
"1009294" -> "1009297"  [label="CFG: "];
"1009297" -> "1009294"  [label="AST: "];
"1009298" -> "1009294"  [label="CFG: "];
"1009294" -> "1011840"  [label="DDG: CODE64(s)"];
"1009294" -> "1011840"  [label="DDG: MO_32"];
"1009301" -> "1009300"  [label="AST: "];
"1009301" -> "1009303"  [label="CFG: "];
"1009302" -> "1009301"  [label="AST: "];
"1009303" -> "1009301"  [label="AST: "];
"1009306" -> "1009301"  [label="CFG: "];
"1009310" -> "1009301"  [label="CFG: "];
"1009301" -> "1011840"  [label="DDG: dflag"];
"1009301" -> "1011840"  [label="DDG: MO_16"];
"1009301" -> "1011840"  [label="DDG: dflag == MO_16"];
}
