question,A,B,C,D,E,answer,explanation
<p>Monostable multivibrator is called one-shot or single-shot circuit because it</p>,can be used once,can be used single and not with other circuits.,always returns by itself to its single stable state,changes to quasistable for a fixed period of time upon receipt of triggering signal.,,C,
<p>10's complement of 16<sub>10</sub> is</p>,83<sub>10</sub>,84<sub>10</sub>,38<sub>10</sub>,48<sub>10</sub>,,B,
<p>The hexadecimal number 64 AC is equivalent to decimal number</p>,25727,25722,25772,25777,,C,
"<p>A binary with a digits, all of which are unity has the value</p>",<i>n</i><sup>2</sup> - 1,2<i><sup>n</sup></i>,2(<sup><i>n</i> - 1</sup>),2<sup><i>n</i></sup> - 1,,D,
<p>In a NAND SR latch S = R = 1. Then</p>,"Q = 1, <span style=""text-decoration:overline;"">Q</span> = 0","Q = 0, <span style=""text-decoration:overline;"">Q</span> = 1","both Q and <span style=""text-decoration:overline;"">Q</span> will be same as before",the latch will be set,,C,
"<p>A microprocessor with a 16-bit address bus is used in a linear memory selection configuration (i.e., Address bus lines are directly used as chip selects of memory chips) with 4 memory chips. The maximum addressable memory space is</p>",64 K,16 K,8 K,4 K,,A,
<p>The logic represented by the abbreviation ECL is</p>,Emitter Coupled Logic,Electron Carrier Logic,Encoding Clock Logic,Electrostatic Channel Logic,,A,
<p>A (A + B) =</p>,A,B,"<span style=""text-decoration:overline;"">A</span>","<span style=""text-decoration:overline;"">B</span>",,A,
"<p>Unlimited number of ICs 7490, 78492 and 7493 are available. Which of these could be used to build the dividse-by-60 circuit of figure<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/54-900.png""/></p>",7490,7492,combination of 7490 and 7492,combination of 7492 and 7493,,C,
<p>One of the function of the Sio<sub>2</sub> layer in an IC is to</p>,act as a dielectric for capacitors,prevent shorting of elements by interconnections,from cathodes for diodes,afford protection from the radiations,,B,
"<p>In a shift register the data is loaded in one operation but shifted out one bit at a time, The shift register is</p>",serial in-serial out,parallel in-serial out,serial in-parallel out,parallel in-parallel out,,B,
<p>In CCD</p>,a small charge is deposited for logical 1,a small charge is deposited for both logical 1 and 0,a small charge is deposited for logical 0 and large charge for logical 1,none of the above,,C,
"<p>The contents of the program counter after the call operation point to the first instruction on the<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/61-1048.png""/></p>",stack,subroutine,either of the above,none of the above,,B,
<p>Dual slope ADC uses an op amp comparator.</p>,True,False,,,,A,
<p>The output of the 74 series of TTL gates is taken from a BST in</p>,totem pole and common collector configuration,either totem pole or open collector configuration,common base configuration,common collector configuration,,B,
<p><p><b>Assertion (A):</b>  Demorgan's first theorem replaces a NOR gate by bubbled AND gate.</p><p><b>Reason (R):</b> Double complement of a variable equals the variable.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,B,
<p>A flip-flop circuit is</p>,monostable,bistable,multistable,unstable,,B,
<p><p><b>Assertion (A):</b>  The use of 2's complement has simplified the computer hardware for arithmetic operations </p><p><b>Reason (R):</b> 2's complement is obtained by adding 1 to 1's complement.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,B,
<p>How many lines are there in address bus of 8085 μp?</p>,6,8,12,16,,D,
"<p>Consider the following statements Timer 555 can be used as <ol style=""list-style-type: decimal; padding-bottom:10px;""><li style=""padding-top:10px;"">monostable multivibrator</li><li style=""padding-top:10px;"">bistable multivibrator</li><li style=""padding-top:10px;"">astable multivibrator</li></ol> Which of the above statements are correct?</p>",1 and 2,1 and 3,2 and 3,"1, 2, 3",,B,
<p>A 4 bit binary adder has 4 full adders.</p>,True,False,,,,B,
"<p>In floating point representation, the accuracy is</p>",10 bit,9 bit,8 bit,6 bit,,B,
"<p>The logic circuit in the given figure realizes the function<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/22-261.png""/></p>","(A + B + C) (D <span style=""text-decoration:overline;"">E</span>)","(A + <span style=""text-decoration:overline;"">B + C</span>) (<span style=""text-decoration:overline;"">D</span> E)","(A + B + C) (<span style=""text-decoration:overline;"">D</span> <span style=""text-decoration:overline;"">E</span>)","(<span style=""text-decoration:overline;"">A + B</span> + C) (<span style=""text-decoration:overline;"">D</span> E)",,D,
<p>The PC contains 0450 H and SP contains 08D 6 H. What will be content of P and SP following a CALL to subroutine at location 02 AFH?</p>,"0453 H, 08 D 8 H","0453 H, 08 D 4 H","02 AFH, 08 D 8 H","02 AFH, 08 D 4 H",,D,
<p>An <i>n</i> bit ADC using V<sub><i>r</i></sub> as reference has a resolution (in volts) of</p>,"<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/26-352-1.png""/>",V<sub><i>r</i></sub>(<i>n</i>),"<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/26-352-3.png""/>",2V<sub><i>r</i></sub>(<i>n</i>),,C,
<p>The sum of 1110101<sub>2</sub> and 11011<sub>2</sub> in decimal form will be</p>,65,75,85,95,,C,
"<p>Binary 1111 when added to binary 11111, the result in binary is</p>",111111,1111,1000,10000,,D,
<p>In the 2's complement Adder-Subtractor</p>,sign magnitude numbers represent negative numbers,"the sign magnitude numbers have ""1"" as leading bit",the sign magnitude numbers have '0' as leading bit,2's complement represents positive numbers,,C,
<p>The widely used binary multiplication method is</p>,repeated addition,add and shift,shift and add,any of the above,,B,
<p>Which of the following logic family is fastest of all?</p>,TTL,RTL,DCTL,ECL,,D,
<p>Assuming accumulator contain A 64 and the carry is set (1). What will register A and (CY) contain after ADI A4H?</p>,"4 AH, 0","4 AH, 1","4 BH, 0","4 BH, 1",,B,
"<p>In a monolithic IC, resistors are formed from</p>",ceramic material,manganin wire,P-type semiconductor,aluminium ribbon,,C,
<p>For wired AND connection we should use</p>,TTL gates with active pull up,TTL gates with open collector,TTL gates without active pull up and with open collector,any of the above,,C,
"<p><span style=""text-decoration:overline;"">A</span> + A<span style=""text-decoration:overline;"">B</span> =</p>",A,"<span style=""text-decoration:overline;"">A</span>","<span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">B</span>","A + <span style=""text-decoration:overline;"">B</span>",,C,
<p>The resolution of a 12-bit D/A converter using a binary ladder with + 10V as the full scale output will be</p>,2.44 mV,3.50 mV,4.32 mV,5.12 mV,,A,
<p>In the above case the hexadecimal notation for the last memory location is</p>,0000,FFFF,3FFF,5FFF,,B,
<p>What is the length of SP (Stack pointer) of 8085 μp?</p>,6 bits,8 bits,12 bits,16 bits,,D,
<p>Shifting digits from left to right and vice versa is needed in</p>,storing numbers,arithmetic operations,counting,storing and counting,,B,
<p>Current requirement of a piezo buffer is about</p>,100mA,20mA,4mA,0.4mA,,C,
"<p>Consider the following instruction of 8085 μp :<ol style=""list-style-type: decimal; padding-bottom:10px;""><li style=""padding-top:10px;"">MOV M, A</li><li style=""padding-top:10px;"">AODC</li><li style=""padding-top:10px;"">MVI A, FF</li><li style=""padding-top:10px;"">CMP M</li></ol> Which of these cause change in the status of flag(s)?</p>",1 and 2,"1, 2 and 3",3 and 4,2 and 4,,D,
<p>A 3 bit binary adder can add</p>,2 bits,2 bits,3 bits,8 bits,,C,
"<p>The logic performed by the high-noise immunity logic circuit shown below is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/53-870.png""/></p>",OR,AND,NOR,NAND,,D,
"<p>An 8156 has A<sub>15</sub> connected to its CE input. A<sub>14</sub> to A<sub>8</sub> are unconnected, and AD<sub>7</sub> to AC<sub>0</sub> are connected.Ignoring shadows, the port addresses</p>",80 H,85 H,"82 H, 83 H",80 H to 85 H,,D,
"<p>In 8085 microprocessor, what is the length of IR (instruction register)?</p>",6 bits,8 bits,12 bits,16 bits,,B,
<p>A sequence detector is required to give a logical output of 1 whenever the sequence 1011 is detected in the incoming pulse stream. Minimum number of flip-flops needed to built the sequence detector is</p>,4,3,1,2,,B,
"<p>The contents of the program counter after the call operation will be<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/61-1048.png""/></p>",(30F0)<sub>H</sub>,(40F0)<sub>H</sub>,(50F0)<sub>H</sub>,(60F0)<sub>H</sub>,,A,
<p>Which is correct with respect to computer memory?</p>,Only a particular address can have a particular memory,Any address can have any memory,"To read a word from computer memory, it is not necessary to specify a location",None of the above,,B,
<p>A 3 bit binary adder should use</p>,3 full adders,2 full adders and 1 half adder,1 full adder and 2 half adders,3 half adders,,B,
"<p>For a depletion type NMOS, V<i><sub>p</sub></i> = - 4 volts. For V<sub>GS</sub> = 0, 1<sub>D</sub> = 16 mA in the pinch off region of V<sub>DS</sub>. For V<sub>GS</sub> = - 2, the value of I<sub>D</sub> in the pinch off region of V<sub>DS</sub> is given by</p>",64 mA,32 mA,16 mA,4 mA,,D,
<p>The two outputs of RS flip-flop are</p>,always low,always high,either low or high,always complementary,,D,
