// Seed: 1076881616
module module_0 ();
  initial begin
    id_1 = 1;
    id_1 <= id_1;
    id_1 <= id_1 || id_1;
    if (id_1)
      if (id_1) begin
        id_1 <= 1'b0;
      end else begin
        id_1 = #1 id_1;
        id_1 <= 1;
      end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  bufif0 (id_1, id_2, id_3);
  module_0();
endmodule
module module_2;
  assign id_1 = id_1;
  wire id_2, id_3, id_4;
  module_0();
endmodule
