# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do pipelined_computer_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/sevenseg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sevenseg
# 
# Top level modules:
# 	sevenseg
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/sc_instmen.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sc_instmem
# 
# Top level modules:
# 	sc_instmem
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/sc_datamem.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sc_datamem
# 
# Top level modules:
# 	sc_datamem
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/sc_cu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sc_cu
# 
# Top level modules:
# 	sc_cu
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/regfile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/pipepc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipepc
# 
# Top level modules:
# 	pipepc
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/pipemwreg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipemwreg
# 
# Top level modules:
# 	pipemwreg
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/pipemem.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipemem
# 
# Top level modules:
# 	pipemem
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/pipelined_computer_main.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipelined_computer_main
# 
# Top level modules:
# 	pipelined_computer_main
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/pipeir.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipeir
# 
# Top level modules:
# 	pipeir
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/pipeif.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipeif
# 
# Top level modules:
# 	pipeif
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/pipeid.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipeid
# 
# Top level modules:
# 	pipeid
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/pipeexe.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipeexe
# 
# Top level modules:
# 	pipeexe
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/pipeemreg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipeemreg
# 
# Top level modules:
# 	pipeemreg
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/pipedereg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipedereg
# 
# Top level modules:
# 	pipedereg
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/out_port.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module out_port
# 
# Top level modules:
# 	out_port
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/mux4x32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux4x32
# 
# Top level modules:
# 	mux4x32
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/mux2x32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2x32
# 
# Top level modules:
# 	mux2x32
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/mux2x5.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2x5
# 
# Top level modules:
# 	mux2x5
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/lpm_rom_irom.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lpm_rom_irom
# 
# Top level modules:
# 	lpm_rom_irom
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/lpm_ram_dq_dram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lpm_ram_dq_dram
# 
# Top level modules:
# 	lpm_ram_dq_dram
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/io_output_reg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module io_output_reg
# 
# Top level modules:
# 	io_output_reg
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module io_input_reg
# -- Compiling module io_input_mux
# 
# Top level modules:
# 	io_input_reg
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/in_port.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module in_port
# 
# Top level modules:
# 	in_port
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/dffe32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dffe32
# 
# Top level modules:
# 	dffe32
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/dff32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dff32
# -- Compiling module dff1
# -- Compiling module dff4
# -- Compiling module dff5
# 
# Top level modules:
# 	dff32
# 	dff1
# 	dff4
# 	dff5
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/cla32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cla32
# 
# Top level modules:
# 	cla32
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/alu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new {C:/Learning/DigitalDesign/LAB3_new/clock_and_memclock.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock_and_memclock
# 
# Top level modules:
# 	clock_and_memclock
# 
# vlog -vlog01compat -work work +incdir+C:/Learning/DigitalDesign/LAB3_new/source {C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipe_computer_sim
# 
# Top level modules:
# 	pipe_computer_sim
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  pipe_computer_sim
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps pipe_computer_sim 
# Loading work.pipe_computer_sim
# Loading work.pipelined_computer_main
# Loading work.pipepc
# Loading work.dffe32
# Loading work.pipeif
# Loading work.cla32
# Loading work.mux4x32
# Loading work.sc_instmem
# Loading work.lpm_rom_irom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pipeir
# Loading work.pipeid
# Loading work.mux2x5
# Loading work.sc_cu
# Loading work.regfile
# Loading work.pipedereg
# Loading work.dff1
# Loading work.dff4
# Loading work.dff5
# Loading work.dff32
# Loading work.pipeexe
# Loading work.mux2x32
# Loading work.alu
# Loading work.pipeemreg
# Loading work.pipemem
# Loading work.sc_datamem
# Loading work.lpm_ram_dq_dram
# Loading work.io_output_reg
# Loading work.io_input_reg
# Loading work.io_input_mux
# Loading work.pipemwreg
# ** Warning: (vsim-3017) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Too few port connections. Expected 21, found 15.
# 
#         Region: /pipe_computer_sim/pipelined_computer_instance
# ** Warning: (vsim-3722) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Missing connection for port 'wpcir'.
# 
# ** Warning: (vsim-3722) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Missing connection for port 'dwreg'.
# 
# ** Warning: (vsim-3722) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Missing connection for port 'ewreg'.
# 
# ** Warning: (vsim-3722) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Missing connection for port 'mwreg'.
# 
# ** Warning: (vsim-3722) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Missing connection for port 'mwmem'.
# 
# ** Warning: (vsim-3722) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Missing connection for port 'io_out'.
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-PLI-3412) Memory address read on line 65 of file "C:/Learning/DigitalDesign/LAB3_new/source/controll1_datamem.ver" is out of bounds specified for readmem command.  (Current address [32], address range [0:31])    : C:/altera/13.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(45506)
#    Time: 0 ps  Iteration: 0  Instance: /pipe_computer_sim/pipelined_computer_instance/mem_stage/datamem/dram/altsyncram_component
add wave  \
sim:/pipe_computer_sim/pipelined_computer_instance/dwreg \
sim:/pipe_computer_sim/pipelined_computer_instance/ewreg \
sim:/pipe_computer_sim/pipelined_computer_instance/mwreg \
sim:/pipe_computer_sim/pipelined_computer_instance/mwmem
add wave  \
sim:/pipe_computer_sim/pipelined_computer_instance/dwmem \
sim:/pipe_computer_sim/pipelined_computer_instance/ewmem
restart
# ** Warning: (vsim-3017) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Too few port connections. Expected 21, found 15.
# 
#         Region: /pipe_computer_sim/pipelined_computer_instance
# ** Warning: (vsim-3722) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Missing connection for port 'wpcir'.
# 
# ** Warning: (vsim-3722) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Missing connection for port 'dwreg'.
# 
# ** Warning: (vsim-3722) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Missing connection for port 'ewreg'.
# 
# ** Warning: (vsim-3722) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Missing connection for port 'mwreg'.
# 
# ** Warning: (vsim-3722) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Missing connection for port 'mwmem'.
# 
# ** Warning: (vsim-3722) C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v(17): [TFMPC] - Missing connection for port 'io_out'.
# 
run -all
# ** Warning: (vsim-PLI-3412) Memory address read on line 65 of file "C:/Learning/DigitalDesign/LAB3_new/source/controll1_datamem.ver" is out of bounds specified for readmem command.  (Current address [32], address range [0:31])    : C:/altera/13.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(45506)
#    Time: 0 ps  Iteration: 0  Instance: /pipe_computer_sim/pipelined_computer_instance/mem_stage/datamem/dram/altsyncram_component
