{"hands_on_practices": [{"introduction": "Before constructing a multi-bit parallel adder, we must first master its fundamental building block: the full adder. This practice challenges you to implement a full adder cell not with basic AND/OR gates, but using a limited set of more complex componentsâ€”multiplexers. This exercise demonstrates the powerful concept of logic synthesis, where any Boolean function can be realized using universal logic elements [@problem_id:1914712].", "problem": "A student in a digital logic design lab is tasked with building a single-bit full adder circuit. However, due to a component shortage, their kit is very limited, containing only two 4-to-1 multiplexers and a single inverter. The goal is to implement the full adder using only these available components.\n\nA full adder is a combinational circuit that performs the arithmetic sum of three input bits. It has three inputs: $A$, $B$, and a carry-in bit, $C_{in}$. It produces two outputs: a sum bit, $S$, and a carry-out bit, $C_{out}$.\n\nA 4-to-1 multiplexer (MUX) has two select lines, $S_1$ and $S_0$, four data inputs, $D_0, D_1, D_2, D_3$, and one output, $Y$. The output $Y$ is connected to the data input selected by the binary value of $S_1S_0$. Specifically, if $S_1S_0=00$, $Y=D_0$; if $S_1S_0=01$, $Y=D_1$; if $S_1S_0=10$, $Y=D_2$; and if $S_1S_0=11$, $Y=D_3$.\n\nThe student must use one MUX to generate the sum output $S$ and the other MUX to generate the carry-out output $C_{out}$. The same pair of input variables must be connected to the select lines of both MUXes. The data inputs of the MUXes can be connected to the third input variable, its complement (generated by the single available inverter), logic '0' (ground), or logic '1' (Vcc).\n\nIdentify all of the following proposed configurations that correctly implement a full adder cell. For each option, the configuration is specified by the common select line connections $(S_1, S_0)$, the ordered data inputs for the Sum MUX, $D_S = [D_{S,0}, D_{S,1}, D_{S,2}, D_{S,3}]$, and the ordered data inputs for the Carry-out MUX, $D_C = [D_{C,0}, D_{C,1}, D_{C,2}, D_{C,3}]$.\n\nA. Select Lines $(S_1, S_0) = (A, B)$; $D_S = [C_{in}, \\overline{C_{in}}, \\overline{C_{in}}, C_{in}]$; $D_C = [0, C_{in}, C_{in}, 1]$\n\nB. Select Lines $(S_1, S_0) = (A, C_{in})$; $D_S = [B, \\overline{B}, \\overline{B}, B]$; $D_C = [0, B, B, 1]$\n\nC. Select Lines $(S_1, S_0) = (B, C_{in})$; $D_S = [A, \\overline{A}, \\overline{A}, A]$; $D_C = [0, A, A, 1]$\n\nD. Select Lines $(S_1, S_0) = (A, B)$; $D_S = [C_{in}, \\overline{C_{in}}, C_{in}, \\overline{C_{in}}]$; $D_C = [0, C_{in}, C_{in}, 1]$\n\nE. Select Lines $(S_1, S_0) = (A, C_{in})$; $D_S = [0, B, B, 1]$; $D_C = [B, \\overline{B}, \\overline{B}, B]$", "solution": "A full adder with inputs $A$, $B$, $C_{in}$ has\n$$S=A \\oplus B \\oplus C_{in}, \\qquad C_{out}=AB+AC_{in}+BC_{in}.$$\nA $4$-to-$1$ MUX with select lines $(X,Y)$ and data inputs $[D_{0},D_{1},D_{2},D_{3}]$ realizes\n$$Y=\\overline{X}\\,\\overline{Y}\\,D_{0}+\\overline{X}Y\\,D_{1}+X\\overline{Y}\\,D_{2}+XY\\,D_{3}.$$\nTwo useful patterns (with $Z$ as the third input) are:\n- If $[D_{0},D_{1},D_{2},D_{3}]=[Z,\\overline{Z},\\overline{Z},Z]$, then\n$$Y=\\overline{X}\\,\\overline{Y}\\,Z+\\overline{X}Y\\,\\overline{Z}+X\\overline{Y}\\,\\overline{Z}+XY\\,Z=Z\\oplus(X\\oplus Y).$$\n- If $[D_{0},D_{1},D_{2},D_{3}]=[0,Z,Z,1]$, then\n$$Y=\\overline{X}Y\\,Z+X\\overline{Y}\\,Z+XY=\\big(\\overline{X}Y+X\\overline{Y}\\big)Z+XY=(X\\oplus Y)Z+XY=XY+XZ+YZ,$$\nwhich is the majority of $(X,Y,Z)$.\n\nNow test each option.\n\nA. $(S_{1},S_{0})=(A,B)$. Sum MUX has $[C_{in},\\overline{C_{in}},\\overline{C_{in}},C_{in}]$, hence\n$$S=C_{in}\\oplus(A\\oplus B)=A\\oplus B\\oplus C_{in}.$$\nCarry MUX has $[0,C_{in},C_{in},1]$, hence\n$$C_{out}=AB+AC_{in}+BC_{in}.$$\nThis matches the full adder. Only one inverter is used for $C_{in}$.\n\nB. $(S_{1},S_{0})=(A,C_{in})$. Sum MUX has $[B,\\overline{B},\\overline{B},B]$, hence\n$$S=B\\oplus(A\\oplus C_{in})=A\\oplus B\\oplus C_{in}.$$\nCarry MUX has $[0,B,B,1]$, hence\n$$C_{out}=AC_{in}+AB+BC_{in}.$$\nThis matches the full adder. Only one inverter is used for $B$.\n\nC. $(S_{1},S_{0})=(B,C_{in})$. Sum MUX has $[A,\\overline{A},\\overline{A},A]$, hence\n$$S=A\\oplus(B\\oplus C_{in})=A\\oplus B\\oplus C_{in}.$$\nCarry MUX has $[0,A,A,1]$, hence\n$$C_{out}=BC_{in}+AB+AC_{in}.$$\nThis matches the full adder. Only one inverter is used for $A$.\n\nD. $(S_{1},S_{0})=(A,B)$. Sum MUX has $[C_{in},\\overline{C_{in}},C_{in},\\overline{C_{in}}]$, so\n$$S=\\overline{A}\\,\\overline{B}\\,C_{in}+\\overline{A}B\\,\\overline{C_{in}}+A\\overline{B}\\,C_{in}+AB\\,\\overline{C_{in}}=C_{in}\\,\\overline{B}+\\overline{C_{in}}\\,B=B\\oplus C_{in},$$\nwhich is not $A\\oplus B\\oplus C_{in}$. Hence incorrect (even though the carry MUX $[0,C_{in},C_{in},1]$ would be correct).\n\nE. $(S_{1},S_{0})=(A,C_{in})$. Sum MUX has $[0,B,B,1]$, which yields $C_{out}$, not $S$. Carry MUX has $[B,\\overline{B},\\overline{B},B]$, which yields $S$, not $C_{out}$. The outputs are swapped, so the specified assignment is incorrect.\n\nTherefore, the correct configurations are A, B, and C.", "answer": "$$\\boxed{ABC}$$", "id": "1914712"}, {"introduction": "With a solid understanding of the full adder, we can now connect these cells to build a wider arithmetic circuit. This exercise asks you to trace the complete operation of a 4-bit ripple-carry adder for a specific input case that forces a long chain of carry propagations. By tracking the state of each sum ($S$) and carry ($C$) bit from one stage to the next, you will gain a concrete understanding of the \"ripple\" effect that gives this adder its name and defines its performance characteristics [@problem_id:1914727].", "problem": "A 4-bit ripple-carry adder is constructed by cascading four individual full-adder circuits. Each full-adder (indexed by $i$, from 0 to 3) computes a sum bit $S_i$ and a carry-out bit $C_{i+1}$ based on two input bits $A_i$, $B_i$ and a carry-in bit $C_i$. The carry-out from stage $i$, $C_{i+1}$, serves as the carry-in for the next stage, $i+1$.\n\nConsider two 4-bit unsigned binary numbers provided as inputs to this adder: $A = A_3A_2A_1A_0$ and $B = B_3B_2B_1B_0$. The initial carry-in to the least significant stage (stage 0), denoted as $C_0$, is set to 0.\n\nIf both inputs are set to their maximum possible 4-bit unsigned value, such that $A = 1111_2$ and $B = 1111_2$, determine the final 5-bit binary result. This result is formed by concatenating the final carry-out from the most significant stage, $C_4$, with the 4-bit sum word $S = S_3S_2S_1S_0$.\n\nYour answer should be a single 5-bit binary number of the form $C_4S_3S_2S_1S_0$.", "solution": "A full-adder at stage $i$ computes\n$$S_{i} = A_{i} \\oplus B_{i} \\oplus C_{i},$$\n$$C_{i+1} = A_{i}B_{i} + (A_{i} \\oplus B_{i})C_{i},$$\nwhere $+$ is the Boolean OR, juxtaposition denotes Boolean AND, and $\\oplus$ is XOR.\n\nGiven $A = 1111_{2}$ and $B = 1111_{2}$, for each stage $i \\in \\{0,1,2,3\\}$ we have $A_{i} = 1$ and $B_{i} = 1$. Thus\n$$A_{i} \\oplus B_{i} = 1 \\oplus 1 = 0,\\quad A_{i}B_{i} = 1 \\cdot 1 = 1.$$\nSubstituting into the full-adder equations gives\n$$S_{i} = 0 \\oplus C_{i} = C_{i},$$\n$$C_{i+1} = 1 + 0 \\cdot C_{i} = 1.$$\nStarting with the given initial carry $C_{0} = 0$, we obtain stage by stage:\n- Stage $0$: $S_{0} = C_{0} = 0$, $C_{1} = 1$.\n- Stage $1$: $S_{1} = C_{1} = 1$, $C_{2} = 1$.\n- Stage $2$: $S_{2} = C_{2} = 1$, $C_{3} = 1$.\n- Stage $3$: $S_{3} = C_{3} = 1$, $C_{4} = 1$.\n\nTherefore, the sum word is $S_{3}S_{2}S_{1}S_{0} = 1110$, the final carry-out is $C_{4} = 1$, and the required 5-bit result $C_{4}S_{3}S_{2}S_{1}S_{0}$ is $11110$.", "answer": "$$\\boxed{11110}$$", "id": "1914727"}, {"introduction": "The true power of digital building blocks like the parallel adder lies in their versatility. This final practice moves beyond simple arithmetic to show how an adder can be ingeniously repurposed to perform a logical test: checking if a number is divisible by 3. By applying a specific number theory property and mapping it onto the adder's inputs, you will design a circuit that uses addition to make a logical decision, showcasing how standard components can solve a wide range of computational problems [@problem_id:1914699].", "problem": "A digital logic designer wants to create a special-purpose circuit to determine if a 4-bit unsigned integer, represented as $A=a_3a_2a_1a_0$, is a multiple of 3. The design is constrained to use a single 4-bit binary parallel adder as the primary computational unit.\n\nThe design is based on the number theoretic property that a binary number is divisible by 3 if and only if the sum of its bits, when grouped into pairs (also known as base-4 digits), is divisible by 3. For the 4-bit number $A$, this means that $A$ is a multiple of 3 if and only if the sum of the two 2-bit numbers $N_1 = (a_3a_2)_2$ and $N_0 = (a_1a_0)_2$ is a multiple of 3.\n\nTo implement this, the 4-bit adder is configured to compute the sum $S = N_1 + N_0$. The adder has two 4-bit inputs, $X=X_3X_2X_1X_0$ and $Y=Y_3Y_2Y_1Y_0$, a carry-in $C_{in}$, a 4-bit sum output $Z=Z_3Z_2Z_1Z_0$, and a final carry-out $C_{out}$. The inputs are connected as follows:\n- $X = 00a_3a_2$\n- $Y = 00a_1a_0$\n- $C_{in} = 0$\n\nYour task is to determine the correct logical expression on the sum output bits ($Z_3, Z_2, Z_1, Z_0$) that will be true if and only if the original number $A$ is a multiple of 3. Which of the following expressions correctly identifies this condition?\n\nA. $Z_2 = Z_1 \\land Z_0$\n\nB. $Z_1 = Z_2 \\oplus Z_0$\n\nC. $Z_2 \\lor Z_1 \\lor Z_0 = 1$\n\nD. $(\\overline{Z_2} \\land \\overline{Z_1} \\land \\overline{Z_0}) \\lor (\\overline{Z_2} \\land Z_1 \\land Z_0) \\lor (Z_2 \\land Z_1 \\land \\overline{Z_0})$\n\nE. $Z_2 = Z_1$", "solution": "Let $A=a_{3}a_{2}a_{1}a_{0}$ be grouped into two 2-bit numbers $N_{1}=(a_{3}a_{2})_{2}$ and $N_{0}=(a_{1}a_{0})_{2}$. The 4-bit adder is wired to compute\n$$\nS=N_{1}+N_{0}\n$$\nby setting $X=00a_{3}a_{2}$, $Y=00a_{1}a_{0}$, and $C_{in}=0$. Since $N_{1},N_{0}\\in\\{0,1,2,3\\}$, it follows that $S\\in\\{0,1,2,3,4,5,6\\}$. Therefore $Z_{3}=0$ always, and the relevant sum bits are $Z_{2}Z_{1}Z_{0}$ representing $S$ in binary.\n\nBy the stated number-theoretic property, $A$ is a multiple of $3$ if and only if $S\\equiv 0 \\pmod{3}$. Given $S\\in\\{0,\\dots,6\\}$, this occurs precisely for\n$$\nS\\in\\{0,3,6\\},\n$$\nwhose binary encodings on $(Z_{2},Z_{1},Z_{0})$ are\n$$\n0\\leftrightarrow (0,0,0),\\quad 3\\leftrightarrow (0,1,1),\\quad 6\\leftrightarrow (1,1,0).\n$$\nThus the required logic function that is true if and only if $A$ is a multiple of $3$ must be the sum of minterms selecting exactly these three patterns:\n$$\n(\\overline{Z_{2}}\\land \\overline{Z_{1}}\\land \\overline{Z_{0}})\\ \\lor\\ (\\overline{Z_{2}}\\land Z_{1}\\land Z_{0})\\ \\lor\\ (Z_{2}\\land Z_{1}\\land \\overline{Z_{0}}).\n$$\nThis matches option D.", "answer": "$$\\boxed{D}$$", "id": "1914699"}]}