<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › oprofile › op_model_7450.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>op_model_7450.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/powerpc/oprofile/op_model_7450.c</span>
<span class="cm"> *</span>
<span class="cm"> * Freescale 745x/744x oprofile support, based on fsl_booke support</span>
<span class="cm"> * Copyright (C) 2004 Anton Blanchard &lt;anton@au.ibm.com&gt;, IBM</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004 Freescale Semiconductor, Inc</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Andy Fleming</span>
<span class="cm"> * Maintainer: Kumar Gala &lt;galak@kernel.crashing.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/oprofile.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/cputable.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/pmc.h&gt;</span>
<span class="cp">#include &lt;asm/oprofile_impl.h&gt;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reset_value</span><span class="p">[</span><span class="n">OP_MAX_COUNTER</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">oprofile_running</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">mmcr0_val</span><span class="p">,</span> <span class="n">mmcr1_val</span><span class="p">,</span> <span class="n">mmcr2_val</span><span class="p">,</span> <span class="n">num_pmcs</span><span class="p">;</span>

<span class="cp">#define MMCR0_PMC1_SHIFT	6</span>
<span class="cp">#define MMCR0_PMC2_SHIFT	0</span>
<span class="cp">#define MMCR1_PMC3_SHIFT	27</span>
<span class="cp">#define MMCR1_PMC4_SHIFT	22</span>
<span class="cp">#define MMCR1_PMC5_SHIFT	17</span>
<span class="cp">#define MMCR1_PMC6_SHIFT	11</span>

<span class="cp">#define mmcr0_event1(event) \</span>
<span class="cp">	((event &lt;&lt; MMCR0_PMC1_SHIFT) &amp; MMCR0_PMC1SEL)</span>
<span class="cp">#define mmcr0_event2(event) \</span>
<span class="cp">	((event &lt;&lt; MMCR0_PMC2_SHIFT) &amp; MMCR0_PMC2SEL)</span>

<span class="cp">#define mmcr1_event3(event) \</span>
<span class="cp">	((event &lt;&lt; MMCR1_PMC3_SHIFT) &amp; MMCR1_PMC3SEL)</span>
<span class="cp">#define mmcr1_event4(event) \</span>
<span class="cp">	((event &lt;&lt; MMCR1_PMC4_SHIFT) &amp; MMCR1_PMC4SEL)</span>
<span class="cp">#define mmcr1_event5(event) \</span>
<span class="cp">	((event &lt;&lt; MMCR1_PMC5_SHIFT) &amp; MMCR1_PMC5SEL)</span>
<span class="cp">#define mmcr1_event6(event) \</span>
<span class="cp">	((event &lt;&lt; MMCR1_PMC6_SHIFT) &amp; MMCR1_PMC6SEL)</span>

<span class="cp">#define MMCR0_INIT (MMCR0_FC | MMCR0_FCS | MMCR0_FCP | MMCR0_FCM1 | MMCR0_FCM0)</span>

<span class="cm">/* Unfreezes the counters on this CPU, enables the interrupt,</span>
<span class="cm"> * enables the counters to trigger the interrupt, and sets the</span>
<span class="cm"> * counters to only count when the mark bit is not set.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmc_start_ctrs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mmcr0</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">);</span>

	<span class="n">mmcr0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MMCR0_FC</span> <span class="o">|</span> <span class="n">MMCR0_FCM0</span><span class="p">);</span>
	<span class="n">mmcr0</span> <span class="o">|=</span> <span class="p">(</span><span class="n">MMCR0_FCECE</span> <span class="o">|</span> <span class="n">MMCR0_PMC1CE</span> <span class="o">|</span> <span class="n">MMCR0_PMCnCE</span> <span class="o">|</span> <span class="n">MMCR0_PMXE</span><span class="p">);</span>

	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">,</span> <span class="n">mmcr0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Disables the counters on this CPU, and freezes them */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmc_stop_ctrs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mmcr0</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">);</span>

	<span class="n">mmcr0</span> <span class="o">|=</span> <span class="n">MMCR0_FC</span><span class="p">;</span>
	<span class="n">mmcr0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MMCR0_FCECE</span> <span class="o">|</span> <span class="n">MMCR0_PMC1CE</span> <span class="o">|</span> <span class="n">MMCR0_PMCnCE</span> <span class="o">|</span> <span class="n">MMCR0_PMXE</span><span class="p">);</span>

	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">,</span> <span class="n">mmcr0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Configures the counters on this CPU based on the global</span>
<span class="cm"> * settings */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">fsl7450_cpu_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_counter_config</span> <span class="o">*</span><span class="n">ctr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* freeze all counters */</span>
	<span class="n">pmc_stop_ctrs</span><span class="p">();</span>

	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">,</span> <span class="n">mmcr0_val</span><span class="p">);</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR1</span><span class="p">,</span> <span class="n">mmcr1_val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">num_pmcs</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR2</span><span class="p">,</span> <span class="n">mmcr2_val</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Configures the global settings for the countes on all CPUs. */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">fsl7450_reg_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_counter_config</span> <span class="o">*</span><span class="n">ctr</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">op_system_config</span> <span class="o">*</span><span class="n">sys</span><span class="p">,</span>
			     <span class="kt">int</span> <span class="n">num_ctrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">num_pmcs</span> <span class="o">=</span> <span class="n">num_ctrs</span><span class="p">;</span>
	<span class="cm">/* Our counters count up, and &quot;count&quot; refers to</span>
<span class="cm">	 * how much before the next interrupt, and we interrupt</span>
<span class="cm">	 * on overflow.  So we calculate the starting value</span>
<span class="cm">	 * which will give us &quot;count&quot; until overflow.</span>
<span class="cm">	 * Then we set the events on the enabled counters */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_ctrs</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x80000000UL</span> <span class="o">-</span> <span class="n">ctr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">count</span><span class="p">;</span>

	<span class="cm">/* Set events for Counters 1 &amp; 2 */</span>
	<span class="n">mmcr0_val</span> <span class="o">=</span> <span class="n">MMCR0_INIT</span> <span class="o">|</span> <span class="n">mmcr0_event1</span><span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">event</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">mmcr0_event2</span><span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">event</span><span class="p">);</span>

	<span class="cm">/* Setup user/kernel bits */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">enable_kernel</span><span class="p">)</span>
		<span class="n">mmcr0_val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MMCR0_FCS</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">enable_user</span><span class="p">)</span>
		<span class="n">mmcr0_val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MMCR0_FCP</span><span class="p">);</span>

	<span class="cm">/* Set events for Counters 3-6 */</span>
	<span class="n">mmcr1_val</span> <span class="o">=</span> <span class="n">mmcr1_event3</span><span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">event</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">mmcr1_event4</span><span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">event</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">num_ctrs</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">mmcr1_val</span> <span class="o">|=</span> <span class="n">mmcr1_event5</span><span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">event</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">mmcr1_event6</span><span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">event</span><span class="p">);</span>

	<span class="n">mmcr2_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Sets the counters on this CPU to the chosen values, and starts them */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">fsl7450_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_counter_config</span> <span class="o">*</span><span class="n">ctr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">mtmsr</span><span class="p">(</span><span class="n">mfmsr</span><span class="p">()</span> <span class="o">|</span> <span class="n">MSR_PMM</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_pmcs</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span>
			<span class="n">classic_ctr_write</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">else</span>
			<span class="n">classic_ctr_write</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Clear the freeze bit, and enable the interrupt.</span>
<span class="cm">	 * The counters won&#39;t actually start until the rfi clears</span>
<span class="cm">	 * the PMM bit */</span>
	<span class="n">pmc_start_ctrs</span><span class="p">();</span>

	<span class="n">oprofile_running</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Stop the counters on this CPU */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">fsl7450_stop</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* freeze counters */</span>
	<span class="n">pmc_stop_ctrs</span><span class="p">();</span>

	<span class="n">oprofile_running</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">mb</span><span class="p">();</span>
<span class="p">}</span>


<span class="cm">/* Handle the interrupt on this CPU, and log a sample for each</span>
<span class="cm"> * event that triggered the interrupt */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">fsl7450_handle_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">op_counter_config</span> <span class="o">*</span><span class="n">ctr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_kernel</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* set the PMM bit (see comment below) */</span>
	<span class="n">mtmsr</span><span class="p">(</span><span class="n">mfmsr</span><span class="p">()</span> <span class="o">|</span> <span class="n">MSR_PMM</span><span class="p">);</span>

	<span class="n">pc</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_SIAR</span><span class="p">);</span>
	<span class="n">is_kernel</span> <span class="o">=</span> <span class="n">is_kernel_addr</span><span class="p">(</span><span class="n">pc</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_pmcs</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">classic_ctr_read</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">oprofile_running</span> <span class="o">&amp;&amp;</span> <span class="n">ctr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">oprofile_add_ext_sample</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">is_kernel</span><span class="p">);</span>
				<span class="n">classic_ctr_write</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">classic_ctr_write</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* The freeze bit was set by the interrupt. */</span>
	<span class="cm">/* Clear the freeze bit, and reenable the interrupt.</span>
<span class="cm">	 * The counters won&#39;t actually start until the rfi clears</span>
<span class="cm">	 * the PM/M bit */</span>
	<span class="n">pmc_start_ctrs</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">op_powerpc_model</span> <span class="n">op_model_7450</span><span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">reg_setup</span>		<span class="o">=</span> <span class="n">fsl7450_reg_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">fsl7450_cpu_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>			<span class="o">=</span> <span class="n">fsl7450_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>			<span class="o">=</span> <span class="n">fsl7450_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_interrupt</span>	<span class="o">=</span> <span class="n">fsl7450_handle_interrupt</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
