// Seed: 352785826
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input logic id_3
);
  assign id_0 = id_2 ^ 1 ? 1 : 1;
  logic id_4;
  assign id_0 = id_1;
endmodule
