{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689481232188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689481232192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 21:20:32 2023 " "Processing started: Sat Jul 15 21:20:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689481232192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481232192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microcontroller -c microcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off microcontroller -c microcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481232192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689481232951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689481232952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-rtl " "Found design unit 1: forwarding_unit-rtl" {  } { { "cpu/forwarding_unit.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243283 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "cpu/forwarding_unit.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem_wb_pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/mem_wb_pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb_pipe_reg-rtl " "Found design unit 1: mem_wb_pipe_reg-rtl" {  } { { "cpu/mem_wb_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243286 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_pipe_reg " "Found entity 1: mem_wb_pipe_reg" {  } { { "cpu/mem_wb_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/if_id_pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/if_id_pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id_pipe_reg-rtl " "Found design unit 1: if_id_pipe_reg-rtl" {  } { { "cpu/if_id_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/if_id_pipe_reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243289 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id_pipe_reg " "Found entity 1: if_id_pipe_reg" {  } { { "cpu/if_id_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/if_id_pipe_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id_ex_pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/id_ex_pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex_pipe_reg-rtl " "Found design unit 1: id_ex_pipe_reg-rtl" {  } { { "cpu/id_ex_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243292 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex_pipe_reg " "Found entity 1: id_ex_pipe_reg" {  } { { "cpu/id_ex_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex_mem_pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/ex_mem_pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem_pipe_reg-rtl " "Found design unit 1: ex_mem_pipe_reg-rtl" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243295 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_pipe_reg " "Found entity 1: ex_mem_pipe_reg" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_pipelined.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/cpu_pipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_pipelined-rtl " "Found design unit 1: cpu_pipelined-rtl" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243298 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_pipelined " "Found entity 1: cpu_pipelined" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rtl " "Found design unit 1: control_unit-rtl" {  } { { "cpu/control_unit.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/control_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243301 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "cpu/control_unit.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/branch_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_controller-rtl " "Found design unit 1: branch_controller-rtl" {  } { { "cpu/branch_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243304 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_controller " "Found entity 1: branch_controller" {  } { { "cpu/branch_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/branch_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_calculator-rtl " "Found design unit 1: branch_calculator-rtl" {  } { { "cpu/branch_calculator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_calculator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243306 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_calculator " "Found entity 1: branch_calculator" {  } { { "cpu/branch_calculator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch " "Found design unit 1: register_file-arch" {  } { { "cpu/register_file.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/register_file.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243309 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "cpu/register_file.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc_container.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/pc_container.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_container-rtl " "Found design unit 1: pc_container-rtl" {  } { { "cpu/pc_container.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243312 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_container " "Found entity 1: pc_container" {  } { { "cpu/pc_container.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "cpu/pc.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243315 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "cpu/pc.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/one_bit_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/one_bit_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_alu-arch " "Found design unit 1: one_bit_alu-arch" {  } { { "cpu/one_bit_alu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/one_bit_alu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243317 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_alu " "Found entity 1: one_bit_alu" {  } { { "cpu/one_bit_alu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/one_bit_alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-rtl " "Found design unit 1: instruction_memory-rtl" {  } { { "cpu/instruction_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/instruction_memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243320 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "cpu/instruction_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/instruction_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/immediate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/immediate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate_generator-rtl " "Found design unit 1: immediate_generator-rtl" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243323 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-arch " "Found design unit 1: half_adder-arch" {  } { { "cpu/half_adder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/half_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243325 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "cpu/half_adder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/half_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arch " "Found design unit 1: full_adder-arch" {  } { { "cpu/full_adder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243328 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "cpu/full_adder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-rtl " "Found design unit 1: data_memory-rtl" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243331 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_tb-sim " "Found design unit 1: cpu_tb-sim" {  } { { "cpu/cpu_tb.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243334 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu/cpu_tb.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rtl " "Found design unit 1: cpu-rtl" {  } { { "cpu/cpu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243337 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/cpu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/alu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_controller-rtl " "Found design unit 1: alu_controller-rtl" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243339 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_controller " "Found entity 1: alu_controller" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "cpu/alu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243342 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_decoder-rtl " "Found design unit 1: address_decoder-rtl" {  } { { "cpu/address_decoder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/address_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243345 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "cpu/address_decoder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/address_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arch " "Found design unit 1: adder-arch" {  } { { "cpu/adder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243348 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "cpu/adder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689481243348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_pipelined " "Elaborating entity \"cpu_pipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689481243424 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_cout cpu_pipelined.vhd(282) " "Verilog HDL or VHDL warning at cpu_pipelined.vhd(282): object \"alu_cout\" assigned a value but never read" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689481243426 "|cpu_pipelined"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_address_piped_if cpu_pipelined.vhd(290) " "Verilog HDL or VHDL warning at cpu_pipelined.vhd(290): object \"pc_address_piped_if\" assigned a value but never read" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689481243426 "|cpu_pipelined"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_container pc_container:pc_u " "Elaborating entity \"pc_container\" for hierarchy \"pc_container:pc_u\"" {  } { { "cpu/cpu_pipelined.vhd" "pc_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243473 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "added_cout pc_container.vhd(59) " "Verilog HDL or VHDL warning at pc_container.vhd(59): object \"added_cout\" assigned a value but never read" {  } { { "cpu/pc_container.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689481243474 "|cpu|pc_container:pc_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc_container:pc_u\|pc:pc_u " "Elaborating entity \"pc\" for hierarchy \"pc_container:pc_u\|pc:pc_u\"" {  } { { "cpu/pc_container.vhd" "pc_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder pc_container:pc_u\|adder:increment_adder " "Elaborating entity \"adder\" for hierarchy \"pc_container:pc_u\|adder:increment_adder\"" {  } { { "cpu/pc_container.vhd" "increment_adder" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder pc_container:pc_u\|adder:increment_adder\|full_adder:\\adder_GEN:0:adderX " "Elaborating entity \"full_adder\" for hierarchy \"pc_container:pc_u\|adder:increment_adder\|full_adder:\\adder_GEN:0:adderX\"" {  } { { "cpu/adder.vhd" "\\adder_GEN:0:adderX" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/adder.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder pc_container:pc_u\|adder:increment_adder\|full_adder:\\adder_GEN:0:adderX\|half_adder:adder1 " "Elaborating entity \"half_adder\" for hierarchy \"pc_container:pc_u\|adder:increment_adder\|full_adder:\\adder_GEN:0:adderX\|half_adder:adder1\"" {  } { { "cpu/full_adder.vhd" "adder1" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/full_adder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_controller branch_controller:branch_controller_u " "Elaborating entity \"branch_controller\" for hierarchy \"branch_controller:branch_controller_u\"" {  } { { "cpu/cpu_pipelined.vhd" "branch_controller_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_calculator branch_calculator:branch_calculator_u " "Elaborating entity \"branch_calculator\" for hierarchy \"branch_calculator:branch_calculator_u\"" {  } { { "cpu/cpu_pipelined.vhd" "branch_calculator_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout branch_calculator.vhd(31) " "Verilog HDL or VHDL warning at branch_calculator.vhd(31): object \"cout\" assigned a value but never read" {  } { { "cpu/branch_calculator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_calculator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689481243527 "|cpu|branch_calculator:branch_calculator_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory_u " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory_u\"" {  } { { "cpu/cpu_pipelined.vhd" "instruction_memory_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243575 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "instruction_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"instruction_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689481243579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder instruction_memory:instruction_memory_u\|address_decoder:address_decoder_u " "Elaborating entity \"address_decoder\" for hierarchy \"instruction_memory:instruction_memory_u\|address_decoder:address_decoder_u\"" {  } { { "cpu/instruction_memory.vhd" "address_decoder_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/instruction_memory.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_u " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_u\"" {  } { { "cpu/cpu_pipelined.vhd" "register_file_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_u " "Elaborating entity \"alu\" for hierarchy \"alu:alu_u\"" {  } { { "cpu/cpu_pipelined.vhd" "alu_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243595 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_vector alu.vhd(54) " "VHDL Signal Declaration warning at alu.vhd(54): used explicit default value for signal \"zero_vector\" because signal was never assigned a value" {  } { { "cpu/alu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1689481243597 "|cpu|alu:alu_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_alu alu:alu_u\|one_bit_alu:one_bit_alu_least " "Elaborating entity \"one_bit_alu\" for hierarchy \"alu:alu_u\|one_bit_alu:one_bit_alu_least\"" {  } { { "cpu/alu.vhd" "one_bit_alu_least" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_controller alu_controller:alu_controller_u " "Elaborating entity \"alu_controller\" for hierarchy \"alu_controller:alu_controller_u\"" {  } { { "cpu/cpu_pipelined.vhd" "alu_controller_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243655 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func alu_controller.vhd(22) " "VHDL Process Statement warning at alu_controller.vhd(22): signal \"func\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1689481243656 "|cpu|alu_controller:alu_controller_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_controls alu_controller.vhd(19) " "VHDL Process Statement warning at alu_controller.vhd(19): inferring latch(es) for signal or variable \"alu_controls\", which holds its previous value in one or more paths through the process" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689481243656 "|cpu|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[0\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[0\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243656 "|cpu|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[1\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[1\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243657 "|cpu|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[2\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[2\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243657 "|cpu|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[3\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[3\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243657 "|cpu|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[4\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[4\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243657 "|cpu|alu_controller:alu_controller_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator immediate_generator:immediate_generator_u " "Elaborating entity \"immediate_generator\" for hierarchy \"immediate_generator:immediate_generator_u\"" {  } { { "cpu/cpu_pipelined.vhd" "immediate_generator_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243657 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate_buffer_I immediate_generator.vhd(28) " "VHDL Process Statement warning at immediate_generator.vhd(28): inferring latch(es) for signal or variable \"immediate_buffer_I\", which holds its previous value in one or more paths through the process" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689481243665 "|cpu|immediate_generator:immediate_generator_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate_buffer_S immediate_generator.vhd(28) " "VHDL Process Statement warning at immediate_generator.vhd(28): inferring latch(es) for signal or variable \"immediate_buffer_S\", which holds its previous value in one or more paths through the process" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689481243665 "|cpu|immediate_generator:immediate_generator_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate_buffer_SB immediate_generator.vhd(28) " "VHDL Process Statement warning at immediate_generator.vhd(28): inferring latch(es) for signal or variable \"immediate_buffer_SB\", which holds its previous value in one or more paths through the process" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689481243665 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[0\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[0\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243665 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[1\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[1\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243665 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[2\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[2\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243665 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[3\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[3\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243665 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[4\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[4\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243665 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[5\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[5\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243665 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[6\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[6\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243665 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[7\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[7\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243665 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[8\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[8\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243665 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[9\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[9\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[10\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[10\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[11\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[11\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[0\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[0\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[1\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[1\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[2\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[2\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[3\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[3\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[4\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[4\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[5\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[5\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[6\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[6\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[7\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[7\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[8\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[8\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[9\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[9\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[10\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[10\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[11\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[11\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[0\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[0\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[1\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[1\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[2\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[2\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[3\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[3\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[4\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[4\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[5\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[5\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243666 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[6\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[6\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243667 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[7\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[7\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243667 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[8\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[8\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243667 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[9\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[9\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243667 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[10\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[10\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243667 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[11\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[11\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243667 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_u " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_u\"" {  } { { "cpu/cpu_pipelined.vhd" "data_memory_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243668 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[0\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[0\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243731 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[1\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[1\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243731 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[2\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[2\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243731 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[3\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[3\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243731 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[4\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[4\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243731 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[5\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[5\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243731 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[6\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[6\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243731 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[7\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[7\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243731 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[8\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[8\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243731 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[9\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[9\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243731 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[10\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[10\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243731 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[11\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[11\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[12\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[12\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[13\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[13\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[14\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[14\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[15\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[15\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[16\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[16\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[17\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[17\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[18\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[18\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[19\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[19\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[20\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[20\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[21\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[21\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[22\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[22\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[23\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[23\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[24\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[24\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[25\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[25\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[26\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[26\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[27\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[27\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[28\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[28\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[29\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[29\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[30\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[30\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[31\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[31\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481243732 "|cpu|data_memory:data_memory_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit_u " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit_u\"" {  } { { "cpu/cpu_pipelined.vhd" "control_unit_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_pipe_reg if_id_pipe_reg:if_id_pipe_reg_u " "Elaborating entity \"if_id_pipe_reg\" for hierarchy \"if_id_pipe_reg:if_id_pipe_reg_u\"" {  } { { "cpu/cpu_pipelined.vhd" "if_id_pipe_reg_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_pipe_reg id_ex_pipe_reg:id_ex_pipe_reg_u " "Elaborating entity \"id_ex_pipe_reg\" for hierarchy \"id_ex_pipe_reg:id_ex_pipe_reg_u\"" {  } { { "cpu/cpu_pipelined.vhd" "id_ex_pipe_reg_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_pipe_reg ex_mem_pipe_reg:ex_mem_pipe_reg_u " "Elaborating entity \"ex_mem_pipe_reg\" for hierarchy \"ex_mem_pipe_reg:ex_mem_pipe_reg_u\"" {  } { { "cpu/cpu_pipelined.vhd" "ex_mem_pipe_reg_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_pipe_reg mem_wb_pipe_reg:mem_wb_pipe_reg_u " "Elaborating entity \"mem_wb_pipe_reg\" for hierarchy \"mem_wb_pipe_reg:mem_wb_pipe_reg_u\"" {  } { { "cpu/cpu_pipelined.vhd" "mem_wb_pipe_reg_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding_unit_u " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding_unit_u\"" {  } { { "cpu/cpu_pipelined.vhd" "forwarding_unit_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481243745 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_wb forwarding_unit.vhd(19) " "VHDL Process Statement warning at forwarding_unit.vhd(19): signal \"rd_addr_wb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/forwarding_unit.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1689481243746 "|cpu_pipelined|forwarding_unit:forwarding_unit_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_wb forwarding_unit.vhd(26) " "VHDL Process Statement warning at forwarding_unit.vhd(26): signal \"rd_addr_wb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/forwarding_unit.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1689481243746 "|cpu_pipelined|forwarding_unit:forwarding_unit_u"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689481245651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689481245651 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689481245718 "|cpu_pipelined|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689481245718 "|cpu_pipelined|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1689481245718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689481245718 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689481245718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689481245718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689481245783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 21:20:45 2023 " "Processing ended: Sat Jul 15 21:20:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689481245783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689481245783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689481245783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689481245783 ""}
