{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740082759808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740082759808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 17:19:19 2025 " "Processing started: Thu Feb 20 17:19:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740082759808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740082759808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seq_mult -c seq_mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off seq_mult -c seq_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740082759808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740082759928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740082759928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_mult.vhd 10 1 " "Found 10 design units, including 1 entities, in source file seq_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_mult-mult_seg_arch " "Found design unit 1: seq_mult-mult_seg_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082764385 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seq_mult-four_seg_arch " "Found design unit 2: seq_mult-four_seg_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082764385 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 seq_mult-two_seg_arch " "Found design unit 3: seq_mult-two_seg_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 205 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082764385 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 seq_mult-one_seg_arch " "Found design unit 4: seq_mult-one_seg_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 276 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082764385 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 seq_mult-sharing_arch " "Found design unit 5: seq_mult-sharing_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082764385 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 seq_mult-mealy_arch " "Found design unit 6: seq_mult-mealy_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 416 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082764385 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 seq_mult-shift_add_raw_arch " "Found design unit 7: seq_mult-shift_add_raw_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082764385 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 seq_mult-shift_add_better_arch " "Found design unit 8: seq_mult-shift_add_better_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082764385 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 conf " "Found design unit 9: conf" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 632 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082764385 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_mult " "Found entity 1: seq_mult" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082764385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740082764385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-ifsc " "Found design unit 1: multiplicador-ifsc" {  } { { "multiplicador.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/multiplicador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082764386 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/multiplicador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082764386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740082764386 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplicador " "Elaborating entity \"multiplicador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740082764422 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ready multiplicador.vhd(12) " "VHDL Signal Declaration warning at multiplicador.vhd(12): used implicit default value for signal \"ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multiplicador.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/multiplicador.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740082764424 "|multiplicador"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "multiplicador.vhd" "Mult0" { Text "/home/aluno/ELD_IFSC_2/Encontro33/multiplicador.vhd" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1740082764996 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1740082764996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multiplicador.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/multiplicador.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740082765444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 128 " "Parameter \"LPM_WIDTHA\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740082765445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 128 " "Parameter \"LPM_WIDTHB\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740082765445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 256 " "Parameter \"LPM_WIDTHP\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740082765445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 256 " "Parameter \"LPM_WIDTHR\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740082765445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740082765445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740082765445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740082765445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740082765445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740082765445 ""}  } { { "multiplicador.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/multiplicador.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740082765445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ogu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ogu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ogu " "Found entity 1: mult_ogu" {  } { { "db/mult_ogu.tdf" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/db/mult_ogu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740082765637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740082765637 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "25272 " "Ignored 25272 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "128 " "Ignored 128 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1740082768372 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "25144 " "Ignored 25144 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1740082768372 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1740082768372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ready GND " "Pin \"ready\" is stuck at GND" {  } { { "multiplicador.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/multiplicador.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740082774475 "|multiplicador|ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1740082774475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740082774924 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_ogu:auto_generated\|le3a\[129\] " "Logic cell \"lpm_mult:Mult0\|mult_ogu:auto_generated\|le3a\[129\]\"" {  } { { "db/mult_ogu.tdf" "le3a\[129\]" { Text "/home/aluno/ELD_IFSC_2/Encontro33/db/mult_ogu.tdf" 133 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1740082781040 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_ogu:auto_generated\|le66a\[129\] " "Logic cell \"lpm_mult:Mult0\|mult_ogu:auto_generated\|le66a\[129\]\"" {  } { { "db/mult_ogu.tdf" "le66a\[129\]" { Text "/home/aluno/ELD_IFSC_2/Encontro33/db/mult_ogu.tdf" 162 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1740082781040 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_ogu:auto_generated\|le67a\[128\] " "Logic cell \"lpm_mult:Mult0\|mult_ogu:auto_generated\|le67a\[128\]\"" {  } { { "db/mult_ogu.tdf" "le67a\[128\]" { Text "/home/aluno/ELD_IFSC_2/Encontro33/db/mult_ogu.tdf" 163 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1740082781040 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1740082781040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740082781785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740082781785 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "multiplicador.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/multiplicador.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740082782261 "|multiplicador|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740082782261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17927 " "Implemented 17927 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "259 " "Implemented 259 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740082782262 ""} { "Info" "ICUT_CUT_TM_OPINS" "257 " "Implemented 257 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740082782262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17411 " "Implemented 17411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740082782262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740082782262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740082782282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 17:19:42 2025 " "Processing ended: Thu Feb 20 17:19:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740082782282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740082782282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740082782282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740082782282 ""}
