// Seed: 3521990200
module module_0 (
    input  wire id_0,
    output tri0 id_1,
    output tri0 id_2
);
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd32,
    parameter id_9 = 32'd96
) (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    input supply0 id_4,
    input wand id_5,
    input wire id_6,
    input tri _id_7,
    input tri1 id_8,
    input supply1 _id_9,
    input wand id_10,
    output tri id_11,
    output tri0 id_12,
    output uwire id_13
);
  logic id_15;
  ;
  wor [id_9 : 1] id_16 = -1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_12
  );
  assign modCall_1.id_2 = 0;
  logic id_17;
  logic [id_7 : -1] id_18, id_19;
endmodule
