# Low-Area-ALU
This is a A low-area multi-operation ALU implemented using shared Datapath architecture with reusable hardware blocks. Includes verification using Systemverilog synthesis, logic equivalence checking, and basic physical design using Cadence tools.
