Altera SOPC Builder Version 12.10 Build 177
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2014.08.23 19:03:59 (*) mk_custom_sdk starting
# 2014.08.23 19:03:59 (*) Reading project C:/Users/Sergio/Desktop/NES_FPGA/nios_system.ptf.

# 2014.08.23 19:04:00 (*) Finding all CPUs
# 2014.08.23 19:04:00 (*) Finding all available components
# 2014.08.23 19:04:00 (*) Reading C:/Users/Sergio/Desktop/NES_FPGA/.sopc_builder/install.ptf

# 2014.08.23 19:04:00 (*) Found 63 components

# 2014.08.23 19:04:01 (*) Finding all peripherals

# 2014.08.23 19:04:01 (*) Finding software components

# 2014.08.23 19:04:02 (*) (Legacy SDK Generation Skipped)
# 2014.08.23 19:04:02 (*) (All TCL Script Generation Skipped)
# 2014.08.23 19:04:02 (*) (No Libraries Built)
# 2014.08.23 19:04:02 (*) (Contents Generation Skipped)
# 2014.08.23 19:04:02 (*) mk_custom_sdk finishing

# 2014.08.23 19:04:02 (*) Starting generation for system: nios_system.

.
.
..
.
.
.

# 2014.08.23 19:04:05 (*) Running Generator Program for cpu_0

# 2014.08.23 19:04:08 (*) Starting Nios II generation
# 2014.08.23 19:04:08 (*)   Checking for plaintext license.
# 2014.08.23 19:04:09 (*)   Couldn't query license setup in Quartus directory c:/altera/quartus
# 2014.08.23 19:04:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2014.08.23 19:04:09 (*)   LM_LICENSE_FILE environment variable is empty
# 2014.08.23 19:04:09 (*)   Plaintext license not found.
# 2014.08.23 19:04:09 (*)   No license required to generate encrypted Nios II/e.

# 2014.08.23 19:04:09 (*)   Getting CPU configuration settings
# 2014.08.23 19:04:09 (*)   Elaborating CPU configuration settings
# 2014.08.23 19:04:09 (*)   Creating all objects for CPU
# 2014.08.23 19:04:12 (*)   Generating HDL from CPU objects
# 2014.08.23 19:04:12 (*)   Creating plain-text HDL
# 2014.08.23 19:04:19 (*) Done Nios II generation

# 2014.08.23 19:04:19 (*) Running Generator Program for onchip_memory2_0

# 2014.08.23 19:04:21 (*) Running Generator Program for output1

# 2014.08.23 19:04:22 (*) Running Generator Program for input1

# 2014.08.23 19:04:23 (*) Running Generator Program for jtag_uart_0

# 2014.08.23 19:04:25 (*) Running Generator Program for sdram_0

# 2014.08.23 19:04:27 (*) Running Generator Program for sysid

.

# 2014.08.23 19:04:28 (*) Running Test Generator Program for sdram_0

# 2014.08.23 19:04:29 (*) Making arbitration and system (top) modules.

# 2014.08.23 19:04:37 (*) Generating Quartus symbol for top level: nios_system

# 2014.08.23 19:04:37 (*) Generating Symbol C:/Users/Sergio/Desktop/NES_FPGA/nios_system.bsf

# 2014.08.23 19:04:37 (*) Creating command-line system-generation script: C:/Users/Sergio/Desktop/NES_FPGA/nios_system_generation_script

# 2014.08.23 19:04:37 (*) Running setup for HDL simulator: modelsim


# 2014.08.23 19:04:37 (*) Completed generation for system: nios_system.
# 2014.08.23 19:04:37 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/Users/Sergio/Desktop/NES_FPGA/nios_system.ptf 
  System HDL Model : C:/Users/Sergio/Desktop/NES_FPGA/nios_system.v 
  System Generation Script : C:/Users/Sergio/Desktop/NES_FPGA/nios_system_generation_script 

# 2014.08.23 19:04:37 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
