/// Auto-generated register definitions for ADC
/// Family: stm32f0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f0::adc {

// ============================================================================
// ADC - Analog-to-digital converter
// Base Address: 0x40012400
// ============================================================================

/// ADC Register Structure
struct ADC_Registers {

    /// interrupt and status register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISR;

    /// interrupt enable register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IER;

    /// control register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR;

    /// configuration register 1
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CFGR1;

    /// configuration register 2
    /// Offset: 0x0010
    /// Reset value: 0x00008000
    /// Access: read-write
    volatile uint32_t CFGR2;

    /// sampling time register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SMPR;
    uint8_t RESERVED_0018[8]; ///< Reserved

    /// watchdog threshold register
    /// Offset: 0x0020
    /// Reset value: 0x00000FFF
    /// Access: read-write
    volatile uint32_t TR;
    uint8_t RESERVED_0024[4]; ///< Reserved

    /// channel selection register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CHSELR;
    uint8_t RESERVED_002C[20]; ///< Reserved

    /// data register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DR;
    uint8_t RESERVED_0044[708]; ///< Reserved

    /// common configuration register
    /// Offset: 0x0308
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCR;
};

static_assert(sizeof(ADC_Registers) >= 780, "ADC_Registers size mismatch");

/// ADC peripheral instance
inline ADC_Registers* ADC() {
    return reinterpret_cast<ADC_Registers*>(0x40012400);
}

}  // namespace alloy::hal::st::stm32f0::adc
