{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540568335070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540568335075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 11:38:54 2018 " "Processing started: Fri Oct 26 11:38:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540568335075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540568335075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flipflopD -c flipflopD " "Command: quartus_map --read_settings_files=on --write_settings_files=off flipflopD -c flipflopD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540568335075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540568335546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540568335546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portaand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaAND-behavior " "Found design unit 1: portaAND-behavior" {  } { { "portaAND.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/portaAND.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540568348574 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaAnd " "Found entity 1: portaAnd" {  } { { "portaAND.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/portaAND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540568348574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540568348574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portaor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaOR-behavior " "Found design unit 1: portaOR-behavior" {  } { { "portaOR.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/portaOR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540568348579 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaOR " "Found entity 1: portaOR" {  } { { "portaOR.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/portaOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540568348579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540568348579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portanot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portanot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaNOT-behavior " "Found design unit 1: portaNOT-behavior" {  } { { "portaNOT.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/portaNOT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540568348584 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaNOT " "Found entity 1: portaNOT" {  } { { "portaNOT.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/portaNOT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540568348584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540568348584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopD-behavior " "Found design unit 1: flipflopD-behavior" {  } { { "flipflopD.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540568348589 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopD " "Found entity 1: flipflopD" {  } { { "flipflopD.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540568348589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540568348589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flipflopD " "Elaborating entity \"flipflopD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540568348629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaAnd portaAnd:G1 " "Elaborating entity \"portaAnd\" for hierarchy \"portaAnd:G1\"" {  } { { "flipflopD.vhd" "G1" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540568348631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaNOT portaNOT:G2 " "Elaborating entity \"portaNOT\" for hierarchy \"portaNOT:G2\"" {  } { { "flipflopD.vhd" "G2" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540568348632 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "NA G10 " "Port \"NA\" does not exist in macrofunction \"G10\"" {  } { { "flipflopD.vhd" "G10" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 50 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540568348724 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SN G10 " "Port \"SN\" does not exist in macrofunction \"G10\"" {  } { { "flipflopD.vhd" "G10" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 50 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540568348724 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "NA G8 " "Port \"NA\" does not exist in macrofunction \"G8\"" {  } { { "flipflopD.vhd" "G8" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 48 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540568348724 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SN G8 " "Port \"SN\" does not exist in macrofunction \"G8\"" {  } { { "flipflopD.vhd" "G8" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 48 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540568348724 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "NA G6 " "Port \"NA\" does not exist in macrofunction \"G6\"" {  } { { "flipflopD.vhd" "G6" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 46 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540568348724 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SN G6 " "Port \"SN\" does not exist in macrofunction \"G6\"" {  } { { "flipflopD.vhd" "G6" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 46 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540568348724 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "NA G4 " "Port \"NA\" does not exist in macrofunction \"G4\"" {  } { { "flipflopD.vhd" "G4" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 44 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540568348724 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SN G4 " "Port \"SN\" does not exist in macrofunction \"G4\"" {  } { { "flipflopD.vhd" "G4" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 44 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540568348724 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "NA G2 " "Port \"NA\" does not exist in macrofunction \"G2\"" {  } { { "flipflopD.vhd" "G2" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 42 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540568348724 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SN G2 " "Port \"SN\" does not exist in macrofunction \"G2\"" {  } { { "flipflopD.vhd" "G2" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/FlipFlopD/flipflopD.vhd" 42 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540568348724 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540568348741 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540568348904 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 26 11:39:08 2018 " "Processing ended: Fri Oct 26 11:39:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540568348904 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540568348904 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540568348904 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540568348904 ""}
