--------------- Build Started: 05/15/2020 18:31:49 Project: Controller, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Dennis Merken\AppData\Local\Cypress Semiconductor\PSoC Creator\4.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p E:\repos\NP_ZMQController\microcontroller_code\GCController\Controller.cydsn\Controller.cyprj -d CY8C4245AXI-483 -s E:\repos\NP_ZMQController\microcontroller_code\GCController\Controller.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \UART_1:rx(0)\, \UART_1:tx(0)\
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
arm-none-eabi-ar.exe -rs .\CortexM0\ARM_GCC_541\Debug\Controller.a .\CortexM0\ARM_GCC_541\Debug\UART_1.o .\CortexM0\ARM_GCC_541\Debug\UART_1_SPI_UART.o .\CortexM0\ARM_GCC_541\Debug\UART_1_SPI_UART_INT.o .\CortexM0\ARM_GCC_541\Debug\UART_1_PM.o .\CortexM0\ARM_GCC_541\Debug\UART_1_UART.o .\CortexM0\ARM_GCC_541\Debug\UART_1_BOOT.o .\CortexM0\ARM_GCC_541\Debug\UART_1_UART_BOOT.o .\CortexM0\ARM_GCC_541\Debug\UART_1_SCBCLK.o .\CortexM0\ARM_GCC_541\Debug\UART_1_tx.o .\CortexM0\ARM_GCC_541\Debug\UART_1_tx_PM.o .\CortexM0\ARM_GCC_541\Debug\UART_1_rx.o .\CortexM0\ARM_GCC_541\Debug\UART_1_rx_PM.o .\CortexM0\ARM_GCC_541\Debug\CyFlash.o .\CortexM0\ARM_GCC_541\Debug\CyLib.o .\CortexM0\ARM_GCC_541\Debug\cyPm.o .\CortexM0\ARM_GCC_541\Debug\cyutils.o .\CortexM0\ARM_GCC_541\Debug\CyLFClk.o .\CortexM0\ARM_GCC_541\Debug\cy_em_eeprom.o .\CortexM0\ARM_GCC_541\Debug\CyBootAsmGnu.o
arm-none-eabi-ar.exe: creating .\CortexM0\ARM_GCC_541\Debug\Controller.a
arm-none-eabi-gcc.exe -Wl,--start-group -o E:\repos\NP_ZMQController\microcontroller_code\GCController\Controller.cydsn\CortexM0\ARM_GCC_541\Debug\Controller.elf .\CortexM0\ARM_GCC_541\Debug\main.o .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o .\CortexM0\ARM_GCC_541\Debug\cymetadata.o .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o .\CortexM0\ARM_GCC_541\Debug\Controller.a -mcpu=cortex-m0 -mthumb -L Generated_Source\PSoC4 -Wl,-Map,.\CortexM0\ARM_GCC_541\Debug/Controller.map -T Generated_Source\PSoC4\cm0gcc.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -Og -ffat-lto-objects -Wl,--end-group
cyelftool.exe -C E:\repos\NP_ZMQController\microcontroller_code\GCController\Controller.cydsn\CortexM0\ARM_GCC_541\Debug\Controller.elf --flash_row_size 128 --flash_size 32768 --flash_offset 0x00000000
No ELF section .cychecksum found, creating one
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
cyelftool.exe -S E:\repos\NP_ZMQController\microcontroller_code\GCController\Controller.cydsn\CortexM0\ARM_GCC_541\Debug\Controller.elf
Flash used: 1712 of 32768 bytes (5,2%).
SRAM used: 1536 of 4096 bytes (37,5%). Stack: 1024 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 05/15/2020 18:32:03 ---------------
