
*** Running vivado
    with args -log design_1_PUF_Controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PUF_Controller_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_PUF_Controller_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1504.102 ; gain = 197.082
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PUF_Controller_0_0
Command: synth_design -top design_1_PUF_Controller_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11780
INFO: [Synth 8-11241] undeclared symbol 'EN_latch', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:43]
INFO: [Synth 8-11241] undeclared symbol 'CLR_Flag_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:54]
INFO: [Synth 8-11241] undeclared symbol 'CE_flag', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:79]
INFO: [Synth 8-11241] undeclared symbol 'CE_flag_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:90]
INFO: [Synth 8-11241] undeclared symbol 'EN_Flag', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:113]
INFO: [Synth 8-11241] undeclared symbol 'Ready_flag', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:124]
INFO: [Synth 8-11241] undeclared symbol 'Q_0', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:139]
INFO: [Synth 8-11241] undeclared symbol 'Q_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:140]
INFO: [Synth 8-11241] undeclared symbol 'Master_CLR_Flag_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:160]
INFO: [Synth 8-11241] undeclared symbol 'Master_CLR_Flag', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:171]
INFO: [Synth 8-11241] undeclared symbol 'Master_CLR_Flag_2', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:173]
INFO: [Synth 8-11241] undeclared symbol 'CLR_master', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:180]
INFO: [Synth 8-11241] undeclared symbol 'finished_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:191]
INFO: [Synth 8-11241] undeclared symbol 'Finished_delayed_1CLK', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:202]
INFO: [Synth 8-11241] undeclared symbol 'Finished_delayed_2CLK', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:213]
INFO: [Synth 8-11241] undeclared symbol 'Q_0_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:234]
INFO: [Synth 8-11241] undeclared symbol 'Q_1_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:253]
INFO: [Synth 8-11241] undeclared symbol 'Cycle_finish_flag', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:271]
INFO: [Synth 8-11241] undeclared symbol 'Cycle_counter_bit_0', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:282]
INFO: [Synth 8-11241] undeclared symbol 'CLR_Counter', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:285]
INFO: [Synth 8-11241] undeclared symbol 'Cycle_counter_bit_0_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:286]
INFO: [Synth 8-11241] undeclared symbol 'Cycle_counter_bit_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:301]
INFO: [Synth 8-11241] undeclared symbol 'Cycle_counter_bit_1_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:305]
INFO: [Synth 8-11241] undeclared symbol 'response_0', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:321]
INFO: [Synth 8-11241] undeclared symbol 'CE_reponse_reg_0', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:323]
INFO: [Synth 8-11241] undeclared symbol 'CLR_reg', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:324]
INFO: [Synth 8-11241] undeclared symbol 'response_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:332]
INFO: [Synth 8-11241] undeclared symbol 'CE_reponse_reg_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:334]
INFO: [Synth 8-11241] undeclared symbol 'response_2', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:343]
INFO: [Synth 8-11241] undeclared symbol 'CE_reponse_reg_2', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:345]
INFO: [Synth 8-11241] undeclared symbol 'Master_finish_flag_AND', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:398]
INFO: [Synth 8-11241] undeclared symbol 'Pass_Complete_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:406]
INFO: [Synth 8-11241] undeclared symbol 'Pass_Complete', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:418]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2328.980 ; gain = 409.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_PUF_Controller_0_0' [c:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.gen/sources_1/bd/design_1/ip/design_1_PUF_Controller_0_0/synth/design_1_PUF_Controller_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PUF_Controller' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:38932]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:38932]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized4' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79464]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79464]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79502]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79502]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79502]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79502]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79502]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79502]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79502]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79502]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized5' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized5' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized3' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79502]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79502]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79464]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79464]
INFO: [Synth 8-6155] done synthesizing module 'PUF_Controller' (0#1) [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PUF_Controller_0_0' (0#1) [c:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.gen/sources_1/bd/design_1/ip/design_1_PUF_Controller_0_0/synth/design_1_PUF_Controller_0_0.v:53]
WARNING: [Synth 8-3848] Net CLR_reg in module/entity PUF_Controller does not have driver. [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/PUF_Controller.v:324]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.602 ; gain = 503.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.602 ; gain = 503.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.602 ; gain = 503.914
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2423.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2465.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2466.152 ; gain = 0.738
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT2 |     2|
|3     |LUT3 |     6|
|4     |LUT4 |     7|
|5     |FDCE |    18|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2466.152 ; gain = 546.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2466.152 ; gain = 503.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2466.152 ; gain = 546.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 77b7d4b6
INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2466.152 ; gain = 923.398
INFO: [Common 17-1381] The checkpoint 'C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.runs/design_1_PUF_Controller_0_0_synth_1/design_1_PUF_Controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_PUF_Controller_0_0, cache-ID = 3965157d70316f17
INFO: [Common 17-1381] The checkpoint 'C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.runs/design_1_PUF_Controller_0_0_synth_1/design_1_PUF_Controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_PUF_Controller_0_0_utilization_synth.rpt -pb design_1_PUF_Controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 28 11:44:21 2024...
