{
  "processor": "Intel 8044",
  "manufacturer": "Intel",
  "year": 1980,
  "schema_version": "1.0",
  "source": "Intel 8044 RUPI-44 Remote Universal Peripheral Interface datasheet, 1980",
  "clock_mhz": 6,
  "machine_cycle_clocks": 15,
  "instruction_count": 100,
  "notes": "The 8044 is an MCS-48 derivative with integrated HDLC/SDLC serial controller. It is based on the 8048 core with additional serial communications hardware. Instruction set is identical to MCS-48 with additions for serial control. Has 64 bytes RAM, 2KB internal ROM. Cycle counts are machine cycles (1 machine cycle = 15 oscillator clocks = 2.5us at 6MHz).",
  "instructions": [
    {"mnemonic": "MOV", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Same as MCS-48 core"},
    {"mnemonic": "MOV", "operands": "A, @Ri", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Indirect RAM read"},
    {"mnemonic": "MOV", "operands": "Rn, A", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Store accumulator to register"},
    {"mnemonic": "MOV", "operands": "A, #data", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate"},
    {"mnemonic": "MOV", "operands": "Rn, #data", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate to register"},
    {"mnemonic": "MOVX", "operands": "A, @Ri", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "External memory read"},
    {"mnemonic": "MOVX", "operands": "@Ri, A", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "External memory write"},
    {"mnemonic": "XCH", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange"},
    {"mnemonic": "ADD", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C AC", "notes": "Add register to accumulator"},
    {"mnemonic": "ADD", "operands": "A, #data", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "C AC", "notes": "Add immediate"},
    {"mnemonic": "ADDC", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C AC", "notes": "Add with carry"},
    {"mnemonic": "ANL", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "AND logical"},
    {"mnemonic": "ORL", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "OR logical"},
    {"mnemonic": "XRL", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "XOR logical"},
    {"mnemonic": "INC", "operands": "A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Increment accumulator"},
    {"mnemonic": "DEC", "operands": "A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Decrement accumulator"},
    {"mnemonic": "CLR", "operands": "A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Clear accumulator"},
    {"mnemonic": "CPL", "operands": "A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Complement accumulator"},
    {"mnemonic": "DA", "operands": "A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Decimal adjust"},
    {"mnemonic": "RL", "operands": "A", "bytes": 1, "cycles": 1, "category": "bit", "addressing_mode": "implied", "flags_affected": "none", "notes": "Rotate left"},
    {"mnemonic": "RLC", "operands": "A", "bytes": 1, "cycles": 1, "category": "bit", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate left through carry"},
    {"mnemonic": "RR", "operands": "A", "bytes": 1, "cycles": 1, "category": "bit", "addressing_mode": "implied", "flags_affected": "none", "notes": "Rotate right"},
    {"mnemonic": "RRC", "operands": "A", "bytes": 1, "cycles": 1, "category": "bit", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate right through carry"},
    {"mnemonic": "JMP", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump"},
    {"mnemonic": "JC", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if carry"},
    {"mnemonic": "JNC", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if not carry"},
    {"mnemonic": "JZ", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if zero"},
    {"mnemonic": "JNZ", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if not zero"},
    {"mnemonic": "DJNZ", "operands": "Rn, addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Decrement and jump if not zero"},
    {"mnemonic": "CALL", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call subroutine"},
    {"mnemonic": "RET", "operands": "", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return"},
    {"mnemonic": "RETR", "operands": "", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return and restore status"},
    {"mnemonic": "IN", "operands": "A, Pp", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from port"},
    {"mnemonic": "OUTL", "operands": "Pp, A", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to port"},
    {"mnemonic": "RAA", "operands": "", "bytes": 1, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Read serial receive buffer (8044 RUPI-specific)"},
    {"mnemonic": "WAA", "operands": "", "bytes": 1, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Write serial transmit buffer (8044 RUPI-specific)"},
    {"mnemonic": "JRXF", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if receive data ready (8044 specific)"},
    {"mnemonic": "JTXF", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if transmit buffer empty (8044 specific)"},
    {"mnemonic": "NOP", "operands": "", "bytes": 1, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
