Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Instruction_fetching_tb_behav xil_defaultlib.Instruction_fetching_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port Read_EN on this module [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Instruction_fetching_tb.v:64]
ERROR: [VRFC 10-426] cannot find port Address_Bus on this module [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Instruction_fetching_tb.v:63]
ERROR: [VRFC 10-2063] Module <Double_edge_counter_2bit> not found while processing module instance <Instruction_fetching_timer> [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v:53]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
