# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_8_29_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29 {C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:31 on Dec 23,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29" C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl_pkg.sv 
# -- Compiling package q_8_29_rtl_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:33:31 on Dec 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29 {C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:31 on Dec 23,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29" C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl.sv 
# -- Compiling package q_8_29_rtl_sv_unit
# -- Importing package q_8_29_rtl_pkg
# -- Compiling module q_8_29_rtl
# 
# Top level modules:
# 	q_8_29_rtl
# End time: 16:33:31 on Dec 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:42 on Dec 23,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl_tb.sv 
# -- Compiling package q_8_29_rtl_tb_sv_unit
# -- Importing package q_8_29_rtl_pkg
# -- Compiling module q_8_29_rtl_tb
# 
# Top level modules:
# 	q_8_29_rtl_tb
# End time: 16:33:42 on Dec 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_29_rtl_tb
# vsim work.q_8_29_rtl_tb 
# Start time: 16:33:49 on Dec 23,2019
# Loading sv_std.std
# Loading work.q_8_29_rtl_pkg
# Loading work.q_8_29_rtl_tb_sv_unit
# Loading work.q_8_29_rtl_tb
# Loading work.q_8_29_rtl_sv_unit
# Loading work.q_8_29_rtl
add wave -position insertpoint  \
sim:/q_8_29_rtl_tb/rst_b \
sim:/q_8_29_rtl_tb/clk \
sim:/q_8_29_rtl_tb/x \
sim:/q_8_29_rtl_tb/y \
sim:/q_8_29_rtl_tb/F \
sim:/q_8_29_rtl_tb/E \
sim:/q_8_29_rtl_tb/state \
sim:/q_8_29_rtl_tb/dec_out
restart
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl_tb.sv(11)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_29_rtl_tb
# 1
# Break in Module q_8_29_rtl_tb at C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl_tb.sv line 11
# End time: 16:34:58 on Dec 23,2019, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
