// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module decoder (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_V_read,
        ap_return
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] data_V_read;
output  [127:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] logits1_0_V_reg_275;
wire    ap_CS_fsm_state4;
reg   [31:0] logits1_1_V_reg_280;
reg   [31:0] logits1_2_V_reg_285;
reg   [31:0] logits1_3_V_reg_290;
wire    ap_CS_fsm_state5;
reg   [31:0] logits2_0_V_reg_315;
wire    ap_CS_fsm_state9;
reg   [31:0] logits2_1_V_reg_320;
reg   [31:0] logits2_2_V_reg_325;
reg   [31:0] logits2_3_V_reg_330;
wire   [31:0] grp_softmax_fu_56_ap_return_0;
wire   [31:0] grp_softmax_fu_56_ap_return_1;
wire   [31:0] grp_softmax_fu_56_ap_return_2;
wire   [31:0] grp_softmax_fu_56_ap_return_3;
reg   [31:0] call_ret5_reg_335_3;
wire    ap_CS_fsm_state16;
reg   [31:0] logits3_2_V_reg_340;
wire   [0:0] tmp_s_fu_146_p2;
reg   [0:0] tmp_s_reg_346;
wire   [31:0] logits3_V_load_1_log_fu_152_p3;
reg   [31:0] logits3_V_load_1_log_reg_351;
wire   [0:0] tmp_279_1_fu_163_p2;
reg   [0:0] tmp_279_1_reg_357;
wire    ap_CS_fsm_state17;
wire   [0:0] tmp_279_2_fu_173_p2;
reg   [0:0] tmp_279_2_reg_362;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_48_ap_return_0;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_48_ap_return_1;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_48_ap_return_2;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_48_ap_return_3;
reg    grp_compute_layer_0_0_0_1_fu_48_ap_ce;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    grp_softmax_fu_56_ap_start;
wire    grp_softmax_fu_56_ap_done;
wire    grp_softmax_fu_56_ap_idle;
wire    grp_softmax_fu_56_ap_ready;
wire   [31:0] grp_compute_layer_0_0_0_2_fu_68_ap_return_0;
wire   [31:0] grp_compute_layer_0_0_0_2_fu_68_ap_return_1;
wire   [31:0] grp_compute_layer_0_0_0_2_fu_68_ap_return_2;
wire   [31:0] grp_compute_layer_0_0_0_2_fu_68_ap_return_3;
reg    grp_compute_layer_0_0_0_2_fu_68_ap_ce;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    call_ret3_relu_1_fu_74_ap_ready;
wire   [31:0] call_ret3_relu_1_fu_74_ap_return_0;
wire   [31:0] call_ret3_relu_1_fu_74_ap_return_1;
wire   [31:0] call_ret3_relu_1_fu_74_ap_return_2;
wire   [31:0] call_ret3_relu_1_fu_74_ap_return_3;
reg    grp_softmax_fu_56_ap_start_reg;
reg   [17:0] ap_NS_fsm;
wire    ap_NS_fsm_state10;
wire    ap_CS_fsm_state10;
wire   [31:0] logits3_V_load_2_log_fu_167_p3;
wire    ap_CS_fsm_state18;
wire   [0:0] tmp_fu_193_p2;
wire   [25:0] p_s_fu_186_p3;
wire   [25:0] p_cast_cast_fu_179_p3;
wire   [25:0] p_s_65_fu_197_p3;
wire   [0:0] tmp_102_fu_205_p2;
wire   [0:0] tmp_282_1_fu_219_p2;
wire   [0:0] tmp_282_2_fu_233_p2;
wire   [24:0] tmp_103_fu_247_p3;
wire   [31:0] tmp_121_cast_fu_239_p3;
wire   [31:0] tmp_120_cast_fu_225_p3;
wire   [31:0] tmp_119_cast_fu_211_p3;
wire   [120:0] tmp_265_fu_254_p5;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 grp_softmax_fu_56_ap_start_reg = 1'b0;
end

compute_layer_0_0_0_1 grp_compute_layer_0_0_0_1_fu_48(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(call_ret3_relu_1_fu_74_ap_return_0),
    .data_1_V_read(call_ret3_relu_1_fu_74_ap_return_1),
    .data_2_V_read(call_ret3_relu_1_fu_74_ap_return_2),
    .data_3_V_read(call_ret3_relu_1_fu_74_ap_return_3),
    .ap_return_0(grp_compute_layer_0_0_0_1_fu_48_ap_return_0),
    .ap_return_1(grp_compute_layer_0_0_0_1_fu_48_ap_return_1),
    .ap_return_2(grp_compute_layer_0_0_0_1_fu_48_ap_return_2),
    .ap_return_3(grp_compute_layer_0_0_0_1_fu_48_ap_return_3),
    .ap_ce(grp_compute_layer_0_0_0_1_fu_48_ap_ce)
);

softmax grp_softmax_fu_56(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_softmax_fu_56_ap_start),
    .ap_done(grp_softmax_fu_56_ap_done),
    .ap_idle(grp_softmax_fu_56_ap_idle),
    .ap_ready(grp_softmax_fu_56_ap_ready),
    .data_0_V_read(logits2_0_V_reg_315),
    .data_1_V_read(logits2_1_V_reg_320),
    .data_2_V_read(logits2_2_V_reg_325),
    .data_3_V_read(logits2_3_V_reg_330),
    .ap_return_0(grp_softmax_fu_56_ap_return_0),
    .ap_return_1(grp_softmax_fu_56_ap_return_1),
    .ap_return_2(grp_softmax_fu_56_ap_return_2),
    .ap_return_3(grp_softmax_fu_56_ap_return_3)
);

compute_layer_0_0_0_2 grp_compute_layer_0_0_0_2_fu_68(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_V_read(data_V_read),
    .ap_return_0(grp_compute_layer_0_0_0_2_fu_68_ap_return_0),
    .ap_return_1(grp_compute_layer_0_0_0_2_fu_68_ap_return_1),
    .ap_return_2(grp_compute_layer_0_0_0_2_fu_68_ap_return_2),
    .ap_return_3(grp_compute_layer_0_0_0_2_fu_68_ap_return_3),
    .ap_ce(grp_compute_layer_0_0_0_2_fu_68_ap_ce)
);

relu_1 call_ret3_relu_1_fu_74(
    .ap_ready(call_ret3_relu_1_fu_74_ap_ready),
    .data_0_V_read(logits1_0_V_reg_275),
    .data_1_V_read(logits1_1_V_reg_280),
    .data_2_V_read(logits1_2_V_reg_285),
    .data_3_V_read(logits1_3_V_reg_290),
    .ap_return_0(call_ret3_relu_1_fu_74_ap_return_0),
    .ap_return_1(call_ret3_relu_1_fu_74_ap_return_1),
    .ap_return_2(call_ret3_relu_1_fu_74_ap_return_2),
    .ap_return_3(call_ret3_relu_1_fu_74_ap_return_3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_softmax_fu_56_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & (1'b1 == ap_NS_fsm_state10))) begin
            grp_softmax_fu_56_ap_start_reg <= 1'b1;
        end else if ((grp_softmax_fu_56_ap_ready == 1'b1)) begin
            grp_softmax_fu_56_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        call_ret5_reg_335_3 <= grp_softmax_fu_56_ap_return_3;
        logits3_2_V_reg_340 <= grp_softmax_fu_56_ap_return_2;
        logits3_V_load_1_log_reg_351 <= logits3_V_load_1_log_fu_152_p3;
        tmp_s_reg_346 <= tmp_s_fu_146_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        logits1_0_V_reg_275 <= grp_compute_layer_0_0_0_2_fu_68_ap_return_0;
        logits1_1_V_reg_280 <= grp_compute_layer_0_0_0_2_fu_68_ap_return_1;
        logits1_2_V_reg_285 <= grp_compute_layer_0_0_0_2_fu_68_ap_return_2;
        logits1_3_V_reg_290 <= grp_compute_layer_0_0_0_2_fu_68_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        logits2_0_V_reg_315 <= grp_compute_layer_0_0_0_1_fu_48_ap_return_0;
        logits2_1_V_reg_320 <= grp_compute_layer_0_0_0_1_fu_48_ap_return_1;
        logits2_2_V_reg_325 <= grp_compute_layer_0_0_0_1_fu_48_ap_return_2;
        logits2_3_V_reg_330 <= grp_compute_layer_0_0_0_1_fu_48_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tmp_279_1_reg_357 <= tmp_279_1_fu_163_p2;
        tmp_279_2_reg_362 <= tmp_279_2_fu_173_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_compute_layer_0_0_0_1_fu_48_ap_ce = 1'b1;
    end else begin
        grp_compute_layer_0_0_0_1_fu_48_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_compute_layer_0_0_0_2_fu_68_ap_ce = 1'b1;
    end else begin
        grp_compute_layer_0_0_0_2_fu_68_ap_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state10 = ap_NS_fsm[32'd9];

assign ap_return = tmp_265_fu_254_p5;

assign grp_softmax_fu_56_ap_start = grp_softmax_fu_56_ap_start_reg;

assign logits3_V_load_1_log_fu_152_p3 = ((tmp_s_fu_146_p2[0:0] === 1'b1) ? grp_softmax_fu_56_ap_return_1 : grp_softmax_fu_56_ap_return_0);

assign logits3_V_load_2_log_fu_167_p3 = ((tmp_279_1_fu_163_p2[0:0] === 1'b1) ? logits3_2_V_reg_340 : logits3_V_load_1_log_reg_351);

assign p_cast_cast_fu_179_p3 = ((tmp_s_reg_346[0:0] === 1'b1) ? 26'd16777216 : 26'd0);

assign p_s_65_fu_197_p3 = ((tmp_fu_193_p2[0:0] === 1'b1) ? p_s_fu_186_p3 : p_cast_cast_fu_179_p3);

assign p_s_fu_186_p3 = ((tmp_279_2_reg_362[0:0] === 1'b1) ? 26'd50331648 : 26'd33554432);

assign tmp_102_fu_205_p2 = ((p_s_65_fu_197_p3 == 26'd0) ? 1'b1 : 1'b0);

assign tmp_103_fu_247_p3 = ((tmp_279_2_reg_362[0:0] === 1'b1) ? 25'd16777216 : 25'd0);

assign tmp_119_cast_fu_211_p3 = ((tmp_102_fu_205_p2[0:0] === 1'b1) ? 32'd16777216 : 32'd0);

assign tmp_120_cast_fu_225_p3 = ((tmp_282_1_fu_219_p2[0:0] === 1'b1) ? 32'd16777216 : 32'd0);

assign tmp_121_cast_fu_239_p3 = ((tmp_282_2_fu_233_p2[0:0] === 1'b1) ? 32'd16777216 : 32'd0);

assign tmp_265_fu_254_p5 = {{{{tmp_103_fu_247_p3}, {tmp_121_cast_fu_239_p3}}, {tmp_120_cast_fu_225_p3}}, {tmp_119_cast_fu_211_p3}};

assign tmp_279_1_fu_163_p2 = (($signed(logits3_2_V_reg_340) > $signed(logits3_V_load_1_log_reg_351)) ? 1'b1 : 1'b0);

assign tmp_279_2_fu_173_p2 = (($signed(call_ret5_reg_335_3) > $signed(logits3_V_load_2_log_fu_167_p3)) ? 1'b1 : 1'b0);

assign tmp_282_1_fu_219_p2 = ((p_s_65_fu_197_p3 == 26'd16777216) ? 1'b1 : 1'b0);

assign tmp_282_2_fu_233_p2 = ((p_s_65_fu_197_p3 == 26'd33554432) ? 1'b1 : 1'b0);

assign tmp_fu_193_p2 = (tmp_279_2_reg_362 | tmp_279_1_reg_357);

assign tmp_s_fu_146_p2 = (($signed(grp_softmax_fu_56_ap_return_1) > $signed(grp_softmax_fu_56_ap_return_0)) ? 1'b1 : 1'b0);

endmodule //decoder
