// Seed: 1577941756
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wand id_3,
    input tri1 id_4,
    input wand id_5
);
  wire id_7, id_8;
  module_2(
      id_8, id_7
  );
endmodule
module module_1 (
    input  supply1 id_0,
    output supply0 id_1,
    output logic   id_2
);
  initial begin
    id_2 <= 1;
  end
  xnor (id_1, id_5, id_7, id_0, id_8);
  wire id_4;
  wire id_5, id_6, id_7, id_8, id_9;
  module_0(
      id_0, id_0, id_0, id_1, id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3(
      .id_0(1), .id_1(1), .id_2(id_1 | id_2)
  );
endmodule
