<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-mxc › include › mach › mx35.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>mx35.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __MACH_MX35_H__</span>
<span class="cp">#define __MACH_MX35_H__</span>

<span class="cm">/*</span>
<span class="cm"> * IRAM</span>
<span class="cm"> */</span>
<span class="cp">#define MX35_IRAM_BASE_ADDR		0x10000000	</span><span class="cm">/* internal ram */</span><span class="cp"></span>
<span class="cp">#define MX35_IRAM_SIZE			SZ_128K</span>

<span class="cp">#define MX35_L2CC_BASE_ADDR		0x30000000</span>
<span class="cp">#define MX35_L2CC_SIZE			SZ_1M</span>

<span class="cp">#define MX35_AIPS1_BASE_ADDR		0x43f00000</span>
<span class="cp">#define MX35_AIPS1_SIZE			SZ_1M</span>
<span class="cp">#define MX35_MAX_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0x04000)</span>
<span class="cp">#define MX35_EVTMON_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0x08000)</span>
<span class="cp">#define MX35_CLKCTL_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0x0c000)</span>
<span class="cp">#define MX35_ETB_SLOT4_BASE_ADDR		(MX35_AIPS1_BASE_ADDR + 0x10000)</span>
<span class="cp">#define MX35_ETB_SLOT5_BASE_ADDR		(MX35_AIPS1_BASE_ADDR + 0x14000)</span>
<span class="cp">#define MX35_ECT_CTIO_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0x18000)</span>
<span class="cp">#define MX35_I2C1_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0x80000)</span>
<span class="cp">#define MX35_I2C3_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0x84000)</span>
<span class="cp">#define MX35_UART1_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0x90000)</span>
<span class="cp">#define MX35_UART2_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0x94000)</span>
<span class="cp">#define MX35_I2C2_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0x98000)</span>
<span class="cp">#define MX35_OWIRE_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0x9c000)</span>
<span class="cp">#define MX35_SSI1_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0xa0000)</span>
<span class="cp">#define MX35_CSPI1_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0xa4000)</span>
<span class="cp">#define MX35_KPP_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0xa8000)</span>
<span class="cp">#define MX35_IOMUXC_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0xac000)</span>
<span class="cp">#define MX35_ECT_IP1_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0xb8000)</span>
<span class="cp">#define MX35_ECT_IP2_BASE_ADDR			(MX35_AIPS1_BASE_ADDR + 0xbc000)</span>

<span class="cp">#define MX35_SPBA0_BASE_ADDR		0x50000000</span>
<span class="cp">#define MX35_SPBA0_SIZE			SZ_1M</span>
<span class="cp">#define MX35_UART3_BASE_ADDR			(MX35_SPBA0_BASE_ADDR + 0x0c000)</span>
<span class="cp">#define MX35_CSPI2_BASE_ADDR			(MX35_SPBA0_BASE_ADDR + 0x10000)</span>
<span class="cp">#define MX35_SSI2_BASE_ADDR			(MX35_SPBA0_BASE_ADDR + 0x14000)</span>
<span class="cp">#define MX35_ATA_BASE_ADDR			(MX35_SPBA0_BASE_ADDR + 0x20000)</span>
<span class="cp">#define MX35_MSHC1_BASE_ADDR			(MX35_SPBA0_BASE_ADDR + 0x24000)</span>
<span class="cp">#define MX35_FEC_BASE_ADDR		0x50038000</span>
<span class="cp">#define MX35_SPBA_CTRL_BASE_ADDR		(MX35_SPBA0_BASE_ADDR + 0x3c000)</span>

<span class="cp">#define MX35_AIPS2_BASE_ADDR		0x53f00000</span>
<span class="cp">#define MX35_AIPS2_SIZE			SZ_1M</span>
<span class="cp">#define MX35_CCM_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0x80000)</span>
<span class="cp">#define MX35_GPT1_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0x90000)</span>
<span class="cp">#define MX35_EPIT1_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0x94000)</span>
<span class="cp">#define MX35_EPIT2_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0x98000)</span>
<span class="cp">#define MX35_GPIO3_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xa4000)</span>
<span class="cp">#define MX35_SCC_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xac000)</span>
<span class="cp">#define MX35_RNGA_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xb0000)</span>
<span class="cp">#define MX35_ESDHC1_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xb4000)</span>
<span class="cp">#define MX35_ESDHC2_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xb8000)</span>
<span class="cp">#define MX35_ESDHC3_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xbc000)</span>
<span class="cp">#define MX35_IPU_CTRL_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xc0000)</span>
<span class="cp">#define MX35_AUDMUX_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xc4000)</span>
<span class="cp">#define MX35_GPIO1_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xcc000)</span>
<span class="cp">#define MX35_GPIO2_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xd0000)</span>
<span class="cp">#define MX35_SDMA_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xd4000)</span>
<span class="cp">#define MX35_RTC_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xd8000)</span>
<span class="cp">#define MX35_WDOG_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xdc000)</span>
<span class="cp">#define MX35_PWM_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xe0000)</span>
<span class="cp">#define MX35_CAN1_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xe4000)</span>
<span class="cp">#define MX35_CAN2_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xe8000)</span>
<span class="cp">#define MX35_RTIC_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xec000)</span>
<span class="cp">#define MX35_IIM_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xf0000)</span>
<span class="cp">#define MX35_USB_BASE_ADDR			(MX35_AIPS2_BASE_ADDR + 0xf4000)</span>
<span class="cp">#define MX35_USB_OTG_BASE_ADDR			(MX35_USB_BASE_ADDR + 0x0000)</span>
<span class="cm">/*</span>
<span class="cm"> * The Reference Manual (IMX35RM, Rev. 2, 3/2009) claims an offset of 0x200 for</span>
<span class="cm"> * HS.  When host support was implemented only a preliminary document was</span>
<span class="cm"> * available, which told 0x400.  This works fine.</span>
<span class="cm"> */</span>
<span class="cp">#define MX35_USB_HS_BASE_ADDR			(MX35_USB_BASE_ADDR + 0x0400)</span>

<span class="cp">#define MX35_ROMP_BASE_ADDR		0x60000000</span>
<span class="cp">#define MX35_ROMP_SIZE			SZ_1M</span>

<span class="cp">#define MX35_AVIC_BASE_ADDR		0x68000000</span>
<span class="cp">#define MX35_AVIC_SIZE			SZ_1M</span>

<span class="cm">/*</span>
<span class="cm"> * Memory regions and CS</span>
<span class="cm"> */</span>
<span class="cp">#define MX35_IPU_MEM_BASE_ADDR		0x70000000</span>
<span class="cp">#define MX35_CSD0_BASE_ADDR		0x80000000</span>
<span class="cp">#define MX35_CSD1_BASE_ADDR		0x90000000</span>

<span class="cp">#define MX35_CS0_BASE_ADDR		0xa0000000</span>
<span class="cp">#define MX35_CS1_BASE_ADDR		0xa8000000</span>
<span class="cp">#define MX35_CS2_BASE_ADDR		0xb0000000</span>
<span class="cp">#define MX35_CS3_BASE_ADDR		0xb2000000</span>

<span class="cp">#define MX35_CS4_BASE_ADDR		0xb4000000</span>
<span class="cp">#define MX35_CS4_BASE_ADDR_VIRT		0xf6000000</span>
<span class="cp">#define MX35_CS4_SIZE			SZ_32M</span>

<span class="cp">#define MX35_CS5_BASE_ADDR		0xb6000000</span>
<span class="cp">#define MX35_CS5_BASE_ADDR_VIRT		0xf8000000</span>
<span class="cp">#define MX35_CS5_SIZE			SZ_32M</span>

<span class="cm">/*</span>
<span class="cm"> * NAND, SDRAM, WEIM, M3IF, EMI controllers</span>
<span class="cm"> */</span>
<span class="cp">#define MX35_X_MEMC_BASE_ADDR		0xb8000000</span>
<span class="cp">#define MX35_X_MEMC_SIZE		SZ_64K</span>
<span class="cp">#define MX35_ESDCTL_BASE_ADDR			(MX35_X_MEMC_BASE_ADDR + 0x1000)</span>
<span class="cp">#define MX35_WEIM_BASE_ADDR			(MX35_X_MEMC_BASE_ADDR + 0x2000)</span>
<span class="cp">#define MX35_M3IF_BASE_ADDR			(MX35_X_MEMC_BASE_ADDR + 0x3000)</span>
<span class="cp">#define MX35_EMI_CTL_BASE_ADDR			(MX35_X_MEMC_BASE_ADDR + 0x4000)</span>
<span class="cp">#define MX35_PCMCIA_CTL_BASE_ADDR		MX35_EMI_CTL_BASE_ADDR</span>

<span class="cp">#define MX35_NFC_BASE_ADDR		0xbb000000</span>
<span class="cp">#define MX35_PCMCIA_MEM_BASE_ADDR	0xbc000000</span>

<span class="cp">#define MX35_IO_P2V(x)			IMX_IO_P2V(x)</span>
<span class="cp">#define MX35_IO_ADDRESS(x)		IOMEM(MX35_IO_P2V(x))</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt numbers</span>
<span class="cm"> */</span>
<span class="cp">#define MX35_INT_OWIRE		2</span>
<span class="cp">#define MX35_INT_I2C3		3</span>
<span class="cp">#define MX35_INT_I2C2		4</span>
<span class="cp">#define MX35_INT_RTIC		6</span>
<span class="cp">#define MX35_INT_ESDHC1		7</span>
<span class="cp">#define MX35_INT_ESDHC2		8</span>
<span class="cp">#define MX35_INT_ESDHC3		9</span>
<span class="cp">#define MX35_INT_I2C1		10</span>
<span class="cp">#define MX35_INT_SSI1		11</span>
<span class="cp">#define MX35_INT_SSI2		12</span>
<span class="cp">#define MX35_INT_CSPI2		13</span>
<span class="cp">#define MX35_INT_CSPI1		14</span>
<span class="cp">#define MX35_INT_ATA		15</span>
<span class="cp">#define MX35_INT_GPU2D		16</span>
<span class="cp">#define MX35_INT_ASRC		17</span>
<span class="cp">#define MX35_INT_UART3		18</span>
<span class="cp">#define MX35_INT_IIM		19</span>
<span class="cp">#define MX35_INT_RNGA		22</span>
<span class="cp">#define MX35_INT_EVTMON		23</span>
<span class="cp">#define MX35_INT_KPP		24</span>
<span class="cp">#define MX35_INT_RTC		25</span>
<span class="cp">#define MX35_INT_PWM		26</span>
<span class="cp">#define MX35_INT_EPIT2		27</span>
<span class="cp">#define MX35_INT_EPIT1		28</span>
<span class="cp">#define MX35_INT_GPT		29</span>
<span class="cp">#define MX35_INT_POWER_FAIL	30</span>
<span class="cp">#define MX35_INT_UART2		32</span>
<span class="cp">#define MX35_INT_NFC		33</span>
<span class="cp">#define MX35_INT_SDMA		34</span>
<span class="cp">#define MX35_INT_USB_HS		35</span>
<span class="cp">#define MX35_INT_USB_OTG	37</span>
<span class="cp">#define MX35_INT_MSHC1		39</span>
<span class="cp">#define MX35_INT_ESAI		40</span>
<span class="cp">#define MX35_INT_IPU_ERR	41</span>
<span class="cp">#define MX35_INT_IPU_SYN	42</span>
<span class="cp">#define MX35_INT_CAN1		43</span>
<span class="cp">#define MX35_INT_CAN2		44</span>
<span class="cp">#define MX35_INT_UART1		45</span>
<span class="cp">#define MX35_INT_MLB		46</span>
<span class="cp">#define MX35_INT_SPDIF		47</span>
<span class="cp">#define MX35_INT_ECT		48</span>
<span class="cp">#define MX35_INT_SCC_SCM	49</span>
<span class="cp">#define MX35_INT_SCC_SMN	50</span>
<span class="cp">#define MX35_INT_GPIO2		51</span>
<span class="cp">#define MX35_INT_GPIO1		52</span>
<span class="cp">#define MX35_INT_WDOG		55</span>
<span class="cp">#define MX35_INT_GPIO3		56</span>
<span class="cp">#define MX35_INT_FEC		57</span>
<span class="cp">#define MX35_INT_EXT_POWER	58</span>
<span class="cp">#define MX35_INT_EXT_TEMPER	59</span>
<span class="cp">#define MX35_INT_EXT_SENSOR60	60</span>
<span class="cp">#define MX35_INT_EXT_SENSOR61	61</span>
<span class="cp">#define MX35_INT_EXT_WDOG	62</span>
<span class="cp">#define MX35_INT_EXT_TV		63</span>

<span class="cp">#define MX35_DMA_REQ_SSI2_RX1   22</span>
<span class="cp">#define MX35_DMA_REQ_SSI2_TX1   23</span>
<span class="cp">#define MX35_DMA_REQ_SSI2_RX0   24</span>
<span class="cp">#define MX35_DMA_REQ_SSI2_TX0   25</span>
<span class="cp">#define MX35_DMA_REQ_SSI1_RX1   26</span>
<span class="cp">#define MX35_DMA_REQ_SSI1_TX1   27</span>
<span class="cp">#define MX35_DMA_REQ_SSI1_RX0   28</span>
<span class="cp">#define MX35_DMA_REQ_SSI1_TX0   29</span>

<span class="cp">#define MX35_PROD_SIGNATURE		0x1	</span><span class="cm">/* For MX31 */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* ifndef __MACH_MX35_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
