{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 14:54:06 2013 " "Info: Processing started: Tue Dec 17 14:54:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Computer -c Computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Computer -c Computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "ALU2:inst1\|74181:inst\|78~0 " "Warning: Node \"ALU2:inst1\|74181:inst\|78~0\"" {  } { { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "ALU2:inst1\|inst2 " "Warning: Node \"ALU2:inst1\|inst2\"" {  } { { "ALU2.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/ALU2.bdf" { { 408 216 280 456 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "ALU2:inst1\|74181:inst1\|78~0 " "Warning: Node \"ALU2:inst1\|74181:inst1\|78~0\"" {  } { { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "ALU2:inst1\|74181:inst1\|78~1 " "Warning: Node \"ALU2:inst1\|74181:inst1\|78~1\"" {  } { { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "ALU2:inst1\|74181:inst1\|78~2 " "Warning: Node \"ALU2:inst1\|74181:inst1\|78~2\"" {  } { { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "ALU2:inst1\|74181:inst\|74~2 " "Warning: Node \"ALU2:inst1\|74181:inst\|74~2\"" {  } { { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } } { "ALU2.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/ALU2.bdf" { { 408 216 280 456 "inst2" "" } } } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK1 " "Info: Assuming node \"CLK1\" is an undefined clock" {  } { { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 760 320 488 776 "CLK1" "" } { 752 488 544 768 "CLK1" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "35 " "Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "reg_3:inst6\|inst~0 " "Info: Detected gated clock \"reg_3:inst6\|inst~0\" as buffer" {  } { { "reg_3.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/reg_3.bdf" { { 288 184 248 336 "inst" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_3:inst6\|inst~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 704 752 816 752 "inst20" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_3:inst6\|inst7 " "Info: Detected gated clock \"reg_3:inst6\|inst7\" as buffer" {  } { { "reg_3.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/reg_3.bdf" { { 88 184 248 136 "inst7" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_3:inst6\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_3:inst6\|inst6 " "Info: Detected gated clock \"reg_3:inst6\|inst6\" as buffer" {  } { { "reg_3.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/reg_3.bdf" { { 168 184 248 216 "inst6" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_3:inst6\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_3:inst6\|inst~1 " "Info: Detected gated clock \"reg_3:inst6\|inst~1\" as buffer" {  } { { "reg_3.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/reg_3.bdf" { { 288 184 248 336 "inst" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_3:inst6\|inst~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "273:IR\|19 " "Info: Detected ripple clock \"273:IR\|19\" as buffer" {  } { { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 48 320 384 128 "19" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "273:IR\|19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "273:IR\|18 " "Info: Detected ripple clock \"273:IR\|18\" as buffer" {  } { { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 168 320 384 248 "18" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "273:IR\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 568 752 816 616 "inst14" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_3:inst6\|inst " "Info: Detected gated clock \"reg_3:inst6\|inst\" as buffer" {  } { { "reg_3.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/reg_3.bdf" { { 288 184 248 336 "inst" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_3:inst6\|inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "273:IR\|17 " "Info: Detected ripple clock \"273:IR\|17\" as buffer" {  } { { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 288 320 384 368 "17" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "273:IR\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "273:IR\|16 " "Info: Detected ripple clock \"273:IR\|16\" as buffer" {  } { { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 408 320 384 488 "16" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "273:IR\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 1008 752 816 1056 "inst13" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst27 " "Info: Detected gated clock \"inst27\" as buffer" {  } { { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 904 768 832 952 "inst27" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 320 768 832 368 "inst11" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 216 768 832 264 "inst12" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "t4:timing\|inst4 " "Info: Detected ripple clock \"t4:timing\|inst4\" as buffer" {  } { { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 888 952 208 "inst4" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "t4:timing\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg5 " "Info: Detected ripple clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 338 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg4 " "Info: Detected ripple clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 338 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg3 " "Info: Detected ripple clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 338 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg2 " "Info: Detected ripple clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 338 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "t4:timing\|inst13 " "Info: Detected gated clock \"t4:timing\|inst13\" as buffer" {  } { { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 248 360 424 296 "inst13" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "t4:timing\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "t4:timing\|inst1 " "Info: Detected ripple clock \"t4:timing\|inst1\" as buffer" {  } { { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 560 624 208 "inst1" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "t4:timing\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "t4:timing\|inst2 " "Info: Detected ripple clock \"t4:timing\|inst2\" as buffer" {  } { { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 672 736 208 "inst2" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "t4:timing\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "t4:timing\|inst3 " "Info: Detected ripple clock \"t4:timing\|inst3\" as buffer" {  } { { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 784 848 208 "inst3" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "t4:timing\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg1 " "Info: Detected ripple clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 338 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "t4:timing\|inst " "Info: Detected ripple clock \"t4:timing\|inst\" as buffer" {  } { { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 440 504 208 "inst" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "t4:timing\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg0 " "Info: Detected ripple clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 338 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[15\] " "Info: Detected gated clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[15\]\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 31 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[14\] " "Info: Detected gated clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[14\]\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 31 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[13\] " "Info: Detected gated clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 31 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[12\] " "Info: Detected gated clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 31 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[8\] " "Info: Detected gated clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[8\]\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 31 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[7\] " "Info: Detected gated clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[7\]\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 31 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[6\] " "Info: Detected gated clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 31 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[16\] " "Info: Detected gated clock \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[16\]\" as buffer" {  } { { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 31 2 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK1 register 273:inst42\|15 memory lpm_ram_dq0:InstructionsRAM\|altsyncram:altsyncram_component\|altsyncram_pp91:auto_generated\|ram_block1a7~porta_datain_reg1 36.69 MHz 27.253 ns Internal " "Info: Clock \"CLK1\" has Internal fmax of 36.69 MHz between source register \"273:inst42\|15\" and destination memory \"lpm_ram_dq0:InstructionsRAM\|altsyncram:altsyncram_component\|altsyncram_pp91:auto_generated\|ram_block1a7~porta_datain_reg1\" (period= 27.253 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.984 ns + Longest register memory " "Info: + Longest register to memory delay is 14.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 273:inst42\|15 1 REG LC_X17_Y4_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y4_N7; Fanout = 2; REG Node = '273:inst42\|15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 273:inst42|15 } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.114 ns) 1.276 ns ALU2:inst1\|74181:inst\|46~0 2 COMB LC_X17_Y4_N4 4 " "Info: 2: + IC(1.162 ns) + CELL(0.114 ns) = 1.276 ns; Loc. = LC_X17_Y4_N4; Fanout = 4; COMB Node = 'ALU2:inst1\|74181:inst\|46~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { 273:inst42|15 ALU2:inst1|74181:inst|46~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.442 ns) 2.885 ns ALU2:inst1\|74181:inst\|74~1 3 COMB LC_X17_Y4_N6 6 " "Info: 3: + IC(1.167 ns) + CELL(0.442 ns) = 2.885 ns; Loc. = LC_X17_Y4_N6; Fanout = 6; COMB Node = 'ALU2:inst1\|74181:inst\|74~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { ALU2:inst1|74181:inst|46~0 ALU2:inst1|74181:inst|74~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.522 ns) 9.407 ns ALU2:inst1\|74181:inst1\|78~2 4 COMB LOOP LC_X16_Y6_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(6.522 ns) = 9.407 ns; Loc. = LC_X16_Y6_N9; Fanout = 4; COMB LOOP Node = 'ALU2:inst1\|74181:inst1\|78~2'" { { "Info" "ITDB_PART_OF_SCC" "ALU2:inst1\|74181:inst1\|78~0 LC_X15_Y4_N7 " "Info: Loc. = LC_X15_Y4_N7; Node \"ALU2:inst1\|74181:inst1\|78~0\"" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst1|78~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "ALU2:inst1\|74181:inst1\|78~2 LC_X16_Y6_N9 " "Info: Loc. = LC_X16_Y6_N9; Node \"ALU2:inst1\|74181:inst1\|78~2\"" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst1|78~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "ALU2:inst1\|74181:inst\|74~2 LC_X16_Y4_N2 " "Info: Loc. = LC_X16_Y4_N2; Node \"ALU2:inst1\|74181:inst\|74~2\"" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst|74~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "ALU2:inst1\|74181:inst\|78~0 LC_X16_Y4_N1 " "Info: Loc. = LC_X16_Y4_N1; Node \"ALU2:inst1\|74181:inst\|78~0\"" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst|78~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "ALU2:inst1\|inst2 LC_X15_Y4_N3 " "Info: Loc. = LC_X15_Y4_N3; Node \"ALU2:inst1\|inst2\"" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|inst2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "ALU2:inst1\|74181:inst1\|78~1 LC_X16_Y6_N3 " "Info: Loc. = LC_X16_Y6_N3; Node \"ALU2:inst1\|74181:inst1\|78~1\"" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst1|78~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst1|78~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst1|78~2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst|74~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst|78~0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|inst2 } "NODE_NAME" } } { "ALU2.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/ALU2.bdf" { { 408 216 280 456 "inst2" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst1|78~1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.522 ns" { ALU2:inst1|74181:inst|74~1 ALU2:inst1|74181:inst1|78~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.114 ns) 10.758 ns ALU2:inst1\|74181:inst\|74~3 5 COMB LC_X17_Y4_N3 1 " "Info: 5: + IC(1.237 ns) + CELL(0.114 ns) = 10.758 ns; Loc. = LC_X17_Y4_N3; Fanout = 1; COMB Node = 'ALU2:inst1\|74181:inst\|74~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { ALU2:inst1|74181:inst1|78~2 ALU2:inst1|74181:inst|74~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.114 ns) 11.291 ns ALU2:inst1\|74181:inst\|82 6 COMB LC_X17_Y4_N0 3 " "Info: 6: + IC(0.419 ns) + CELL(0.114 ns) = 11.291 ns; Loc. = LC_X17_Y4_N0; Fanout = 3; COMB Node = 'ALU2:inst1\|74181:inst\|82'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { ALU2:inst1|74181:inst|74~3 ALU2:inst1|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.587 ns lpm_mux1:inst15\|lpm_mux:lpm_mux_component\|mux_hfc:auto_generated\|_~350 7 COMB LC_X17_Y4_N1 1 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 11.587 ns; Loc. = LC_X17_Y4_N1; Fanout = 1; COMB Node = 'lpm_mux1:inst15\|lpm_mux:lpm_mux_component\|mux_hfc:auto_generated\|_~350'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU2:inst1|74181:inst|82 lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~350 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.883 ns lpm_mux1:inst15\|lpm_mux:lpm_mux_component\|mux_hfc:auto_generated\|_~351 8 COMB LC_X17_Y4_N2 2 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 11.883 ns; Loc. = LC_X17_Y4_N2; Fanout = 2; COMB Node = 'lpm_mux1:inst15\|lpm_mux:lpm_mux_component\|mux_hfc:auto_generated\|_~351'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~350 lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~351 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.114 ns) 13.221 ns 273:addressreg\|13~COMBOUT 9 COMB LC_X16_Y5_N4 9 " "Info: 9: + IC(1.224 ns) + CELL(0.114 ns) = 13.221 ns; Loc. = LC_X16_Y5_N4; Fanout = 9; COMB Node = '273:addressreg\|13~COMBOUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~351 273:addressreg|13~COMBOUT } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.356 ns) 14.984 ns lpm_ram_dq0:InstructionsRAM\|altsyncram:altsyncram_component\|altsyncram_pp91:auto_generated\|ram_block1a7~porta_datain_reg1 10 MEM M4K_X13_Y5 1 " "Info: 10: + IC(1.407 ns) + CELL(0.356 ns) = 14.984 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:InstructionsRAM\|altsyncram:altsyncram_component\|altsyncram_pp91:auto_generated\|ram_block1a7~porta_datain_reg1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { 273:addressreg|13~COMBOUT lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_pp91.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_pp91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.004 ns ( 53.42 % ) " "Info: Total cell delay = 8.004 ns ( 53.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.980 ns ( 46.58 % ) " "Info: Total interconnect delay = 6.980 ns ( 46.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.984 ns" { 273:inst42|15 ALU2:inst1|74181:inst|46~0 ALU2:inst1|74181:inst|74~1 ALU2:inst1|74181:inst1|78~2 ALU2:inst1|74181:inst|74~3 ALU2:inst1|74181:inst|82 lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~350 lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~351 273:addressreg|13~COMBOUT lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.984 ns" { 273:inst42|15 {} ALU2:inst1|74181:inst|46~0 {} ALU2:inst1|74181:inst|74~1 {} ALU2:inst1|74181:inst1|78~2 {} ALU2:inst1|74181:inst|74~3 {} ALU2:inst1|74181:inst|82 {} lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~350 {} lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~351 {} 273:addressreg|13~COMBOUT {} lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 1.162ns 1.167ns 0.000ns 1.237ns 0.419ns 0.182ns 0.182ns 1.224ns 1.407ns } { 0.000ns 0.114ns 0.442ns 6.522ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.952 ns - Smallest " "Info: - Smallest clock skew is -11.952 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 destination 10.076 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK1\" to destination memory is 10.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns CLK1 1 CLK PIN_123 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 760 320 488 776 "CLK1" "" } { 752 488 544 768 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.114 ns) 3.323 ns t4:timing\|inst13 2 COMB LC_X18_Y6_N8 5 " "Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing\|inst13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CLK1 t4:timing|inst13 } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 248 360 424 296 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.935 ns) 4.724 ns t4:timing\|inst1 3 REG LC_X18_Y6_N7 33 " "Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N7; Fanout = 33; REG Node = 't4:timing\|inst1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { t4:timing|inst13 t4:timing|inst1 } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 560 624 208 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.630 ns) + CELL(0.722 ns) 10.076 ns lpm_ram_dq0:InstructionsRAM\|altsyncram:altsyncram_component\|altsyncram_pp91:auto_generated\|ram_block1a7~porta_datain_reg1 4 MEM M4K_X13_Y5 1 " "Info: 4: + IC(4.630 ns) + CELL(0.722 ns) = 10.076 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:InstructionsRAM\|altsyncram:altsyncram_component\|altsyncram_pp91:auto_generated\|ram_block1a7~porta_datain_reg1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.352 ns" { t4:timing|inst1 lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_pp91.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_pp91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 32.22 % ) " "Info: Total cell delay = 3.246 ns ( 32.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.830 ns ( 67.78 % ) " "Info: Total interconnect delay = 6.830 ns ( 67.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.076 ns" { CLK1 t4:timing|inst13 t4:timing|inst1 lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.076 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst1 {} lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.630ns } { 0.000ns 1.475ns 0.114ns 0.935ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 source 22.028 ns - Longest register " "Info: - Longest clock path from clock \"CLK1\" to source register is 22.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns CLK1 1 CLK PIN_123 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 760 320 488 776 "CLK1" "" } { 752 488 544 768 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.114 ns) 3.323 ns t4:timing\|inst13 2 COMB LC_X18_Y6_N8 5 " "Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing\|inst13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CLK1 t4:timing|inst13 } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 248 360 424 296 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.935 ns) 4.724 ns t4:timing\|inst 3 REG LC_X18_Y6_N4 8 " "Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N4; Fanout = 8; REG Node = 't4:timing\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { t4:timing|inst13 t4:timing|inst } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 440 504 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.667 ns) + CELL(1.372 ns) 10.763 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg5 4 MEM M4K_X13_Y6 24 " "Info: 4: + IC(4.667 ns) + CELL(1.372 ns) = 10.763 ns; Loc. = M4K_X13_Y6; Fanout = 24; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.039 ns" { t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 338 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 15.071 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[13\] 5 MEM M4K_X13_Y6 9 " "Info: 5: + IC(0.000 ns) + CELL(4.308 ns) = 15.071 ns; Loc. = M4K_X13_Y6; Fanout = 9; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[13\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.590 ns) 17.068 ns inst12 6 COMB LC_X19_Y6_N9 8 " "Info: 6: + IC(1.407 ns) + CELL(0.590 ns) = 17.068 ns; Loc. = LC_X19_Y6_N9; Fanout = 8; COMB Node = 'inst12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.997 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] inst12 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 216 768 832 264 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.711 ns) 22.028 ns 273:inst42\|15 7 REG LC_X17_Y4_N7 2 " "Info: 7: + IC(4.249 ns) + CELL(0.711 ns) = 22.028 ns; Loc. = LC_X17_Y4_N7; Fanout = 2; REG Node = '273:inst42\|15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.960 ns" { inst12 273:inst42|15 } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.505 ns ( 43.15 % ) " "Info: Total cell delay = 9.505 ns ( 43.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.523 ns ( 56.85 % ) " "Info: Total interconnect delay = 12.523 ns ( 56.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.028 ns" { CLK1 t4:timing|inst13 t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] inst12 273:inst42|15 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.028 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] {} inst12 {} 273:inst42|15 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.667ns 0.000ns 1.407ns 4.249ns } { 0.000ns 1.475ns 0.114ns 0.935ns 1.372ns 4.308ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.076 ns" { CLK1 t4:timing|inst13 t4:timing|inst1 lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.076 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst1 {} lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.630ns } { 0.000ns 1.475ns 0.114ns 0.935ns 0.722ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.028 ns" { CLK1 t4:timing|inst13 t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] inst12 273:inst42|15 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.028 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] {} inst12 {} 273:inst42|15 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.667ns 0.000ns 1.407ns 4.249ns } { 0.000ns 1.475ns 0.114ns 0.935ns 1.372ns 4.308ns 0.590ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_pp91.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_pp91.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.984 ns" { 273:inst42|15 ALU2:inst1|74181:inst|46~0 ALU2:inst1|74181:inst|74~1 ALU2:inst1|74181:inst1|78~2 ALU2:inst1|74181:inst|74~3 ALU2:inst1|74181:inst|82 lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~350 lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~351 273:addressreg|13~COMBOUT lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.984 ns" { 273:inst42|15 {} ALU2:inst1|74181:inst|46~0 {} ALU2:inst1|74181:inst|74~1 {} ALU2:inst1|74181:inst1|78~2 {} ALU2:inst1|74181:inst|74~3 {} ALU2:inst1|74181:inst|82 {} lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~350 {} lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~351 {} 273:addressreg|13~COMBOUT {} lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 1.162ns 1.167ns 0.000ns 1.237ns 0.419ns 0.182ns 0.182ns 1.224ns 1.407ns } { 0.000ns 0.114ns 0.442ns 6.522ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.356ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.076 ns" { CLK1 t4:timing|inst13 t4:timing|inst1 lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.076 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst1 {} lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.630ns } { 0.000ns 1.475ns 0.114ns 0.935ns 0.722ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.028 ns" { CLK1 t4:timing|inst13 t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] inst12 273:inst42|15 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.028 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] {} inst12 {} 273:inst42|15 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.667ns 0.000ns 1.407ns 4.249ns } { 0.000ns 1.475ns 0.114ns 0.935ns 1.372ns 4.308ns 0.590ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK1 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "273:inst43\|14 reg_3:inst6\|273:reg2\|14 CLK1 11.98 ns " "Info: Found hold time violation between source  pin or register \"273:inst43\|14\" and destination pin or register \"reg_3:inst6\|273:reg2\|14\" for clock \"CLK1\" (Hold time is 11.98 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.114 ns + Largest " "Info: + Largest clock skew is 16.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 destination 26.933 ns + Longest register " "Info: + Longest clock path from clock \"CLK1\" to destination register is 26.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns CLK1 1 CLK PIN_123 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 760 320 488 776 "CLK1" "" } { 752 488 544 768 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.114 ns) 3.323 ns t4:timing\|inst13 2 COMB LC_X18_Y6_N8 5 " "Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing\|inst13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CLK1 t4:timing|inst13 } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 248 360 424 296 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.935 ns) 4.724 ns t4:timing\|inst 3 REG LC_X18_Y6_N4 8 " "Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N4; Fanout = 8; REG Node = 't4:timing\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { t4:timing|inst13 t4:timing|inst } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 440 504 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.667 ns) + CELL(1.372 ns) 10.763 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg5 4 MEM M4K_X13_Y6 24 " "Info: 4: + IC(4.667 ns) + CELL(1.372 ns) = 10.763 ns; Loc. = M4K_X13_Y6; Fanout = 24; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.039 ns" { t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 338 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 15.071 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[12\] 5 MEM M4K_X13_Y6 9 " "Info: 5: + IC(0.000 ns) + CELL(4.308 ns) = 15.071 ns; Loc. = M4K_X13_Y6; Fanout = 9; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] } "NODE_NAME" } } { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.442 ns) 16.927 ns inst13 6 COMB LC_X19_Y6_N6 8 " "Info: 6: + IC(1.414 ns) + CELL(0.442 ns) = 16.927 ns; Loc. = LC_X19_Y6_N6; Fanout = 8; COMB Node = 'inst13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] inst13 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 1008 752 816 1056 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.299 ns) + CELL(0.935 ns) 22.161 ns 273:IR\|16 7 REG LC_X19_Y6_N3 3 " "Info: 7: + IC(4.299 ns) + CELL(0.935 ns) = 22.161 ns; Loc. = LC_X19_Y6_N3; Fanout = 3; REG Node = '273:IR\|16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { inst13 273:IR|16 } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 22.539 ns reg_3:inst6\|inst~0 8 COMB LC_X19_Y6_N3 1 " "Info: 8: + IC(0.000 ns) + CELL(0.378 ns) = 22.539 ns; Loc. = LC_X19_Y6_N3; Fanout = 1; COMB Node = 'reg_3:inst6\|inst~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { 273:IR|16 reg_3:inst6|inst~0 } "NODE_NAME" } } { "reg_3.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/reg_3.bdf" { { 288 184 248 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.114 ns) 23.067 ns reg_3:inst6\|inst~1 9 COMB LC_X19_Y6_N1 3 " "Info: 9: + IC(0.414 ns) + CELL(0.114 ns) = 23.067 ns; Loc. = LC_X19_Y6_N1; Fanout = 3; COMB Node = 'reg_3:inst6\|inst~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { reg_3:inst6|inst~0 reg_3:inst6|inst~1 } "NODE_NAME" } } { "reg_3.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/reg_3.bdf" { { 288 184 248 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.292 ns) 24.947 ns reg_3:inst6\|inst 10 COMB LC_X15_Y5_N0 8 " "Info: 10: + IC(1.588 ns) + CELL(0.292 ns) = 24.947 ns; Loc. = LC_X15_Y5_N0; Fanout = 8; COMB Node = 'reg_3:inst6\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { reg_3:inst6|inst~1 reg_3:inst6|inst } "NODE_NAME" } } { "reg_3.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/reg_3.bdf" { { 288 184 248 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.711 ns) 26.933 ns reg_3:inst6\|273:reg2\|14 11 REG LC_X15_Y5_N7 1 " "Info: 11: + IC(1.275 ns) + CELL(0.711 ns) = 26.933 ns; Loc. = LC_X15_Y5_N7; Fanout = 1; REG Node = 'reg_3:inst6\|273:reg2\|14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { reg_3:inst6|inst reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.076 ns ( 41.12 % ) " "Info: Total cell delay = 11.076 ns ( 41.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.857 ns ( 58.88 % ) " "Info: Total interconnect delay = 15.857 ns ( 58.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "26.933 ns" { CLK1 t4:timing|inst13 t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] inst13 273:IR|16 reg_3:inst6|inst~0 reg_3:inst6|inst~1 reg_3:inst6|inst reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "26.933 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] {} inst13 {} 273:IR|16 {} reg_3:inst6|inst~0 {} reg_3:inst6|inst~1 {} reg_3:inst6|inst {} reg_3:inst6|273:reg2|14 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.667ns 0.000ns 1.414ns 4.299ns 0.000ns 0.414ns 1.588ns 1.275ns } { 0.000ns 1.475ns 0.114ns 0.935ns 1.372ns 4.308ns 0.442ns 0.935ns 0.378ns 0.114ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 source 10.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK1\" to source register is 10.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns CLK1 1 CLK PIN_123 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 760 320 488 776 "CLK1" "" } { 752 488 544 768 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.114 ns) 3.323 ns t4:timing\|inst13 2 COMB LC_X18_Y6_N8 5 " "Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing\|inst13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CLK1 t4:timing|inst13 } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 248 360 424 296 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.935 ns) 5.000 ns t4:timing\|inst2 3 REG LC_X19_Y6_N7 5 " "Info: 3: + IC(0.742 ns) + CELL(0.935 ns) = 5.000 ns; Loc. = LC_X19_Y6_N7; Fanout = 5; REG Node = 't4:timing\|inst2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { t4:timing|inst13 t4:timing|inst2 } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 672 736 208 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.292 ns) 5.854 ns inst11 4 COMB LC_X19_Y6_N4 8 " "Info: 4: + IC(0.562 ns) + CELL(0.292 ns) = 5.854 ns; Loc. = LC_X19_Y6_N4; Fanout = 8; COMB Node = 'inst11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { t4:timing|inst2 inst11 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 320 768 832 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.254 ns) + CELL(0.711 ns) 10.819 ns 273:inst43\|14 5 REG LC_X17_Y4_N8 2 " "Info: 5: + IC(4.254 ns) + CELL(0.711 ns) = 10.819 ns; Loc. = LC_X17_Y4_N8; Fanout = 2; REG Node = '273:inst43\|14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.965 ns" { inst11 273:inst43|14 } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.527 ns ( 32.60 % ) " "Info: Total cell delay = 3.527 ns ( 32.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.292 ns ( 67.40 % ) " "Info: Total interconnect delay = 7.292 ns ( 67.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.819 ns" { CLK1 t4:timing|inst13 t4:timing|inst2 inst11 273:inst43|14 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.819 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst2 {} inst11 {} 273:inst43|14 {} } { 0.000ns 0.000ns 1.734ns 0.742ns 0.562ns 4.254ns } { 0.000ns 1.475ns 0.114ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "26.933 ns" { CLK1 t4:timing|inst13 t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] inst13 273:IR|16 reg_3:inst6|inst~0 reg_3:inst6|inst~1 reg_3:inst6|inst reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "26.933 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] {} inst13 {} 273:IR|16 {} reg_3:inst6|inst~0 {} reg_3:inst6|inst~1 {} reg_3:inst6|inst {} reg_3:inst6|273:reg2|14 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.667ns 0.000ns 1.414ns 4.299ns 0.000ns 0.414ns 1.588ns 1.275ns } { 0.000ns 1.475ns 0.114ns 0.935ns 1.372ns 4.308ns 0.442ns 0.935ns 0.378ns 0.114ns 0.292ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.819 ns" { CLK1 t4:timing|inst13 t4:timing|inst2 inst11 273:inst43|14 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.819 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst2 {} inst11 {} 273:inst43|14 {} } { 0.000ns 0.000ns 1.734ns 0.742ns 0.562ns 4.254ns } { 0.000ns 1.475ns 0.114ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.925 ns - Shortest register register " "Info: - Shortest register to register delay is 3.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 273:inst43\|14 1 REG LC_X17_Y4_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y4_N8; Fanout = 2; REG Node = '273:inst43\|14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 273:inst43|14 } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns ALU2:inst1\|74181:inst\|44~0 2 COMB LC_X17_Y4_N8 2 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X17_Y4_N8; Fanout = 2; COMB Node = 'ALU2:inst1\|74181:inst\|44~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { 273:inst43|14 ALU2:inst1|74181:inst|44~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.114 ns) 1.709 ns ALU2:inst1\|74181:inst\|81 3 COMB LC_X16_Y5_N1 3 " "Info: 3: + IC(1.217 ns) + CELL(0.114 ns) = 1.709 ns; Loc. = LC_X16_Y5_N1; Fanout = 3; COMB Node = 'ALU2:inst1\|74181:inst\|81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { ALU2:inst1|74181:inst|44~0 ALU2:inst1|74181:inst|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.114 ns) 2.252 ns lpm_mux1:inst15\|lpm_mux:lpm_mux_component\|mux_hfc:auto_generated\|_~355 4 COMB LC_X16_Y5_N5 2 " "Info: 4: + IC(0.429 ns) + CELL(0.114 ns) = 2.252 ns; Loc. = LC_X16_Y5_N5; Fanout = 2; COMB Node = 'lpm_mux1:inst15\|lpm_mux:lpm_mux_component\|mux_hfc:auto_generated\|_~355'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { ALU2:inst1|74181:inst|81 lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.548 ns 273:addressreg\|14~COMBOUT 5 COMB LC_X16_Y5_N6 9 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 2.548 ns; Loc. = LC_X16_Y5_N6; Fanout = 9; COMB Node = '273:addressreg\|14~COMBOUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355 273:addressreg|14~COMBOUT } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.115 ns) 3.925 ns reg_3:inst6\|273:reg2\|14 6 REG LC_X15_Y5_N7 1 " "Info: 6: + IC(1.262 ns) + CELL(0.115 ns) = 3.925 ns; Loc. = LC_X15_Y5_N7; Fanout = 1; REG Node = 'reg_3:inst6\|273:reg2\|14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { 273:addressreg|14~COMBOUT reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.835 ns ( 21.27 % ) " "Info: Total cell delay = 0.835 ns ( 21.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.090 ns ( 78.73 % ) " "Info: Total interconnect delay = 3.090 ns ( 78.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.925 ns" { 273:inst43|14 ALU2:inst1|74181:inst|44~0 ALU2:inst1|74181:inst|81 lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355 273:addressreg|14~COMBOUT reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { 273:inst43|14 {} ALU2:inst1|74181:inst|44~0 {} ALU2:inst1|74181:inst|81 {} lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355 {} 273:addressreg|14~COMBOUT {} reg_3:inst6|273:reg2|14 {} } { 0.000ns 0.000ns 1.217ns 0.429ns 0.182ns 1.262ns } { 0.000ns 0.378ns 0.114ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "26.933 ns" { CLK1 t4:timing|inst13 t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] inst13 273:IR|16 reg_3:inst6|inst~0 reg_3:inst6|inst~1 reg_3:inst6|inst reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "26.933 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] {} inst13 {} 273:IR|16 {} reg_3:inst6|inst~0 {} reg_3:inst6|inst~1 {} reg_3:inst6|inst {} reg_3:inst6|273:reg2|14 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.667ns 0.000ns 1.414ns 4.299ns 0.000ns 0.414ns 1.588ns 1.275ns } { 0.000ns 1.475ns 0.114ns 0.935ns 1.372ns 4.308ns 0.442ns 0.935ns 0.378ns 0.114ns 0.292ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.819 ns" { CLK1 t4:timing|inst13 t4:timing|inst2 inst11 273:inst43|14 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.819 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst2 {} inst11 {} 273:inst43|14 {} } { 0.000ns 0.000ns 1.734ns 0.742ns 0.562ns 4.254ns } { 0.000ns 1.475ns 0.114ns 0.935ns 0.292ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.925 ns" { 273:inst43|14 ALU2:inst1|74181:inst|44~0 ALU2:inst1|74181:inst|81 lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355 273:addressreg|14~COMBOUT reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { 273:inst43|14 {} ALU2:inst1|74181:inst|44~0 {} ALU2:inst1|74181:inst|81 {} lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355 {} 273:addressreg|14~COMBOUT {} reg_3:inst6|273:reg2|14 {} } { 0.000ns 0.000ns 1.217ns 0.429ns 0.182ns 1.262ns } { 0.000ns 0.378ns 0.114ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_dq0:InstructionsRAM\|altsyncram:altsyncram_component\|altsyncram_pp91:auto_generated\|ram_block1a7~porta_datain_reg0 d0\[7\] CLK1 3.429 ns memory " "Info: tsu for memory \"lpm_ram_dq0:InstructionsRAM\|altsyncram:altsyncram_component\|altsyncram_pp91:auto_generated\|ram_block1a7~porta_datain_reg0\" (data pin = \"d0\[7\]\", clock pin = \"CLK1\") is 3.429 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.412 ns + Longest pin memory " "Info: + Longest pin to memory delay is 13.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns d0\[7\] 1 PIN PIN_38 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_38; Fanout = 3; PIN Node = 'd0\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0[7] } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 376 328 496 392 "d0\[7..0\]" "" } { 368 496 1280 384 "d0\[7..0\]" "" } { 936 1032 1088 952 "d0\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.203 ns) + CELL(0.590 ns) 9.268 ns lpm_mux1:inst15\|lpm_mux:lpm_mux_component\|mux_hfc:auto_generated\|_~347 2 COMB LC_X16_Y4_N5 2 " "Info: 2: + IC(7.203 ns) + CELL(0.590 ns) = 9.268 ns; Loc. = LC_X16_Y4_N5; Fanout = 2; COMB Node = 'lpm_mux1:inst15\|lpm_mux:lpm_mux_component\|mux_hfc:auto_generated\|_~347'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.793 ns" { d0[7] lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~347 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.114 ns) 10.610 ns 273:addressreg\|12~COMBOUT 3 COMB LC_X16_Y5_N3 9 " "Info: 3: + IC(1.228 ns) + CELL(0.114 ns) = 10.610 ns; Loc. = LC_X16_Y5_N3; Fanout = 9; COMB Node = '273:addressreg\|12~COMBOUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~347 273:addressreg|12~COMBOUT } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.356 ns) 13.412 ns lpm_ram_dq0:InstructionsRAM\|altsyncram:altsyncram_component\|altsyncram_pp91:auto_generated\|ram_block1a7~porta_datain_reg0 4 MEM M4K_X13_Y5 1 " "Info: 4: + IC(2.446 ns) + CELL(0.356 ns) = 13.412 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:InstructionsRAM\|altsyncram:altsyncram_component\|altsyncram_pp91:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { 273:addressreg|12~COMBOUT lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_pp91.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_pp91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.535 ns ( 18.90 % ) " "Info: Total cell delay = 2.535 ns ( 18.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.877 ns ( 81.10 % ) " "Info: Total interconnect delay = 10.877 ns ( 81.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.412 ns" { d0[7] lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~347 273:addressreg|12~COMBOUT lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.412 ns" { d0[7] {} d0[7]~out0 {} lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~347 {} 273:addressreg|12~COMBOUT {} lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 7.203ns 1.228ns 2.446ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_pp91.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_pp91.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 destination 10.076 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK1\" to destination memory is 10.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns CLK1 1 CLK PIN_123 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 760 320 488 776 "CLK1" "" } { 752 488 544 768 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.114 ns) 3.323 ns t4:timing\|inst13 2 COMB LC_X18_Y6_N8 5 " "Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing\|inst13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CLK1 t4:timing|inst13 } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 248 360 424 296 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.935 ns) 4.724 ns t4:timing\|inst1 3 REG LC_X18_Y6_N7 33 " "Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N7; Fanout = 33; REG Node = 't4:timing\|inst1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { t4:timing|inst13 t4:timing|inst1 } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 560 624 208 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.630 ns) + CELL(0.722 ns) 10.076 ns lpm_ram_dq0:InstructionsRAM\|altsyncram:altsyncram_component\|altsyncram_pp91:auto_generated\|ram_block1a7~porta_datain_reg0 4 MEM M4K_X13_Y5 1 " "Info: 4: + IC(4.630 ns) + CELL(0.722 ns) = 10.076 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:InstructionsRAM\|altsyncram:altsyncram_component\|altsyncram_pp91:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.352 ns" { t4:timing|inst1 lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_pp91.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_pp91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 32.22 % ) " "Info: Total cell delay = 3.246 ns ( 32.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.830 ns ( 67.78 % ) " "Info: Total interconnect delay = 6.830 ns ( 67.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.076 ns" { CLK1 t4:timing|inst13 t4:timing|inst1 lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.076 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst1 {} lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.630ns } { 0.000ns 1.475ns 0.114ns 0.935ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.412 ns" { d0[7] lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~347 273:addressreg|12~COMBOUT lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.412 ns" { d0[7] {} d0[7]~out0 {} lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~347 {} 273:addressreg|12~COMBOUT {} lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 7.203ns 1.228ns 2.446ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.356ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.076 ns" { CLK1 t4:timing|inst13 t4:timing|inst1 lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.076 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst1 {} lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.630ns } { 0.000ns 1.475ns 0.114ns 0.935ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK1 d1\[5\] 273:inst42\|15 38.367 ns register " "Info: tco from clock \"CLK1\" to destination pin \"d1\[5\]\" through register \"273:inst42\|15\" is 38.367 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 source 22.028 ns + Longest register " "Info: + Longest clock path from clock \"CLK1\" to source register is 22.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns CLK1 1 CLK PIN_123 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 760 320 488 776 "CLK1" "" } { 752 488 544 768 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.114 ns) 3.323 ns t4:timing\|inst13 2 COMB LC_X18_Y6_N8 5 " "Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing\|inst13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CLK1 t4:timing|inst13 } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 248 360 424 296 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.935 ns) 4.724 ns t4:timing\|inst 3 REG LC_X18_Y6_N4 8 " "Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N4; Fanout = 8; REG Node = 't4:timing\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { t4:timing|inst13 t4:timing|inst } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 440 504 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.667 ns) + CELL(1.372 ns) 10.763 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg5 4 MEM M4K_X13_Y6 24 " "Info: 4: + IC(4.667 ns) + CELL(1.372 ns) = 10.763 ns; Loc. = M4K_X13_Y6; Fanout = 24; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.039 ns" { t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 338 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 15.071 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[13\] 5 MEM M4K_X13_Y6 9 " "Info: 5: + IC(0.000 ns) + CELL(4.308 ns) = 15.071 ns; Loc. = M4K_X13_Y6; Fanout = 9; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[13\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.590 ns) 17.068 ns inst12 6 COMB LC_X19_Y6_N9 8 " "Info: 6: + IC(1.407 ns) + CELL(0.590 ns) = 17.068 ns; Loc. = LC_X19_Y6_N9; Fanout = 8; COMB Node = 'inst12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.997 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] inst12 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 216 768 832 264 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.711 ns) 22.028 ns 273:inst42\|15 7 REG LC_X17_Y4_N7 2 " "Info: 7: + IC(4.249 ns) + CELL(0.711 ns) = 22.028 ns; Loc. = LC_X17_Y4_N7; Fanout = 2; REG Node = '273:inst42\|15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.960 ns" { inst12 273:inst42|15 } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.505 ns ( 43.15 % ) " "Info: Total cell delay = 9.505 ns ( 43.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.523 ns ( 56.85 % ) " "Info: Total interconnect delay = 12.523 ns ( 56.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.028 ns" { CLK1 t4:timing|inst13 t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] inst12 273:inst42|15 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.028 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] {} inst12 {} 273:inst42|15 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.667ns 0.000ns 1.407ns 4.249ns } { 0.000ns 1.475ns 0.114ns 0.935ns 1.372ns 4.308ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.115 ns + Longest register pin " "Info: + Longest register to pin delay is 16.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 273:inst42\|15 1 REG LC_X17_Y4_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y4_N7; Fanout = 2; REG Node = '273:inst42\|15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 273:inst42|15 } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.114 ns) 1.276 ns ALU2:inst1\|74181:inst\|46~0 2 COMB LC_X17_Y4_N4 4 " "Info: 2: + IC(1.162 ns) + CELL(0.114 ns) = 1.276 ns; Loc. = LC_X17_Y4_N4; Fanout = 4; COMB Node = 'ALU2:inst1\|74181:inst\|46~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { 273:inst42|15 ALU2:inst1|74181:inst|46~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.442 ns) 2.885 ns ALU2:inst1\|74181:inst\|74~1 3 COMB LC_X17_Y4_N6 6 " "Info: 3: + IC(1.167 ns) + CELL(0.442 ns) = 2.885 ns; Loc. = LC_X17_Y4_N6; Fanout = 6; COMB Node = 'ALU2:inst1\|74181:inst\|74~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { ALU2:inst1|74181:inst|46~0 ALU2:inst1|74181:inst|74~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.522 ns) 9.407 ns ALU2:inst1\|74181:inst1\|78~2 4 COMB LOOP LC_X16_Y6_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(6.522 ns) = 9.407 ns; Loc. = LC_X16_Y6_N9; Fanout = 4; COMB LOOP Node = 'ALU2:inst1\|74181:inst1\|78~2'" { { "Info" "ITDB_PART_OF_SCC" "ALU2:inst1\|74181:inst1\|78~0 LC_X15_Y4_N7 " "Info: Loc. = LC_X15_Y4_N7; Node \"ALU2:inst1\|74181:inst1\|78~0\"" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst1|78~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "ALU2:inst1\|74181:inst1\|78~2 LC_X16_Y6_N9 " "Info: Loc. = LC_X16_Y6_N9; Node \"ALU2:inst1\|74181:inst1\|78~2\"" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst1|78~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "ALU2:inst1\|74181:inst\|74~2 LC_X16_Y4_N2 " "Info: Loc. = LC_X16_Y4_N2; Node \"ALU2:inst1\|74181:inst\|74~2\"" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst|74~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "ALU2:inst1\|74181:inst\|78~0 LC_X16_Y4_N1 " "Info: Loc. = LC_X16_Y4_N1; Node \"ALU2:inst1\|74181:inst\|78~0\"" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst|78~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "ALU2:inst1\|inst2 LC_X15_Y4_N3 " "Info: Loc. = LC_X15_Y4_N3; Node \"ALU2:inst1\|inst2\"" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|inst2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "ALU2:inst1\|74181:inst1\|78~1 LC_X16_Y6_N3 " "Info: Loc. = LC_X16_Y6_N3; Node \"ALU2:inst1\|74181:inst1\|78~1\"" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst1|78~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst1|78~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst1|78~2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst|74~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst|78~0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|inst2 } "NODE_NAME" } } { "ALU2.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/ALU2.bdf" { { 408 216 280 456 "inst2" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU2:inst1|74181:inst1|78~1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.522 ns" { ALU2:inst1|74181:inst|74~1 ALU2:inst1|74181:inst1|78~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.114 ns) 10.771 ns ALU2:inst1\|74181:inst\|79 5 COMB LC_X16_Y5_N7 1 " "Info: 5: + IC(1.250 ns) + CELL(0.114 ns) = 10.771 ns; Loc. = LC_X16_Y5_N7; Fanout = 1; COMB Node = 'ALU2:inst1\|74181:inst\|79'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { ALU2:inst1|74181:inst1|78~2 ALU2:inst1|74181:inst|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 11.501 ns ALU2:inst1\|74181:inst\|81 6 COMB LC_X16_Y5_N1 3 " "Info: 6: + IC(0.438 ns) + CELL(0.292 ns) = 11.501 ns; Loc. = LC_X16_Y5_N1; Fanout = 3; COMB Node = 'ALU2:inst1\|74181:inst\|81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { ALU2:inst1|74181:inst|79 ALU2:inst1|74181:inst|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/90/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.490 ns) + CELL(2.124 ns) 16.115 ns d1\[5\] 7 PIN PIN_74 0 " "Info: 7: + IC(2.490 ns) + CELL(2.124 ns) = 16.115 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'd1\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { ALU2:inst1|74181:inst|81 d1[5] } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 1080 1152 1328 1096 "d1\[7..0\]" "" } { 352 1208 1280 368 "d1\[7..0\]" "" } { 200 1176 1223 216 "d1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.608 ns ( 59.62 % ) " "Info: Total cell delay = 9.608 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.507 ns ( 40.38 % ) " "Info: Total interconnect delay = 6.507 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.115 ns" { 273:inst42|15 ALU2:inst1|74181:inst|46~0 ALU2:inst1|74181:inst|74~1 ALU2:inst1|74181:inst1|78~2 ALU2:inst1|74181:inst|79 ALU2:inst1|74181:inst|81 d1[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.115 ns" { 273:inst42|15 {} ALU2:inst1|74181:inst|46~0 {} ALU2:inst1|74181:inst|74~1 {} ALU2:inst1|74181:inst1|78~2 {} ALU2:inst1|74181:inst|79 {} ALU2:inst1|74181:inst|81 {} d1[5] {} } { 0.000ns 1.162ns 1.167ns 0.000ns 1.250ns 0.438ns 2.490ns } { 0.000ns 0.114ns 0.442ns 6.522ns 0.114ns 0.292ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.028 ns" { CLK1 t4:timing|inst13 t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] inst12 273:inst42|15 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.028 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13] {} inst12 {} 273:inst42|15 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.667ns 0.000ns 1.407ns 4.249ns } { 0.000ns 1.475ns 0.114ns 0.935ns 1.372ns 4.308ns 0.590ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.115 ns" { 273:inst42|15 ALU2:inst1|74181:inst|46~0 ALU2:inst1|74181:inst|74~1 ALU2:inst1|74181:inst1|78~2 ALU2:inst1|74181:inst|79 ALU2:inst1|74181:inst|81 d1[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.115 ns" { 273:inst42|15 {} ALU2:inst1|74181:inst|46~0 {} ALU2:inst1|74181:inst|74~1 {} ALU2:inst1|74181:inst1|78~2 {} ALU2:inst1|74181:inst|79 {} ALU2:inst1|74181:inst|81 {} d1[5] {} } { 0.000ns 1.162ns 1.167ns 0.000ns 1.250ns 0.438ns 2.490ns } { 0.000ns 0.114ns 0.442ns 6.522ns 0.114ns 0.292ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d0\[2\] in\[2\] 12.932 ns Longest " "Info: Longest tpd from source pin \"d0\[2\]\" to destination pin \"in\[2\]\" is 12.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns d0\[2\] 1 PIN PIN_33 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_33; Fanout = 3; PIN Node = 'd0\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0[2] } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 376 328 496 392 "d0\[7..0\]" "" } { 368 496 1280 384 "d0\[7..0\]" "" } { 936 1032 1088 952 "d0\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.369 ns) + CELL(0.432 ns) 8.270 ns inst17\[2\]~COUT1_76 2 COMB LC_X17_Y2_N6 1 " "Info: 2: + IC(6.369 ns) + CELL(0.432 ns) = 8.270 ns; Loc. = LC_X17_Y2_N6; Fanout = 1; COMB Node = 'inst17\[2\]~COUT1_76'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.801 ns" { d0[2] inst17[2]~COUT1_76 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 936 1088 1136 968 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 8.878 ns inst17\[2\]~41 3 COMB LC_X17_Y2_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 8.878 ns; Loc. = LC_X17_Y2_N7; Fanout = 1; COMB Node = 'inst17\[2\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { inst17[2]~COUT1_76 inst17[2]~41 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 936 1088 1136 968 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(2.108 ns) 12.932 ns in\[2\] 4 PIN PIN_72 0 " "Info: 4: + IC(1.946 ns) + CELL(2.108 ns) = 12.932 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'in\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.054 ns" { inst17[2]~41 in[2] } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 944 1152 1328 960 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.617 ns ( 35.70 % ) " "Info: Total cell delay = 4.617 ns ( 35.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.315 ns ( 64.30 % ) " "Info: Total interconnect delay = 8.315 ns ( 64.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.932 ns" { d0[2] inst17[2]~COUT1_76 inst17[2]~41 in[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.932 ns" { d0[2] {} d0[2]~out0 {} inst17[2]~COUT1_76 {} inst17[2]~41 {} in[2] {} } { 0.000ns 0.000ns 6.369ns 0.000ns 1.946ns } { 0.000ns 1.469ns 0.432ns 0.608ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_3:inst6\|273:reg2\|14 d0\[5\] CLK1 16.242 ns register " "Info: th for register \"reg_3:inst6\|273:reg2\|14\" (data pin = \"d0\[5\]\", clock pin = \"CLK1\") is 16.242 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 destination 26.933 ns + Longest register " "Info: + Longest clock path from clock \"CLK1\" to destination register is 26.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns CLK1 1 CLK PIN_123 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 760 320 488 776 "CLK1" "" } { 752 488 544 768 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.114 ns) 3.323 ns t4:timing\|inst13 2 COMB LC_X18_Y6_N8 5 " "Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing\|inst13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CLK1 t4:timing|inst13 } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 248 360 424 296 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.935 ns) 4.724 ns t4:timing\|inst 3 REG LC_X18_Y6_N4 8 " "Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N4; Fanout = 8; REG Node = 't4:timing\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { t4:timing|inst13 t4:timing|inst } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 440 504 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.667 ns) + CELL(1.372 ns) 10.763 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg5 4 MEM M4K_X13_Y6 24 " "Info: 4: + IC(4.667 ns) + CELL(1.372 ns) = 10.763 ns; Loc. = M4K_X13_Y6; Fanout = 24; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|ram_block1a16~porta_address_reg5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.039 ns" { t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 338 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 15.071 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[12\] 5 MEM M4K_X13_Y6 9 " "Info: 5: + IC(0.000 ns) + CELL(4.308 ns) = 15.071 ns; Loc. = M4K_X13_Y6; Fanout = 9; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_ql31:auto_generated\|q_a\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] } "NODE_NAME" } } { "db/altsyncram_ql31.tdf" "" { Text "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/db/altsyncram_ql31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.442 ns) 16.927 ns inst13 6 COMB LC_X19_Y6_N6 8 " "Info: 6: + IC(1.414 ns) + CELL(0.442 ns) = 16.927 ns; Loc. = LC_X19_Y6_N6; Fanout = 8; COMB Node = 'inst13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] inst13 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 1008 752 816 1056 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.299 ns) + CELL(0.935 ns) 22.161 ns 273:IR\|16 7 REG LC_X19_Y6_N3 3 " "Info: 7: + IC(4.299 ns) + CELL(0.935 ns) = 22.161 ns; Loc. = LC_X19_Y6_N3; Fanout = 3; REG Node = '273:IR\|16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { inst13 273:IR|16 } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 22.539 ns reg_3:inst6\|inst~0 8 COMB LC_X19_Y6_N3 1 " "Info: 8: + IC(0.000 ns) + CELL(0.378 ns) = 22.539 ns; Loc. = LC_X19_Y6_N3; Fanout = 1; COMB Node = 'reg_3:inst6\|inst~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { 273:IR|16 reg_3:inst6|inst~0 } "NODE_NAME" } } { "reg_3.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/reg_3.bdf" { { 288 184 248 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.114 ns) 23.067 ns reg_3:inst6\|inst~1 9 COMB LC_X19_Y6_N1 3 " "Info: 9: + IC(0.414 ns) + CELL(0.114 ns) = 23.067 ns; Loc. = LC_X19_Y6_N1; Fanout = 3; COMB Node = 'reg_3:inst6\|inst~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { reg_3:inst6|inst~0 reg_3:inst6|inst~1 } "NODE_NAME" } } { "reg_3.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/reg_3.bdf" { { 288 184 248 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.292 ns) 24.947 ns reg_3:inst6\|inst 10 COMB LC_X15_Y5_N0 8 " "Info: 10: + IC(1.588 ns) + CELL(0.292 ns) = 24.947 ns; Loc. = LC_X15_Y5_N0; Fanout = 8; COMB Node = 'reg_3:inst6\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { reg_3:inst6|inst~1 reg_3:inst6|inst } "NODE_NAME" } } { "reg_3.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/reg_3.bdf" { { 288 184 248 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.711 ns) 26.933 ns reg_3:inst6\|273:reg2\|14 11 REG LC_X15_Y5_N7 1 " "Info: 11: + IC(1.275 ns) + CELL(0.711 ns) = 26.933 ns; Loc. = LC_X15_Y5_N7; Fanout = 1; REG Node = 'reg_3:inst6\|273:reg2\|14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { reg_3:inst6|inst reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.076 ns ( 41.12 % ) " "Info: Total cell delay = 11.076 ns ( 41.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.857 ns ( 58.88 % ) " "Info: Total interconnect delay = 15.857 ns ( 58.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "26.933 ns" { CLK1 t4:timing|inst13 t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] inst13 273:IR|16 reg_3:inst6|inst~0 reg_3:inst6|inst~1 reg_3:inst6|inst reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "26.933 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] {} inst13 {} 273:IR|16 {} reg_3:inst6|inst~0 {} reg_3:inst6|inst~1 {} reg_3:inst6|inst {} reg_3:inst6|273:reg2|14 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.667ns 0.000ns 1.414ns 4.299ns 0.000ns 0.414ns 1.588ns 1.275ns } { 0.000ns 1.475ns 0.114ns 0.935ns 1.372ns 4.308ns 0.442ns 0.935ns 0.378ns 0.114ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.706 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns d0\[5\] 1 PIN PIN_36 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_36; Fanout = 3; PIN Node = 'd0\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0[5] } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 376 328 496 392 "d0\[7..0\]" "" } { 368 496 1280 384 "d0\[7..0\]" "" } { 936 1032 1088 952 "d0\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.122 ns) + CELL(0.442 ns) 9.033 ns lpm_mux1:inst15\|lpm_mux:lpm_mux_component\|mux_hfc:auto_generated\|_~355 2 COMB LC_X16_Y5_N5 2 " "Info: 2: + IC(7.122 ns) + CELL(0.442 ns) = 9.033 ns; Loc. = LC_X16_Y5_N5; Fanout = 2; COMB Node = 'lpm_mux1:inst15\|lpm_mux:lpm_mux_component\|mux_hfc:auto_generated\|_~355'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.564 ns" { d0[5] lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.329 ns 273:addressreg\|14~COMBOUT 3 COMB LC_X16_Y5_N6 9 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 9.329 ns; Loc. = LC_X16_Y5_N6; Fanout = 9; COMB Node = '273:addressreg\|14~COMBOUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355 273:addressreg|14~COMBOUT } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.115 ns) 10.706 ns reg_3:inst6\|273:reg2\|14 4 REG LC_X15_Y5_N7 1 " "Info: 4: + IC(1.262 ns) + CELL(0.115 ns) = 10.706 ns; Loc. = LC_X15_Y5_N7; Fanout = 1; REG Node = 'reg_3:inst6\|273:reg2\|14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { 273:addressreg|14~COMBOUT reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "273.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.140 ns ( 19.99 % ) " "Info: Total cell delay = 2.140 ns ( 19.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.566 ns ( 80.01 % ) " "Info: Total interconnect delay = 8.566 ns ( 80.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.706 ns" { d0[5] lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355 273:addressreg|14~COMBOUT reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.706 ns" { d0[5] {} d0[5]~out0 {} lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355 {} 273:addressreg|14~COMBOUT {} reg_3:inst6|273:reg2|14 {} } { 0.000ns 0.000ns 7.122ns 0.182ns 1.262ns } { 0.000ns 1.469ns 0.442ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "26.933 ns" { CLK1 t4:timing|inst13 t4:timing|inst lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] inst13 273:IR|16 reg_3:inst6|inst~0 reg_3:inst6|inst~1 reg_3:inst6|inst reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "26.933 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12] {} inst13 {} 273:IR|16 {} reg_3:inst6|inst~0 {} reg_3:inst6|inst~1 {} reg_3:inst6|inst {} reg_3:inst6|273:reg2|14 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.667ns 0.000ns 1.414ns 4.299ns 0.000ns 0.414ns 1.588ns 1.275ns } { 0.000ns 1.475ns 0.114ns 0.935ns 1.372ns 4.308ns 0.442ns 0.935ns 0.378ns 0.114ns 0.292ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.706 ns" { d0[5] lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355 273:addressreg|14~COMBOUT reg_3:inst6|273:reg2|14 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.706 ns" { d0[5] {} d0[5]~out0 {} lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355 {} 273:addressreg|14~COMBOUT {} reg_3:inst6|273:reg2|14 {} } { 0.000ns 0.000ns 7.122ns 0.182ns 1.262ns } { 0.000ns 1.469ns 0.442ns 0.114ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "CLK1 uaddr\[3\] uARRegisters:inst9\|inst42 14.275 ns register " "Info: Minimum tco from clock \"CLK1\" to destination pin \"uaddr\[3\]\" through register \"uARRegisters:inst9\|inst42\" is 14.275 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 source 10.103 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK1\" to source register is 10.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns CLK1 1 CLK PIN_123 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 760 320 488 776 "CLK1" "" } { 752 488 544 768 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.114 ns) 3.323 ns t4:timing\|inst13 2 COMB LC_X18_Y6_N8 5 " "Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing\|inst13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CLK1 t4:timing|inst13 } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 248 360 424 296 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.935 ns) 4.724 ns t4:timing\|inst1 3 REG LC_X18_Y6_N7 33 " "Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N7; Fanout = 33; REG Node = 't4:timing\|inst1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { t4:timing|inst13 t4:timing|inst1 } "NODE_NAME" } } { "t4.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/t4.bdf" { { 128 560 624 208 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.668 ns) + CELL(0.711 ns) 10.103 ns uARRegisters:inst9\|inst42 4 REG LC_X17_Y7_N9 2 " "Info: 4: + IC(4.668 ns) + CELL(0.711 ns) = 10.103 ns; Loc. = LC_X17_Y7_N9; Fanout = 2; REG Node = 'uARRegisters:inst9\|inst42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.379 ns" { t4:timing|inst1 uARRegisters:inst9|inst42 } "NODE_NAME" } } { "uARRegisters.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/uARRegisters.bdf" { { 272 368 432 352 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.235 ns ( 32.02 % ) " "Info: Total cell delay = 3.235 ns ( 32.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.868 ns ( 67.98 % ) " "Info: Total interconnect delay = 6.868 ns ( 67.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.103 ns" { CLK1 t4:timing|inst13 t4:timing|inst1 uARRegisters:inst9|inst42 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.103 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst1 {} uARRegisters:inst9|inst42 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.668ns } { 0.000ns 1.475ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "uARRegisters.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/uARRegisters.bdf" { { 272 368 432 352 "inst42" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.948 ns + Shortest register pin " "Info: + Shortest register to pin delay is 3.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uARRegisters:inst9\|inst42 1 REG LC_X17_Y7_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y7_N9; Fanout = 2; REG Node = 'uARRegisters:inst9\|inst42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { uARRegisters:inst9|inst42 } "NODE_NAME" } } { "uARRegisters.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/uARRegisters.bdf" { { 272 368 432 352 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(2.108 ns) 3.948 ns uaddr\[3\] 2 PIN PIN_59 0 " "Info: 2: + IC(1.840 ns) + CELL(2.108 ns) = 3.948 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'uaddr\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.948 ns" { uARRegisters:inst9|inst42 uaddr[3] } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 1048 1152 1328 1064 "uaddr\[6..1\]" "" } { 1088 792 912 1104 "uaddr\[6..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 53.39 % ) " "Info: Total cell delay = 2.108 ns ( 53.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.840 ns ( 46.61 % ) " "Info: Total interconnect delay = 1.840 ns ( 46.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.948 ns" { uARRegisters:inst9|inst42 uaddr[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.948 ns" { uARRegisters:inst9|inst42 {} uaddr[3] {} } { 0.000ns 1.840ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.103 ns" { CLK1 t4:timing|inst13 t4:timing|inst1 uARRegisters:inst9|inst42 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.103 ns" { CLK1 {} CLK1~out0 {} t4:timing|inst13 {} t4:timing|inst1 {} uARRegisters:inst9|inst42 {} } { 0.000ns 0.000ns 1.734ns 0.466ns 4.668ns } { 0.000ns 1.475ns 0.114ns 0.935ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.948 ns" { uARRegisters:inst9|inst42 uaddr[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.948 ns" { uARRegisters:inst9|inst42 {} uaddr[3] {} } { 0.000ns 1.840ns } { 0.000ns 2.108ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d0\[1\] in\[1\] 10.252 ns Shortest " "Info: Shortest tpd from source pin \"d0\[1\]\" to destination pin \"in\[1\]\" is 10.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns d0\[1\] 1 PIN PIN_32 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_32; Fanout = 3; PIN Node = 'd0\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0[1] } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 376 328 496 392 "d0\[7..0\]" "" } { 368 496 1280 384 "d0\[7..0\]" "" } { 936 1032 1088 952 "d0\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.540 ns) + CELL(0.423 ns) 6.432 ns inst17\[1\] 2 COMB LC_X1_Y3_N0 1 " "Info: 2: + IC(4.540 ns) + CELL(0.423 ns) = 6.432 ns; Loc. = LC_X1_Y3_N0; Fanout = 1; COMB Node = 'inst17\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { d0[1] inst17[1] } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 936 1088 1136 968 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.604 ns) 7.036 ns inst17\[1\]~47 3 COMB LC_X1_Y3_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.604 ns) = 7.036 ns; Loc. = LC_X1_Y3_N1; Fanout = 1; COMB Node = 'inst17\[1\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { inst17[1] inst17[1]~47 } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 936 1088 1136 968 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(2.124 ns) 10.252 ns in\[1\] 4 PIN PIN_31 0 " "Info: 4: + IC(1.092 ns) + CELL(2.124 ns) = 10.252 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'in\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { inst17[1]~47 in[1] } "NODE_NAME" } } { "Computer.bdf" "" { Schematic "I:/0教学工作/实验教材2013/参考文献/教材实验程序/计算机硬件实验基本模型机/COMPUTER/Computer.bdf" { { 944 1152 1328 960 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.620 ns ( 45.06 % ) " "Info: Total cell delay = 4.620 ns ( 45.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.632 ns ( 54.94 % ) " "Info: Total interconnect delay = 5.632 ns ( 54.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.252 ns" { d0[1] inst17[1] inst17[1]~47 in[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.252 ns" { d0[1] {} d0[1]~out0 {} inst17[1] {} inst17[1]~47 {} in[1] {} } { 0.000ns 0.000ns 4.540ns 0.000ns 1.092ns } { 0.000ns 1.469ns 0.423ns 0.604ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 14:54:07 2013 " "Info: Processing ended: Tue Dec 17 14:54:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
