\hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type}{}\doxysection{NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type Union Reference}
\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type}\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ae621e202dc6135df5d3d10b8436f4e64}{\_\_pad0\_\_}}:1\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a9b351d665cd7d82819ed8f484d7293b1}{RWS}}:4\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_acf531012ec013b339efdffa3cc005218}{\_\_pad1\_\_}}:2\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_af669bd49d88eaacb7f1564fd89700ad3}{MANW}}:1\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a83024f02edb3be98b6591bf79a251ee3}{SLEEPPRM}}:2\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ae9c6fb4b7621653ecfc8ba65270f6e62}{\_\_pad2\_\_}}:6\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a673e28ee5698af3db2c4751faad12b7a}{READMODE}}:2\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a7c50ff4bfa3e009b2911aab925f5f6e6}{CACHEDIS}}:1\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ac8ba541a810e697491b592a23e574372}{\_\_pad3\_\_}}:13\\
\} \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a0ce69864b5422edaa2e233f87e0ba538}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ac3f0c0bf35097a45720f24d1e23d777d}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ae621e202dc6135df5d3d10b8436f4e64}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ae621e202dc6135df5d3d10b8436f4e64}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type\+::\+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 0 Reserved ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_acf531012ec013b339efdffa3cc005218}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_acf531012ec013b339efdffa3cc005218}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type\+::\+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 5.. 6 Reserved ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ae9c6fb4b7621653ecfc8ba65270f6e62}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ae9c6fb4b7621653ecfc8ba65270f6e62}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!\_\_pad2\_\_@{\_\_pad2\_\_}}
\index{\_\_pad2\_\_@{\_\_pad2\_\_}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad2\_\_}{\_\_pad2\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type\+::\+\_\+\+\_\+pad2\+\_\+\+\_\+}

bit\+: 10..15 Reserved ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ac8ba541a810e697491b592a23e574372}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ac8ba541a810e697491b592a23e574372}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!\_\_pad3\_\_@{\_\_pad3\_\_}}
\index{\_\_pad3\_\_@{\_\_pad3\_\_}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad3\_\_}{\_\_pad3\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type\+::\+\_\+\+\_\+pad3\+\_\+\+\_\+}

bit\+: 19..31 Reserved ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a0ce69864b5422edaa2e233f87e0ba538}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a0ce69864b5422edaa2e233f87e0ba538}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!bit@{bit}}
\index{bit@{bit}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a7c50ff4bfa3e009b2911aab925f5f6e6}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a7c50ff4bfa3e009b2911aab925f5f6e6}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!CACHEDIS@{CACHEDIS}}
\index{CACHEDIS@{CACHEDIS}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{CACHEDIS}{CACHEDIS}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type\+::\+CACHEDIS}

bit\+: 18 Cache Disable ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_af669bd49d88eaacb7f1564fd89700ad3}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_af669bd49d88eaacb7f1564fd89700ad3}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!MANW@{MANW}}
\index{MANW@{MANW}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{MANW}{MANW}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type\+::\+MANW}

bit\+: 7 Manual Write ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a673e28ee5698af3db2c4751faad12b7a}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a673e28ee5698af3db2c4751faad12b7a}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!READMODE@{READMODE}}
\index{READMODE@{READMODE}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{READMODE}{READMODE}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type\+::\+READMODE}

bit\+: 16..17 NVMCTRL Read Mode ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ac3f0c0bf35097a45720f24d1e23d777d}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ac3f0c0bf35097a45720f24d1e23d777d}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!reg@{reg}}
\index{reg@{reg}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a9b351d665cd7d82819ed8f484d7293b1}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a9b351d665cd7d82819ed8f484d7293b1}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!RWS@{RWS}}
\index{RWS@{RWS}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{RWS}{RWS}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type\+::\+RWS}

bit\+: 1.. 4 NVM Read Wait States ~\newline
 \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a83024f02edb3be98b6591bf79a251ee3}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a83024f02edb3be98b6591bf79a251ee3}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!SLEEPPRM@{SLEEPPRM}}
\index{SLEEPPRM@{SLEEPPRM}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{SLEEPPRM}{SLEEPPRM}}
{\footnotesize\ttfamily uint32\+\_\+t NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type\+::\+SLEEPPRM}

bit\+: 8.. 9 Power Reduction Mode during Sleep ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2nvmctrl_8h}{nvmctrl.\+h}}\end{DoxyCompactItemize}
