// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_fadd_32fYi.h"
#include "matmul_hw_fmul_32g8j.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 69
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > b_2_Addr_A;
    sc_out< sc_logic > b_2_EN_A;
    sc_out< sc_lv<4> > b_2_WEN_A;
    sc_out< sc_lv<32> > b_2_Din_A;
    sc_in< sc_lv<32> > b_2_Dout_A;
    sc_out< sc_logic > b_2_Clk_A;
    sc_out< sc_logic > b_2_Rst_A;
    sc_out< sc_lv<32> > b_3_Addr_A;
    sc_out< sc_logic > b_3_EN_A;
    sc_out< sc_lv<4> > b_3_WEN_A;
    sc_out< sc_lv<32> > b_3_Din_A;
    sc_in< sc_lv<32> > b_3_Dout_A;
    sc_out< sc_logic > b_3_Clk_A;
    sc_out< sc_logic > b_3_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_fadd_32fYi<1,5,32,32,32>* matmul_hw_fadd_32fYi_U1;
    matmul_hw_fmul_32g8j<1,4,32,32,32>* matmul_hw_fmul_32g8j_U2;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > indvar_flatten_reg_410;
    sc_signal< sc_lv<5> > i_reg_422;
    sc_signal< sc_lv<5> > j_reg_433;
    sc_signal< sc_lv<10> > grp_fu_444_p2;
    sc_signal< sc_lv<9> > indvar_flatten_next_reg_455;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > j_1_reg_460;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_798;
    sc_signal< sc_lv<10> > tmp_15_reg_475;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter1_tmp_15_reg_475;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter2_tmp_15_reg_475;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter3_tmp_15_reg_475;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter4_tmp_15_reg_475;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<32> > grp_fu_486_p2;
    sc_signal< sc_lv<32> > reg_613;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_798;
    sc_signal< sc_lv<32> > reg_618;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_798;
    sc_signal< sc_lv<32> > reg_623;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_798;
    sc_signal< sc_lv<32> > reg_628;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > reg_633;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_798;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_798;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_639_p2;
    sc_signal< sc_lv<5> > j_mid2_fu_651_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_802;
    sc_signal< sc_lv<5> > tmp_mid2_v_fu_659_p3;
    sc_signal< sc_lv<5> > tmp_mid2_v_reg_811;
    sc_signal< sc_lv<7> > tmp_fu_667_p3;
    sc_signal< sc_lv<7> > tmp_reg_817;
    sc_signal< sc_lv<32> > a_1_load_reg_904;
    sc_signal< sc_lv<32> > b_1_load_reg_909;
    sc_signal< sc_lv<32> > a_2_load_reg_914;
    sc_signal< sc_lv<32> > b_2_load_reg_919;
    sc_signal< sc_lv<32> > a_3_load_reg_924;
    sc_signal< sc_lv<32> > b_3_load_reg_929;
    sc_signal< sc_lv<32> > a_1_load_1_reg_984;
    sc_signal< sc_lv<32> > b_1_load_1_reg_989;
    sc_signal< sc_lv<32> > a_2_load_1_reg_994;
    sc_signal< sc_lv<32> > b_2_load_1_reg_999;
    sc_signal< sc_lv<32> > a_3_load_1_reg_1004;
    sc_signal< sc_lv<32> > b_3_load_1_reg_1009;
    sc_signal< sc_lv<32> > a_1_load_2_reg_1064;
    sc_signal< sc_lv<32> > b_1_load_2_reg_1069;
    sc_signal< sc_lv<32> > a_2_load_2_reg_1074;
    sc_signal< sc_lv<32> > b_2_load_2_reg_1079;
    sc_signal< sc_lv<32> > a_3_load_2_reg_1084;
    sc_signal< sc_lv<32> > b_3_load_2_reg_1089;
    sc_signal< sc_lv<32> > grp_fu_543_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_1094;
    sc_signal< sc_lv<32> > a_1_load_3_reg_1099;
    sc_signal< sc_lv<32> > b_1_load_3_reg_1104;
    sc_signal< sc_lv<32> > a_2_load_3_reg_1109;
    sc_signal< sc_lv<32> > b_2_load_3_reg_1114;
    sc_signal< sc_lv<32> > a_3_load_3_reg_1119;
    sc_signal< sc_lv<32> > b_3_load_3_reg_1124;
    sc_signal< sc_lv<32> > tmp_6_1_reg_1129;
    sc_signal< sc_lv<32> > tmp_6_2_reg_1134;
    sc_signal< sc_lv<32> > tmp_6_3_reg_1139;
    sc_signal< sc_lv<32> > tmp_6_4_reg_1144;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1144;
    sc_signal< sc_lv<32> > tmp_6_5_reg_1149;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1149;
    sc_signal< sc_lv<32> > tmp_6_6_reg_1154;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1154;
    sc_signal< sc_lv<32> > tmp_6_7_reg_1159;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1159;
    sc_signal< sc_lv<32> > tmp_6_8_reg_1164;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1164;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1164;
    sc_signal< sc_lv<32> > tmp_6_9_reg_1169;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1169;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1169;
    sc_signal< sc_lv<32> > tmp_6_s_reg_1174;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1174;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1174;
    sc_signal< sc_lv<32> > tmp_6_10_reg_1179;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1179;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1179;
    sc_signal< sc_lv<32> > tmp_6_11_reg_1184;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1184;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1184;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1184;
    sc_signal< sc_lv<32> > tmp_6_12_reg_1189;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1189;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1189;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1189;
    sc_signal< sc_lv<32> > tmp_6_13_reg_1194;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1194;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1194;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1194;
    sc_signal< sc_lv<32> > tmp_6_14_reg_1199;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1199;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1199;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1199;
    sc_signal< sc_lv<9> > indvar_flatten_phi_fu_414_p4;
    sc_signal< sc_lv<5> > i_phi_fu_426_p4;
    sc_signal< sc_lv<5> > j_phi_fu_437_p4;
    sc_signal< sc_lv<64> > tmp_3_fu_675_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_683_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_696_p3;
    sc_signal< sc_lv<64> > tmp_13_cast_fu_712_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_725_p3;
    sc_signal< sc_lv<64> > tmp_13_fu_737_p3;
    sc_signal< sc_lv<64> > tmp_10_fu_753_p3;
    sc_signal< sc_lv<64> > tmp_15_cast_fu_769_p1;
    sc_signal< sc_lv<64> > tmp_16_cast_fu_793_p1;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > b_2_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<32> > b_3_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<10> > grp_fu_444_p0;
    sc_signal< sc_lv<6> > tmp_2_cast_fu_708_p1;
    sc_signal< sc_lv<7> > tmp_2_cast3_fu_765_p1;
    sc_signal< sc_lv<10> > tmp_2_cast4_fu_789_p1;
    sc_signal< sc_lv<10> > grp_fu_444_p1;
    sc_signal< sc_lv<10> > tmp_12_cast_fu_784_p1;
    sc_signal< sc_lv<32> > grp_fu_486_p0;
    sc_signal< sc_lv<32> > grp_fu_486_p1;
    sc_signal< sc_lv<32> > grp_fu_543_p0;
    sc_signal< sc_lv<32> > grp_fu_543_p1;
    sc_signal< sc_lv<1> > exitcond_fu_645_p2;
    sc_signal< sc_lv<5> > tmp_mid2_v_fu_659_p1;
    sc_signal< sc_lv<7> > tmp_4_fu_691_p2;
    sc_signal< sc_lv<6> > tmp_13_cast_fu_712_p0;
    sc_signal< sc_lv<7> > tmp_7_fu_720_p2;
    sc_signal< sc_lv<7> > tmp_9_fu_748_p2;
    sc_signal< sc_lv<7> > tmp_15_cast_fu_769_p0;
    sc_signal< sc_lv<9> > tmp_11_fu_777_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_state88;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage0;
    static const sc_lv<18> ap_ST_fsm_pp0_stage1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage2;
    static const sc_lv<18> ap_ST_fsm_pp0_stage3;
    static const sc_lv<18> ap_ST_fsm_pp0_stage4;
    static const sc_lv<18> ap_ST_fsm_pp0_stage5;
    static const sc_lv<18> ap_ST_fsm_pp0_stage6;
    static const sc_lv<18> ap_ST_fsm_pp0_stage7;
    static const sc_lv<18> ap_ST_fsm_pp0_stage8;
    static const sc_lv<18> ap_ST_fsm_pp0_stage9;
    static const sc_lv<18> ap_ST_fsm_pp0_stage10;
    static const sc_lv<18> ap_ST_fsm_pp0_stage11;
    static const sc_lv<18> ap_ST_fsm_pp0_stage12;
    static const sc_lv<18> ap_ST_fsm_pp0_stage13;
    static const sc_lv<18> ap_ST_fsm_pp0_stage14;
    static const sc_lv<18> ap_ST_fsm_pp0_stage15;
    static const sc_lv<18> ap_ST_fsm_state88;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<57> ap_const_lv57_0;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<59> ap_const_lv59_1;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<32> ap_const_lv32_11;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state88();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_b_2_Addr_A();
    void thread_b_2_Addr_A_orig();
    void thread_b_2_Clk_A();
    void thread_b_2_Din_A();
    void thread_b_2_EN_A();
    void thread_b_2_Rst_A();
    void thread_b_2_WEN_A();
    void thread_b_3_Addr_A();
    void thread_b_3_Addr_A_orig();
    void thread_b_3_Clk_A();
    void thread_b_3_Din_A();
    void thread_b_3_EN_A();
    void thread_b_3_Rst_A();
    void thread_b_3_WEN_A();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_639_p2();
    void thread_exitcond_fu_645_p2();
    void thread_grp_fu_444_p0();
    void thread_grp_fu_444_p1();
    void thread_grp_fu_444_p2();
    void thread_grp_fu_486_p0();
    void thread_grp_fu_486_p1();
    void thread_grp_fu_543_p0();
    void thread_grp_fu_543_p1();
    void thread_i_phi_fu_426_p4();
    void thread_indvar_flatten_phi_fu_414_p4();
    void thread_j_mid2_fu_651_p3();
    void thread_j_phi_fu_437_p4();
    void thread_tmp_10_fu_753_p3();
    void thread_tmp_11_fu_777_p3();
    void thread_tmp_12_cast_fu_784_p1();
    void thread_tmp_13_cast_fu_712_p0();
    void thread_tmp_13_cast_fu_712_p1();
    void thread_tmp_13_fu_737_p3();
    void thread_tmp_15_cast_fu_769_p0();
    void thread_tmp_15_cast_fu_769_p1();
    void thread_tmp_16_cast_fu_793_p1();
    void thread_tmp_2_cast3_fu_765_p1();
    void thread_tmp_2_cast4_fu_789_p1();
    void thread_tmp_2_cast_fu_708_p1();
    void thread_tmp_2_fu_683_p1();
    void thread_tmp_3_fu_675_p1();
    void thread_tmp_4_fu_691_p2();
    void thread_tmp_5_fu_696_p3();
    void thread_tmp_7_fu_720_p2();
    void thread_tmp_8_fu_725_p3();
    void thread_tmp_9_fu_748_p2();
    void thread_tmp_fu_667_p3();
    void thread_tmp_mid2_v_fu_659_p1();
    void thread_tmp_mid2_v_fu_659_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
