
BeckerPioneerFW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000060  00800200  00000fe0  00001074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000fe0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000078  00800260  00800260  000010d4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000010d4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001104  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000380  00000000  00000000  00001144  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001a66  00000000  00000000  000014c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001134  00000000  00000000  00002f2a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001630  00000000  00000000  0000405e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b68  00000000  00000000  00005690  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000bc7  00000000  00000000  000061f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000154c  00000000  00000000  00006dbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002c0  00000000  00000000  0000830b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	65 c0       	rjmp	.+202    	; 0xcc <__ctors_end>
   2:	00 00       	nop
   4:	82 c0       	rjmp	.+260    	; 0x10a <__bad_interrupt>
   6:	00 00       	nop
   8:	80 c0       	rjmp	.+256    	; 0x10a <__bad_interrupt>
   a:	00 00       	nop
   c:	7e c0       	rjmp	.+252    	; 0x10a <__bad_interrupt>
   e:	00 00       	nop
  10:	7c c0       	rjmp	.+248    	; 0x10a <__bad_interrupt>
  12:	00 00       	nop
  14:	7a c0       	rjmp	.+244    	; 0x10a <__bad_interrupt>
  16:	00 00       	nop
  18:	78 c0       	rjmp	.+240    	; 0x10a <__bad_interrupt>
  1a:	00 00       	nop
  1c:	76 c0       	rjmp	.+236    	; 0x10a <__bad_interrupt>
  1e:	00 00       	nop
  20:	74 c0       	rjmp	.+232    	; 0x10a <__bad_interrupt>
  22:	00 00       	nop
  24:	72 c0       	rjmp	.+228    	; 0x10a <__bad_interrupt>
  26:	00 00       	nop
  28:	70 c0       	rjmp	.+224    	; 0x10a <__bad_interrupt>
  2a:	00 00       	nop
  2c:	6e c0       	rjmp	.+220    	; 0x10a <__bad_interrupt>
  2e:	00 00       	nop
  30:	6c c0       	rjmp	.+216    	; 0x10a <__bad_interrupt>
  32:	00 00       	nop
  34:	6a c0       	rjmp	.+212    	; 0x10a <__bad_interrupt>
  36:	00 00       	nop
  38:	68 c0       	rjmp	.+208    	; 0x10a <__bad_interrupt>
  3a:	00 00       	nop
  3c:	66 c0       	rjmp	.+204    	; 0x10a <__bad_interrupt>
  3e:	00 00       	nop
  40:	64 c0       	rjmp	.+200    	; 0x10a <__bad_interrupt>
  42:	00 00       	nop
  44:	62 c0       	rjmp	.+196    	; 0x10a <__bad_interrupt>
  46:	00 00       	nop
  48:	60 c0       	rjmp	.+192    	; 0x10a <__bad_interrupt>
  4a:	00 00       	nop
  4c:	5e c0       	rjmp	.+188    	; 0x10a <__bad_interrupt>
  4e:	00 00       	nop
  50:	5c c0       	rjmp	.+184    	; 0x10a <__bad_interrupt>
  52:	00 00       	nop
  54:	5a c0       	rjmp	.+180    	; 0x10a <__bad_interrupt>
  56:	00 00       	nop
  58:	58 c0       	rjmp	.+176    	; 0x10a <__bad_interrupt>
  5a:	00 00       	nop
  5c:	56 c0       	rjmp	.+172    	; 0x10a <__bad_interrupt>
  5e:	00 00       	nop
  60:	54 c0       	rjmp	.+168    	; 0x10a <__bad_interrupt>
  62:	00 00       	nop
  64:	ae c1       	rjmp	.+860    	; 0x3c2 <__vector_25>
  66:	00 00       	nop
  68:	50 c0       	rjmp	.+160    	; 0x10a <__bad_interrupt>
  6a:	00 00       	nop
  6c:	4e c0       	rjmp	.+156    	; 0x10a <__bad_interrupt>
  6e:	00 00       	nop
  70:	4c c0       	rjmp	.+152    	; 0x10a <__bad_interrupt>
  72:	00 00       	nop
  74:	66 c0       	rjmp	.+204    	; 0x142 <__vector_29>
  76:	00 00       	nop
  78:	48 c0       	rjmp	.+144    	; 0x10a <__bad_interrupt>
  7a:	00 00       	nop
  7c:	46 c0       	rjmp	.+140    	; 0x10a <__bad_interrupt>
  7e:	00 00       	nop
  80:	44 c0       	rjmp	.+136    	; 0x10a <__bad_interrupt>
  82:	00 00       	nop
  84:	42 c0       	rjmp	.+132    	; 0x10a <__bad_interrupt>
  86:	00 00       	nop
  88:	40 c0       	rjmp	.+128    	; 0x10a <__bad_interrupt>
  8a:	00 00       	nop
  8c:	56 c6       	rjmp	.+3244   	; 0xd3a <__vector_35>
  8e:	00 00       	nop
  90:	3c c0       	rjmp	.+120    	; 0x10a <__bad_interrupt>
  92:	00 00       	nop
  94:	3a c0       	rjmp	.+116    	; 0x10a <__bad_interrupt>
  96:	00 00       	nop
  98:	38 c0       	rjmp	.+112    	; 0x10a <__bad_interrupt>
  9a:	00 00       	nop
  9c:	36 c0       	rjmp	.+108    	; 0x10a <__bad_interrupt>
  9e:	00 00       	nop
  a0:	34 c0       	rjmp	.+104    	; 0x10a <__bad_interrupt>
  a2:	00 00       	nop
  a4:	32 c0       	rjmp	.+100    	; 0x10a <__bad_interrupt>
  a6:	00 00       	nop
  a8:	30 c0       	rjmp	.+96     	; 0x10a <__bad_interrupt>
  aa:	00 00       	nop
  ac:	2e c0       	rjmp	.+92     	; 0x10a <__bad_interrupt>
  ae:	00 00       	nop
  b0:	2c c0       	rjmp	.+88     	; 0x10a <__bad_interrupt>
  b2:	00 00       	nop
  b4:	7b c6       	rjmp	.+3318   	; 0xdac <__vector_45>
  b6:	00 00       	nop
  b8:	28 c0       	rjmp	.+80     	; 0x10a <__bad_interrupt>
  ba:	00 00       	nop
  bc:	26 c0       	rjmp	.+76     	; 0x10a <__bad_interrupt>
  be:	00 00       	nop
  c0:	24 c0       	rjmp	.+72     	; 0x10a <__bad_interrupt>
  c2:	00 00       	nop
  c4:	22 c0       	rjmp	.+68     	; 0x10a <__bad_interrupt>
  c6:	00 00       	nop
  c8:	20 c0       	rjmp	.+64     	; 0x10a <__bad_interrupt>
	...

000000cc <__ctors_end>:
  cc:	11 24       	eor	r1, r1
  ce:	1f be       	out	0x3f, r1	; 63
  d0:	cf ef       	ldi	r28, 0xFF	; 255
  d2:	d1 e2       	ldi	r29, 0x21	; 33
  d4:	de bf       	out	0x3e, r29	; 62
  d6:	cd bf       	out	0x3d, r28	; 61
  d8:	00 e0       	ldi	r16, 0x00	; 0
  da:	0c bf       	out	0x3c, r16	; 60

000000dc <__do_copy_data>:
  dc:	12 e0       	ldi	r17, 0x02	; 2
  de:	a0 e0       	ldi	r26, 0x00	; 0
  e0:	b2 e0       	ldi	r27, 0x02	; 2
  e2:	e0 ee       	ldi	r30, 0xE0	; 224
  e4:	ff e0       	ldi	r31, 0x0F	; 15
  e6:	00 e0       	ldi	r16, 0x00	; 0
  e8:	0b bf       	out	0x3b, r16	; 59
  ea:	02 c0       	rjmp	.+4      	; 0xf0 <__do_copy_data+0x14>
  ec:	07 90       	elpm	r0, Z+
  ee:	0d 92       	st	X+, r0
  f0:	a0 36       	cpi	r26, 0x60	; 96
  f2:	b1 07       	cpc	r27, r17
  f4:	d9 f7       	brne	.-10     	; 0xec <__do_copy_data+0x10>

000000f6 <__do_clear_bss>:
  f6:	22 e0       	ldi	r18, 0x02	; 2
  f8:	a0 e6       	ldi	r26, 0x60	; 96
  fa:	b2 e0       	ldi	r27, 0x02	; 2
  fc:	01 c0       	rjmp	.+2      	; 0x100 <.do_clear_bss_start>

000000fe <.do_clear_bss_loop>:
  fe:	1d 92       	st	X+, r1

00000100 <.do_clear_bss_start>:
 100:	a8 3d       	cpi	r26, 0xD8	; 216
 102:	b2 07       	cpc	r27, r18
 104:	e1 f7       	brne	.-8      	; 0xfe <.do_clear_bss_loop>
 106:	e0 d2       	rcall	.+1472   	; 0x6c8 <main>
 108:	69 c7       	rjmp	.+3794   	; 0xfdc <_exit>

0000010a <__bad_interrupt>:
 10a:	7a cf       	rjmp	.-268    	; 0x0 <__vectors>

0000010c <adc_init>:
#include "adc.h"

uint8_t adc_value = 0;

void adc_init (void)
{
 10c:	cf 93       	push	r28
 10e:	df 93       	push	r29
 110:	cd b7       	in	r28, 0x3d	; 61
 112:	de b7       	in	r29, 0x3e	; 62
	ADMUX = (1 << REFS0);	// avcc reference, adc0 input
 114:	8c e7       	ldi	r24, 0x7C	; 124
 116:	90 e0       	ldi	r25, 0x00	; 0
 118:	20 e4       	ldi	r18, 0x40	; 64
 11a:	fc 01       	movw	r30, r24
 11c:	20 83       	st	Z, r18
	ADCSRA = (1 << ADEN)|(1 << ADIE)|(1 << ADATE)|(1 << ADPS2)|(1 << ADPS1)|(1 << ADPS0); // ad enabled, 10 bit, start convertion, interrupt enabled, auto trigger, prescaler = 128 (125kHz)
 11e:	8a e7       	ldi	r24, 0x7A	; 122
 120:	90 e0       	ldi	r25, 0x00	; 0
 122:	2f ea       	ldi	r18, 0xAF	; 175
 124:	fc 01       	movw	r30, r24
 126:	20 83       	st	Z, r18
	// adcsrb is not used because of free runnging mode
	
	ADCSRA |= (1<<ADSC);	// start first convertion
 128:	8a e7       	ldi	r24, 0x7A	; 122
 12a:	90 e0       	ldi	r25, 0x00	; 0
 12c:	2a e7       	ldi	r18, 0x7A	; 122
 12e:	30 e0       	ldi	r19, 0x00	; 0
 130:	f9 01       	movw	r30, r18
 132:	20 81       	ld	r18, Z
 134:	20 64       	ori	r18, 0x40	; 64
 136:	fc 01       	movw	r30, r24
 138:	20 83       	st	Z, r18
}
 13a:	00 00       	nop
 13c:	df 91       	pop	r29
 13e:	cf 91       	pop	r28
 140:	08 95       	ret

00000142 <__vector_29>:

ISR(ADC_vect)
{
 142:	1f 92       	push	r1
 144:	0f 92       	push	r0
 146:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7c005f>
 14a:	0f 92       	push	r0
 14c:	11 24       	eor	r1, r1
 14e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7c005b>
 152:	0f 92       	push	r0
 154:	2f 93       	push	r18
 156:	3f 93       	push	r19
 158:	8f 93       	push	r24
 15a:	9f 93       	push	r25
 15c:	ef 93       	push	r30
 15e:	ff 93       	push	r31
 160:	cf 93       	push	r28
 162:	df 93       	push	r29
 164:	1f 92       	push	r1
 166:	1f 92       	push	r1
 168:	cd b7       	in	r28, 0x3d	; 61
 16a:	de b7       	in	r29, 0x3e	; 62
	uint16_t adc_raw_value = ADCL | (ADCH << 8);
 16c:	88 e7       	ldi	r24, 0x78	; 120
 16e:	90 e0       	ldi	r25, 0x00	; 0
 170:	fc 01       	movw	r30, r24
 172:	80 81       	ld	r24, Z
 174:	28 2f       	mov	r18, r24
 176:	30 e0       	ldi	r19, 0x00	; 0
 178:	89 e7       	ldi	r24, 0x79	; 121
 17a:	90 e0       	ldi	r25, 0x00	; 0
 17c:	fc 01       	movw	r30, r24
 17e:	80 81       	ld	r24, Z
 180:	88 2f       	mov	r24, r24
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	98 2f       	mov	r25, r24
 186:	88 27       	eor	r24, r24
 188:	82 2b       	or	r24, r18
 18a:	93 2b       	or	r25, r19
 18c:	9a 83       	std	Y+2, r25	; 0x02
 18e:	89 83       	std	Y+1, r24	; 0x01
	adc_value = (adc_raw_value >> 2);
 190:	89 81       	ldd	r24, Y+1	; 0x01
 192:	9a 81       	ldd	r25, Y+2	; 0x02
 194:	96 95       	lsr	r25
 196:	87 95       	ror	r24
 198:	96 95       	lsr	r25
 19a:	87 95       	ror	r24
 19c:	80 93 60 02 	sts	0x0260, r24	; 0x800260 <__data_end>
 1a0:	00 00       	nop
 1a2:	0f 90       	pop	r0
 1a4:	0f 90       	pop	r0
 1a6:	df 91       	pop	r29
 1a8:	cf 91       	pop	r28
 1aa:	ff 91       	pop	r31
 1ac:	ef 91       	pop	r30
 1ae:	9f 91       	pop	r25
 1b0:	8f 91       	pop	r24
 1b2:	3f 91       	pop	r19
 1b4:	2f 91       	pop	r18
 1b6:	0f 90       	pop	r0
 1b8:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7c005b>
 1bc:	0f 90       	pop	r0
 1be:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7c005f>
 1c2:	0f 90       	pop	r0
 1c4:	1f 90       	pop	r1
 1c6:	18 95       	reti

000001c8 <init_buffer>:

uint8_t rx_buffer[RX_MESSAGE_COUNT][MESSAGE_LENGHT];
uint8_t rx_producer_ptr, rx_consumer_ptr;

void init_buffer (void)
{
 1c8:	cf 93       	push	r28
 1ca:	df 93       	push	r29
 1cc:	cd b7       	in	r28, 0x3d	; 61
 1ce:	de b7       	in	r29, 0x3e	; 62
	rx_producer_ptr = 0;
 1d0:	10 92 6a 02 	sts	0x026A, r1	; 0x80026a <rx_producer_ptr>
	rx_consumer_ptr = 0;
 1d4:	10 92 d7 02 	sts	0x02D7, r1	; 0x8002d7 <rx_consumer_ptr>
}
 1d8:	00 00       	nop
 1da:	df 91       	pop	r29
 1dc:	cf 91       	pop	r28
 1de:	08 95       	ret

000001e0 <rx_buffer_write_entry>:

void rx_buffer_write_entry (uint8_t pos, uint8_t data)
{
 1e0:	cf 93       	push	r28
 1e2:	df 93       	push	r29
 1e4:	1f 92       	push	r1
 1e6:	1f 92       	push	r1
 1e8:	cd b7       	in	r28, 0x3d	; 61
 1ea:	de b7       	in	r29, 0x3e	; 62
 1ec:	89 83       	std	Y+1, r24	; 0x01
 1ee:	6a 83       	std	Y+2, r22	; 0x02
	rx_buffer[rx_producer_ptr][pos] = data;
 1f0:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <rx_producer_ptr>
 1f4:	48 2f       	mov	r20, r24
 1f6:	50 e0       	ldi	r21, 0x00	; 0
 1f8:	89 81       	ldd	r24, Y+1	; 0x01
 1fa:	88 2f       	mov	r24, r24
 1fc:	90 e0       	ldi	r25, 0x00	; 0
 1fe:	64 e2       	ldi	r22, 0x24	; 36
 200:	64 9f       	mul	r22, r20
 202:	90 01       	movw	r18, r0
 204:	65 9f       	mul	r22, r21
 206:	30 0d       	add	r19, r0
 208:	11 24       	eor	r1, r1
 20a:	82 0f       	add	r24, r18
 20c:	93 1f       	adc	r25, r19
 20e:	85 59       	subi	r24, 0x95	; 149
 210:	9d 4f       	sbci	r25, 0xFD	; 253
 212:	2a 81       	ldd	r18, Y+2	; 0x02
 214:	fc 01       	movw	r30, r24
 216:	20 83       	st	Z, r18
}
 218:	00 00       	nop
 21a:	0f 90       	pop	r0
 21c:	0f 90       	pop	r0
 21e:	df 91       	pop	r29
 220:	cf 91       	pop	r28
 222:	08 95       	ret

00000224 <rx_buffer_insertEntry>:

void rx_buffer_insertEntry (void)
{
 224:	cf 93       	push	r28
 226:	df 93       	push	r29
 228:	cd b7       	in	r28, 0x3d	; 61
 22a:	de b7       	in	r29, 0x3e	; 62
	rx_producer_ptr++;
 22c:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <rx_producer_ptr>
 230:	8f 5f       	subi	r24, 0xFF	; 255
 232:	80 93 6a 02 	sts	0x026A, r24	; 0x80026a <rx_producer_ptr>
	
	if (rx_producer_ptr == RX_MESSAGE_COUNT)
 236:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <rx_producer_ptr>
 23a:	83 30       	cpi	r24, 0x03	; 3
 23c:	11 f4       	brne	.+4      	; 0x242 <rx_buffer_insertEntry+0x1e>
	{
		rx_producer_ptr = 0;
 23e:	10 92 6a 02 	sts	0x026A, r1	; 0x80026a <rx_producer_ptr>
	}
}
 242:	00 00       	nop
 244:	df 91       	pop	r29
 246:	cf 91       	pop	r28
 248:	08 95       	ret

0000024a <rx_buffer_get_entry>:

uint8_t* rx_buffer_get_entry (void)
{
 24a:	cf 93       	push	r28
 24c:	df 93       	push	r29
 24e:	cd b7       	in	r28, 0x3d	; 61
 250:	de b7       	in	r29, 0x3e	; 62
	if(rx_producer_ptr == rx_consumer_ptr)
 252:	90 91 6a 02 	lds	r25, 0x026A	; 0x80026a <rx_producer_ptr>
 256:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <rx_consumer_ptr>
 25a:	98 17       	cp	r25, r24
 25c:	19 f4       	brne	.+6      	; 0x264 <rx_buffer_get_entry+0x1a>
	return NULL;
 25e:	80 e0       	ldi	r24, 0x00	; 0
 260:	90 e0       	ldi	r25, 0x00	; 0
 262:	0c c0       	rjmp	.+24     	; 0x27c <rx_buffer_get_entry+0x32>
	else
	return rx_buffer[rx_consumer_ptr];
 264:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <rx_consumer_ptr>
 268:	28 2f       	mov	r18, r24
 26a:	30 e0       	ldi	r19, 0x00	; 0
 26c:	44 e2       	ldi	r20, 0x24	; 36
 26e:	42 9f       	mul	r20, r18
 270:	c0 01       	movw	r24, r0
 272:	43 9f       	mul	r20, r19
 274:	90 0d       	add	r25, r0
 276:	11 24       	eor	r1, r1
 278:	85 59       	subi	r24, 0x95	; 149
 27a:	9d 4f       	sbci	r25, 0xFD	; 253
}
 27c:	df 91       	pop	r29
 27e:	cf 91       	pop	r28
 280:	08 95       	ret

00000282 <rx_buffer_get_depth>:

uint8_t rx_buffer_get_depth (void)
{
 282:	cf 93       	push	r28
 284:	df 93       	push	r29
 286:	cd b7       	in	r28, 0x3d	; 61
 288:	de b7       	in	r29, 0x3e	; 62
	return (rx_producer_ptr - rx_consumer_ptr);
 28a:	90 91 6a 02 	lds	r25, 0x026A	; 0x80026a <rx_producer_ptr>
 28e:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <rx_consumer_ptr>
 292:	29 2f       	mov	r18, r25
 294:	28 1b       	sub	r18, r24
 296:	82 2f       	mov	r24, r18
}
 298:	df 91       	pop	r29
 29a:	cf 91       	pop	r28
 29c:	08 95       	ret

0000029e <rx_buffer_remove_entry>:

void rx_buffer_remove_entry (void)
{
 29e:	cf 93       	push	r28
 2a0:	df 93       	push	r29
 2a2:	cd b7       	in	r28, 0x3d	; 61
 2a4:	de b7       	in	r29, 0x3e	; 62
	rx_consumer_ptr++;
 2a6:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <rx_consumer_ptr>
 2aa:	8f 5f       	subi	r24, 0xFF	; 255
 2ac:	80 93 d7 02 	sts	0x02D7, r24	; 0x8002d7 <rx_consumer_ptr>
	
	if (rx_consumer_ptr == RX_MESSAGE_COUNT)
 2b0:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <rx_consumer_ptr>
 2b4:	83 30       	cpi	r24, 0x03	; 3
 2b6:	11 f4       	brne	.+4      	; 0x2bc <rx_buffer_remove_entry+0x1e>
	{
		rx_consumer_ptr = 0;
 2b8:	10 92 d7 02 	sts	0x02D7, r1	; 0x8002d7 <rx_consumer_ptr>
	}
 2bc:	00 00       	nop
 2be:	df 91       	pop	r29
 2c0:	cf 91       	pop	r28
 2c2:	08 95       	ret

000002c4 <ibus_init>:
} eIrqStatus;

uint8_t irqStatus = standby;

void ibus_init (void)
{
 2c4:	cf 93       	push	r28
 2c6:	df 93       	push	r29
 2c8:	cd b7       	in	r28, 0x3d	; 61
 2ca:	de b7       	in	r29, 0x3e	; 62
	uart0_init();
 2cc:	c2 d5       	rcall	.+2948   	; 0xe52 <uart0_init>
	sen_sta_init();
 2ce:	08 d0       	rcall	.+16     	; 0x2e0 <sen_sta_init>
	init_buffer();
 2d0:	7b df       	rcall	.-266    	; 0x1c8 <init_buffer>
	irqStatus = standby;
 2d2:	10 92 61 02 	sts	0x0261, r1	; 0x800261 <irqStatus>
	timer0_init();
 2d6:	78 d4       	rcall	.+2288   	; 0xbc8 <timer0_init>
 2d8:	00 00       	nop
}
 2da:	df 91       	pop	r29
 2dc:	cf 91       	pop	r28
 2de:	08 95       	ret

000002e0 <sen_sta_init>:
 2e0:	cf 93       	push	r28

void sen_sta_init (void)
{
 2e2:	df 93       	push	r29
 2e4:	cd b7       	in	r28, 0x3d	; 61
 2e6:	de b7       	in	r29, 0x3e	; 62
	// pe2 ist sen/sta pin des e910.15 und ist ein Eingang
	DDRE &= ~(1 << DDE2);
 2e8:	8d e2       	ldi	r24, 0x2D	; 45
 2ea:	90 e0       	ldi	r25, 0x00	; 0
 2ec:	2d e2       	ldi	r18, 0x2D	; 45
 2ee:	30 e0       	ldi	r19, 0x00	; 0
 2f0:	f9 01       	movw	r30, r18
 2f2:	20 81       	ld	r18, Z
 2f4:	2b 7f       	andi	r18, 0xFB	; 251
 2f6:	fc 01       	movw	r30, r24
 2f8:	20 83       	st	Z, r18
	// pull up ist aktiv
	PORTE |= (1 << PE2);
 2fa:	8e e2       	ldi	r24, 0x2E	; 46
 2fc:	90 e0       	ldi	r25, 0x00	; 0
 2fe:	2e e2       	ldi	r18, 0x2E	; 46
 300:	30 e0       	ldi	r19, 0x00	; 0
 302:	f9 01       	movw	r30, r18
 304:	20 81       	ld	r18, Z
 306:	24 60       	ori	r18, 0x04	; 4
 308:	fc 01       	movw	r30, r24
 30a:	20 83       	st	Z, r18
}
 30c:	00 00       	nop
 30e:	df 91       	pop	r29
 310:	cf 91       	pop	r28
 312:	08 95       	ret

00000314 <send_ibus_message>:

void send_ibus_message (uint8_t *data)
{
 314:	cf 93       	push	r28
 316:	df 93       	push	r29
 318:	cd b7       	in	r28, 0x3d	; 61
 31a:	de b7       	in	r29, 0x3e	; 62
 31c:	27 97       	sbiw	r28, 0x07	; 7
 31e:	0f b6       	in	r0, 0x3f	; 63
 320:	f8 94       	cli
 322:	de bf       	out	0x3e, r29	; 62
 324:	0f be       	out	0x3f, r0	; 63
 326:	cd bf       	out	0x3d, r28	; 61
 328:	9f 83       	std	Y+7, r25	; 0x07
 32a:	8e 83       	std	Y+6, r24	; 0x06
	uint8_t crc = 0, len = 0, t = 0;
 32c:	19 82       	std	Y+1, r1	; 0x01
 32e:	1d 82       	std	Y+5, r1	; 0x05
 330:	1a 82       	std	Y+2, r1	; 0x02
	len = data[1];
 332:	8e 81       	ldd	r24, Y+6	; 0x06
 334:	9f 81       	ldd	r25, Y+7	; 0x07
 336:	fc 01       	movw	r30, r24
 338:	81 81       	ldd	r24, Z+1	; 0x01
 33a:	8d 83       	std	Y+5, r24	; 0x05

	while (t < IBUS_PRIO1_DELAY)
 33c:	0d c0       	rjmp	.+26     	; 0x358 <send_ibus_message+0x44>
	{
		if( PINE & (1<<PINE2) ) {	// sen/sta ist auf high, also wird gerade gesendet, ich muss die Klappe halten
 33e:	8c e2       	ldi	r24, 0x2C	; 44
 340:	90 e0       	ldi	r25, 0x00	; 0
 342:	fc 01       	movw	r30, r24
 344:	80 81       	ld	r24, Z
 346:	88 2f       	mov	r24, r24
 348:	90 e0       	ldi	r25, 0x00	; 0
 34a:	84 70       	andi	r24, 0x04	; 4
 34c:	99 27       	eor	r25, r25
 34e:	89 2b       	or	r24, r25
 350:	09 f0       	breq	.+2      	; 0x354 <send_ibus_message+0x40>
			timer0_reset();
 352:	5e d4       	rcall	.+2236   	; 0xc10 <timer0_reset>
		}
		
		t = timer0_getValue();
 354:	46 d4       	rcall	.+2188   	; 0xbe2 <timer0_getValue>
 356:	8a 83       	std	Y+2, r24	; 0x02
 358:	8a 81       	ldd	r24, Y+2	; 0x02
void send_ibus_message (uint8_t *data)
{
	uint8_t crc = 0, len = 0, t = 0;
	len = data[1];

	while (t < IBUS_PRIO1_DELAY)
 35a:	8d 31       	cpi	r24, 0x1D	; 29
 35c:	80 f3       	brcs	.-32     	; 0x33e <send_ibus_message+0x2a>
		}
		
		t = timer0_getValue();
	}
	
	uart0_tx();
 35e:	b5 d5       	rcall	.+2922   	; 0xeca <uart0_tx>
 360:	1c 82       	std	Y+4, r1	; 0x04
		
	for (int i = 0; i <= len; i++)
 362:	1b 82       	std	Y+3, r1	; 0x03
 364:	19 c0       	rjmp	.+50     	; 0x398 <send_ibus_message+0x84>
 366:	8b 81       	ldd	r24, Y+3	; 0x03
	{
		crc ^= data[i];
 368:	9c 81       	ldd	r25, Y+4	; 0x04
 36a:	2e 81       	ldd	r18, Y+6	; 0x06
 36c:	3f 81       	ldd	r19, Y+7	; 0x07
 36e:	82 0f       	add	r24, r18
 370:	93 1f       	adc	r25, r19
 372:	fc 01       	movw	r30, r24
 374:	80 81       	ld	r24, Z
 376:	99 81       	ldd	r25, Y+1	; 0x01
 378:	89 27       	eor	r24, r25
 37a:	89 83       	std	Y+1, r24	; 0x01
 37c:	8b 81       	ldd	r24, Y+3	; 0x03
		uart0_sendChar(data[i]);
 37e:	9c 81       	ldd	r25, Y+4	; 0x04
 380:	2e 81       	ldd	r18, Y+6	; 0x06
 382:	3f 81       	ldd	r19, Y+7	; 0x07
 384:	82 0f       	add	r24, r18
 386:	93 1f       	adc	r25, r19
 388:	fc 01       	movw	r30, r24
 38a:	80 81       	ld	r24, Z
 38c:	83 d5       	rcall	.+2822   	; 0xe94 <uart0_sendChar>
 38e:	8b 81       	ldd	r24, Y+3	; 0x03
		t = timer0_getValue();
	}
	
	uart0_tx();
		
	for (int i = 0; i <= len; i++)
 390:	9c 81       	ldd	r25, Y+4	; 0x04
 392:	01 96       	adiw	r24, 0x01	; 1
 394:	9c 83       	std	Y+4, r25	; 0x04
 396:	8b 83       	std	Y+3, r24	; 0x03
 398:	8d 81       	ldd	r24, Y+5	; 0x05
 39a:	28 2f       	mov	r18, r24
 39c:	30 e0       	ldi	r19, 0x00	; 0
 39e:	8b 81       	ldd	r24, Y+3	; 0x03
 3a0:	9c 81       	ldd	r25, Y+4	; 0x04
 3a2:	28 17       	cp	r18, r24
 3a4:	39 07       	cpc	r19, r25
	{
		crc ^= data[i];
		uart0_sendChar(data[i]);
	}
	uart0_sendChar(crc);
 3a6:	fc f6       	brge	.-66     	; 0x366 <send_ibus_message+0x52>
 3a8:	89 81       	ldd	r24, Y+1	; 0x01
 3aa:	74 d5       	rcall	.+2792   	; 0xe94 <uart0_sendChar>
		
	uart0_rtx();		
 3ac:	9f d5       	rcall	.+2878   	; 0xeec <uart0_rtx>
 3ae:	00 00       	nop
}
 3b0:	27 96       	adiw	r28, 0x07	; 7
 3b2:	0f b6       	in	r0, 0x3f	; 63
 3b4:	f8 94       	cli
 3b6:	de bf       	out	0x3e, r29	; 62
 3b8:	0f be       	out	0x3f, r0	; 63
 3ba:	cd bf       	out	0x3d, r28	; 61
 3bc:	df 91       	pop	r29
 3be:	cf 91       	pop	r28
 3c0:	08 95       	ret

000003c2 <__vector_25>:
 3c2:	1f 92       	push	r1

ISR(USART0_RX_vect)
{
 3c4:	0f 92       	push	r0
 3c6:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7c005f>
 3ca:	0f 92       	push	r0
 3cc:	11 24       	eor	r1, r1
 3ce:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7c005b>
 3d2:	0f 92       	push	r0
 3d4:	2f 93       	push	r18
 3d6:	3f 93       	push	r19
 3d8:	4f 93       	push	r20
 3da:	5f 93       	push	r21
 3dc:	6f 93       	push	r22
 3de:	7f 93       	push	r23
 3e0:	8f 93       	push	r24
 3e2:	9f 93       	push	r25
 3e4:	af 93       	push	r26
 3e6:	bf 93       	push	r27
 3e8:	ef 93       	push	r30
 3ea:	ff 93       	push	r31
 3ec:	cf 93       	push	r28
 3ee:	df 93       	push	r29
 3f0:	1f 92       	push	r1
 3f2:	1f 92       	push	r1
 3f4:	cd b7       	in	r28, 0x3d	; 61
 3f6:	de b7       	in	r29, 0x3e	; 62
	uint8_t byte, timer_value;
	static uint8_t rx_position, len;
		
	byte = UDR0;
 3f8:	86 ec       	ldi	r24, 0xC6	; 198
 3fa:	90 e0       	ldi	r25, 0x00	; 0
 3fc:	fc 01       	movw	r30, r24
 3fe:	80 81       	ld	r24, Z
 400:	89 83       	std	Y+1, r24	; 0x01
	timer_value = timer0_getValue();
 402:	ef d3       	rcall	.+2014   	; 0xbe2 <timer0_getValue>
 404:	8a 83       	std	Y+2, r24	; 0x02
	
	if (timer_value > IBUS_PRIO1_DELAY)
 406:	8a 81       	ldd	r24, Y+2	; 0x02
 408:	8e 31       	cpi	r24, 0x1E	; 30
 40a:	38 f0       	brcs	.+14     	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
	{
		// neue Botschaft fängt an
		rx_buffer_write_entry(0, byte);
 40c:	69 81       	ldd	r22, Y+1	; 0x01
 40e:	80 e0       	ldi	r24, 0x00	; 0
 410:	e7 de       	rcall	.-562    	; 0x1e0 <rx_buffer_write_entry>
		irqStatus = waitingForLen;
 412:	82 e0       	ldi	r24, 0x02	; 2
 414:	80 93 61 02 	sts	0x0261, r24	; 0x800261 <irqStatus>
 418:	43 c0       	rjmp	.+134    	; 0x4a0 <__LOCK_REGION_LENGTH__+0xa0>
	}
	else 
	{
		switch (irqStatus)
 41a:	80 91 61 02 	lds	r24, 0x0261	; 0x800261 <irqStatus>
 41e:	88 2f       	mov	r24, r24
 420:	90 e0       	ldi	r25, 0x00	; 0
 422:	82 30       	cpi	r24, 0x02	; 2
 424:	91 05       	cpc	r25, r1
 426:	19 f0       	breq	.+6      	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
 428:	03 97       	sbiw	r24, 0x03	; 3
 42a:	a9 f0       	breq	.+42     	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
 42c:	39 c0       	rjmp	.+114    	; 0x4a0 <__LOCK_REGION_LENGTH__+0xa0>
		{
			case waitingForLen:
				if (byte < MESSAGE_LENGHT)
 42e:	89 81       	ldd	r24, Y+1	; 0x01
 430:	84 32       	cpi	r24, 0x24	; 36
 432:	68 f4       	brcc	.+26     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
				{
					len = byte;
 434:	89 81       	ldd	r24, Y+1	; 0x01
 436:	80 93 62 02 	sts	0x0262, r24	; 0x800262 <len.1691>
					rx_buffer_write_entry(1, byte);
 43a:	69 81       	ldd	r22, Y+1	; 0x01
 43c:	81 e0       	ldi	r24, 0x01	; 1
 43e:	d0 de       	rcall	.-608    	; 0x1e0 <rx_buffer_write_entry>
					rx_position = 2;
 440:	82 e0       	ldi	r24, 0x02	; 2
 442:	80 93 63 02 	sts	0x0263, r24	; 0x800263 <rx_position.1690>
					irqStatus = rxActive;
 446:	83 e0       	ldi	r24, 0x03	; 3
 448:	80 93 61 02 	sts	0x0261, r24	; 0x800261 <irqStatus>
				}
				else
				{
					irqStatus = standby_after_overflow;
				}
			break;
 44c:	29 c0       	rjmp	.+82     	; 0x4a0 <__LOCK_REGION_LENGTH__+0xa0>
					rx_position = 2;
					irqStatus = rxActive;
				}
				else
				{
					irqStatus = standby_after_overflow;
 44e:	81 e0       	ldi	r24, 0x01	; 1
 450:	80 93 61 02 	sts	0x0261, r24	; 0x800261 <irqStatus>
				}
			break;
 454:	25 c0       	rjmp	.+74     	; 0x4a0 <__LOCK_REGION_LENGTH__+0xa0>
			
			case rxActive:
				if (rx_position < len + 2)
 456:	80 91 63 02 	lds	r24, 0x0263	; 0x800263 <rx_position.1690>
 45a:	28 2f       	mov	r18, r24
 45c:	30 e0       	ldi	r19, 0x00	; 0
 45e:	80 91 62 02 	lds	r24, 0x0262	; 0x800262 <len.1691>
 462:	88 2f       	mov	r24, r24
 464:	90 e0       	ldi	r25, 0x00	; 0
 466:	02 96       	adiw	r24, 0x02	; 2
 468:	28 17       	cp	r18, r24
 46a:	39 07       	cpc	r19, r25
 46c:	24 f4       	brge	.+8      	; 0x476 <__LOCK_REGION_LENGTH__+0x76>
				{
					rx_buffer_write_entry(rx_position, byte);
 46e:	80 91 63 02 	lds	r24, 0x0263	; 0x800263 <rx_position.1690>
 472:	69 81       	ldd	r22, Y+1	; 0x01
 474:	b5 de       	rcall	.-662    	; 0x1e0 <rx_buffer_write_entry>
				}
				
				rx_position++;
 476:	80 91 63 02 	lds	r24, 0x0263	; 0x800263 <rx_position.1690>
 47a:	8f 5f       	subi	r24, 0xFF	; 255
 47c:	80 93 63 02 	sts	0x0263, r24	; 0x800263 <rx_position.1690>
				
				if (rx_position == len + 2) 
 480:	80 91 63 02 	lds	r24, 0x0263	; 0x800263 <rx_position.1690>
 484:	28 2f       	mov	r18, r24
 486:	30 e0       	ldi	r19, 0x00	; 0
 488:	80 91 62 02 	lds	r24, 0x0262	; 0x800262 <len.1691>
 48c:	88 2f       	mov	r24, r24
 48e:	90 e0       	ldi	r25, 0x00	; 0
 490:	02 96       	adiw	r24, 0x02	; 2
 492:	28 17       	cp	r18, r24
 494:	39 07       	cpc	r19, r25
				{
					rx_buffer_insertEntry();
 496:	19 f4       	brne	.+6      	; 0x49e <__LOCK_REGION_LENGTH__+0x9e>
					irqStatus = standby;
 498:	c5 de       	rcall	.-630    	; 0x224 <rx_buffer_insertEntry>
 49a:	10 92 61 02 	sts	0x0261, r1	; 0x800261 <irqStatus>
				}
			break;
		}
	}
	timer0_reset();
 49e:	00 00       	nop
 4a0:	b7 d3       	rcall	.+1902   	; 0xc10 <timer0_reset>
 4a2:	00 00       	nop
 4a4:	0f 90       	pop	r0
 4a6:	0f 90       	pop	r0
 4a8:	df 91       	pop	r29
 4aa:	cf 91       	pop	r28
 4ac:	ff 91       	pop	r31
 4ae:	ef 91       	pop	r30
 4b0:	bf 91       	pop	r27
 4b2:	af 91       	pop	r26
 4b4:	9f 91       	pop	r25
 4b6:	8f 91       	pop	r24
 4b8:	7f 91       	pop	r23
 4ba:	6f 91       	pop	r22
 4bc:	5f 91       	pop	r21
 4be:	4f 91       	pop	r20
 4c0:	3f 91       	pop	r19
 4c2:	2f 91       	pop	r18
 4c4:	0f 90       	pop	r0
 4c6:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7c005b>
 4ca:	0f 90       	pop	r0
 4cc:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7c005f>
 4d0:	0f 90       	pop	r0
 4d2:	1f 90       	pop	r1
 4d4:	18 95       	reti

000004d6 <set_brightness>:
	msg[2] = DEV_LOC;
	msg[3] = 0x02;
	msg[4] = 0x00;
	
	send_ibus_message(msg);
}
 4d6:	cf 93       	push	r28
 4d8:	df 93       	push	r29
 4da:	00 d0       	rcall	.+0      	; 0x4dc <set_brightness+0x6>
 4dc:	1f 92       	push	r1
 4de:	1f 92       	push	r1
 4e0:	cd b7       	in	r28, 0x3d	; 61
 4e2:	de b7       	in	r29, 0x3e	; 62
 4e4:	80 ed       	ldi	r24, 0xD0	; 208
 4e6:	89 83       	std	Y+1, r24	; 0x01
 4e8:	85 e0       	ldi	r24, 0x05	; 5
 4ea:	8a 83       	std	Y+2, r24	; 0x02
 4ec:	8f eb       	ldi	r24, 0xBF	; 191
 4ee:	8b 83       	std	Y+3, r24	; 0x03
 4f0:	8c e5       	ldi	r24, 0x5C	; 92
 4f2:	8c 83       	std	Y+4, r24	; 0x04
 4f4:	80 91 60 02 	lds	r24, 0x0260	; 0x800260 <__data_end>
 4f8:	8d 83       	std	Y+5, r24	; 0x05
 4fa:	1e 82       	std	Y+6, r1	; 0x06
 4fc:	ce 01       	movw	r24, r28
 4fe:	01 96       	adiw	r24, 0x01	; 1
 500:	09 df       	rcall	.-494    	; 0x314 <send_ibus_message>
 502:	90 91 64 02 	lds	r25, 0x0264	; 0x800264 <_scheduler_initialized>
 506:	81 e0       	ldi	r24, 0x01	; 1
 508:	89 27       	eor	r24, r25
 50a:	88 23       	and	r24, r24
 50c:	21 f0       	breq	.+8      	; 0x516 <set_brightness+0x40>
 50e:	d3 d3       	rcall	.+1958   	; 0xcb6 <scheduler_init>
 510:	81 e0       	ldi	r24, 0x01	; 1
 512:	80 93 64 02 	sts	0x0264, r24	; 0x800264 <_scheduler_initialized>
 516:	00 00       	nop
 518:	0f 90       	pop	r0
 51a:	0f 90       	pop	r0
 51c:	0f 90       	pop	r0
 51e:	0f 90       	pop	r0
 520:	0f 90       	pop	r0
 522:	df 91       	pop	r29
 524:	cf 91       	pop	r28
 526:	08 95       	ret

00000528 <device_status_ready_after_reset>:

void device_status_ready_after_reset (uint8_t source)
{
 528:	cf 93       	push	r28
 52a:	df 93       	push	r29
 52c:	00 d0       	rcall	.+0      	; 0x52e <device_status_ready_after_reset+0x6>
 52e:	00 d0       	rcall	.+0      	; 0x530 <device_status_ready_after_reset+0x8>
 530:	cd b7       	in	r28, 0x3d	; 61
 532:	de b7       	in	r29, 0x3e	; 62
 534:	8e 83       	std	Y+6, r24	; 0x06
	uint8_t msg[5];
	
	msg[0] = source;
 536:	8e 81       	ldd	r24, Y+6	; 0x06
 538:	89 83       	std	Y+1, r24	; 0x01
	msg[1] = 0x04;
 53a:	84 e0       	ldi	r24, 0x04	; 4
 53c:	8a 83       	std	Y+2, r24	; 0x02
	msg[2] = DEV_LOC;
 53e:	8f ef       	ldi	r24, 0xFF	; 255
 540:	8b 83       	std	Y+3, r24	; 0x03
	msg[3] = 0x02;
 542:	82 e0       	ldi	r24, 0x02	; 2
 544:	8c 83       	std	Y+4, r24	; 0x04
	msg[4] = 0x01;
 546:	81 e0       	ldi	r24, 0x01	; 1
 548:	8d 83       	std	Y+5, r24	; 0x05
	
	send_ibus_message(msg);
 54a:	ce 01       	movw	r24, r28
 54c:	01 96       	adiw	r24, 0x01	; 1
 54e:	e2 de       	rcall	.-572    	; 0x314 <send_ibus_message>
}
 550:	00 00       	nop
 552:	26 96       	adiw	r28, 0x06	; 6
 554:	0f b6       	in	r0, 0x3f	; 63
 556:	f8 94       	cli
 558:	de bf       	out	0x3e, r29	; 62
 55a:	0f be       	out	0x3f, r0	; 63
 55c:	cd bf       	out	0x3d, r28	; 61
 55e:	df 91       	pop	r29
 560:	cf 91       	pop	r28
 562:	08 95       	ret

00000564 <ibus_processor>:
// direkt nach dem einschalten sendet MFL zwei Botschaften (jeweils 3x):
// 0x50 0x3 0xd0 0x5d 0xde: MFL  --> LKM : Light dimmer status request, wird mit einem set_brightness() beantwortet
// 0x50 0x3 0xc8 0x01 0x9a: MFL  --> TEL : Device status request, wird mit einem TEL  --> LOC : Device status ready after Reset (C8 04 FF 02 01 30)

void ibus_processor (uint8_t *msg)
{
 564:	cf 93       	push	r28
 566:	df 93       	push	r29
 568:	1f 92       	push	r1
 56a:	1f 92       	push	r1
 56c:	cd b7       	in	r28, 0x3d	; 61
 56e:	de b7       	in	r29, 0x3e	; 62
 570:	9a 83       	std	Y+2, r25	; 0x02
 572:	89 83       	std	Y+1, r24	; 0x01
	switch (msg[IBUS_SRC])
 574:	89 81       	ldd	r24, Y+1	; 0x01
 576:	9a 81       	ldd	r25, Y+2	; 0x02
 578:	fc 01       	movw	r30, r24
 57a:	80 81       	ld	r24, Z
 57c:	88 2f       	mov	r24, r24
 57e:	90 e0       	ldi	r25, 0x00	; 0
 580:	80 35       	cpi	r24, 0x50	; 80
 582:	91 05       	cpc	r25, r1
 584:	09 f0       	breq	.+2      	; 0x588 <ibus_processor+0x24>
					}
				break;
			}
		break;
	}
}
 586:	9a c0       	rjmp	.+308    	; 0x6bc <ibus_processor+0x158>
{
	switch (msg[IBUS_SRC])
	{
		// von wem kommt die Botschaft?
		case DEV_MFL:
			switch(msg[IBUS_DST])
 588:	89 81       	ldd	r24, Y+1	; 0x01
 58a:	9a 81       	ldd	r25, Y+2	; 0x02
 58c:	02 96       	adiw	r24, 0x02	; 2
 58e:	fc 01       	movw	r30, r24
 590:	80 81       	ld	r24, Z
 592:	88 2f       	mov	r24, r24
 594:	90 e0       	ldi	r25, 0x00	; 0
 596:	88 3c       	cpi	r24, 0xC8	; 200
 598:	91 05       	cpc	r25, r1
 59a:	09 f4       	brne	.+2      	; 0x59e <ibus_processor+0x3a>
 59c:	63 c0       	rjmp	.+198    	; 0x664 <ibus_processor+0x100>
 59e:	80 3d       	cpi	r24, 0xD0	; 208
 5a0:	91 05       	cpc	r25, r1
 5a2:	09 f4       	brne	.+2      	; 0x5a6 <ibus_processor+0x42>
 5a4:	51 c0       	rjmp	.+162    	; 0x648 <ibus_processor+0xe4>
 5a6:	88 36       	cpi	r24, 0x68	; 104
 5a8:	91 05       	cpc	r25, r1
 5aa:	09 f0       	breq	.+2      	; 0x5ae <ibus_processor+0x4a>
							}
						break;
					}
				break;
			}
		break;
 5ac:	86 c0       	rjmp	.+268    	; 0x6ba <ibus_processor+0x156>
		case DEV_MFL:
			switch(msg[IBUS_DST])
			{
				// an wen ist die Botschaft gerichtet?
				case DEV_RAD:
					switch(msg[IBUS_FUNC])
 5ae:	89 81       	ldd	r24, Y+1	; 0x01
 5b0:	9a 81       	ldd	r25, Y+2	; 0x02
 5b2:	03 96       	adiw	r24, 0x03	; 3
 5b4:	fc 01       	movw	r30, r24
 5b6:	80 81       	ld	r24, Z
 5b8:	88 2f       	mov	r24, r24
 5ba:	90 e0       	ldi	r25, 0x00	; 0
 5bc:	82 33       	cpi	r24, 0x32	; 50
 5be:	91 05       	cpc	r25, r1
 5c0:	19 f0       	breq	.+6      	; 0x5c8 <ibus_processor+0x64>
 5c2:	cb 97       	sbiw	r24, 0x3b	; 59
 5c4:	99 f0       	breq	.+38     	; 0x5ec <ibus_processor+0x88>
									controller_exec_search_down();
								break;
							}
						break;
					}
				break;
 5c6:	79 c0       	rjmp	.+242    	; 0x6ba <ibus_processor+0x156>
				// an wen ist die Botschaft gerichtet?
				case DEV_RAD:
					switch(msg[IBUS_FUNC])
					{
						case WHEEL_VOLUME:
							switch (msg[IBUS_DATA])
 5c8:	89 81       	ldd	r24, Y+1	; 0x01
 5ca:	9a 81       	ldd	r25, Y+2	; 0x02
 5cc:	04 96       	adiw	r24, 0x04	; 4
 5ce:	fc 01       	movw	r30, r24
 5d0:	80 81       	ld	r24, Z
 5d2:	88 2f       	mov	r24, r24
 5d4:	90 e0       	ldi	r25, 0x00	; 0
 5d6:	80 31       	cpi	r24, 0x10	; 16
 5d8:	91 05       	cpc	r25, r1
 5da:	29 f0       	breq	.+10     	; 0x5e6 <ibus_processor+0x82>
 5dc:	41 97       	sbiw	r24, 0x11	; 17
 5de:	09 f0       	breq	.+2      	; 0x5e2 <ibus_processor+0x7e>
								
								case VOLUME_DEC:
									controller_volume_decrease();
								break;
							}
						break;
 5e0:	32 c0       	rjmp	.+100    	; 0x646 <ibus_processor+0xe2>
					{
						case WHEEL_VOLUME:
							switch (msg[IBUS_DATA])
							{
								case VOLUME_INC:
									controller_volume_increase();
 5e2:	5a d2       	rcall	.+1204   	; 0xa98 <controller_volume_increase>
								break;
								
								case VOLUME_DEC:
									controller_volume_decrease();
 5e4:	02 c0       	rjmp	.+4      	; 0x5ea <ibus_processor+0x86>
 5e6:	63 d2       	rcall	.+1222   	; 0xaae <controller_volume_decrease>
								break;
 5e8:	00 00       	nop
							}
						break;
 5ea:	2d c0       	rjmp	.+90     	; 0x646 <ibus_processor+0xe2>
						
						case WHEEL_SEARCH:
							switch (msg[IBUS_DATA])
 5ec:	89 81       	ldd	r24, Y+1	; 0x01
 5ee:	9a 81       	ldd	r25, Y+2	; 0x02
 5f0:	04 96       	adiw	r24, 0x04	; 4
 5f2:	fc 01       	movw	r30, r24
 5f4:	80 81       	ld	r24, Z
 5f6:	88 2f       	mov	r24, r24
 5f8:	90 e0       	ldi	r25, 0x00	; 0
 5fa:	81 31       	cpi	r24, 0x11	; 17
 5fc:	91 05       	cpc	r25, r1
 5fe:	a9 f0       	breq	.+42     	; 0x62a <ibus_processor+0xc6>
 600:	82 31       	cpi	r24, 0x12	; 18
 602:	91 05       	cpc	r25, r1
 604:	34 f4       	brge	.+12     	; 0x612 <ibus_processor+0xae>
 606:	81 30       	cpi	r24, 0x01	; 1
 608:	91 05       	cpc	r25, r1
 60a:	61 f0       	breq	.+24     	; 0x624 <ibus_processor+0xc0>
 60c:	08 97       	sbiw	r24, 0x08	; 8
 60e:	91 f0       	breq	.+36     	; 0x634 <ibus_processor+0xd0>
								
								case SEARCH_DOWN_RELEASE:
									controller_exec_search_down();
								break;
							}
						break;
 610:	19 c0       	rjmp	.+50     	; 0x644 <ibus_processor+0xe0>
								break;
							}
						break;
						
						case WHEEL_SEARCH:
							switch (msg[IBUS_DATA])
 612:	81 32       	cpi	r24, 0x21	; 33
 614:	91 05       	cpc	r25, r1
 616:	61 f0       	breq	.+24     	; 0x630 <ibus_processor+0xcc>
 618:	88 32       	cpi	r24, 0x28	; 40
 61a:	91 05       	cpc	r25, r1
 61c:	89 f0       	breq	.+34     	; 0x640 <ibus_processor+0xdc>
 61e:	48 97       	sbiw	r24, 0x18	; 24
 620:	61 f0       	breq	.+24     	; 0x63a <ibus_processor+0xd6>
							{
								case SEARCH_UP:
									controller_set_search(false);
 622:	10 c0       	rjmp	.+32     	; 0x644 <ibus_processor+0xe0>
 624:	80 e0       	ldi	r24, 0x00	; 0
								break;
 626:	4e d2       	rcall	.+1180   	; 0xac4 <controller_set_search>
								
								case SEARCH_UP_LONG:
									controller_set_search(true);
 628:	0d c0       	rjmp	.+26     	; 0x644 <ibus_processor+0xe0>
 62a:	81 e0       	ldi	r24, 0x01	; 1
								break;
								
								case SEARCH_UP_RELEASE:
									controller_exec_search_up();
 62c:	4b d2       	rcall	.+1174   	; 0xac4 <controller_set_search>
 62e:	0a c0       	rjmp	.+20     	; 0x644 <ibus_processor+0xe0>
								break;
								
								case SEARCH_DOWN:
									controller_set_search(false);
 630:	57 d2       	rcall	.+1198   	; 0xae0 <controller_exec_search_up>
 632:	08 c0       	rjmp	.+16     	; 0x644 <ibus_processor+0xe0>
								break;
 634:	80 e0       	ldi	r24, 0x00	; 0
								
								case SEARCH_DOWN_LONG:
									controller_set_search(false);
 636:	46 d2       	rcall	.+1164   	; 0xac4 <controller_set_search>
 638:	05 c0       	rjmp	.+10     	; 0x644 <ibus_processor+0xe0>
 63a:	80 e0       	ldi	r24, 0x00	; 0
								break;
 63c:	43 d2       	rcall	.+1158   	; 0xac4 <controller_set_search>
								
								case SEARCH_DOWN_RELEASE:
									controller_exec_search_down();
 63e:	02 c0       	rjmp	.+4      	; 0x644 <ibus_processor+0xe0>
 640:	61 d2       	rcall	.+1218   	; 0xb04 <controller_exec_search_down>
								break;
 642:	00 00       	nop
							}
						break;
 644:	00 00       	nop
					}
				break;
 646:	39 c0       	rjmp	.+114    	; 0x6ba <ibus_processor+0x156>
				
				case DEV_LKM:
					switch(msg[IBUS_FUNC])
 648:	89 81       	ldd	r24, Y+1	; 0x01
 64a:	9a 81       	ldd	r25, Y+2	; 0x02
 64c:	03 96       	adiw	r24, 0x03	; 3
 64e:	fc 01       	movw	r30, r24
 650:	80 81       	ld	r24, Z
 652:	88 2f       	mov	r24, r24
 654:	90 e0       	ldi	r25, 0x00	; 0
 656:	8d 35       	cpi	r24, 0x5D	; 93
 658:	91 05       	cpc	r25, r1
					{
						case LIGHT_DIMMER_STATUS:							
							set_brightness();						
						break;
					}
				break;
 65a:	09 f0       	breq	.+2      	; 0x65e <ibus_processor+0xfa>
				
				case DEV_LKM:
					switch(msg[IBUS_FUNC])
					{
						case LIGHT_DIMMER_STATUS:							
							set_brightness();						
 65c:	2e c0       	rjmp	.+92     	; 0x6ba <ibus_processor+0x156>
 65e:	3b df       	rcall	.-394    	; 0x4d6 <set_brightness>
						break;
 660:	00 00       	nop
					}
				break;
 662:	2b c0       	rjmp	.+86     	; 0x6ba <ibus_processor+0x156>
				
				case DEV_TEL:
					switch(msg[IBUS_FUNC])
 664:	89 81       	ldd	r24, Y+1	; 0x01
 666:	9a 81       	ldd	r25, Y+2	; 0x02
 668:	03 96       	adiw	r24, 0x03	; 3
 66a:	fc 01       	movw	r30, r24
 66c:	80 81       	ld	r24, Z
 66e:	88 2f       	mov	r24, r24
 670:	90 e0       	ldi	r25, 0x00	; 0
 672:	81 30       	cpi	r24, 0x01	; 1
 674:	91 05       	cpc	r25, r1
 676:	19 f0       	breq	.+6      	; 0x67e <ibus_processor+0x11a>
 678:	cb 97       	sbiw	r24, 0x3b	; 59
									controller_exec_micro();
								break;
							}
						break;
					}
				break;
 67a:	21 f0       	breq	.+8      	; 0x684 <ibus_processor+0x120>
				
				case DEV_TEL:
					switch(msg[IBUS_FUNC])
					{
						case DEVICE_STATUS_REQ:
							device_status_ready_after_reset(DEV_TEL);						
 67c:	1d c0       	rjmp	.+58     	; 0x6b8 <ibus_processor+0x154>
 67e:	88 ec       	ldi	r24, 0xC8	; 200
 680:	53 df       	rcall	.-346    	; 0x528 <device_status_ready_after_reset>
						break;
 682:	1a c0       	rjmp	.+52     	; 0x6b8 <ibus_processor+0x154>
						
						case WHEEL_MICRO:
							switch (msg[IBUS_DATA])
 684:	89 81       	ldd	r24, Y+1	; 0x01
 686:	9a 81       	ldd	r25, Y+2	; 0x02
 688:	04 96       	adiw	r24, 0x04	; 4
 68a:	fc 01       	movw	r30, r24
 68c:	80 81       	ld	r24, Z
 68e:	88 2f       	mov	r24, r24
 690:	90 e0       	ldi	r25, 0x00	; 0
 692:	80 39       	cpi	r24, 0x90	; 144
 694:	91 05       	cpc	r25, r1
 696:	51 f0       	breq	.+20     	; 0x6ac <ibus_processor+0x148>
 698:	80 3a       	cpi	r24, 0xA0	; 160
 69a:	91 05       	cpc	r25, r1
 69c:	51 f0       	breq	.+20     	; 0x6b2 <ibus_processor+0x14e>
							
								case MICRO_RELEASE:
									controller_exec_micro();
								break;
							}
						break;
 69e:	80 38       	cpi	r24, 0x80	; 128
						
						case WHEEL_MICRO:
							switch (msg[IBUS_DATA])
							{
								case MICRO:
									controller_set_micro(false);
 6a0:	91 05       	cpc	r25, r1
 6a2:	09 f0       	breq	.+2      	; 0x6a6 <ibus_processor+0x142>
 6a4:	08 c0       	rjmp	.+16     	; 0x6b6 <ibus_processor+0x152>
								break;
 6a6:	80 e0       	ldi	r24, 0x00	; 0
							
								case MICRO_LONG:
									controller_set_micro(true);
 6a8:	3f d2       	rcall	.+1150   	; 0xb28 <controller_set_micro>
 6aa:	05 c0       	rjmp	.+10     	; 0x6b6 <ibus_processor+0x152>
 6ac:	81 e0       	ldi	r24, 0x01	; 1
								break;
 6ae:	3c d2       	rcall	.+1144   	; 0xb28 <controller_set_micro>
							
								case MICRO_RELEASE:
									controller_exec_micro();
 6b0:	02 c0       	rjmp	.+4      	; 0x6b6 <ibus_processor+0x152>
 6b2:	48 d2       	rcall	.+1168   	; 0xb44 <controller_exec_micro>
	...
					}
				break;
			}
		break;
	}
}
 6bc:	00 00       	nop
 6be:	0f 90       	pop	r0
 6c0:	0f 90       	pop	r0
 6c2:	df 91       	pop	r29
 6c4:	cf 91       	pop	r28
 6c6:	08 95       	ret

000006c8 <main>:
#include "adc/adc.h"
#include "ibus_processor/ibus_processor.h"
#include "radio_control/radio_controller.h"

int main(void)
{
 6c8:	cf 93       	push	r28
 6ca:	df 93       	push	r29
 6cc:	00 d0       	rcall	.+0      	; 0x6ce <main+0x6>
 6ce:	cd b7       	in	r28, 0x3d	; 61
 6d0:	de b7       	in	r29, 0x3e	; 62
	uint8_t* msg;
	uint8_t depth = 0;
 6d2:	19 82       	std	Y+1, r1	; 0x01
	
	sei();
 6d4:	78 94       	sei
	adc_init();
 6d6:	1a dd       	rcall	.-1484   	; 0x10c <adc_init>
	ibus_init();
 6d8:	f5 dd       	rcall	.-1046   	; 0x2c4 <ibus_init>
	controller_init();
 6da:	d4 d1       	rcall	.+936    	; 0xa84 <controller_init>
 6dc:	d2 dd       	rcall	.-1116   	; 0x282 <rx_buffer_get_depth>

    while (1)
    {
		depth = rx_buffer_get_depth();
 6de:	89 83       	std	Y+1, r24	; 0x01
 6e0:	89 81       	ldd	r24, Y+1	; 0x01
		
		if (depth > 0)
 6e2:	88 23       	and	r24, r24
 6e4:	d9 f3       	breq	.-10     	; 0x6dc <main+0x14>
 6e6:	b1 dd       	rcall	.-1182   	; 0x24a <rx_buffer_get_entry>
		{
			msg = rx_buffer_get_entry();			
 6e8:	9b 83       	std	Y+3, r25	; 0x03
 6ea:	8a 83       	std	Y+2, r24	; 0x02
			ibus_processor(msg);
 6ec:	8a 81       	ldd	r24, Y+2	; 0x02
 6ee:	9b 81       	ldd	r25, Y+3	; 0x03
 6f0:	39 df       	rcall	.-398    	; 0x564 <ibus_processor>
 6f2:	d5 dd       	rcall	.-1110   	; 0x29e <rx_buffer_remove_entry>
			rx_buffer_remove_entry();
 6f4:	f3 cf       	rjmp	.-26     	; 0x6dc <main+0x14>

000006f6 <mcp42xxx_init>:
 6f6:	cf 93       	push	r28
		}
    }
 6f8:	df 93       	push	r29
 */ 

#include "mcp42xxx.h"

void mcp42xxx_init(void)
{
 6fa:	cd b7       	in	r28, 0x3d	; 61
 6fc:	de b7       	in	r29, 0x3e	; 62
	// configure as outputs
	MCP_HW_INT |= (1 << MCP_SHDN)|(1 << MCP_RST);
 6fe:	84 e2       	ldi	r24, 0x24	; 36
 700:	90 e0       	ldi	r25, 0x00	; 0
 702:	24 e2       	ldi	r18, 0x24	; 36
 704:	30 e0       	ldi	r19, 0x00	; 0
 706:	f9 01       	movw	r30, r18
 708:	20 81       	ld	r18, Z
 70a:	20 66       	ori	r18, 0x60	; 96
 70c:	fc 01       	movw	r30, r24
 70e:	20 83       	st	Z, r18
	
	// put mcp42xxx into shutdown, terminal A is disconnected and wiper connected to terminal B
	MCP_HW_SHDN();
 710:	85 e2       	ldi	r24, 0x25	; 37
 712:	90 e0       	ldi	r25, 0x00	; 0
 714:	25 e2       	ldi	r18, 0x25	; 37
 716:	30 e0       	ldi	r19, 0x00	; 0
 718:	f9 01       	movw	r30, r18
 71a:	20 81       	ld	r18, Z
 71c:	2f 7d       	andi	r18, 0xDF	; 223
 71e:	fc 01       	movw	r30, r24
 720:	20 83       	st	Z, r18
	
	// reset mcp42xxx to bring the wipers to mid-scale and let them in shutdown mode until !SHDN goes high 
	MCP_HW_RESET();
 722:	85 e2       	ldi	r24, 0x25	; 37
 724:	90 e0       	ldi	r25, 0x00	; 0
 726:	25 e2       	ldi	r18, 0x25	; 37
 728:	30 e0       	ldi	r19, 0x00	; 0
 72a:	f9 01       	movw	r30, r18
 72c:	20 81       	ld	r18, Z
 72e:	2f 7b       	andi	r18, 0xBF	; 191
 730:	fc 01       	movw	r30, r24
 732:	20 83       	st	Z, r18
	// wait at least 150ns and goes up
	MCP_HW_RESET_END();
 734:	85 e2       	ldi	r24, 0x25	; 37
 736:	90 e0       	ldi	r25, 0x00	; 0
 738:	25 e2       	ldi	r18, 0x25	; 37
 73a:	30 e0       	ldi	r19, 0x00	; 0
 73c:	f9 01       	movw	r30, r18
 73e:	20 81       	ld	r18, Z
 740:	20 64       	ori	r18, 0x40	; 64
 742:	fc 01       	movw	r30, r24
 744:	20 83       	st	Z, r18
}
 746:	00 00       	nop
 748:	df 91       	pop	r29
 74a:	cf 91       	pop	r28
 74c:	08 95       	ret

0000074e <mcp42xxx_write>:

void mcp42xxx_write (uint8_t channel, uint8_t value)
{
 74e:	cf 93       	push	r28
 750:	df 93       	push	r29
 752:	1f 92       	push	r1
 754:	1f 92       	push	r1
 756:	cd b7       	in	r28, 0x3d	; 61
 758:	de b7       	in	r29, 0x3e	; 62
 75a:	89 83       	std	Y+1, r24	; 0x01
 75c:	6a 83       	std	Y+2, r22	; 0x02
	DESELECT_CS();
 75e:	85 e2       	ldi	r24, 0x25	; 37
 760:	90 e0       	ldi	r25, 0x00	; 0
 762:	25 e2       	ldi	r18, 0x25	; 37
 764:	30 e0       	ldi	r19, 0x00	; 0
 766:	f9 01       	movw	r30, r18
 768:	20 81       	ld	r18, Z
 76a:	2e 7f       	andi	r18, 0xFE	; 254
 76c:	fc 01       	movw	r30, r24
 76e:	20 83       	st	Z, r18
	spi_write(OP_WRITE + channel);
 770:	89 81       	ldd	r24, Y+1	; 0x01
 772:	80 5f       	subi	r24, 0xF0	; 240
 774:	12 d2       	rcall	.+1060   	; 0xb9a <spi_write>
	spi_write(value);
 776:	8a 81       	ldd	r24, Y+2	; 0x02
 778:	10 d2       	rcall	.+1056   	; 0xb9a <spi_write>
	SELECT_CS();
 77a:	85 e2       	ldi	r24, 0x25	; 37
 77c:	90 e0       	ldi	r25, 0x00	; 0
 77e:	25 e2       	ldi	r18, 0x25	; 37
 780:	30 e0       	ldi	r19, 0x00	; 0
 782:	f9 01       	movw	r30, r18
 784:	20 81       	ld	r18, Z
 786:	21 60       	ori	r18, 0x01	; 1
 788:	fc 01       	movw	r30, r24
 78a:	20 83       	st	Z, r18
}
 78c:	00 00       	nop
 78e:	0f 90       	pop	r0
 790:	0f 90       	pop	r0
 792:	df 91       	pop	r29
 794:	cf 91       	pop	r28
 796:	08 95       	ret

00000798 <mcp42xxx_release>:

void mcp42xxx_release (void)
{
 798:	cf 93       	push	r28
 79a:	df 93       	push	r29
 79c:	cd b7       	in	r28, 0x3d	; 61
 79e:	de b7       	in	r29, 0x3e	; 62
	MCP_HW_SHDN();
 7a0:	85 e2       	ldi	r24, 0x25	; 37
 7a2:	90 e0       	ldi	r25, 0x00	; 0
 7a4:	25 e2       	ldi	r18, 0x25	; 37
 7a6:	30 e0       	ldi	r19, 0x00	; 0
 7a8:	f9 01       	movw	r30, r18
 7aa:	20 81       	ld	r18, Z
 7ac:	2f 7d       	andi	r18, 0xDF	; 223
 7ae:	fc 01       	movw	r30, r24
 7b0:	20 83       	st	Z, r18
 7b2:	00 00       	nop
 7b4:	df 91       	pop	r29
 7b6:	cf 91       	pop	r28
 7b8:	08 95       	ret

000007ba <becker_next>:

extern bool _is_in_init;
extern bool _to_be_released;

void becker_next(void)
{
 7ba:	cf 93       	push	r28
 7bc:	df 93       	push	r29
 7be:	cd b7       	in	r28, 0x3d	; 61
 7c0:	de b7       	in	r29, 0x3e	; 62
 7c2:	2c 97       	sbiw	r28, 0x0c	; 12
 7c4:	0f b6       	in	r0, 0x3f	; 63
 7c6:	f8 94       	cli
 7c8:	de bf       	out	0x3e, r29	; 62
 7ca:	0f be       	out	0x3f, r0	; 63
 7cc:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 9 9 0 1 6 3 CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x39, 0x39, 0x30, 0x31, 0x36, 0x33, CR};
 7ce:	2c e0       	ldi	r18, 0x0C	; 12
 7d0:	e8 e1       	ldi	r30, 0x18	; 24
 7d2:	f2 e0       	ldi	r31, 0x02	; 2
 7d4:	ce 01       	movw	r24, r28
 7d6:	01 96       	adiw	r24, 0x01	; 1
 7d8:	dc 01       	movw	r26, r24
 7da:	01 90       	ld	r0, Z+
 7dc:	0d 92       	st	X+, r0
 7de:	2a 95       	dec	r18
 7e0:	e1 f7       	brne	.-8      	; 0x7da <becker_next+0x20>
	uart1_sendCommand(msg);
 7e2:	ce 01       	movw	r24, r28
 7e4:	01 96       	adiw	r24, 0x01	; 1
 7e6:	cd d3       	rcall	.+1946   	; 0xf82 <uart1_sendCommand>
}
 7e8:	00 00       	nop
 7ea:	2c 96       	adiw	r28, 0x0c	; 12
 7ec:	0f b6       	in	r0, 0x3f	; 63
 7ee:	f8 94       	cli
 7f0:	de bf       	out	0x3e, r29	; 62
 7f2:	0f be       	out	0x3f, r0	; 63
 7f4:	cd bf       	out	0x3d, r28	; 61
 7f6:	df 91       	pop	r29
 7f8:	cf 91       	pop	r28
 7fa:	08 95       	ret

000007fc <becker_next_long>:

void becker_next_long(void)
{
 7fc:	cf 93       	push	r28
 7fe:	df 93       	push	r29
 800:	cd b7       	in	r28, 0x3d	; 61
 802:	de b7       	in	r29, 0x3e	; 62
 804:	2c 97       	sbiw	r28, 0x0c	; 12
 806:	0f b6       	in	r0, 0x3f	; 63
 808:	f8 94       	cli
 80a:	de bf       	out	0x3e, r29	; 62
 80c:	0f be       	out	0x3f, r0	; 63
 80e:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 4 0 E E CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x34, 0x30, 0x45, 0x45, CR};
 810:	2c e0       	ldi	r18, 0x0C	; 12
 812:	e4 e2       	ldi	r30, 0x24	; 36
 814:	f2 e0       	ldi	r31, 0x02	; 2
 816:	ce 01       	movw	r24, r28
 818:	01 96       	adiw	r24, 0x01	; 1
 81a:	dc 01       	movw	r26, r24
 81c:	01 90       	ld	r0, Z+
 81e:	0d 92       	st	X+, r0
 820:	2a 95       	dec	r18
 822:	e1 f7       	brne	.-8      	; 0x81c <becker_next_long+0x20>
	uart1_sendCommand(msg);
 824:	ce 01       	movw	r24, r28
 826:	01 96       	adiw	r24, 0x01	; 1
 828:	ac d3       	rcall	.+1880   	; 0xf82 <uart1_sendCommand>
}
 82a:	00 00       	nop
 82c:	2c 96       	adiw	r28, 0x0c	; 12
 82e:	0f b6       	in	r0, 0x3f	; 63
 830:	f8 94       	cli
 832:	de bf       	out	0x3e, r29	; 62
 834:	0f be       	out	0x3f, r0	; 63
 836:	cd bf       	out	0x3d, r28	; 61
 838:	df 91       	pop	r29
 83a:	cf 91       	pop	r28
 83c:	08 95       	ret

0000083e <becker_back>:

void becker_back(void)
{
 83e:	cf 93       	push	r28
 840:	df 93       	push	r29
 842:	cd b7       	in	r28, 0x3d	; 61
 844:	de b7       	in	r29, 0x3e	; 62
 846:	2c 97       	sbiw	r28, 0x0c	; 12
 848:	0f b6       	in	r0, 0x3f	; 63
 84a:	f8 94       	cli
 84c:	de bf       	out	0x3e, r29	; 62
 84e:	0f be       	out	0x3f, r0	; 63
 850:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 A A 0 1 5 0 CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x41, 0x41, 0x30, 0x31, 0x35, 0x30, CR};
 852:	2c e0       	ldi	r18, 0x0C	; 12
 854:	e0 e3       	ldi	r30, 0x30	; 48
 856:	f2 e0       	ldi	r31, 0x02	; 2
 858:	ce 01       	movw	r24, r28
 85a:	01 96       	adiw	r24, 0x01	; 1
 85c:	dc 01       	movw	r26, r24
 85e:	01 90       	ld	r0, Z+
 860:	0d 92       	st	X+, r0
 862:	2a 95       	dec	r18
 864:	e1 f7       	brne	.-8      	; 0x85e <becker_back+0x20>
	uart1_sendCommand(msg);
 866:	ce 01       	movw	r24, r28
 868:	01 96       	adiw	r24, 0x01	; 1
 86a:	8b d3       	rcall	.+1814   	; 0xf82 <uart1_sendCommand>
}
 86c:	00 00       	nop
 86e:	2c 96       	adiw	r28, 0x0c	; 12
 870:	0f b6       	in	r0, 0x3f	; 63
 872:	f8 94       	cli
 874:	de bf       	out	0x3e, r29	; 62
 876:	0f be       	out	0x3f, r0	; 63
 878:	cd bf       	out	0x3d, r28	; 61
 87a:	df 91       	pop	r29
 87c:	cf 91       	pop	r28
 87e:	08 95       	ret

00000880 <becker_back_long>:

void becker_back_long(void)
{
 880:	cf 93       	push	r28
 882:	df 93       	push	r29
 884:	cd b7       	in	r28, 0x3d	; 61
 886:	de b7       	in	r29, 0x3e	; 62
 888:	2c 97       	sbiw	r28, 0x0c	; 12
 88a:	0f b6       	in	r0, 0x3f	; 63
 88c:	f8 94       	cli
 88e:	de bf       	out	0x3e, r29	; 62
 890:	0f be       	out	0x3f, r0	; 63
 892:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 0 4 A A CR	
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x34, 0x41, 0x41, CR};
 894:	2c e0       	ldi	r18, 0x0C	; 12
 896:	ec e3       	ldi	r30, 0x3C	; 60
 898:	f2 e0       	ldi	r31, 0x02	; 2
 89a:	ce 01       	movw	r24, r28
 89c:	01 96       	adiw	r24, 0x01	; 1
 89e:	dc 01       	movw	r26, r24
 8a0:	01 90       	ld	r0, Z+
 8a2:	0d 92       	st	X+, r0
 8a4:	2a 95       	dec	r18
 8a6:	e1 f7       	brne	.-8      	; 0x8a0 <becker_back_long+0x20>
	uart1_sendCommand(msg);
 8a8:	ce 01       	movw	r24, r28
 8aa:	01 96       	adiw	r24, 0x01	; 1
 8ac:	6a d3       	rcall	.+1748   	; 0xf82 <uart1_sendCommand>
}
 8ae:	00 00       	nop
 8b0:	2c 96       	adiw	r28, 0x0c	; 12
 8b2:	0f b6       	in	r0, 0x3f	; 63
 8b4:	f8 94       	cli
 8b6:	de bf       	out	0x3e, r29	; 62
 8b8:	0f be       	out	0x3f, r0	; 63
 8ba:	cd bf       	out	0x3d, r28	; 61
 8bc:	df 91       	pop	r29
 8be:	cf 91       	pop	r28
 8c0:	08 95       	ret

000008c2 <becker_volume_increase>:

void becker_volume_increase(void)
{
 8c2:	cf 93       	push	r28
 8c4:	df 93       	push	r29
 8c6:	cd b7       	in	r28, 0x3d	; 61
 8c8:	de b7       	in	r29, 0x3e	; 62
 8ca:	2c 97       	sbiw	r28, 0x0c	; 12
 8cc:	0f b6       	in	r0, 0x3f	; 63
 8ce:	f8 94       	cli
 8d0:	de bf       	out	0x3e, r29	; 62
 8d2:	0f be       	out	0x3f, r0	; 63
 8d4:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 0 2 A C CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x32, 0x41, 0x43, CR};
 8d6:	2c e0       	ldi	r18, 0x0C	; 12
 8d8:	e8 e4       	ldi	r30, 0x48	; 72
 8da:	f2 e0       	ldi	r31, 0x02	; 2
 8dc:	ce 01       	movw	r24, r28
 8de:	01 96       	adiw	r24, 0x01	; 1
 8e0:	dc 01       	movw	r26, r24
 8e2:	01 90       	ld	r0, Z+
 8e4:	0d 92       	st	X+, r0
 8e6:	2a 95       	dec	r18
 8e8:	e1 f7       	brne	.-8      	; 0x8e2 <becker_volume_increase+0x20>
	uart1_sendCommand(msg);
 8ea:	ce 01       	movw	r24, r28
 8ec:	01 96       	adiw	r24, 0x01	; 1
 8ee:	49 d3       	rcall	.+1682   	; 0xf82 <uart1_sendCommand>
}
 8f0:	00 00       	nop
 8f2:	2c 96       	adiw	r28, 0x0c	; 12
 8f4:	0f b6       	in	r0, 0x3f	; 63
 8f6:	f8 94       	cli
 8f8:	de bf       	out	0x3e, r29	; 62
 8fa:	0f be       	out	0x3f, r0	; 63
 8fc:	cd bf       	out	0x3d, r28	; 61
 8fe:	df 91       	pop	r29
 900:	cf 91       	pop	r28
 902:	08 95       	ret

00000904 <becker_volume_decrease>:

void becker_volume_decrease(void)
{
 904:	cf 93       	push	r28
 906:	df 93       	push	r29
 908:	cd b7       	in	r28, 0x3d	; 61
 90a:	de b7       	in	r29, 0x3e	; 62
 90c:	2c 97       	sbiw	r28, 0x0c	; 12
 90e:	0f b6       	in	r0, 0x3f	; 63
 910:	f8 94       	cli
 912:	de bf       	out	0x3e, r29	; 62
 914:	0f be       	out	0x3f, r0	; 63
 916:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 0 1 A F CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x31, 0x41, 0x46, CR};
 918:	2c e0       	ldi	r18, 0x0C	; 12
 91a:	e4 e5       	ldi	r30, 0x54	; 84
 91c:	f2 e0       	ldi	r31, 0x02	; 2
 91e:	ce 01       	movw	r24, r28
 920:	01 96       	adiw	r24, 0x01	; 1
 922:	dc 01       	movw	r26, r24
 924:	01 90       	ld	r0, Z+
 926:	0d 92       	st	X+, r0
 928:	2a 95       	dec	r18
 92a:	e1 f7       	brne	.-8      	; 0x924 <becker_volume_decrease+0x20>
	uart1_sendCommand(msg);
 92c:	ce 01       	movw	r24, r28
 92e:	01 96       	adiw	r24, 0x01	; 1
 930:	28 d3       	rcall	.+1616   	; 0xf82 <uart1_sendCommand>
}
 932:	00 00       	nop
 934:	2c 96       	adiw	r28, 0x0c	; 12
 936:	0f b6       	in	r0, 0x3f	; 63
 938:	f8 94       	cli
 93a:	de bf       	out	0x3e, r29	; 62
 93c:	0f be       	out	0x3f, r0	; 63
 93e:	cd bf       	out	0x3d, r28	; 61
 940:	df 91       	pop	r29
 942:	cf 91       	pop	r28
 944:	08 95       	ret

00000946 <becker_init>:

void becker_init(void)
{
 946:	cf 93       	push	r28
 948:	df 93       	push	r29
 94a:	cd b7       	in	r28, 0x3d	; 61
 94c:	de b7       	in	r29, 0x3e	; 62
	uart1_init();
 94e:	db d2       	rcall	.+1462   	; 0xf06 <uart1_init>
	_is_in_init = true;
 950:	81 e0       	ldi	r24, 0x01	; 1
 952:	80 93 65 02 	sts	0x0265, r24	; 0x800265 <_is_in_init>
	becker_init_timer();
 956:	6d d1       	rcall	.+730    	; 0xc32 <becker_init_timer>
}
 958:	00 00       	nop
 95a:	df 91       	pop	r29
 95c:	cf 91       	pop	r28
 95e:	08 95       	ret

00000960 <becker_send_init>:

void becker_send_init (void)
{
 960:	cf 93       	push	r28
 962:	df 93       	push	r29
 964:	cd b7       	in	r28, 0x3d	; 61
 966:	de b7       	in	r29, 0x3e	; 62
	uart1_sendCommand(INIT);
 968:	80 e0       	ldi	r24, 0x00	; 0
 96a:	92 e0       	ldi	r25, 0x02	; 2
 96c:	0a d3       	rcall	.+1556   	; 0xf82 <uart1_sendCommand>
}
 96e:	00 00       	nop
 970:	df 91       	pop	r29
 972:	cf 91       	pop	r28
 974:	08 95       	ret

00000976 <becker_send_release>:

void becker_send_release (void)
{
 976:	cf 93       	push	r28
 978:	df 93       	push	r29
 97a:	cd b7       	in	r28, 0x3d	; 61
 97c:	de b7       	in	r29, 0x3e	; 62
	uart1_sendCommand(RELEASE);
 97e:	8c e0       	ldi	r24, 0x0C	; 12
 980:	92 e0       	ldi	r25, 0x02	; 2
 982:	ff d2       	rcall	.+1534   	; 0xf82 <uart1_sendCommand>
}
 984:	00 00       	nop
 986:	df 91       	pop	r29
 988:	cf 91       	pop	r28
 98a:	08 95       	ret

0000098c <pioneer_init>:
}

void pioneer_release(void)
{
	release_timer();
}
 98c:	cf 93       	push	r28
 98e:	df 93       	push	r29
 990:	cd b7       	in	r28, 0x3d	; 61
 992:	de b7       	in	r29, 0x3e	; 62
 994:	84 e2       	ldi	r24, 0x24	; 36
 996:	90 e0       	ldi	r25, 0x00	; 0
 998:	24 e2       	ldi	r18, 0x24	; 36
 99a:	30 e0       	ldi	r19, 0x00	; 0
 99c:	f9 01       	movw	r30, r18
 99e:	20 81       	ld	r18, Z
 9a0:	2f 7e       	andi	r18, 0xEF	; 239
 9a2:	fc 01       	movw	r30, r24
 9a4:	20 83       	st	Z, r18
 9a6:	d6 d0       	rcall	.+428    	; 0xb54 <spi_init>
 9a8:	a6 de       	rcall	.-692    	; 0x6f6 <mcp42xxx_init>
 9aa:	00 00       	nop
 9ac:	df 91       	pop	r29
 9ae:	cf 91       	pop	r28
 9b0:	08 95       	ret

000009b2 <pioneer_next>:
 9b2:	cf 93       	push	r28
 9b4:	df 93       	push	r29
 9b6:	cd b7       	in	r28, 0x3d	; 61
 9b8:	de b7       	in	r29, 0x3e	; 62
 9ba:	60 ef       	ldi	r22, 0xF0	; 240
 9bc:	81 e0       	ldi	r24, 0x01	; 1
 9be:	c7 de       	rcall	.-626    	; 0x74e <mcp42xxx_write>
 9c0:	66 ee       	ldi	r22, 0xE6	; 230
 9c2:	82 e0       	ldi	r24, 0x02	; 2
 9c4:	c4 de       	rcall	.-632    	; 0x74e <mcp42xxx_write>
 9c6:	00 00       	nop
 9c8:	df 91       	pop	r29
 9ca:	cf 91       	pop	r28
 9cc:	08 95       	ret

000009ce <pioneer_next_long>:
 9ce:	cf 93       	push	r28
 9d0:	df 93       	push	r29
 9d2:	cd b7       	in	r28, 0x3d	; 61
 9d4:	de b7       	in	r29, 0x3e	; 62
 9d6:	60 ef       	ldi	r22, 0xF0	; 240
 9d8:	81 e0       	ldi	r24, 0x01	; 1
 9da:	b9 de       	rcall	.-654    	; 0x74e <mcp42xxx_write>
 9dc:	66 ee       	ldi	r22, 0xE6	; 230
 9de:	82 e0       	ldi	r24, 0x02	; 2
 9e0:	b6 de       	rcall	.-660    	; 0x74e <mcp42xxx_write>
 9e2:	00 00       	nop
 9e4:	df 91       	pop	r29
 9e6:	cf 91       	pop	r28
 9e8:	08 95       	ret

000009ea <pioneer_back>:
 9ea:	cf 93       	push	r28
 9ec:	df 93       	push	r29
 9ee:	cd b7       	in	r28, 0x3d	; 61
 9f0:	de b7       	in	r29, 0x3e	; 62
 9f2:	61 ee       	ldi	r22, 0xE1	; 225
 9f4:	81 e0       	ldi	r24, 0x01	; 1
 9f6:	ab de       	rcall	.-682    	; 0x74e <mcp42xxx_write>
 9f8:	65 ee       	ldi	r22, 0xE5	; 229
 9fa:	82 e0       	ldi	r24, 0x02	; 2
 9fc:	a8 de       	rcall	.-688    	; 0x74e <mcp42xxx_write>
 9fe:	00 00       	nop
 a00:	df 91       	pop	r29
 a02:	cf 91       	pop	r28
 a04:	08 95       	ret

00000a06 <pioneer_back_long>:
 a06:	cf 93       	push	r28
 a08:	df 93       	push	r29
 a0a:	cd b7       	in	r28, 0x3d	; 61
 a0c:	de b7       	in	r29, 0x3e	; 62
 a0e:	61 ee       	ldi	r22, 0xE1	; 225
 a10:	81 e0       	ldi	r24, 0x01	; 1
 a12:	9d de       	rcall	.-710    	; 0x74e <mcp42xxx_write>
 a14:	65 ee       	ldi	r22, 0xE5	; 229
 a16:	82 e0       	ldi	r24, 0x02	; 2
 a18:	9a de       	rcall	.-716    	; 0x74e <mcp42xxx_write>
 a1a:	00 00       	nop
 a1c:	df 91       	pop	r29
 a1e:	cf 91       	pop	r28
 a20:	08 95       	ret

00000a22 <pioneer_volume_increase>:
 a22:	cf 93       	push	r28
 a24:	df 93       	push	r29
 a26:	cd b7       	in	r28, 0x3d	; 61
 a28:	de b7       	in	r29, 0x3e	; 62
 a2a:	68 ed       	ldi	r22, 0xD8	; 216
 a2c:	81 e0       	ldi	r24, 0x01	; 1
 a2e:	8f de       	rcall	.-738    	; 0x74e <mcp42xxx_write>
 a30:	67 ed       	ldi	r22, 0xD7	; 215
 a32:	82 e0       	ldi	r24, 0x02	; 2
 a34:	8c de       	rcall	.-744    	; 0x74e <mcp42xxx_write>
 a36:	00 00       	nop
 a38:	df 91       	pop	r29
 a3a:	cf 91       	pop	r28
 a3c:	08 95       	ret

00000a3e <pioneer_volume_decrease>:
 a3e:	cf 93       	push	r28
 a40:	df 93       	push	r29
 a42:	cd b7       	in	r28, 0x3d	; 61
 a44:	de b7       	in	r29, 0x3e	; 62
 a46:	65 ec       	ldi	r22, 0xC5	; 197
 a48:	81 e0       	ldi	r24, 0x01	; 1
 a4a:	81 de       	rcall	.-766    	; 0x74e <mcp42xxx_write>
 a4c:	67 ec       	ldi	r22, 0xC7	; 199
 a4e:	82 e0       	ldi	r24, 0x02	; 2
 a50:	7e de       	rcall	.-772    	; 0x74e <mcp42xxx_write>
 a52:	00 00       	nop
 a54:	df 91       	pop	r29
 a56:	cf 91       	pop	r28
 a58:	08 95       	ret

00000a5a <pioneer_send_release>:

void pioneer_send_release(void)
{
 a5a:	cf 93       	push	r28
 a5c:	df 93       	push	r29
 a5e:	cd b7       	in	r28, 0x3d	; 61
 a60:	de b7       	in	r29, 0x3e	; 62
	mcp42xxx_release();
 a62:	9a de       	rcall	.-716    	; 0x798 <mcp42xxx_release>
 a64:	00 00       	nop
 a66:	df 91       	pop	r29
 a68:	cf 91       	pop	r28
 a6a:	08 95       	ret

00000a6c <controller_release>:
void controller_back (void)
{
	becker_back();
	pioneer_back();
	controller_release();
}
 a6c:	cf 93       	push	r28
 a6e:	df 93       	push	r29
 a70:	cd b7       	in	r28, 0x3d	; 61
 a72:	de b7       	in	r29, 0x3e	; 62
 a74:	81 e0       	ldi	r24, 0x01	; 1
 a76:	80 93 66 02 	sts	0x0266, r24	; 0x800266 <_to_be_released>
 a7a:	fc d0       	rcall	.+504    	; 0xc74 <release_timer>
 a7c:	00 00       	nop
 a7e:	df 91       	pop	r29
 a80:	cf 91       	pop	r28
 a82:	08 95       	ret

00000a84 <controller_init>:
 a84:	cf 93       	push	r28
 a86:	df 93       	push	r29
 a88:	cd b7       	in	r28, 0x3d	; 61
 a8a:	de b7       	in	r29, 0x3e	; 62
 a8c:	7f df       	rcall	.-258    	; 0x98c <pioneer_init>
 a8e:	5b df       	rcall	.-330    	; 0x946 <becker_init>
 a90:	00 00       	nop
 a92:	df 91       	pop	r29
 a94:	cf 91       	pop	r28
 a96:	08 95       	ret

00000a98 <controller_volume_increase>:
 a98:	cf 93       	push	r28
 a9a:	df 93       	push	r29
 a9c:	cd b7       	in	r28, 0x3d	; 61
 a9e:	de b7       	in	r29, 0x3e	; 62
 aa0:	10 df       	rcall	.-480    	; 0x8c2 <becker_volume_increase>
 aa2:	bf df       	rcall	.-130    	; 0xa22 <pioneer_volume_increase>
 aa4:	e3 df       	rcall	.-58     	; 0xa6c <controller_release>
 aa6:	00 00       	nop
 aa8:	df 91       	pop	r29
 aaa:	cf 91       	pop	r28
 aac:	08 95       	ret

00000aae <controller_volume_decrease>:
 aae:	cf 93       	push	r28
 ab0:	df 93       	push	r29
 ab2:	cd b7       	in	r28, 0x3d	; 61
 ab4:	de b7       	in	r29, 0x3e	; 62
 ab6:	26 df       	rcall	.-436    	; 0x904 <becker_volume_decrease>
 ab8:	c2 df       	rcall	.-124    	; 0xa3e <pioneer_volume_decrease>
 aba:	d8 df       	rcall	.-80     	; 0xa6c <controller_release>
 abc:	00 00       	nop
 abe:	df 91       	pop	r29
 ac0:	cf 91       	pop	r28
 ac2:	08 95       	ret

00000ac4 <controller_set_search>:

void controller_set_search (bool state)
{
 ac4:	cf 93       	push	r28
 ac6:	df 93       	push	r29
 ac8:	1f 92       	push	r1
 aca:	cd b7       	in	r28, 0x3d	; 61
 acc:	de b7       	in	r29, 0x3e	; 62
 ace:	89 83       	std	Y+1, r24	; 0x01
	_search_long = state;
 ad0:	89 81       	ldd	r24, Y+1	; 0x01
 ad2:	80 93 67 02 	sts	0x0267, r24	; 0x800267 <_search_long>
}
 ad6:	00 00       	nop
 ad8:	0f 90       	pop	r0
 ada:	df 91       	pop	r29
 adc:	cf 91       	pop	r28
 ade:	08 95       	ret

00000ae0 <controller_exec_search_up>:

void controller_exec_search_up (void)
{
 ae0:	cf 93       	push	r28
 ae2:	df 93       	push	r29
 ae4:	cd b7       	in	r28, 0x3d	; 61
 ae6:	de b7       	in	r29, 0x3e	; 62
	if (_search_long) 
 ae8:	80 91 67 02 	lds	r24, 0x0267	; 0x800267 <_search_long>
 aec:	88 23       	and	r24, r24
 aee:	19 f0       	breq	.+6      	; 0xaf6 <controller_exec_search_up+0x16>
	{
		// langes druecken detektiert
		becker_next_long();
 af0:	85 de       	rcall	.-758    	; 0x7fc <becker_next_long>
		pioneer_next_long();
 af2:	6d df       	rcall	.-294    	; 0x9ce <pioneer_next_long>
 af4:	02 c0       	rjmp	.+4      	; 0xafa <controller_exec_search_up+0x1a>
	}
	else
	{
		// kurzes druecken detektiert	
		becker_next();	
 af6:	61 de       	rcall	.-830    	; 0x7ba <becker_next>
		pioneer_next();
 af8:	5c df       	rcall	.-328    	; 0x9b2 <pioneer_next>
 afa:	b8 df       	rcall	.-144    	; 0xa6c <controller_release>
	}
	
	controller_release();
 afc:	00 00       	nop
 afe:	df 91       	pop	r29
}
 b00:	cf 91       	pop	r28
 b02:	08 95       	ret

00000b04 <controller_exec_search_down>:
 b04:	cf 93       	push	r28
 b06:	df 93       	push	r29

void controller_exec_search_down (void)
{
 b08:	cd b7       	in	r28, 0x3d	; 61
 b0a:	de b7       	in	r29, 0x3e	; 62
	if (_search_long)
 b0c:	80 91 67 02 	lds	r24, 0x0267	; 0x800267 <_search_long>
 b10:	88 23       	and	r24, r24
 b12:	19 f0       	breq	.+6      	; 0xb1a <controller_exec_search_down+0x16>
	{
		// langes druecken detektiert
		becker_back_long();
 b14:	b5 de       	rcall	.-662    	; 0x880 <becker_back_long>
		pioneer_back_long();
 b16:	77 df       	rcall	.-274    	; 0xa06 <pioneer_back_long>
 b18:	02 c0       	rjmp	.+4      	; 0xb1e <controller_exec_search_down+0x1a>
	}
	else
	{
		// kurzes druecken detektiert
		becker_back();
 b1a:	91 de       	rcall	.-734    	; 0x83e <becker_back>
		pioneer_back();
 b1c:	66 df       	rcall	.-308    	; 0x9ea <pioneer_back>
 b1e:	a6 df       	rcall	.-180    	; 0xa6c <controller_release>
	}
		
	controller_release();
 b20:	00 00       	nop
 b22:	df 91       	pop	r29
}
 b24:	cf 91       	pop	r28
 b26:	08 95       	ret

00000b28 <controller_set_micro>:
 b28:	cf 93       	push	r28
 b2a:	df 93       	push	r29

void controller_set_micro (bool state)
{
 b2c:	1f 92       	push	r1
 b2e:	cd b7       	in	r28, 0x3d	; 61
 b30:	de b7       	in	r29, 0x3e	; 62
 b32:	89 83       	std	Y+1, r24	; 0x01
	_micro_long = state;
 b34:	89 81       	ldd	r24, Y+1	; 0x01
 b36:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <_micro_long>
}
 b3a:	00 00       	nop
 b3c:	0f 90       	pop	r0
 b3e:	df 91       	pop	r29
 b40:	cf 91       	pop	r28
 b42:	08 95       	ret

00000b44 <controller_exec_micro>:

void controller_exec_micro (void)
{
 b44:	cf 93       	push	r28
 b46:	df 93       	push	r29
 b48:	cd b7       	in	r28, 0x3d	; 61
 b4a:	de b7       	in	r29, 0x3e	; 62
	// pruefen, ob _micro_long true oder false ist und entsprechend reagieren
}
 b4c:	00 00       	nop
 b4e:	df 91       	pop	r29
 b50:	cf 91       	pop	r28
 b52:	08 95       	ret

00000b54 <spi_init>:
 */

#include "spi.h"

void spi_init(void)
{
 b54:	cf 93       	push	r28
 b56:	df 93       	push	r29
 b58:	cd b7       	in	r28, 0x3d	; 61
 b5a:	de b7       	in	r29, 0x3e	; 62
	DDR_SPI |= (1 << DD_MOSI)|(1 << DD_SCK)|(1 << DD_CS);
 b5c:	84 e2       	ldi	r24, 0x24	; 36
 b5e:	90 e0       	ldi	r25, 0x00	; 0
 b60:	24 e2       	ldi	r18, 0x24	; 36
 b62:	30 e0       	ldi	r19, 0x00	; 0
 b64:	f9 01       	movw	r30, r18
 b66:	20 81       	ld	r18, Z
 b68:	27 60       	ori	r18, 0x07	; 7
 b6a:	fc 01       	movw	r30, r24
 b6c:	20 83       	st	Z, r18
	SELECT_CS();
 b6e:	85 e2       	ldi	r24, 0x25	; 37
 b70:	90 e0       	ldi	r25, 0x00	; 0
 b72:	25 e2       	ldi	r18, 0x25	; 37
 b74:	30 e0       	ldi	r19, 0x00	; 0
 b76:	f9 01       	movw	r30, r18
 b78:	20 81       	ld	r18, Z
 b7a:	21 60       	ori	r18, 0x01	; 1
 b7c:	fc 01       	movw	r30, r24
 b7e:	20 83       	st	Z, r18
	// spi master, 2 divider = 8MHz spi freq
	//SPCR |= (1 << SPE)|(1 << MSTR)|(1 << SPI2X);
	
	// spi master, 4 divider = 4MHz spi freq
	SPCR |= (1 << SPE)|(1 << MSTR);
 b80:	8c e4       	ldi	r24, 0x4C	; 76
 b82:	90 e0       	ldi	r25, 0x00	; 0
 b84:	2c e4       	ldi	r18, 0x4C	; 76
 b86:	30 e0       	ldi	r19, 0x00	; 0
 b88:	f9 01       	movw	r30, r18
 b8a:	20 81       	ld	r18, Z
 b8c:	20 65       	ori	r18, 0x50	; 80
 b8e:	fc 01       	movw	r30, r24
 b90:	20 83       	st	Z, r18
}
 b92:	00 00       	nop
 b94:	df 91       	pop	r29
 b96:	cf 91       	pop	r28
 b98:	08 95       	ret

00000b9a <spi_write>:

void spi_write (uint8_t data)
{
 b9a:	cf 93       	push	r28
 b9c:	df 93       	push	r29
 b9e:	1f 92       	push	r1
 ba0:	cd b7       	in	r28, 0x3d	; 61
 ba2:	de b7       	in	r29, 0x3e	; 62
 ba4:	89 83       	std	Y+1, r24	; 0x01
	SPDR=data;
 ba6:	8e e4       	ldi	r24, 0x4E	; 78
 ba8:	90 e0       	ldi	r25, 0x00	; 0
 baa:	29 81       	ldd	r18, Y+1	; 0x01
 bac:	fc 01       	movw	r30, r24
 bae:	20 83       	st	Z, r18
	while(!(SPSR & (1<<SPIF)));
 bb0:	00 00       	nop
 bb2:	8d e4       	ldi	r24, 0x4D	; 77
 bb4:	90 e0       	ldi	r25, 0x00	; 0
 bb6:	fc 01       	movw	r30, r24
 bb8:	80 81       	ld	r24, Z
 bba:	88 23       	and	r24, r24
 bbc:	d4 f7       	brge	.-12     	; 0xbb2 <spi_write+0x18>
 bbe:	00 00       	nop
 bc0:	0f 90       	pop	r0
 bc2:	df 91       	pop	r29
 bc4:	cf 91       	pop	r28
 bc6:	08 95       	ret

00000bc8 <timer0_init>:
		TCCR5B |= (1 << CS50);
		while ((TIFR5 & (1 << TOV5)) == 0);
		TIFR5 |= (1 << TOV5);
		delay--;
	} while (delay > 0);
}
 bc8:	cf 93       	push	r28
 bca:	df 93       	push	r29
 bcc:	cd b7       	in	r28, 0x3d	; 61
 bce:	de b7       	in	r29, 0x3e	; 62
 bd0:	85 e4       	ldi	r24, 0x45	; 69
 bd2:	90 e0       	ldi	r25, 0x00	; 0
 bd4:	25 e0       	ldi	r18, 0x05	; 5
 bd6:	fc 01       	movw	r30, r24
 bd8:	20 83       	st	Z, r18
 bda:	00 00       	nop
 bdc:	df 91       	pop	r29
 bde:	cf 91       	pop	r28
 be0:	08 95       	ret

00000be2 <timer0_getValue>:
 be2:	cf 93       	push	r28
 be4:	df 93       	push	r29
 be6:	cd b7       	in	r28, 0x3d	; 61
 be8:	de b7       	in	r29, 0x3e	; 62
 bea:	85 e3       	ldi	r24, 0x35	; 53
 bec:	90 e0       	ldi	r25, 0x00	; 0
 bee:	fc 01       	movw	r30, r24
 bf0:	80 81       	ld	r24, Z
 bf2:	88 2f       	mov	r24, r24
 bf4:	90 e0       	ldi	r25, 0x00	; 0
 bf6:	81 70       	andi	r24, 0x01	; 1
 bf8:	99 27       	eor	r25, r25
 bfa:	89 2b       	or	r24, r25
 bfc:	11 f0       	breq	.+4      	; 0xc02 <timer0_getValue+0x20>
 bfe:	8f ef       	ldi	r24, 0xFF	; 255
 c00:	04 c0       	rjmp	.+8      	; 0xc0a <timer0_getValue+0x28>
 c02:	86 e4       	ldi	r24, 0x46	; 70
 c04:	90 e0       	ldi	r25, 0x00	; 0
 c06:	fc 01       	movw	r30, r24
 c08:	80 81       	ld	r24, Z
 c0a:	df 91       	pop	r29
 c0c:	cf 91       	pop	r28
 c0e:	08 95       	ret

00000c10 <timer0_reset>:
 c10:	cf 93       	push	r28
 c12:	df 93       	push	r29
 c14:	cd b7       	in	r28, 0x3d	; 61
 c16:	de b7       	in	r29, 0x3e	; 62
 c18:	85 e3       	ldi	r24, 0x35	; 53
 c1a:	90 e0       	ldi	r25, 0x00	; 0
 c1c:	21 e0       	ldi	r18, 0x01	; 1
 c1e:	fc 01       	movw	r30, r24
 c20:	20 83       	st	Z, r18
 c22:	86 e4       	ldi	r24, 0x46	; 70
 c24:	90 e0       	ldi	r25, 0x00	; 0
 c26:	fc 01       	movw	r30, r24
 c28:	10 82       	st	Z, r1
 c2a:	00 00       	nop
 c2c:	df 91       	pop	r29
 c2e:	cf 91       	pop	r28
 c30:	08 95       	ret

00000c32 <becker_init_timer>:

// timer für die Initialisierung des Becker-Interfaces, Timer feuert alle 500ms
void becker_init_timer (void)
{
 c32:	cf 93       	push	r28
 c34:	df 93       	push	r29
 c36:	cd b7       	in	r28, 0x3d	; 61
 c38:	de b7       	in	r29, 0x3e	; 62
	TCNT4 = 34286;
 c3a:	84 ea       	ldi	r24, 0xA4	; 164
 c3c:	90 e0       	ldi	r25, 0x00	; 0
 c3e:	2e ee       	ldi	r18, 0xEE	; 238
 c40:	35 e8       	ldi	r19, 0x85	; 133
 c42:	fc 01       	movw	r30, r24
 c44:	31 83       	std	Z+1, r19	; 0x01
 c46:	20 83       	st	Z, r18
	TCCR4B |= (1 << CS42);
 c48:	81 ea       	ldi	r24, 0xA1	; 161
 c4a:	90 e0       	ldi	r25, 0x00	; 0
 c4c:	21 ea       	ldi	r18, 0xA1	; 161
 c4e:	30 e0       	ldi	r19, 0x00	; 0
 c50:	f9 01       	movw	r30, r18
 c52:	20 81       	ld	r18, Z
 c54:	24 60       	ori	r18, 0x04	; 4
 c56:	fc 01       	movw	r30, r24
 c58:	20 83       	st	Z, r18
	TIMSK4 |= (1 << TOIE4);
 c5a:	82 e7       	ldi	r24, 0x72	; 114
 c5c:	90 e0       	ldi	r25, 0x00	; 0
 c5e:	22 e7       	ldi	r18, 0x72	; 114
 c60:	30 e0       	ldi	r19, 0x00	; 0
 c62:	f9 01       	movw	r30, r18
 c64:	20 81       	ld	r18, Z
 c66:	21 60       	ori	r18, 0x01	; 1
 c68:	fc 01       	movw	r30, r24
 c6a:	20 83       	st	Z, r18
}
 c6c:	00 00       	nop
 c6e:	df 91       	pop	r29
 c70:	cf 91       	pop	r28
 c72:	08 95       	ret

00000c74 <release_timer>:

// timer zum senden des Release Befehls, Timer feuert alle 80ms
void release_timer (void)
{
 c74:	cf 93       	push	r28
 c76:	df 93       	push	r29
 c78:	cd b7       	in	r28, 0x3d	; 61
 c7a:	de b7       	in	r29, 0x3e	; 62
	TCNT4 = 64286;
 c7c:	84 ea       	ldi	r24, 0xA4	; 164
 c7e:	90 e0       	ldi	r25, 0x00	; 0
 c80:	2e e1       	ldi	r18, 0x1E	; 30
 c82:	3b ef       	ldi	r19, 0xFB	; 251
 c84:	fc 01       	movw	r30, r24
 c86:	31 83       	std	Z+1, r19	; 0x01
 c88:	20 83       	st	Z, r18
	TCCR4B |= (1 << CS42)|(1 << CS40);
 c8a:	81 ea       	ldi	r24, 0xA1	; 161
 c8c:	90 e0       	ldi	r25, 0x00	; 0
 c8e:	21 ea       	ldi	r18, 0xA1	; 161
 c90:	30 e0       	ldi	r19, 0x00	; 0
 c92:	f9 01       	movw	r30, r18
 c94:	20 81       	ld	r18, Z
 c96:	25 60       	ori	r18, 0x05	; 5
 c98:	fc 01       	movw	r30, r24
 c9a:	20 83       	st	Z, r18
	TIMSK4 |= (1 << TOIE4);
 c9c:	82 e7       	ldi	r24, 0x72	; 114
 c9e:	90 e0       	ldi	r25, 0x00	; 0
 ca0:	22 e7       	ldi	r18, 0x72	; 114
 ca2:	30 e0       	ldi	r19, 0x00	; 0
 ca4:	f9 01       	movw	r30, r18
 ca6:	20 81       	ld	r18, Z
 ca8:	21 60       	ori	r18, 0x01	; 1
 caa:	fc 01       	movw	r30, r24
 cac:	20 83       	st	Z, r18
}
 cae:	00 00       	nop
 cb0:	df 91       	pop	r29
 cb2:	cf 91       	pop	r28
 cb4:	08 95       	ret

00000cb6 <scheduler_init>:

void scheduler_init (void)
{
 cb6:	cf 93       	push	r28
 cb8:	df 93       	push	r29
 cba:	cd b7       	in	r28, 0x3d	; 61
 cbc:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = SCHEDULER_PRELOAD;
 cbe:	84 e9       	ldi	r24, 0x94	; 148
 cc0:	90 e0       	ldi	r25, 0x00	; 0
 cc2:	22 ec       	ldi	r18, 0xC2	; 194
 cc4:	36 eb       	ldi	r19, 0xB6	; 182
 cc6:	fc 01       	movw	r30, r24
 cc8:	31 83       	std	Z+1, r19	; 0x01
 cca:	20 83       	st	Z, r18
	TCCR3B |= (1<<CS32);
 ccc:	81 e9       	ldi	r24, 0x91	; 145
 cce:	90 e0       	ldi	r25, 0x00	; 0
 cd0:	21 e9       	ldi	r18, 0x91	; 145
 cd2:	30 e0       	ldi	r19, 0x00	; 0
 cd4:	f9 01       	movw	r30, r18
 cd6:	20 81       	ld	r18, Z
 cd8:	24 60       	ori	r18, 0x04	; 4
 cda:	fc 01       	movw	r30, r24
 cdc:	20 83       	st	Z, r18
	TIMSK3 |= (1<<TOIE3);
 cde:	81 e7       	ldi	r24, 0x71	; 113
 ce0:	90 e0       	ldi	r25, 0x00	; 0
 ce2:	21 e7       	ldi	r18, 0x71	; 113
 ce4:	30 e0       	ldi	r19, 0x00	; 0
 ce6:	f9 01       	movw	r30, r18
 ce8:	20 81       	ld	r18, Z
 cea:	21 60       	ori	r18, 0x01	; 1
 cec:	fc 01       	movw	r30, r24
 cee:	20 83       	st	Z, r18
}
 cf0:	00 00       	nop
 cf2:	df 91       	pop	r29
 cf4:	cf 91       	pop	r28
 cf6:	08 95       	ret

00000cf8 <becker_disable_init_timer>:

void becker_disable_init_timer (void)
{
 cf8:	cf 93       	push	r28
 cfa:	df 93       	push	r29
 cfc:	cd b7       	in	r28, 0x3d	; 61
 cfe:	de b7       	in	r29, 0x3e	; 62
	TCCR4B &= ~(0 << CS42);
 d00:	81 ea       	ldi	r24, 0xA1	; 161
 d02:	90 e0       	ldi	r25, 0x00	; 0
 d04:	21 ea       	ldi	r18, 0xA1	; 161
 d06:	30 e0       	ldi	r19, 0x00	; 0
 d08:	f9 01       	movw	r30, r18
 d0a:	20 81       	ld	r18, Z
 d0c:	fc 01       	movw	r30, r24
 d0e:	20 83       	st	Z, r18
}
 d10:	00 00       	nop
 d12:	df 91       	pop	r29
 d14:	cf 91       	pop	r28
 d16:	08 95       	ret

00000d18 <disable_release_timer>:

void disable_release_timer (void)
{
 d18:	cf 93       	push	r28
 d1a:	df 93       	push	r29
 d1c:	cd b7       	in	r28, 0x3d	; 61
 d1e:	de b7       	in	r29, 0x3e	; 62
	TCCR4B &= ~((1 << CS42)|(1 << CS40));
 d20:	81 ea       	ldi	r24, 0xA1	; 161
 d22:	90 e0       	ldi	r25, 0x00	; 0
 d24:	21 ea       	ldi	r18, 0xA1	; 161
 d26:	30 e0       	ldi	r19, 0x00	; 0
 d28:	f9 01       	movw	r30, r18
 d2a:	20 81       	ld	r18, Z
 d2c:	2a 7f       	andi	r18, 0xFA	; 250
 d2e:	fc 01       	movw	r30, r24
 d30:	20 83       	st	Z, r18
}
 d32:	00 00       	nop
 d34:	df 91       	pop	r29
 d36:	cf 91       	pop	r28
 d38:	08 95       	ret

00000d3a <__vector_35>:

ISR(TIMER3_OVF_vect)
{
 d3a:	1f 92       	push	r1
 d3c:	0f 92       	push	r0
 d3e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7c005f>
 d42:	0f 92       	push	r0
 d44:	11 24       	eor	r1, r1
 d46:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7c005b>
 d4a:	0f 92       	push	r0
 d4c:	2f 93       	push	r18
 d4e:	3f 93       	push	r19
 d50:	4f 93       	push	r20
 d52:	5f 93       	push	r21
 d54:	6f 93       	push	r22
 d56:	7f 93       	push	r23
 d58:	8f 93       	push	r24
 d5a:	9f 93       	push	r25
 d5c:	af 93       	push	r26
 d5e:	bf 93       	push	r27
 d60:	ef 93       	push	r30
 d62:	ff 93       	push	r31
 d64:	cf 93       	push	r28
 d66:	df 93       	push	r29
 d68:	cd b7       	in	r28, 0x3d	; 61
 d6a:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = SCHEDULER_PRELOAD;
 d6c:	84 e9       	ldi	r24, 0x94	; 148
 d6e:	90 e0       	ldi	r25, 0x00	; 0
 d70:	22 ec       	ldi	r18, 0xC2	; 194
 d72:	36 eb       	ldi	r19, 0xB6	; 182
 d74:	fc 01       	movw	r30, r24
 d76:	31 83       	std	Z+1, r19	; 0x01
 d78:	20 83       	st	Z, r18
	set_brightness();
 d7a:	ad db       	rcall	.-2214   	; 0x4d6 <set_brightness>
}
 d7c:	00 00       	nop
 d7e:	df 91       	pop	r29
 d80:	cf 91       	pop	r28
 d82:	ff 91       	pop	r31
 d84:	ef 91       	pop	r30
 d86:	bf 91       	pop	r27
 d88:	af 91       	pop	r26
 d8a:	9f 91       	pop	r25
 d8c:	8f 91       	pop	r24
 d8e:	7f 91       	pop	r23
 d90:	6f 91       	pop	r22
 d92:	5f 91       	pop	r21
 d94:	4f 91       	pop	r20
 d96:	3f 91       	pop	r19
 d98:	2f 91       	pop	r18
 d9a:	0f 90       	pop	r0
 d9c:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7c005b>
 da0:	0f 90       	pop	r0
 da2:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7c005f>
 da6:	0f 90       	pop	r0
 da8:	1f 90       	pop	r1
 daa:	18 95       	reti

00000dac <__vector_45>:

ISR(TIMER4_OVF_vect)
{
 dac:	1f 92       	push	r1
 dae:	0f 92       	push	r0
 db0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7c005f>
 db4:	0f 92       	push	r0
 db6:	11 24       	eor	r1, r1
 db8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7c005b>
 dbc:	0f 92       	push	r0
 dbe:	2f 93       	push	r18
 dc0:	3f 93       	push	r19
 dc2:	4f 93       	push	r20
 dc4:	5f 93       	push	r21
 dc6:	6f 93       	push	r22
 dc8:	7f 93       	push	r23
 dca:	8f 93       	push	r24
 dcc:	9f 93       	push	r25
 dce:	af 93       	push	r26
 dd0:	bf 93       	push	r27
 dd2:	ef 93       	push	r30
 dd4:	ff 93       	push	r31
 dd6:	cf 93       	push	r28
 dd8:	df 93       	push	r29
 dda:	cd b7       	in	r28, 0x3d	; 61
 ddc:	de b7       	in	r29, 0x3e	; 62
	static uint8_t msgCounter = 0;
	
	if(_is_in_init)
 dde:	80 91 65 02 	lds	r24, 0x0265	; 0x800265 <_is_in_init>
 de2:	88 23       	and	r24, r24
 de4:	a9 f0       	breq	.+42     	; 0xe10 <__vector_45+0x64>
	{
		if (msgCounter < 8)
 de6:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <msgCounter.1768>
 dea:	88 30       	cpi	r24, 0x08	; 8
 dec:	70 f4       	brcc	.+28     	; 0xe0a <__vector_45+0x5e>
		{
			TCNT4 = 34286;
 dee:	84 ea       	ldi	r24, 0xA4	; 164
 df0:	90 e0       	ldi	r25, 0x00	; 0
 df2:	2e ee       	ldi	r18, 0xEE	; 238
 df4:	35 e8       	ldi	r19, 0x85	; 133
 df6:	fc 01       	movw	r30, r24
 df8:	31 83       	std	Z+1, r19	; 0x01
 dfa:	20 83       	st	Z, r18
			becker_send_init();
 dfc:	b1 dd       	rcall	.-1182   	; 0x960 <becker_send_init>
			msgCounter++;
 dfe:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <msgCounter.1768>
 e02:	8f 5f       	subi	r24, 0xFF	; 255
 e04:	80 93 69 02 	sts	0x0269, r24	; 0x800269 <msgCounter.1768>
 e08:	03 c0       	rjmp	.+6      	; 0xe10 <__vector_45+0x64>
		}
		else
		{
			_is_in_init = false;
 e0a:	10 92 65 02 	sts	0x0265, r1	; 0x800265 <_is_in_init>
			becker_disable_init_timer();
 e0e:	74 df       	rcall	.-280    	; 0xcf8 <becker_disable_init_timer>
		}
	}
	
	if(_to_be_released)
 e10:	80 91 66 02 	lds	r24, 0x0266	; 0x800266 <_to_be_released>
 e14:	88 23       	and	r24, r24
	{
		becker_send_release();
 e16:	29 f0       	breq	.+10     	; 0xe22 <__vector_45+0x76>
 e18:	ae dd       	rcall	.-1188   	; 0x976 <becker_send_release>
		pioneer_send_release();
 e1a:	1f de       	rcall	.-962    	; 0xa5a <pioneer_send_release>
		_to_be_released = false;
 e1c:	10 92 66 02 	sts	0x0266, r1	; 0x800266 <_to_be_released>
		disable_release_timer();
 e20:	7b df       	rcall	.-266    	; 0xd18 <disable_release_timer>
 e22:	00 00       	nop
	}
 e24:	df 91       	pop	r29
 e26:	cf 91       	pop	r28
 e28:	ff 91       	pop	r31
 e2a:	ef 91       	pop	r30
 e2c:	bf 91       	pop	r27
 e2e:	af 91       	pop	r26
 e30:	9f 91       	pop	r25
 e32:	8f 91       	pop	r24
 e34:	7f 91       	pop	r23
 e36:	6f 91       	pop	r22
 e38:	5f 91       	pop	r21
 e3a:	4f 91       	pop	r20
 e3c:	3f 91       	pop	r19
 e3e:	2f 91       	pop	r18
 e40:	0f 90       	pop	r0
 e42:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7c005b>
 e46:	0f 90       	pop	r0
 e48:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7c005f>
 e4c:	0f 90       	pop	r0
 e4e:	1f 90       	pop	r1
 e50:	18 95       	reti

00000e52 <uart0_init>:

#define UBRR0_REG	103	// 9600 @ 16mhz
#define UBRR1_REG	103	// 9600 @ 16mhz

void uart0_init(void)
{
 e52:	cf 93       	push	r28
 e54:	df 93       	push	r29
 e56:	1f 92       	push	r1
 e58:	cd b7       	in	r28, 0x3d	; 61
 e5a:	de b7       	in	r29, 0x3e	; 62
	uint8_t dummy = 0;
 e5c:	19 82       	std	Y+1, r1	; 0x01
	UBRR0 = 103;
 e5e:	84 ec       	ldi	r24, 0xC4	; 196
 e60:	90 e0       	ldi	r25, 0x00	; 0
 e62:	27 e6       	ldi	r18, 0x67	; 103
 e64:	30 e0       	ldi	r19, 0x00	; 0
 e66:	fc 01       	movw	r30, r24
 e68:	31 83       	std	Z+1, r19	; 0x01
 e6a:	20 83       	st	Z, r18
	UCSR0B = (1 << RXEN0)|(1 << TXEN0)|(1 << RXCIE0);	// receiver and transceiver enabled, rx interrupt enabled
 e6c:	81 ec       	ldi	r24, 0xC1	; 193
 e6e:	90 e0       	ldi	r25, 0x00	; 0
 e70:	28 e9       	ldi	r18, 0x98	; 152
 e72:	fc 01       	movw	r30, r24
 e74:	20 83       	st	Z, r18
	UCSR0C = (1 << UPM01)|(1 << UCSZ01)|(1 << UCSZ00);	// 8e1
 e76:	82 ec       	ldi	r24, 0xC2	; 194
 e78:	90 e0       	ldi	r25, 0x00	; 0
 e7a:	26 e2       	ldi	r18, 0x26	; 38
 e7c:	fc 01       	movw	r30, r24
 e7e:	20 83       	st	Z, r18
	
	dummy = UDR0;
 e80:	86 ec       	ldi	r24, 0xC6	; 198
 e82:	90 e0       	ldi	r25, 0x00	; 0
 e84:	fc 01       	movw	r30, r24
 e86:	80 81       	ld	r24, Z
 e88:	89 83       	std	Y+1, r24	; 0x01
}
 e8a:	00 00       	nop
 e8c:	0f 90       	pop	r0
 e8e:	df 91       	pop	r29
 e90:	cf 91       	pop	r28
 e92:	08 95       	ret

00000e94 <uart0_sendChar>:

void uart0_sendChar(uint8_t data)
{
 e94:	cf 93       	push	r28
 e96:	df 93       	push	r29
 e98:	1f 92       	push	r1
 e9a:	cd b7       	in	r28, 0x3d	; 61
 e9c:	de b7       	in	r29, 0x3e	; 62
 e9e:	89 83       	std	Y+1, r24	; 0x01
	while (!( UCSR0A & (1<<UDRE0))) {};
 ea0:	00 00       	nop
 ea2:	80 ec       	ldi	r24, 0xC0	; 192
 ea4:	90 e0       	ldi	r25, 0x00	; 0
 ea6:	fc 01       	movw	r30, r24
 ea8:	80 81       	ld	r24, Z
 eaa:	88 2f       	mov	r24, r24
 eac:	90 e0       	ldi	r25, 0x00	; 0
 eae:	80 72       	andi	r24, 0x20	; 32
 eb0:	99 27       	eor	r25, r25
 eb2:	89 2b       	or	r24, r25
 eb4:	b1 f3       	breq	.-20     	; 0xea2 <uart0_sendChar+0xe>
	UDR0 = data;
 eb6:	86 ec       	ldi	r24, 0xC6	; 198
 eb8:	90 e0       	ldi	r25, 0x00	; 0
 eba:	29 81       	ldd	r18, Y+1	; 0x01
 ebc:	fc 01       	movw	r30, r24
 ebe:	20 83       	st	Z, r18
}
 ec0:	00 00       	nop
 ec2:	0f 90       	pop	r0
 ec4:	df 91       	pop	r29
 ec6:	cf 91       	pop	r28
 ec8:	08 95       	ret

00000eca <uart0_tx>:

void uart0_tx (void)
{
 eca:	cf 93       	push	r28
 ecc:	df 93       	push	r29
 ece:	cd b7       	in	r28, 0x3d	; 61
 ed0:	de b7       	in	r29, 0x3e	; 62
	//	UCSR0B = (1 << TXEN0);
	UCSR0B &= ~(1 << RXEN0)|(1 << RXCIE0);
 ed2:	81 ec       	ldi	r24, 0xC1	; 193
 ed4:	90 e0       	ldi	r25, 0x00	; 0
 ed6:	21 ec       	ldi	r18, 0xC1	; 193
 ed8:	30 e0       	ldi	r19, 0x00	; 0
 eda:	f9 01       	movw	r30, r18
 edc:	20 81       	ld	r18, Z
 ede:	2f 7e       	andi	r18, 0xEF	; 239
 ee0:	fc 01       	movw	r30, r24
 ee2:	20 83       	st	Z, r18
}
 ee4:	00 00       	nop
 ee6:	df 91       	pop	r29
 ee8:	cf 91       	pop	r28
 eea:	08 95       	ret

00000eec <uart0_rtx>:

void uart0_rtx (void)
{
 eec:	cf 93       	push	r28
 eee:	df 93       	push	r29
 ef0:	cd b7       	in	r28, 0x3d	; 61
 ef2:	de b7       	in	r29, 0x3e	; 62
	UCSR0B = (1 << RXEN0)|(1 << TXEN0)|(1 << RXCIE0);
 ef4:	81 ec       	ldi	r24, 0xC1	; 193
 ef6:	90 e0       	ldi	r25, 0x00	; 0
 ef8:	28 e9       	ldi	r18, 0x98	; 152
 efa:	fc 01       	movw	r30, r24
 efc:	20 83       	st	Z, r18
}
 efe:	00 00       	nop
 f00:	df 91       	pop	r29
 f02:	cf 91       	pop	r28
 f04:	08 95       	ret

00000f06 <uart1_init>:

void uart1_init(void)
{
 f06:	cf 93       	push	r28
 f08:	df 93       	push	r29
 f0a:	1f 92       	push	r1
 f0c:	cd b7       	in	r28, 0x3d	; 61
 f0e:	de b7       	in	r29, 0x3e	; 62
	uint8_t dummy = 0;
 f10:	19 82       	std	Y+1, r1	; 0x01
	UBRR1 = UBRR0_REG;
 f12:	8c ec       	ldi	r24, 0xCC	; 204
 f14:	90 e0       	ldi	r25, 0x00	; 0
 f16:	27 e6       	ldi	r18, 0x67	; 103
 f18:	30 e0       	ldi	r19, 0x00	; 0
 f1a:	fc 01       	movw	r30, r24
 f1c:	31 83       	std	Z+1, r19	; 0x01
 f1e:	20 83       	st	Z, r18
	UCSR1B = (1 << TXEN1);	// transceiver enabled
 f20:	89 ec       	ldi	r24, 0xC9	; 201
 f22:	90 e0       	ldi	r25, 0x00	; 0
 f24:	28 e0       	ldi	r18, 0x08	; 8
 f26:	fc 01       	movw	r30, r24
 f28:	20 83       	st	Z, r18
	UCSR1C = (1 << UCSZ11)|(1 << UCSZ10);	// 8n1
 f2a:	8a ec       	ldi	r24, 0xCA	; 202
 f2c:	90 e0       	ldi	r25, 0x00	; 0
 f2e:	26 e0       	ldi	r18, 0x06	; 6
 f30:	fc 01       	movw	r30, r24
 f32:	20 83       	st	Z, r18
	dummy = UDR1;
 f34:	8e ec       	ldi	r24, 0xCE	; 206
 f36:	90 e0       	ldi	r25, 0x00	; 0
 f38:	fc 01       	movw	r30, r24
 f3a:	80 81       	ld	r24, Z
 f3c:	89 83       	std	Y+1, r24	; 0x01
	
	uart1_sendChar(0x35);
 f3e:	85 e3       	ldi	r24, 0x35	; 53
 f40:	05 d0       	rcall	.+10     	; 0xf4c <uart1_sendChar>
}
 f42:	00 00       	nop
 f44:	0f 90       	pop	r0
 f46:	df 91       	pop	r29
 f48:	cf 91       	pop	r28
 f4a:	08 95       	ret

00000f4c <uart1_sendChar>:

void uart1_sendChar(uint8_t data)
{
 f4c:	cf 93       	push	r28
 f4e:	df 93       	push	r29
 f50:	1f 92       	push	r1
 f52:	cd b7       	in	r28, 0x3d	; 61
 f54:	de b7       	in	r29, 0x3e	; 62
 f56:	89 83       	std	Y+1, r24	; 0x01
	while (!( UCSR1A & (1<<UDRE1)));
 f58:	00 00       	nop
 f5a:	88 ec       	ldi	r24, 0xC8	; 200
 f5c:	90 e0       	ldi	r25, 0x00	; 0
 f5e:	fc 01       	movw	r30, r24
 f60:	80 81       	ld	r24, Z
 f62:	88 2f       	mov	r24, r24
 f64:	90 e0       	ldi	r25, 0x00	; 0
 f66:	80 72       	andi	r24, 0x20	; 32
 f68:	99 27       	eor	r25, r25
 f6a:	89 2b       	or	r24, r25
 f6c:	b1 f3       	breq	.-20     	; 0xf5a <uart1_sendChar+0xe>
	UDR1 = data;
 f6e:	8e ec       	ldi	r24, 0xCE	; 206
 f70:	90 e0       	ldi	r25, 0x00	; 0
 f72:	29 81       	ldd	r18, Y+1	; 0x01
 f74:	fc 01       	movw	r30, r24
 f76:	20 83       	st	Z, r18
}
 f78:	00 00       	nop
 f7a:	0f 90       	pop	r0
 f7c:	df 91       	pop	r29
 f7e:	cf 91       	pop	r28
 f80:	08 95       	ret

00000f82 <uart1_sendCommand>:

void uart1_sendCommand (uint8_t *data)
{
 f82:	cf 93       	push	r28
 f84:	df 93       	push	r29
 f86:	00 d0       	rcall	.+0      	; 0xf88 <uart1_sendCommand+0x6>
 f88:	1f 92       	push	r1
 f8a:	cd b7       	in	r28, 0x3d	; 61
 f8c:	de b7       	in	r29, 0x3e	; 62
 f8e:	9c 83       	std	Y+4, r25	; 0x04
 f90:	8b 83       	std	Y+3, r24	; 0x03
	int i = 0;
 f92:	1a 82       	std	Y+2, r1	; 0x02
 f94:	19 82       	std	Y+1, r1	; 0x01
	
	while(data[i] != CR)
 f96:	0e c0       	rjmp	.+28     	; 0xfb4 <uart1_sendCommand+0x32>
	{
		uart1_sendChar(data[i]);
 f98:	89 81       	ldd	r24, Y+1	; 0x01
 f9a:	9a 81       	ldd	r25, Y+2	; 0x02
 f9c:	2b 81       	ldd	r18, Y+3	; 0x03
 f9e:	3c 81       	ldd	r19, Y+4	; 0x04
 fa0:	82 0f       	add	r24, r18
 fa2:	93 1f       	adc	r25, r19
 fa4:	fc 01       	movw	r30, r24
 fa6:	80 81       	ld	r24, Z
 fa8:	d1 df       	rcall	.-94     	; 0xf4c <uart1_sendChar>
		i++;
 faa:	89 81       	ldd	r24, Y+1	; 0x01
 fac:	9a 81       	ldd	r25, Y+2	; 0x02
 fae:	01 96       	adiw	r24, 0x01	; 1
 fb0:	9a 83       	std	Y+2, r25	; 0x02
 fb2:	89 83       	std	Y+1, r24	; 0x01

void uart1_sendCommand (uint8_t *data)
{
	int i = 0;
	
	while(data[i] != CR)
 fb4:	89 81       	ldd	r24, Y+1	; 0x01
 fb6:	9a 81       	ldd	r25, Y+2	; 0x02
 fb8:	2b 81       	ldd	r18, Y+3	; 0x03
 fba:	3c 81       	ldd	r19, Y+4	; 0x04
 fbc:	82 0f       	add	r24, r18
 fbe:	93 1f       	adc	r25, r19
 fc0:	fc 01       	movw	r30, r24
 fc2:	80 81       	ld	r24, Z
 fc4:	8d 30       	cpi	r24, 0x0D	; 13
 fc6:	41 f7       	brne	.-48     	; 0xf98 <uart1_sendCommand+0x16>
	{
		uart1_sendChar(data[i]);
		i++;
	}
	
	uart1_sendChar(CR);
 fc8:	8d e0       	ldi	r24, 0x0D	; 13
 fca:	c0 df       	rcall	.-128    	; 0xf4c <uart1_sendChar>
 fcc:	00 00       	nop
 fce:	0f 90       	pop	r0
 fd0:	0f 90       	pop	r0
 fd2:	0f 90       	pop	r0
 fd4:	0f 90       	pop	r0
 fd6:	df 91       	pop	r29
 fd8:	cf 91       	pop	r28
 fda:	08 95       	ret

00000fdc <_exit>:
 fdc:	f8 94       	cli

00000fde <__stop_program>:
 fde:	ff cf       	rjmp	.-2      	; 0xfde <__stop_program>
