{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549547533884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Instantiation File Quartus Prime " "Running Quartus Prime Create Instantiation File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549547533884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 07 11:52:13 2019 " "Processing started: Thu Feb 07 11:52:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549547533884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1549547533884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosII -c niosII --generate_inst_file=\"C:/Users/lsjsa/Desktop/Trabalho/SD/PBLSistemasDigitais/arbitro/module uart_rx.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosII -c niosII --generate_inst_file=\"C:/Users/lsjsa/Desktop/Trabalho/SD/PBLSistemasDigitais/arbitro/module uart_rx.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1549547533884 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx module uart_rx.v(10) " "Verilog HDL Parameter Declaration warning at module uart_rx.v(10): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/users/lsjsa/desktop/trabalho/sd/pblsistemasdigitais/arbitro/module uart_rx.v" "" { Text "/users/lsjsa/desktop/trabalho/sd/pblsistemasdigitais/arbitro/module uart_rx.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1549547535010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx module uart_rx.v(11) " "Verilog HDL Parameter Declaration warning at module uart_rx.v(11): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/users/lsjsa/desktop/trabalho/sd/pblsistemasdigitais/arbitro/module uart_rx.v" "" { Text "/users/lsjsa/desktop/trabalho/sd/pblsistemasdigitais/arbitro/module uart_rx.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1549547535010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx module uart_rx.v(12) " "Verilog HDL Parameter Declaration warning at module uart_rx.v(12): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/users/lsjsa/desktop/trabalho/sd/pblsistemasdigitais/arbitro/module uart_rx.v" "" { Text "/users/lsjsa/desktop/trabalho/sd/pblsistemasdigitais/arbitro/module uart_rx.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1549547535010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx module uart_rx.v(13) " "Verilog HDL Parameter Declaration warning at module uart_rx.v(13): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/users/lsjsa/desktop/trabalho/sd/pblsistemasdigitais/arbitro/module uart_rx.v" "" { Text "/users/lsjsa/desktop/trabalho/sd/pblsistemasdigitais/arbitro/module uart_rx.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1549547535010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx module uart_rx.v(14) " "Verilog HDL Parameter Declaration warning at module uart_rx.v(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/users/lsjsa/desktop/trabalho/sd/pblsistemasdigitais/arbitro/module uart_rx.v" "" { Text "/users/lsjsa/desktop/trabalho/sd/pblsistemasdigitais/arbitro/module uart_rx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1549547535011 ""}
{ "Error" "EVRFX_VERI_PARAM_HAS_NO_VALUE" "CLKS_PER_BIT module uart_rx.v(2) " "Verilog HDL error at module uart_rx.v(2): parameter \"CLKS_PER_BIT\" has no initial or actual value" {  } { { "/users/lsjsa/desktop/trabalho/sd/pblsistemasdigitais/arbitro/module uart_rx.v" "" { Text "/users/lsjsa/desktop/trabalho/sd/pblsistemasdigitais/arbitro/module uart_rx.v" 2 0 0 } }  } 0 10996 "Verilog HDL error at %2!s!: parameter \"%1!s!\" has no initial or actual value" 0 0 "Design Software" 0 -1 1549547535011 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Instantiation File 1  5 s Quartus Prime " "Quartus Prime Create Instantiation File was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549547535014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 07 11:52:15 2019 " "Processing ended: Thu Feb 07 11:52:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549547535014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549547535014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549547535014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1549547535014 ""}
