// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] data_0_V_read;
input  [5:0] data_1_V_read;
input  [5:0] data_2_V_read;
input  [5:0] data_3_V_read;
input  [5:0] data_4_V_read;
input  [5:0] data_5_V_read;
input  [5:0] data_6_V_read;
input  [5:0] data_7_V_read;
input  [5:0] data_8_V_read;
input  [5:0] data_9_V_read;
input  [5:0] data_10_V_read;
input  [5:0] data_11_V_read;
input  [5:0] data_12_V_read;
input  [5:0] data_13_V_read;
input  [5:0] data_14_V_read;
input  [5:0] data_15_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln64_fu_717_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] w26_V_address0;
reg    w26_V_ce0;
wire   [44:0] w26_V_q0;
reg   [0:0] do_init_reg_217;
reg   [3:0] w_index11_reg_233;
reg   [5:0] data_0_V_read12_rewind_reg_248;
reg   [5:0] data_1_V_read13_rewind_reg_262;
reg   [5:0] data_2_V_read14_rewind_reg_276;
reg   [5:0] data_3_V_read15_rewind_reg_290;
reg   [5:0] data_4_V_read16_rewind_reg_304;
reg   [5:0] data_5_V_read17_rewind_reg_318;
reg   [5:0] data_6_V_read18_rewind_reg_332;
reg   [5:0] data_7_V_read19_rewind_reg_346;
reg   [5:0] data_8_V_read20_rewind_reg_360;
reg   [5:0] data_9_V_read21_rewind_reg_374;
reg   [5:0] data_10_V_read22_rewind_reg_388;
reg   [5:0] data_11_V_read23_rewind_reg_402;
reg   [5:0] data_12_V_read24_rewind_reg_416;
reg   [5:0] data_13_V_read25_rewind_reg_430;
reg   [5:0] data_14_V_read26_rewind_reg_444;
reg   [5:0] data_15_V_read27_rewind_reg_458;
reg   [5:0] data_0_V_read12_phi_reg_472;
reg   [5:0] data_1_V_read13_phi_reg_484;
reg   [5:0] data_2_V_read14_phi_reg_496;
reg   [5:0] data_3_V_read15_phi_reg_508;
reg   [5:0] data_4_V_read16_phi_reg_520;
reg   [5:0] data_5_V_read17_phi_reg_532;
reg   [5:0] data_6_V_read18_phi_reg_544;
reg   [5:0] data_7_V_read19_phi_reg_556;
reg   [5:0] data_8_V_read20_phi_reg_568;
reg   [5:0] data_9_V_read21_phi_reg_580;
reg   [5:0] data_10_V_read22_phi_reg_592;
reg   [5:0] data_11_V_read23_phi_reg_604;
reg   [5:0] data_12_V_read24_phi_reg_616;
reg   [5:0] data_13_V_read25_phi_reg_628;
reg   [5:0] data_14_V_read26_phi_reg_640;
reg   [5:0] data_15_V_read27_phi_reg_652;
reg   [13:0] p_Val2_1110_reg_664;
reg   [13:0] p_Val2_108_reg_678;
reg   [13:0] p_Val2_6_reg_692;
reg   [0:0] ap_phi_mux_do_init_phi_fu_221_p6;
wire   [3:0] w_index_fu_711_p2;
reg   [3:0] w_index_reg_998;
reg   [0:0] icmp_ln64_reg_1003;
reg   [0:0] icmp_ln64_reg_1003_pp0_iter1_reg;
reg   [0:0] icmp_ln64_reg_1003_pp0_iter2_reg;
reg   [0:0] icmp_ln64_reg_1003_pp0_iter3_reg;
reg   [0:0] icmp_ln64_reg_1003_pp0_iter4_reg;
wire  signed [5:0] tmp_4_fu_723_p18;
reg  signed [5:0] tmp_4_reg_1007;
wire   [15:0] trunc_ln76_fu_761_p1;
reg  signed [15:0] trunc_ln76_reg_1013;
reg  signed [15:0] tmp_1_reg_1018;
reg  signed [12:0] tmp_5_reg_1023;
wire  signed [20:0] sext_ln1116_cast_fu_785_p1;
wire  signed [20:0] grp_fu_895_p2;
reg  signed [20:0] mul_ln1118_reg_1054;
wire  signed [20:0] grp_fu_901_p2;
reg  signed [20:0] mul_ln1118_22_reg_1059;
wire  signed [18:0] grp_fu_907_p2;
reg  signed [18:0] mul_ln1118_23_reg_1064;
wire   [13:0] acc_0_V_fu_809_p2;
reg    ap_enable_reg_pp0_iter5;
wire   [13:0] acc_1_V_fu_824_p2;
wire   [13:0] acc_2_V_fu_843_p2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_w_index11_phi_fu_237_p6;
reg   [5:0] ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6;
reg   [5:0] ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6;
reg   [5:0] ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6;
reg   [5:0] ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6;
reg   [5:0] ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6;
reg   [5:0] ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6;
reg   [5:0] ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6;
reg   [5:0] ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6;
reg   [5:0] ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6;
reg   [5:0] ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6;
reg   [5:0] ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6;
reg   [5:0] ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6;
reg   [5:0] ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6;
reg   [5:0] ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6;
reg   [5:0] ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6;
reg   [5:0] ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6;
reg   [5:0] ap_phi_mux_data_0_V_read12_phi_phi_fu_476_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_0_V_read12_phi_reg_472;
reg   [5:0] ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472;
reg   [5:0] ap_phi_mux_data_1_V_read13_phi_phi_fu_488_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_1_V_read13_phi_reg_484;
reg   [5:0] ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484;
reg   [5:0] ap_phi_mux_data_2_V_read14_phi_phi_fu_500_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_2_V_read14_phi_reg_496;
reg   [5:0] ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496;
reg   [5:0] ap_phi_mux_data_3_V_read15_phi_phi_fu_512_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_3_V_read15_phi_reg_508;
reg   [5:0] ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508;
reg   [5:0] ap_phi_mux_data_4_V_read16_phi_phi_fu_524_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_4_V_read16_phi_reg_520;
reg   [5:0] ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520;
reg   [5:0] ap_phi_mux_data_5_V_read17_phi_phi_fu_536_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_5_V_read17_phi_reg_532;
reg   [5:0] ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532;
reg   [5:0] ap_phi_mux_data_6_V_read18_phi_phi_fu_548_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_6_V_read18_phi_reg_544;
reg   [5:0] ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544;
reg   [5:0] ap_phi_mux_data_7_V_read19_phi_phi_fu_560_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_7_V_read19_phi_reg_556;
reg   [5:0] ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556;
reg   [5:0] ap_phi_mux_data_8_V_read20_phi_phi_fu_572_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_8_V_read20_phi_reg_568;
reg   [5:0] ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568;
reg   [5:0] ap_phi_mux_data_9_V_read21_phi_phi_fu_584_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_9_V_read21_phi_reg_580;
reg   [5:0] ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580;
reg   [5:0] ap_phi_mux_data_10_V_read22_phi_phi_fu_596_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_10_V_read22_phi_reg_592;
reg   [5:0] ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592;
reg   [5:0] ap_phi_mux_data_11_V_read23_phi_phi_fu_608_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_11_V_read23_phi_reg_604;
reg   [5:0] ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604;
reg   [5:0] ap_phi_mux_data_12_V_read24_phi_phi_fu_620_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_12_V_read24_phi_reg_616;
reg   [5:0] ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616;
reg   [5:0] ap_phi_mux_data_13_V_read25_phi_phi_fu_632_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_13_V_read25_phi_reg_628;
reg   [5:0] ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628;
reg   [5:0] ap_phi_mux_data_14_V_read26_phi_phi_fu_644_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_14_V_read26_phi_reg_640;
reg   [5:0] ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640;
reg   [5:0] ap_phi_mux_data_15_V_read27_phi_phi_fu_656_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_15_V_read27_phi_reg_652;
reg   [5:0] ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652;
wire   [63:0] zext_ln76_fu_706_p1;
wire   [13:0] trunc_ln7_fu_800_p4;
wire   [13:0] trunc_ln708_s_fu_815_p4;
wire   [11:0] trunc_ln708_60_fu_830_p4;
wire  signed [13:0] sext_ln708_fu_839_p1;
wire   [15:0] res_0_V_write_assign_fu_849_p3;
wire   [15:0] res_1_V_write_assign_fu_857_p3;
wire   [15:0] res_2_V_write_assign_fu_865_p3;
wire  signed [5:0] grp_fu_895_p0;
wire  signed [5:0] grp_fu_901_p0;
reg    grp_fu_895_ce;
reg    grp_fu_901_ce;
reg    grp_fu_907_ce;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_248;
reg    ap_condition_43;
reg    ap_condition_242;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
end

dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V #(
    .DataWidth( 45 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
w26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w26_V_address0),
    .ce0(w26_V_ce0),
    .q0(w26_V_q0)
);

myproject_axi_mux_164_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 6 ),
    .din4_WIDTH( 6 ),
    .din5_WIDTH( 6 ),
    .din6_WIDTH( 6 ),
    .din7_WIDTH( 6 ),
    .din8_WIDTH( 6 ),
    .din9_WIDTH( 6 ),
    .din10_WIDTH( 6 ),
    .din11_WIDTH( 6 ),
    .din12_WIDTH( 6 ),
    .din13_WIDTH( 6 ),
    .din14_WIDTH( 6 ),
    .din15_WIDTH( 6 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
myproject_axi_mux_164_6_1_1_U2265(
    .din0(ap_phi_mux_data_0_V_read12_phi_phi_fu_476_p4),
    .din1(ap_phi_mux_data_1_V_read13_phi_phi_fu_488_p4),
    .din2(ap_phi_mux_data_2_V_read14_phi_phi_fu_500_p4),
    .din3(ap_phi_mux_data_3_V_read15_phi_phi_fu_512_p4),
    .din4(ap_phi_mux_data_4_V_read16_phi_phi_fu_524_p4),
    .din5(ap_phi_mux_data_5_V_read17_phi_phi_fu_536_p4),
    .din6(ap_phi_mux_data_6_V_read18_phi_phi_fu_548_p4),
    .din7(ap_phi_mux_data_7_V_read19_phi_phi_fu_560_p4),
    .din8(ap_phi_mux_data_8_V_read20_phi_phi_fu_572_p4),
    .din9(ap_phi_mux_data_9_V_read21_phi_phi_fu_584_p4),
    .din10(ap_phi_mux_data_10_V_read22_phi_phi_fu_596_p4),
    .din11(ap_phi_mux_data_11_V_read23_phi_phi_fu_608_p4),
    .din12(ap_phi_mux_data_12_V_read24_phi_phi_fu_620_p4),
    .din13(ap_phi_mux_data_13_V_read25_phi_phi_fu_632_p4),
    .din14(ap_phi_mux_data_14_V_read26_phi_phi_fu_644_p4),
    .din15(ap_phi_mux_data_15_V_read27_phi_phi_fu_656_p4),
    .din16(w_index11_reg_233),
    .dout(tmp_4_fu_723_p18)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U2266(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_895_p0),
    .din1(trunc_ln76_reg_1013),
    .ce(grp_fu_895_ce),
    .dout(grp_fu_895_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U2267(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_901_p0),
    .din1(tmp_1_reg_1018),
    .ce(grp_fu_901_ce),
    .dout(grp_fu_901_p2)
);

myproject_axi_mul_mul_6s_13s_19_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 19 ))
myproject_axi_mul_mul_6s_13s_19_3_1_U2268(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_reg_1007),
    .din1(tmp_5_reg_1023),
    .ce(grp_fu_907_ce),
    .dout(grp_fu_907_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_0_preg[2] <= 1'b0;
        ap_return_0_preg[3] <= 1'b0;
        ap_return_0_preg[4] <= 1'b0;
        ap_return_0_preg[5] <= 1'b0;
        ap_return_0_preg[6] <= 1'b0;
        ap_return_0_preg[7] <= 1'b0;
        ap_return_0_preg[8] <= 1'b0;
        ap_return_0_preg[9] <= 1'b0;
        ap_return_0_preg[10] <= 1'b0;
        ap_return_0_preg[11] <= 1'b0;
        ap_return_0_preg[12] <= 1'b0;
        ap_return_0_preg[13] <= 1'b0;
        ap_return_0_preg[14] <= 1'b0;
        ap_return_0_preg[15] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
                        ap_return_0_preg[15 : 2] <= res_0_V_write_assign_fu_849_p3[15 : 2];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_1_preg[2] <= 1'b0;
        ap_return_1_preg[3] <= 1'b0;
        ap_return_1_preg[4] <= 1'b0;
        ap_return_1_preg[5] <= 1'b0;
        ap_return_1_preg[6] <= 1'b0;
        ap_return_1_preg[7] <= 1'b0;
        ap_return_1_preg[8] <= 1'b0;
        ap_return_1_preg[9] <= 1'b0;
        ap_return_1_preg[10] <= 1'b0;
        ap_return_1_preg[11] <= 1'b0;
        ap_return_1_preg[12] <= 1'b0;
        ap_return_1_preg[13] <= 1'b0;
        ap_return_1_preg[14] <= 1'b0;
        ap_return_1_preg[15] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
                        ap_return_1_preg[15 : 2] <= res_1_V_write_assign_fu_857_p3[15 : 2];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_2_preg[2] <= 1'b0;
        ap_return_2_preg[3] <= 1'b0;
        ap_return_2_preg[4] <= 1'b0;
        ap_return_2_preg[5] <= 1'b0;
        ap_return_2_preg[6] <= 1'b0;
        ap_return_2_preg[7] <= 1'b0;
        ap_return_2_preg[8] <= 1'b0;
        ap_return_2_preg[9] <= 1'b0;
        ap_return_2_preg[10] <= 1'b0;
        ap_return_2_preg[11] <= 1'b0;
        ap_return_2_preg[12] <= 1'b0;
        ap_return_2_preg[13] <= 1'b0;
        ap_return_2_preg[14] <= 1'b0;
        ap_return_2_preg[15] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
                        ap_return_2_preg[15 : 2] <= res_2_V_write_assign_fu_865_p3[15 : 2];
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472 <= data_0_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472 <= ap_phi_reg_pp0_iter0_data_0_V_read12_phi_reg_472;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592 <= data_10_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592 <= ap_phi_reg_pp0_iter0_data_10_V_read22_phi_reg_592;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604 <= data_11_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604 <= ap_phi_reg_pp0_iter0_data_11_V_read23_phi_reg_604;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616 <= data_12_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616 <= ap_phi_reg_pp0_iter0_data_12_V_read24_phi_reg_616;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628 <= data_13_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628 <= ap_phi_reg_pp0_iter0_data_13_V_read25_phi_reg_628;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640 <= data_14_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640 <= ap_phi_reg_pp0_iter0_data_14_V_read26_phi_reg_640;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652 <= data_15_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652 <= ap_phi_reg_pp0_iter0_data_15_V_read27_phi_reg_652;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484 <= data_1_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484 <= ap_phi_reg_pp0_iter0_data_1_V_read13_phi_reg_484;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496 <= data_2_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496 <= ap_phi_reg_pp0_iter0_data_2_V_read14_phi_reg_496;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508 <= data_3_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508 <= ap_phi_reg_pp0_iter0_data_3_V_read15_phi_reg_508;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520 <= data_4_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520 <= ap_phi_reg_pp0_iter0_data_4_V_read16_phi_reg_520;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532 <= data_5_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532 <= ap_phi_reg_pp0_iter0_data_5_V_read17_phi_reg_532;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544 <= data_6_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544 <= ap_phi_reg_pp0_iter0_data_6_V_read18_phi_reg_544;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556 <= data_7_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556 <= ap_phi_reg_pp0_iter0_data_7_V_read19_phi_reg_556;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568 <= data_8_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568 <= ap_phi_reg_pp0_iter0_data_8_V_read20_phi_reg_568;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_221_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580 <= data_9_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580 <= ap_phi_reg_pp0_iter0_data_9_V_read21_phi_reg_580;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_0_V_read12_phi_reg_472 <= ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_0_V_read12_phi_reg_472 <= ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_10_V_read22_phi_reg_592 <= ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_10_V_read22_phi_reg_592 <= ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_11_V_read23_phi_reg_604 <= ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_11_V_read23_phi_reg_604 <= ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_12_V_read24_phi_reg_616 <= ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_12_V_read24_phi_reg_616 <= ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_13_V_read25_phi_reg_628 <= ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_13_V_read25_phi_reg_628 <= ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_14_V_read26_phi_reg_640 <= ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_14_V_read26_phi_reg_640 <= ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_15_V_read27_phi_reg_652 <= ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_15_V_read27_phi_reg_652 <= ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_1_V_read13_phi_reg_484 <= ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_1_V_read13_phi_reg_484 <= ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_2_V_read14_phi_reg_496 <= ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_2_V_read14_phi_reg_496 <= ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_3_V_read15_phi_reg_508 <= ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_3_V_read15_phi_reg_508 <= ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_4_V_read16_phi_reg_520 <= ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_4_V_read16_phi_reg_520 <= ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_5_V_read17_phi_reg_532 <= ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_5_V_read17_phi_reg_532 <= ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_6_V_read18_phi_reg_544 <= ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_6_V_read18_phi_reg_544 <= ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_7_V_read19_phi_reg_556 <= ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_7_V_read19_phi_reg_556 <= ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_8_V_read20_phi_reg_568 <= ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_8_V_read20_phi_reg_568 <= ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((do_init_reg_217 == 1'd0)) begin
            data_9_V_read21_phi_reg_580 <= ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_9_V_read21_phi_reg_580 <= ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln64_reg_1003 == 1'd0))) begin
        do_init_reg_217 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1003 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_217 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd0))) begin
        p_Val2_108_reg_678 <= acc_1_V_fu_824_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_108_reg_678 <= 14'd67;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd0))) begin
        p_Val2_1110_reg_664 <= acc_2_V_fu_843_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_1110_reg_664 <= 14'd16300;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd0))) begin
        p_Val2_6_reg_692 <= acc_0_V_fu_809_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_6_reg_692 <= 14'd13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln64_reg_1003 == 1'd0))) begin
        w_index11_reg_233 <= w_index_reg_998;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1003 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index11_reg_233 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        data_0_V_read12_rewind_reg_248 <= data_0_V_read12_phi_reg_472;
        data_10_V_read22_rewind_reg_388 <= data_10_V_read22_phi_reg_592;
        data_11_V_read23_rewind_reg_402 <= data_11_V_read23_phi_reg_604;
        data_12_V_read24_rewind_reg_416 <= data_12_V_read24_phi_reg_616;
        data_13_V_read25_rewind_reg_430 <= data_13_V_read25_phi_reg_628;
        data_14_V_read26_rewind_reg_444 <= data_14_V_read26_phi_reg_640;
        data_15_V_read27_rewind_reg_458 <= data_15_V_read27_phi_reg_652;
        data_1_V_read13_rewind_reg_262 <= data_1_V_read13_phi_reg_484;
        data_2_V_read14_rewind_reg_276 <= data_2_V_read14_phi_reg_496;
        data_3_V_read15_rewind_reg_290 <= data_3_V_read15_phi_reg_508;
        data_4_V_read16_rewind_reg_304 <= data_4_V_read16_phi_reg_520;
        data_5_V_read17_rewind_reg_318 <= data_5_V_read17_phi_reg_532;
        data_6_V_read18_rewind_reg_332 <= data_6_V_read18_phi_reg_544;
        data_7_V_read19_rewind_reg_346 <= data_7_V_read19_phi_reg_556;
        data_8_V_read20_rewind_reg_360 <= data_8_V_read20_phi_reg_568;
        data_9_V_read21_rewind_reg_374 <= data_9_V_read21_phi_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln64_reg_1003 <= icmp_ln64_fu_717_p2;
        icmp_ln64_reg_1003_pp0_iter1_reg <= icmp_ln64_reg_1003;
        tmp_1_reg_1018 <= {{w26_V_q0[31:16]}};
        tmp_4_reg_1007 <= tmp_4_fu_723_p18;
        tmp_5_reg_1023 <= {{w26_V_q0[44:32]}};
        trunc_ln76_reg_1013 <= trunc_ln76_fu_761_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln64_reg_1003_pp0_iter2_reg <= icmp_ln64_reg_1003_pp0_iter1_reg;
        icmp_ln64_reg_1003_pp0_iter3_reg <= icmp_ln64_reg_1003_pp0_iter2_reg;
        icmp_ln64_reg_1003_pp0_iter4_reg <= icmp_ln64_reg_1003_pp0_iter3_reg;
        mul_ln1118_22_reg_1059 <= grp_fu_901_p2;
        mul_ln1118_23_reg_1064 <= grp_fu_907_p2;
        mul_ln1118_reg_1054 <= grp_fu_895_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_998 <= w_index_fu_711_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_0_V_read12_phi_phi_fu_476_p4 = ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6;
    end else begin
        ap_phi_mux_data_0_V_read12_phi_phi_fu_476_p4 = ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6 = data_0_V_read12_phi_reg_472;
    end else begin
        ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6 = data_0_V_read12_rewind_reg_248;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_10_V_read22_phi_phi_fu_596_p4 = ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6;
    end else begin
        ap_phi_mux_data_10_V_read22_phi_phi_fu_596_p4 = ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6 = data_10_V_read22_phi_reg_592;
    end else begin
        ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6 = data_10_V_read22_rewind_reg_388;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_11_V_read23_phi_phi_fu_608_p4 = ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6;
    end else begin
        ap_phi_mux_data_11_V_read23_phi_phi_fu_608_p4 = ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6 = data_11_V_read23_phi_reg_604;
    end else begin
        ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6 = data_11_V_read23_rewind_reg_402;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_12_V_read24_phi_phi_fu_620_p4 = ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6;
    end else begin
        ap_phi_mux_data_12_V_read24_phi_phi_fu_620_p4 = ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6 = data_12_V_read24_phi_reg_616;
    end else begin
        ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6 = data_12_V_read24_rewind_reg_416;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_13_V_read25_phi_phi_fu_632_p4 = ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6;
    end else begin
        ap_phi_mux_data_13_V_read25_phi_phi_fu_632_p4 = ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6 = data_13_V_read25_phi_reg_628;
    end else begin
        ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6 = data_13_V_read25_rewind_reg_430;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_14_V_read26_phi_phi_fu_644_p4 = ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6;
    end else begin
        ap_phi_mux_data_14_V_read26_phi_phi_fu_644_p4 = ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6 = data_14_V_read26_phi_reg_640;
    end else begin
        ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6 = data_14_V_read26_rewind_reg_444;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_15_V_read27_phi_phi_fu_656_p4 = ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6;
    end else begin
        ap_phi_mux_data_15_V_read27_phi_phi_fu_656_p4 = ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6 = data_15_V_read27_phi_reg_652;
    end else begin
        ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6 = data_15_V_read27_rewind_reg_458;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_1_V_read13_phi_phi_fu_488_p4 = ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6;
    end else begin
        ap_phi_mux_data_1_V_read13_phi_phi_fu_488_p4 = ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6 = data_1_V_read13_phi_reg_484;
    end else begin
        ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6 = data_1_V_read13_rewind_reg_262;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_2_V_read14_phi_phi_fu_500_p4 = ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6;
    end else begin
        ap_phi_mux_data_2_V_read14_phi_phi_fu_500_p4 = ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6 = data_2_V_read14_phi_reg_496;
    end else begin
        ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6 = data_2_V_read14_rewind_reg_276;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_3_V_read15_phi_phi_fu_512_p4 = ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6;
    end else begin
        ap_phi_mux_data_3_V_read15_phi_phi_fu_512_p4 = ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6 = data_3_V_read15_phi_reg_508;
    end else begin
        ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6 = data_3_V_read15_rewind_reg_290;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_4_V_read16_phi_phi_fu_524_p4 = ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6;
    end else begin
        ap_phi_mux_data_4_V_read16_phi_phi_fu_524_p4 = ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6 = data_4_V_read16_phi_reg_520;
    end else begin
        ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6 = data_4_V_read16_rewind_reg_304;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_5_V_read17_phi_phi_fu_536_p4 = ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6;
    end else begin
        ap_phi_mux_data_5_V_read17_phi_phi_fu_536_p4 = ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6 = data_5_V_read17_phi_reg_532;
    end else begin
        ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6 = data_5_V_read17_rewind_reg_318;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_6_V_read18_phi_phi_fu_548_p4 = ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6;
    end else begin
        ap_phi_mux_data_6_V_read18_phi_phi_fu_548_p4 = ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6 = data_6_V_read18_phi_reg_544;
    end else begin
        ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6 = data_6_V_read18_rewind_reg_332;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_7_V_read19_phi_phi_fu_560_p4 = ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6;
    end else begin
        ap_phi_mux_data_7_V_read19_phi_phi_fu_560_p4 = ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6 = data_7_V_read19_phi_reg_556;
    end else begin
        ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6 = data_7_V_read19_rewind_reg_346;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_8_V_read20_phi_phi_fu_572_p4 = ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6;
    end else begin
        ap_phi_mux_data_8_V_read20_phi_phi_fu_572_p4 = ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6 = data_8_V_read20_phi_reg_568;
    end else begin
        ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6 = data_8_V_read20_rewind_reg_360;
    end
end

always @ (*) begin
    if (((do_init_reg_217 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_data_9_V_read21_phi_phi_fu_584_p4 = ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6;
    end else begin
        ap_phi_mux_data_9_V_read21_phi_phi_fu_584_p4 = ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln64_reg_1003_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6 = data_9_V_read21_phi_reg_580;
    end else begin
        ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6 = data_9_V_read21_rewind_reg_374;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_248)) begin
        if ((icmp_ln64_reg_1003 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_221_p6 = 1'd1;
        end else if ((icmp_ln64_reg_1003 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_221_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_221_p6 = do_init_reg_217;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_221_p6 = do_init_reg_217;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_248)) begin
        if ((icmp_ln64_reg_1003 == 1'd1)) begin
            ap_phi_mux_w_index11_phi_fu_237_p6 = 4'd0;
        end else if ((icmp_ln64_reg_1003 == 1'd0)) begin
            ap_phi_mux_w_index11_phi_fu_237_p6 = w_index_reg_998;
        end else begin
            ap_phi_mux_w_index11_phi_fu_237_p6 = w_index11_reg_233;
        end
    end else begin
        ap_phi_mux_w_index11_phi_fu_237_p6 = w_index11_reg_233;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_fu_717_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_return_0 = res_0_V_write_assign_fu_849_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_return_1 = res_1_V_write_assign_fu_857_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1003_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_return_2 = res_2_V_write_assign_fu_865_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_895_ce = 1'b1;
    end else begin
        grp_fu_895_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_901_ce = 1'b1;
    end else begin
        grp_fu_901_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_907_ce = 1'b1;
    end else begin
        grp_fu_907_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w26_V_ce0 = 1'b1;
    end else begin
        w26_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_809_p2 = (p_Val2_6_reg_692 + trunc_ln7_fu_800_p4);

assign acc_1_V_fu_824_p2 = (p_Val2_108_reg_678 + trunc_ln708_s_fu_815_p4);

assign acc_2_V_fu_843_p2 = ($signed(p_Val2_1110_reg_664) + $signed(sext_ln708_fu_839_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_242 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_248 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_43 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_data_0_V_read12_phi_reg_472 = 'bx;

assign ap_phi_reg_pp0_iter0_data_10_V_read22_phi_reg_592 = 'bx;

assign ap_phi_reg_pp0_iter0_data_11_V_read23_phi_reg_604 = 'bx;

assign ap_phi_reg_pp0_iter0_data_12_V_read24_phi_reg_616 = 'bx;

assign ap_phi_reg_pp0_iter0_data_13_V_read25_phi_reg_628 = 'bx;

assign ap_phi_reg_pp0_iter0_data_14_V_read26_phi_reg_640 = 'bx;

assign ap_phi_reg_pp0_iter0_data_15_V_read27_phi_reg_652 = 'bx;

assign ap_phi_reg_pp0_iter0_data_1_V_read13_phi_reg_484 = 'bx;

assign ap_phi_reg_pp0_iter0_data_2_V_read14_phi_reg_496 = 'bx;

assign ap_phi_reg_pp0_iter0_data_3_V_read15_phi_reg_508 = 'bx;

assign ap_phi_reg_pp0_iter0_data_4_V_read16_phi_reg_520 = 'bx;

assign ap_phi_reg_pp0_iter0_data_5_V_read17_phi_reg_532 = 'bx;

assign ap_phi_reg_pp0_iter0_data_6_V_read18_phi_reg_544 = 'bx;

assign ap_phi_reg_pp0_iter0_data_7_V_read19_phi_reg_556 = 'bx;

assign ap_phi_reg_pp0_iter0_data_8_V_read20_phi_reg_568 = 'bx;

assign ap_phi_reg_pp0_iter0_data_9_V_read21_phi_reg_580 = 'bx;

assign grp_fu_895_p0 = sext_ln1116_cast_fu_785_p1;

assign grp_fu_901_p0 = sext_ln1116_cast_fu_785_p1;

assign icmp_ln64_fu_717_p2 = ((ap_phi_mux_w_index11_phi_fu_237_p6 == 4'd15) ? 1'b1 : 1'b0);

assign res_0_V_write_assign_fu_849_p3 = {{acc_0_V_fu_809_p2}, {2'd0}};

assign res_1_V_write_assign_fu_857_p3 = {{acc_1_V_fu_824_p2}, {2'd0}};

assign res_2_V_write_assign_fu_865_p3 = {{acc_2_V_fu_843_p2}, {2'd0}};

assign sext_ln1116_cast_fu_785_p1 = tmp_4_reg_1007;

assign sext_ln708_fu_839_p1 = $signed(trunc_ln708_60_fu_830_p4);

assign trunc_ln708_60_fu_830_p4 = {{mul_ln1118_23_reg_1064[18:7]}};

assign trunc_ln708_s_fu_815_p4 = {{mul_ln1118_22_reg_1059[20:7]}};

assign trunc_ln76_fu_761_p1 = w26_V_q0[15:0];

assign trunc_ln7_fu_800_p4 = {{mul_ln1118_reg_1054[20:7]}};

assign w26_V_address0 = zext_ln76_fu_706_p1;

assign w_index_fu_711_p2 = (4'd1 + ap_phi_mux_w_index11_phi_fu_237_p6);

assign zext_ln76_fu_706_p1 = ap_phi_mux_w_index11_phi_fu_237_p6;

always @ (posedge ap_clk) begin
    ap_return_0_preg[1:0] <= 2'b00;
    ap_return_1_preg[1:0] <= 2'b00;
    ap_return_2_preg[1:0] <= 2'b00;
end

endmodule //dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s
