<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: stm32_otg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32__otg_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">stm32_otg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32__otg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">    Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">        http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @file    OTGv1/stm32_otg.h</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @brief   STM32 OTG registers layout header.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * @addtogroup USB</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#ifndef STM32_OTG_H</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define STM32_OTG_H</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * @brief   OTG_FS FIFO memory size in words.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaa1078ee08931a735c0a9e4490c02429d">   31</a></span>&#160;<span class="preprocessor">#define STM32_OTG1_FIFO_MEM_SIZE        320</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * @brief   OTG_HS FIFO memory size in words.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga203288c87b11a5e3400560f6834dd72a">   36</a></span>&#160;<span class="preprocessor">#define STM32_OTG2_FIFO_MEM_SIZE        1024</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * @brief   Host channel registers group.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structstm32__otg__host__chn__t.html">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structstm32__otg__host__chn__t.html#ab903729df4b80c53cda1fbc0c75219c4">   42</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__host__chn__t.html#ab903729df4b80c53cda1fbc0c75219c4">HCCHAR</a>;     <span class="comment">/**&lt; @brief Host channel characteristics</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd8;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structstm32__otg__host__chn__t.html#a838f3b420837c743a85b1d1e1d60a575">   45</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__host__chn__t.html#a838f3b420837c743a85b1d1e1d60a575">HCINT</a>;      <span class="comment">/**&lt; @brief Host channel interrupt register.*/</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structstm32__otg__host__chn__t.html#abce3f9ffc9874ac28913a1673f7e327f">   46</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__host__chn__t.html#abce3f9ffc9874ac28913a1673f7e327f">HCINTMSK</a>;   <span class="comment">/**&lt; @brief Host channel interrupt mask</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structstm32__otg__host__chn__t.html#a2b0a37ecdcb16eb953648a5349325816">   48</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__host__chn__t.html#a2b0a37ecdcb16eb953648a5349325816">HCTSIZ</a>;     <span class="comment">/**&lt; @brief Host channel transfer size</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd14;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd18;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd1c;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;} <a class="code" href="structstm32__otg__host__chn__t.html">stm32_otg_host_chn_t</a>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * @brief   Device input endpoint registers group.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structstm32__otg__in__ep__t.html">   58</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structstm32__otg__in__ep__t.html#a28e8a1a32a6572e3d52918aa314714a3">   59</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__in__ep__t.html#a28e8a1a32a6572e3d52918aa314714a3">DIEPCTL</a>;    <span class="comment">/**&lt; @brief Device control IN endpoint</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">                                            control register.               */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd4;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structstm32__otg__in__ep__t.html#a972bf13ae9541a28375fa6178e344e63">   62</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__in__ep__t.html#a972bf13ae9541a28375fa6178e344e63">DIEPINT</a>;    <span class="comment">/**&lt; @brief Device IN endpoint interrupt</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keyword">volatile</span> uint32_t resvdC;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structstm32__otg__in__ep__t.html#a76af182adc28b3ca4e9c6578f3db9d2d">   65</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__in__ep__t.html#a76af182adc28b3ca4e9c6578f3db9d2d">DIEPTSIZ</a>;   <span class="comment">/**&lt; @brief Device IN endpoint transfer size</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd14;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structstm32__otg__in__ep__t.html#aa34c5a132c611232ecd45667c96ef8c8">   68</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__in__ep__t.html#aa34c5a132c611232ecd45667c96ef8c8">DTXFSTS</a>;    <span class="comment">/**&lt; @brief Device IN endpoint transmit FIFO</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">                                            status register.                */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd1C;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;} <a class="code" href="structstm32__otg__in__ep__t.html">stm32_otg_in_ep_t</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> * @brief   Device output endpoint registers group.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structstm32__otg__out__ep__t.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structstm32__otg__out__ep__t.html#a1e263b0f30a7e3734764573366896714">   77</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__out__ep__t.html#a1e263b0f30a7e3734764573366896714">DOEPCTL</a>;    <span class="comment">/**&lt; @brief Device control OUT endpoint</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">                                            control register.               */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd4;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structstm32__otg__out__ep__t.html#a763986df0804c15285d305a0534fb1ad">   80</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__out__ep__t.html#a763986df0804c15285d305a0534fb1ad">DOEPINT</a>;    <span class="comment">/**&lt; @brief Device OUT endpoint interrupt</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keyword">volatile</span> uint32_t resvdC;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structstm32__otg__out__ep__t.html#a625856c269b4ec2a79a457074102d135">   83</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__out__ep__t.html#a625856c269b4ec2a79a457074102d135">DOEPTSIZ</a>;   <span class="comment">/**&lt; @brief Device OUT endpoint transfer</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">                                            size register.                  */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd14;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd18;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd1C;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;} <a class="code" href="structstm32__otg__out__ep__t.html">stm32_otg_out_ep_t</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * @brief   USB registers memory map.</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html">   93</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#af9d351dd448f8a18550337ddbae00c78">   94</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#af9d351dd448f8a18550337ddbae00c78">GOTGCTL</a>;    <span class="comment">/**&lt; @brief OTG control and status register.*/</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a8cbaceb4f820740e7157cd9f0c941e1e">   95</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a8cbaceb4f820740e7157cd9f0c941e1e">GOTGINT</a>;    <span class="comment">/**&lt; @brief OTG interrupt register.         */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#ace6b8f0fc465e1240ce5580cbfd8146d">   96</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#ace6b8f0fc465e1240ce5580cbfd8146d">GAHBCFG</a>;    <span class="comment">/**&lt; @brief AHB configuration register.     */</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a83fd4716b17dab43a73350c062647f27">   97</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a83fd4716b17dab43a73350c062647f27">GUSBCFG</a>;    <span class="comment">/**&lt; @brief USB configuration register.     */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#aea907a5347af44f32b86c7fc3a147cdf">   98</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#aea907a5347af44f32b86c7fc3a147cdf">GRSTCTL</a>;    <span class="comment">/**&lt; @brief Reset register size.            */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a6b29a4f0cafdb5f3cb74efff46fa03fa">   99</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a6b29a4f0cafdb5f3cb74efff46fa03fa">GINTSTS</a>;    <span class="comment">/**&lt; @brief Interrupt register.             */</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#ad1d8d6f04d93fb4100395112e4ac3bf7">  100</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#ad1d8d6f04d93fb4100395112e4ac3bf7">GINTMSK</a>;    <span class="comment">/**&lt; @brief Interrupt mask register.        */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#ad7c1e24a2bdeb91bf04bf0626d2c7f14">  101</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#ad7c1e24a2bdeb91bf04bf0626d2c7f14">GRXSTSR</a>;    <span class="comment">/**&lt; @brief Receive status debug read</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a8245f7a59934409562f436bc54309ae3">  103</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a8245f7a59934409562f436bc54309ae3">GRXSTSP</a>;    <span class="comment">/**&lt; @brief Receive status read/pop</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#aed1be6f47260ec15dc730e92d989170f">  105</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#aed1be6f47260ec15dc730e92d989170f">GRXFSIZ</a>;    <span class="comment">/**&lt; @brief Receive FIFO size register.     */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#ab9a86ca0647bf9d5f77e99edbc9300aa">  106</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#ab9a86ca0647bf9d5f77e99edbc9300aa">DIEPTXF0</a>;   <span class="comment">/**&lt; @brief Endpoint 0 transmit FIFO size</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a1245d569caf9cc76ef6af4a458ad071c">  108</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a1245d569caf9cc76ef6af4a458ad071c">HNPTXSTS</a>;   <span class="comment">/**&lt; @brief Non-periodic transmit FIFO/queue</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">                                            status register.                */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd30;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd34;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#af7c500df10b61985ce426381923a774f">  112</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#af7c500df10b61985ce426381923a774f">GCCFG</a>;      <span class="comment">/**&lt; @brief General core configuration.     */</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a3bb8db025195045b6581efdbc8e07aa8">  113</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a3bb8db025195045b6581efdbc8e07aa8">CID</a>;        <span class="comment">/**&lt; @brief Core ID register.               */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd58[48];</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a88d7f530f396f12a5651847586791c54">  115</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a88d7f530f396f12a5651847586791c54">HPTXFSIZ</a>;   <span class="comment">/**&lt; @brief Host periodic transmit FIFO size</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a6488b1c6712f18f09c6148583e5afa8b">  117</a></span>&#160;  <span class="keyword">volatile</span> uint32_t DIEPTXF[15];<span class="comment">/**&lt; @brief Device IN endpoint transmit FIFO</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">                                            size registers.                 */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd140[176];</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a5d7b5a8cf933cbbcad8c86dee3e7cfb9">  120</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a5d7b5a8cf933cbbcad8c86dee3e7cfb9">HCFG</a>;       <span class="comment">/**&lt; @brief Host configuration register.    */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a5b614b358c7fa534b88e6360b05532ee">  121</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a5b614b358c7fa534b88e6360b05532ee">HFIR</a>;       <span class="comment">/**&lt; @brief Host frame interval register.   */</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a6149a7a2da7c61572a90e481f8484128">  122</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a6149a7a2da7c61572a90e481f8484128">HFNUM</a>;      <span class="comment">/**&lt; @brief Host frame number/frame time</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">                                            Remaining register.             */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd40C;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#adc5affac48c6ba794e4a579db83bf9ce">  125</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#adc5affac48c6ba794e4a579db83bf9ce">HPTXSTS</a>;    <span class="comment">/**&lt; @brief Host periodic transmit FIFO/queue</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">                                            status register.                */</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#ab67817e59e3e136405ab48ead7b9085a">  127</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#ab67817e59e3e136405ab48ead7b9085a">HAINT</a>;      <span class="comment">/**&lt; @brief Host all channels interrupt</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a507ffc5752d327930126b5b014cba746">  129</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a507ffc5752d327930126b5b014cba746">HAINTMSK</a>;   <span class="comment">/**&lt; @brief Host all channels interrupt mask</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd41C[9];</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a222b4598ade50cce51f47b59fd9afb66">  132</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a222b4598ade50cce51f47b59fd9afb66">HPRT</a>;       <span class="comment">/**&lt; @brief Host port control and status</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd444[47];</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#ae9b951af634f835fdff4a57ed8d99843">  135</a></span>&#160;  <a class="code" href="structstm32__otg__host__chn__t.html">stm32_otg_host_chn_t</a> hc[16];  <span class="comment">/**&lt; @brief Host channels array.            */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd700[64];</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a137f0c649a7f3b6c34c94115f88185ad">  137</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a137f0c649a7f3b6c34c94115f88185ad">DCFG</a>;       <span class="comment">/**&lt; @brief Device configuration register.  */</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a9b67fbf335172803adbc7481c4897b4f">  138</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a9b67fbf335172803adbc7481c4897b4f">DCTL</a>;       <span class="comment">/**&lt; @brief Device control register.        */</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a6104c7ab2e4d889606c6ca6b158bcf1a">  139</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a6104c7ab2e4d889606c6ca6b158bcf1a">DSTS</a>;       <span class="comment">/**&lt; @brief Device status register.         */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd80C;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a77c8ef2bca6312afa37aee0d0b468c5b">  141</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a77c8ef2bca6312afa37aee0d0b468c5b">DIEPMSK</a>;    <span class="comment">/**&lt; @brief Device IN endpoint common</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">                                            interrupt mask register.        */</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#afcc9956280564158de8ec0ff7fe79ba5">  143</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#afcc9956280564158de8ec0ff7fe79ba5">DOEPMSK</a>;    <span class="comment">/**&lt; @brief Device OUT endpoint common</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">                                            interrupt mask register.        */</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a4369b817aff4d3572254f03a4e36a936">  145</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a4369b817aff4d3572254f03a4e36a936">DAINT</a>;      <span class="comment">/**&lt; @brief Device all endpoints interrupt</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#aa07bb2db759f1873754df097c9ed4a82">  147</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#aa07bb2db759f1873754df097c9ed4a82">DAINTMSK</a>;   <span class="comment">/**&lt; @brief Device all endpoints interrupt</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">                                            mask register.                  */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd820;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd824;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#abc793a1436fa5e68db1aa07ba410f001">  151</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#abc793a1436fa5e68db1aa07ba410f001">DVBUSDIS</a>;   <span class="comment">/**&lt; @brief Device VBUS discharge time</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a6b8a02b7dcd09725471541670f68a752">  153</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a6b8a02b7dcd09725471541670f68a752">DVBUSPULSE</a>; <span class="comment">/**&lt; @brief Device VBUS pulsing time</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd830;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#aa6d6bb35b6746ba5752f866c65c29577">  156</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#aa6d6bb35b6746ba5752f866c65c29577">DIEPEMPMSK</a>; <span class="comment">/**&lt; @brief Device IN endpoint FIFO empty</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">                                            interrupt mask register.        */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd838;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd83C;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd840[16];</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd880[16];</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keyword">volatile</span> uint32_t resvd8C0[16];</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a5bf4b1273a5c5067527d06b8700c811d">  163</a></span>&#160;  <a class="code" href="structstm32__otg__in__ep__t.html">stm32_otg_in_ep_t</a> ie[16];     <span class="comment">/**&lt; @brief Input endpoints.                */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#aace4a187e5d0aa85b2c732be9ae76395">  164</a></span>&#160;  <a class="code" href="structstm32__otg__out__ep__t.html">stm32_otg_out_ep_t</a> oe[16];    <span class="comment">/**&lt; @brief Output endpoints.               */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keyword">volatile</span> uint32_t resvdD00[64];</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structstm32__otg__t.html#a4381c6c625bbb294f1fc0d91698cba5f">  166</a></span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structstm32__otg__t.html#a4381c6c625bbb294f1fc0d91698cba5f">PCGCCTL</a>;    <span class="comment">/**&lt; @brief Power and clock gating control</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">                                            register.                       */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keyword">volatile</span> uint32_t resvdE04[127];</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keyword">volatile</span> uint32_t FIFO[16][1024];</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;} <a class="code" href="structstm32__otg__t.html">stm32_otg_t</a>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * @name GOTGCTL register bit definitions</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad8224d42e482c2a71c7b755268703930">  176</a></span>&#160;<span class="preprocessor">#define GOTGCTL_BSVLD           (1U&lt;&lt;19)    </span><span class="comment">/**&lt; B-Session Valid.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gab9602576056be01210d5adc647f317ad">  177</a></span>&#160;<span class="preprocessor">#define GOTGCTL_ASVLD           (1U&lt;&lt;18)    </span><span class="comment">/**&lt; A-Session Valid.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga3a084c0b5f24e038db032d3a3537d608">  178</a></span>&#160;<span class="preprocessor">#define GOTGCTL_DBCT            (1U&lt;&lt;17)    </span><span class="comment">/**&lt; Long/Short debounce time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga9c9b24dd2bc6ebf3fa3452f1feb2e825">  179</a></span>&#160;<span class="preprocessor">#define GOTGCTL_CIDSTS          (1U&lt;&lt;16)    </span><span class="comment">/**&lt; Connector ID status.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define GOTGCTL_EHEN            (1U&lt;&lt;12)</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga9b5305de3a3e6847e445b1b53f220706">  181</a></span>&#160;<span class="preprocessor">#define GOTGCTL_DHNPEN          (1U&lt;&lt;11)    </span><span class="comment">/**&lt; Device HNP enabled.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaea27d66041e6e6978c17ca9ea4f0a46b">  182</a></span>&#160;<span class="preprocessor">#define GOTGCTL_HSHNPEN         (1U&lt;&lt;10)    </span><span class="comment">/**&lt; Host Set HNP enable.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga3e4b1e2886462859f90d76bfc8f0a89f">  183</a></span>&#160;<span class="preprocessor">#define GOTGCTL_HNPRQ           (1U&lt;&lt;9)     </span><span class="comment">/**&lt; HNP request.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga784bbef5cd3c6acb392a293e254c973c">  184</a></span>&#160;<span class="preprocessor">#define GOTGCTL_HNGSCS          (1U&lt;&lt;8)     </span><span class="comment">/**&lt; Host negotiation success.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define GOTGCTL_BVALOVAL        (1U&lt;&lt;7)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define GOTGCTL_BVALOEN         (1U&lt;&lt;6)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define GOTGCTL_AVALOVAL        (1U&lt;&lt;5)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define GOTGCTL_AVALOEN         (1U&lt;&lt;4)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define GOTGCTL_VBVALOVAL       (1U&lt;&lt;3)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define GOTGCTL_VBVALOEN        (1U&lt;&lt;2)</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad18e525fbd6366775d79c3677850dfc7">  191</a></span>&#160;<span class="preprocessor">#define GOTGCTL_SRQ             (1U&lt;&lt;1)     </span><span class="comment">/**&lt; Session request.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gabaf98c0f3da89ef2ed90c6dbd1ce70b8">  192</a></span>&#160;<span class="preprocessor">#define GOTGCTL_SRQSCS          (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Session request success.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> * @name GOTGINT register bit definitions</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga22ff13695593dfc793cb7eb254ce6e33">  199</a></span>&#160;<span class="preprocessor">#define GOTGINT_DBCDNE          (1U&lt;&lt;19)    </span><span class="comment">/**&lt; Debounce done.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gabaf3b853127232bf3da57d5d61d5e30e">  200</a></span>&#160;<span class="preprocessor">#define GOTGINT_ADTOCHG         (1U&lt;&lt;18)    </span><span class="comment">/**&lt; A-Device timeout change.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga9085873ac418a57a81772a171809c4d0">  201</a></span>&#160;<span class="preprocessor">#define GOTGINT_HNGDET          (1U&lt;&lt;17)    </span><span class="comment">/**&lt; Host negotiation detected. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga06abcb4e813caeb2dd395012982a3151">  202</a></span>&#160;<span class="preprocessor">#define GOTGINT_HNSSCHG         (1U&lt;&lt;9)     </span><span class="comment">/**&lt; Host negotiation success</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">                                                 status change.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define GOTGINT_SRSSCHG         (1U&lt;&lt;8)     </span><span class="comment">/**&lt; Session request success</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga497e83d54cc2b2773f78f94f5e583f09">  205</a></span>&#160;<span class="comment">                                                 status change.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define GOTGINT_SEDET           (1U&lt;&lt;2)     </span><span class="comment">/**&lt; Session end detected.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gafb165d3d5d728d8296650e1c97e14ca9">  208</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * @name GAHBCFG register bit definitions</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define GAHBCFG_PTXFELVL        (1U&lt;&lt;8)     </span><span class="comment">/**&lt; Periodic TxFIFO empty</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">                                                 level.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gac29a6a73ad3941aa58f5e11d1e77a884">  215</a></span>&#160;<span class="preprocessor">#define GAHBCFG_TXFELVL         (1U&lt;&lt;7)     </span><span class="comment">/**&lt; Non-periodic TxFIFO empty</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">                                                 level.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define GAHBCFG_DMAEN           (1U&lt;&lt;5)     </span><span class="comment">/**&lt; DMA enable (HS only).      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga6c93988339708a70a4a51622ece8855a">  218</a></span>&#160;<span class="preprocessor">#define GAHBCFG_HBSTLEN_MASK    (15U&lt;&lt;1)    </span><span class="comment">/**&lt; Burst length/type mask (HS</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">                                                 only).                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define GAHBCFG_HBSTLEN(n)      ((n)&lt;&lt;1)    </span><span class="comment">/**&lt; Burst length/type (HS</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaf86b47c8a57d571516e62bdfa867e054">  221</a></span>&#160;<span class="comment">                                                 only).                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga02fb50b2d2e7b19caa97c2a0b0615d33">  222</a></span>&#160;<span class="preprocessor">#define GAHBCFG_GINTMSK         (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Global interrupt mask.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaaccaef1d48315757403df752526184a7">  225</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> * @name GUSBCFG register bit definitions</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaf54cd6d35bee75c8c43fdb36c36a6def">  229</a></span>&#160;<span class="preprocessor">#define GUSBCFG_CTXPKT          (1U&lt;&lt;31)    </span><span class="comment">/**&lt; Corrupt Tx packet.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define GUSBCFG_FDMOD           (1U&lt;&lt;30)    </span><span class="comment">/**&lt; Force Device Mode.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define GUSBCFG_FHMOD           (1U&lt;&lt;29)    </span><span class="comment">/**&lt; Force Host Mode.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define GUSBCFG_TRDT_MASK       (15U&lt;&lt;10)   </span><span class="comment">/**&lt; USB Turnaround time field</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define GUSBCFG_TRDT(n)         ((n)&lt;&lt;10)   </span><span class="comment">/**&lt; USB Turnaround time field</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">                                                 value.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga7df6b32ec41006ecb6bb55a8976ca75f">  236</a></span>&#160;<span class="preprocessor">#define GUSBCFG_HNPCAP          (1U&lt;&lt;9)     </span><span class="comment">/**&lt; HNP-Capable.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga27a62bb2f1697253027a45051755ada7">  237</a></span>&#160;<span class="preprocessor">#define GUSBCFG_SRPCAP          (1U&lt;&lt;8)     </span><span class="comment">/**&lt; SRP-Capable.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gacb7ea2b726b4ab4b79bdb5f8a44c0994">  238</a></span>&#160;<span class="preprocessor">#define GUSBCFG_PHYSEL          (1U&lt;&lt;6)     </span><span class="comment">/**&lt; USB 2.0 High-Speed PHY or</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga88e02327bce756f66848935679df2fd6">  239</a></span>&#160;<span class="comment">                                                 USB 1.1 Full-Speed serial</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">                                                 transceiver Select.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define GUSBCFG_TOCAL_MASK      (7U&lt;&lt;0)     </span><span class="comment">/**&lt; HS/FS timeout calibration</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga9647bc64d039830591631f5154c7dc38">  242</a></span>&#160;<span class="comment">                                                 field mask.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define GUSBCFG_TOCAL(n)        ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; HS/FS timeout calibration</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">                                                 field value.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga5bc6bc601d818894bb09027ee69102a3">  246</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad7cf6d624034c384f416448bb89cfcf3">  247</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gab2c978990236f31d95b5311a6be5fe77">  248</a></span>&#160;<span class="comment"> * @name GRSTCTL register bit definitions</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define GRSTCTL_AHBIDL          (1U&lt;&lt;31)    </span><span class="comment">/**&lt; AHB Master Idle.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define GRSTCTL_TXFNUM_MASK     (31U&lt;&lt;6)    </span><span class="comment">/**&lt; TxFIFO number field mask.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8292d2b2c45d196967d451fcd2c32460">  253</a></span>&#160;<span class="preprocessor">#define GRSTCTL_TXFNUM(n)       ((n)&lt;&lt;6)    </span><span class="comment">/**&lt; TxFIFO number field value. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define GRSTCTL_TXFFLSH         (1U&lt;&lt;5)     </span><span class="comment">/**&lt; TxFIFO flush.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define GRSTCTL_RXFFLSH         (1U&lt;&lt;4)     </span><span class="comment">/**&lt; RxFIFO flush.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gadd0de48f23d23402ef198e21fc1a5e36">  256</a></span>&#160;<span class="preprocessor">#define GRSTCTL_FCRST           (1U&lt;&lt;2)     </span><span class="comment">/**&lt; Host frame counter reset.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define GRSTCTL_HSRST           (1U&lt;&lt;1)     </span><span class="comment">/**&lt; HClk soft reset.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define GRSTCTL_CSRST           (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Core soft reset.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> * @name GINTSTS register bit definitions</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define GINTSTS_WKUPINT         (1U&lt;&lt;31)    </span><span class="comment">/**&lt; Resume/Remote wakeup</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga705bf5ebb0ab837b49c58295bca9b30d">  266</a></span>&#160;<span class="comment">                                                 detected interrupt.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad32d459b9781ada4c4cf7b63a7b731ff">  267</a></span>&#160;<span class="preprocessor">#define GINTSTS_SRQINT          (1U&lt;&lt;30)    </span><span class="comment">/**&lt; Session request/New session</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga625ee70f82d2f6c17958232f3c3e75fe">  268</a></span>&#160;<span class="comment">                                                 detected interrupt.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8eb12ea9de7beb6caf4bdfc556d5bc4a">  269</a></span>&#160;<span class="preprocessor">#define GINTSTS_DISCINT         (1U&lt;&lt;29)    </span><span class="comment">/**&lt; Disconnect detected</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga45cd7d1f97047c2d06cf314b80478550">  270</a></span>&#160;<span class="comment">                                                 interrupt.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga83e543e3df20678fa3e20f9bb40544ff">  271</a></span>&#160;<span class="preprocessor">#define GINTSTS_CIDSCHG         (1U&lt;&lt;28)    </span><span class="comment">/**&lt; Connector ID status change.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gae2c76ca932ec3dafb8d8adb95c64af7b">  272</a></span>&#160;<span class="preprocessor">#define GINTSTS_PTXFE           (1U&lt;&lt;26)    </span><span class="comment">/**&lt; Periodic TxFIFO empty.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad7f1e62fd644f3ae5303a05546025faf">  273</a></span>&#160;<span class="preprocessor">#define GINTSTS_HCINT           (1U&lt;&lt;25)    </span><span class="comment">/**&lt; Host channels interrupt.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define GINTSTS_HPRTINT         (1U&lt;&lt;24)    </span><span class="comment">/**&lt; Host port interrupt.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define GINTSTS_IPXFR           (1U&lt;&lt;21)    </span><span class="comment">/**&lt; Incomplete periodic</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">                                                 transfer.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define GINTSTS_IISOOXFR        (1U&lt;&lt;21)    </span><span class="comment">/**&lt; Incomplete isochronous OUT</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">                                                 transfer.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define GINTSTS_IISOIXFR        (1U&lt;&lt;20)    </span><span class="comment">/**&lt; Incomplete isochronous IN</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga7c2554cc0f204841a247fbeda8c0be30">  280</a></span>&#160;<span class="comment">                                                 transfer.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define GINTSTS_OEPINT          (1U&lt;&lt;19)    </span><span class="comment">/**&lt; OUT endpoints interrupt.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define GINTSTS_IEPINT          (1U&lt;&lt;18)    </span><span class="comment">/**&lt; IN endpoints interrupt.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga61c454f915fa68c560f9d0b047d7e4bc">  283</a></span>&#160;<span class="preprocessor">#define GINTSTS_EOPF            (1U&lt;&lt;15)    </span><span class="comment">/**&lt; End of periodic frame</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">                                                 interrupt.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define GINTSTS_ISOODRP         (1U&lt;&lt;14)    </span><span class="comment">/**&lt; Isochronous OUT packet</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8e443a48193a0b6c36a16911ef482167">  286</a></span>&#160;<span class="comment">                                                 dropped interrupt.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define GINTSTS_ENUMDNE         (1U&lt;&lt;13)    </span><span class="comment">/**&lt; Enumeration done.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define GINTSTS_USBRST          (1U&lt;&lt;12)    </span><span class="comment">/**&lt; USB reset.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gade0b575175fa2eccf248402c2b6b01d3">  289</a></span>&#160;<span class="preprocessor">#define GINTSTS_USBSUSP         (1U&lt;&lt;11)    </span><span class="comment">/**&lt; USB suspend.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaf7b0c277c38a746e2ad08a36314b2fdb">  290</a></span>&#160;<span class="preprocessor">#define GINTSTS_ESUSP           (1U&lt;&lt;10)    </span><span class="comment">/**&lt; Early suspend.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga12b26b1aae891deced248ed28404ee17">  291</a></span>&#160;<span class="preprocessor">#define GINTSTS_GONAKEFF        (1U&lt;&lt;7)     </span><span class="comment">/**&lt; Global OUT NAK effective.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gace081e9466c6cc318f9683a2a8eca04c">  292</a></span>&#160;<span class="preprocessor">#define GINTSTS_GINAKEFF        (1U&lt;&lt;6)     </span><span class="comment">/**&lt; Global IN non-periodic NAK</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaf1b11edf49a9ca82c83e32a962e631e1">  293</a></span>&#160;<span class="comment">                                                 effective.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define GINTSTS_NPTXFE          (1U&lt;&lt;5)     </span><span class="comment">/**&lt; Non-periodic TxFIFO empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define GINTSTS_RXFLVL          (1U&lt;&lt;4)     </span><span class="comment">/**&lt; RxFIFO non-empty.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga347d739fa1d4bf93576627749c4d3b34">  296</a></span>&#160;<span class="preprocessor">#define GINTSTS_SOF             (1U&lt;&lt;3)     </span><span class="comment">/**&lt; Start of frame.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define GINTSTS_OTGINT          (1U&lt;&lt;2)     </span><span class="comment">/**&lt; OTG interrupt.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define GINTSTS_MMIS            (1U&lt;&lt;1)     </span><span class="comment">/**&lt; Mode Mismatch interrupt.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga78773d1c0536e2bd73f22fc138928776">  299</a></span>&#160;<span class="preprocessor">#define GINTSTS_CMOD            (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Current mode of operation. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga19a1211143f9aa457c19a4df0db68914">  302</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gae76245bc4d08d2272f90ef030f4980ad">  303</a></span>&#160;<span class="comment"> * @name GINTMSK register bit definitions</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaeeb4fc5ed931db2befe74e93575fb1f4">  304</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define GINTMSK_WKUM            (1U&lt;&lt;31)    </span><span class="comment">/**&lt; Resume/remote wakeup</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga389b5dae02fb09e6dad1145a270469d3">  307</a></span>&#160;<span class="comment">                                                 detected interrupt mask.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define GINTMSK_SRQM            (1U&lt;&lt;30)    </span><span class="comment">/**&lt; Session request/New session</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">                                                 detected interrupt mask.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1417ddc9e8dc698b33161808f3b22714">  310</a></span>&#160;<span class="preprocessor">#define GINTMSK_DISCM           (1U&lt;&lt;29)    </span><span class="comment">/**&lt; Disconnect detected</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga744dc473c136e403a28527c3919b8cb9">  311</a></span>&#160;<span class="comment">                                                 interrupt mask.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga73b7754bdb9a6f6f45c2467a60a02413">  312</a></span>&#160;<span class="preprocessor">#define GINTMSK_CIDSCHGM        (1U&lt;&lt;28)    </span><span class="comment">/**&lt; Connector ID status change</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga5af51238a163f508055614c9a36af56a">  313</a></span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga25dd84e2da63c9ee2d247ba42bab8bf5">  314</a></span>&#160;<span class="preprocessor">#define GINTMSK_PTXFEM          (1U&lt;&lt;26)    </span><span class="comment">/**&lt; Periodic TxFIFO empty mask.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga4c8a6218fce175267a408617342f8fc9">  315</a></span>&#160;<span class="preprocessor">#define GINTMSK_HCM             (1U&lt;&lt;25)    </span><span class="comment">/**&lt; Host channels interrupt</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define GINTMSK_HPRTM           (1U&lt;&lt;24)    </span><span class="comment">/**&lt; Host port interrupt mask.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gadee0426f20304ba0176c91e70bd8a55e">  318</a></span>&#160;<span class="preprocessor">#define GINTMSK_IPXFRM          (1U&lt;&lt;21)    </span><span class="comment">/**&lt; Incomplete periodic</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga7f9b9bcd3b9b2a9bdd7740e1f8848df9">  319</a></span>&#160;<span class="comment">                                                 transfer mask.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga9a8f53e394be62edb91ceacc013212ac">  320</a></span>&#160;<span class="preprocessor">#define GINTMSK_IISOOXFRM       (1U&lt;&lt;21)    </span><span class="comment">/**&lt; Incomplete isochronous OUT</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaaa34d37af2cbe5d4f56f68eb63506cdb">  321</a></span>&#160;<span class="comment">                                                 transfer mask.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga56c4560916467ada5457f96b9b8d8549">  322</a></span>&#160;<span class="preprocessor">#define GINTMSK_IISOIXFRM       (1U&lt;&lt;20)    </span><span class="comment">/**&lt; Incomplete isochronous IN</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gafe4881814629e5542e2d190057e0f95e">  323</a></span>&#160;<span class="comment">                                                 transfer mask.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define GINTMSK_OEPM            (1U&lt;&lt;19)    </span><span class="comment">/**&lt; OUT endpoints interrupt</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define GINTMSK_IEPM            (1U&lt;&lt;18)    </span><span class="comment">/**&lt; IN endpoints interrupt</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define GINTMSK_EOPFM           (1U&lt;&lt;15)    </span><span class="comment">/**&lt; End of periodic frame</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">                                                 interrupt mask.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gafb6744496c7f1f064ae2548d26e7337a">  330</a></span>&#160;<span class="preprocessor">#define GINTMSK_ISOODRPM        (1U&lt;&lt;14)    </span><span class="comment">/**&lt; Isochronous OUT packet</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">                                                 dropped interrupt mask.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define GINTMSK_ENUMDNEM        (1U&lt;&lt;13)    </span><span class="comment">/**&lt; Enumeration done mask.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1560940f45c8927859219786322b97fe">  333</a></span>&#160;<span class="preprocessor">#define GINTMSK_USBRSTM         (1U&lt;&lt;12)    </span><span class="comment">/**&lt; USB reset mask.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define GINTMSK_USBSUSPM        (1U&lt;&lt;11)    </span><span class="comment">/**&lt; USB suspend mask.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define GINTMSK_ESUSPM          (1U&lt;&lt;10)    </span><span class="comment">/**&lt; Early suspend mask.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8ad2b070b2f17341c41fe42cb5a345eb">  336</a></span>&#160;<span class="preprocessor">#define GINTMSK_GONAKEFFM       (1U&lt;&lt;7)     </span><span class="comment">/**&lt; Global OUT NAK effective</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define GINTMSK_GINAKEFFM       (1U&lt;&lt;6)     </span><span class="comment">/**&lt; Global non-periodic IN NAK</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad461a16b3d1ac701b53d8dc332c391b9">  339</a></span>&#160;<span class="comment">                                                 effective mask.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define GINTMSK_NPTXFEM         (1U&lt;&lt;5)     </span><span class="comment">/**&lt; Non-periodic TxFIFO empty</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gafb47924fae0edace864c5db8d1a911f7">  342</a></span>&#160;<span class="preprocessor">#define GINTMSK_RXFLVLM         (1U&lt;&lt;4)     </span><span class="comment">/**&lt; Receive FIFO non-empty</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gac484efc70ee46ccdb00f137250eede45">  343</a></span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define GINTMSK_SOFM            (1U&lt;&lt;3)     </span><span class="comment">/**&lt; Start of (micro)frame mask.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define GINTMSK_OTGM            (1U&lt;&lt;2)     </span><span class="comment">/**&lt; OTG interrupt mask.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga4e07e7dde8a06061caaa1147be2ec8f8">  346</a></span>&#160;<span class="preprocessor">#define GINTMSK_MMISM           (1U&lt;&lt;1)     </span><span class="comment">/**&lt; Mode Mismatch interrupt</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaed82433e0b055466f82e19439c3de804">  347</a></span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga371b25cc01fe55677b5af0804bb47043">  350</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> * @name GRXSTSR register bit definitions</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaa218ff77b8ebf8918d0437deee97bd17">  353</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define GRXSTSR_PKTSTS_MASK     (15U&lt;&lt;17)   </span><span class="comment">/**&lt; Packet status mask.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define GRXSTSR_PKTSTS(n)       ((n)&lt;&lt;17)   </span><span class="comment">/**&lt; Packet status value.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga4a6bbcbea5cbe2e3674ff83e15440b7b">  356</a></span>&#160;<span class="preprocessor">#define GRXSTSR_OUT_GLOBAL_NAK  GRXSTSR_PKTSTS(1)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define GRXSTSR_OUT_DATA        GRXSTSR_PKTSTS(2)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define GRXSTSR_OUT_COMP        GRXSTSR_PKTSTS(3)</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga37b6f159117e042a62ee4876b5615b85">  359</a></span>&#160;<span class="preprocessor">#define GRXSTSR_SETUP_COMP      GRXSTSR_PKTSTS(4)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define GRXSTSR_SETUP_DATA      GRXSTSR_PKTSTS(6)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define GRXSTSR_DPID_MASK       (3U&lt;&lt;15)    </span><span class="comment">/**&lt; Data PID mask.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga5ac52a5546e95bae93e2bfcf591eb5d4">  362</a></span>&#160;<span class="preprocessor">#define GRXSTSR_DPID(n)         ((n)&lt;&lt;15)   </span><span class="comment">/**&lt; Data PID value.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define GRXSTSR_BCNT_MASK       (0x7FF&lt;&lt;4)  </span><span class="comment">/**&lt; Byte count mask.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define GRXSTSR_BCNT(n)         ((n)&lt;&lt;4)    </span><span class="comment">/**&lt; Byte count value.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8d6300831f79b7894d0233e17b5a2921">  365</a></span>&#160;<span class="preprocessor">#define GRXSTSR_CHNUM_MASK      (15U&lt;&lt;0)    </span><span class="comment">/**&lt; Channel number mask.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define GRXSTSR_CHNUM(n)        ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Channel number value.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define GRXSTSR_EPNUM_MASK      (15U&lt;&lt;0)    </span><span class="comment">/**&lt; Endpoint number mask.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1326b5be25ceef1aa45b5d1e163ec61c">  368</a></span>&#160;<span class="preprocessor">#define GRXSTSR_EPNUM(n)        ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Endpoint number value.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga683c6d6ba429a2f14ee69ff74d571bc9">  369</a></span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gabaa9e5f1288da08e4ad93f8435febe31">  370</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga4f0927b4a1741983ab15ec407a146a13">  371</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaa91bb360b7e56d832ab55ce7e4c93793">  372</a></span>&#160;<span class="comment"> * @name GRXSTSP register bit definitions</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8e11526076f6a7a45a7515d9b5feb8cf">  375</a></span>&#160;<span class="preprocessor">#define GRXSTSP_PKTSTS_MASK     (15&lt;&lt;17)    </span><span class="comment">/**&lt; Packet status mask.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define GRXSTSP_PKTSTS(n)       ((n)&lt;&lt;17)   </span><span class="comment">/**&lt; Packet status value.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define GRXSTSP_OUT_GLOBAL_NAK  GRXSTSP_PKTSTS(1)</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga37b20d0305ad6cdab13d1b110c081738">  378</a></span>&#160;<span class="preprocessor">#define GRXSTSP_OUT_DATA        GRXSTSP_PKTSTS(2)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define GRXSTSP_OUT_COMP        GRXSTSP_PKTSTS(3)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define GRXSTSP_SETUP_COMP      GRXSTSP_PKTSTS(4)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga55fab7c486f2e76e5a06a514f5b3b735">  381</a></span>&#160;<span class="preprocessor">#define GRXSTSP_SETUP_DATA      GRXSTSP_PKTSTS(6)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define GRXSTSP_DPID_MASK       (3U&lt;&lt;15)    </span><span class="comment">/**&lt; Data PID mask.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define GRXSTSP_DPID(n)         ((n)&lt;&lt;15)   </span><span class="comment">/**&lt; Data PID value.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad24c75d16898706bb2f126b6366bc53d">  384</a></span>&#160;<span class="preprocessor">#define GRXSTSP_BCNT_MASK       (0x7FF&lt;&lt;4)  </span><span class="comment">/**&lt; Byte count mask.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1d30892b16fb9a366f136e7d3c15dfed">  385</a></span>&#160;<span class="preprocessor">#define GRXSTSP_BCNT_OFF        4           </span><span class="comment">/**&lt; Byte count offset.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga6008165ae6a36da067e7e303e66d07d6">  386</a></span>&#160;<span class="preprocessor">#define GRXSTSP_BCNT(n)         ((n)&lt;&lt;4)    </span><span class="comment">/**&lt; Byte count value.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define GRXSTSP_CHNUM_MASK      (15U&lt;&lt;0)    </span><span class="comment">/**&lt; Channel number mask.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define GRXSTSP_CHNUM(n)        ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Channel number value.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define GRXSTSP_EPNUM_MASK      (15U&lt;&lt;0)    </span><span class="comment">/**&lt; Endpoint number mask.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define GRXSTSP_EPNUM_OFF       0           </span><span class="comment">/**&lt; Endpoint number offset.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define GRXSTSP_EPNUM(n)        ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Endpoint number value.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga777ec36f85fd5d91509440d57ba19201">  395</a></span>&#160;<span class="comment"> * @name GRXFSIZ register bit definitions</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga85f768324a905028662c9d3e803713eb">  396</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define GRXFSIZ_RXFD_MASK       (0xFFFF&lt;&lt;0) </span><span class="comment">/**&lt; RxFIFO depth mask.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define GRXFSIZ_RXFD(n)         ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; RxFIFO depth value.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga50fdd2293f074c2ff978f3b6287d80c3">  402</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga752d5c7fe434d3b2ed201cf2e34b89d5">  403</a></span>&#160;<span class="comment"> * @name DIEPTXFx register bit definitions</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad868cab15f9f65ac5c4da78b0e81520a">  404</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga743cedb688e62b362f466a9465e013ea">  405</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga10920cc8a90d2ad5c16be14f7d9f87e7">  406</a></span>&#160;<span class="preprocessor">#define DIEPTXF_INEPTXFD_MASK   (0xFFFFU&lt;&lt;16)</span><span class="comment">/**&lt; IN endpoint TxFIFO depth</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga4389e7b196dc8e459ccf9bef49de9279">  407</a></span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8221296c5de0097ae49dca3d3b9cd13e">  408</a></span>&#160;<span class="preprocessor">#define DIEPTXF_INEPTXFD(n)     ((n)&lt;&lt;16)   </span><span class="comment">/**&lt; IN endpoint TxFIFO depth</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gab66c330f46f759d589f3a9172f3a8a85">  409</a></span>&#160;<span class="comment">                                                 value.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define DIEPTXF_INEPTXSA_MASK   (0xFFFF&lt;&lt;0) </span><span class="comment">/**&lt; IN endpoint FIFOx transmit</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">                                                 RAM start address mask.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define DIEPTXF_INEPTXSA(n)     ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; IN endpoint FIFOx transmit</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">                                                 RAM start address value.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gada05d31d1b5217d4ce21165210d3766d">  416</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1ba2e81ed033c865287169f46076c002">  417</a></span>&#160;<span class="comment"> * @name GCCFG register bit definitions</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* Definitions for stepping 1.*/</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define GCCFG_NOVBUSSENS        (1U&lt;&lt;21)    </span><span class="comment">/**&lt; VBUS sensing disable.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define GCCFG_SOFOUTEN          (1U&lt;&lt;20)    </span><span class="comment">/**&lt; SOF output enable.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga0dba41283b2e92af6e40c93fb3bf8a09">  423</a></span>&#160;<span class="preprocessor">#define GCCFG_VBUSBSEN          (1U&lt;&lt;19)    </span><span class="comment">/**&lt; Enable the VBUS sensing &quot;B&quot;</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga037f29fa97239ae2ebea2416487b2171">  424</a></span>&#160;<span class="comment">                                                 device.                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gae9b98ec0fdc8a0c1128ec2aa3143abea">  425</a></span>&#160;<span class="preprocessor">#define GCCFG_VBUSASEN          (1U&lt;&lt;18)    </span><span class="comment">/**&lt; Enable the VBUS sensing &quot;A&quot;</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaacc019bb33e2a5e52b4cd2cbd908daad">  426</a></span>&#160;<span class="comment">                                                 device.                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga16fcbd38e386ae1a4ee60655e8ee446e">  427</a></span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga121b4350ff47c915bc632a29be6c7eda">  428</a></span>&#160;<span class="comment">/* Definitions for stepping 2.*/</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8e25357387a3b750a7370922c35e53e5">  429</a></span>&#160;<span class="preprocessor">#define GCCFG_VBDEN             (1U&lt;&lt;21)    </span><span class="comment">/**&lt; VBUS sensing enable.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga32a0c950189f8ed8b068bf5958b378dd">  430</a></span>&#160;<span class="preprocessor">#define GCCFG_PWRDWN            (1U&lt;&lt;16)    </span><span class="comment">/**&lt; Power down.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga51f0d30711478387f886f475095302ab">  431</a></span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga886e084e6d3f82f6a5c7cc0d41254b84">  432</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> * @name HPTXFSIZ register bit definitions</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define HPTXFSIZ_PTXFD_MASK     (0xFFFFU&lt;&lt;16)</span><span class="comment">/**&lt; Host periodic TxFIFO</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">                                                 depth mask.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga72e6fc79d55bfd80cf09f6ff371073ed">  439</a></span>&#160;<span class="preprocessor">#define HPTXFSIZ_PTXFD(n)       ((n)&lt;&lt;16)   </span><span class="comment">/**&lt; Host periodic TxFIFO</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga4860aa8c1020df58e5c735f72fe6423f">  440</a></span>&#160;<span class="comment">                                                 depth value.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define HPTXFSIZ_PTXSA_MASK     (0xFFFFU&lt;&lt;0)</span><span class="comment">/**&lt; Host periodic TxFIFO</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">                                                 Start address mask.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define HPTXFSIZ_PTXSA(n)       ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Host periodic TxFIFO</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">                                                 start address value.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gab16cdb81744c173de2f66e72d6bb221d">  447</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"> * @name HCFG register bit definitions</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gab86dad6c3196ea4905d28ef43583253e">  450</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define HCFG_FSLSS              (1U&lt;&lt;2)     </span><span class="comment">/**&lt; FS- and LS-only support.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define HCFG_FSLSPCS_MASK       (3U&lt;&lt;0)     </span><span class="comment">/**&lt; FS/LS PHY clock select</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga5d6eeab8f12c00d686419202ee3d2142">  454</a></span>&#160;<span class="preprocessor">#define HCFG_FSLSPCS_48         (1U&lt;&lt;0)     </span><span class="comment">/**&lt; PHY clock is running at</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">                                                 48 MHz.                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define HCFG_FSLSPCS_6          (2U&lt;&lt;0)     </span><span class="comment">/**&lt; PHY clock is running at</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaa40d4b2db7663f62c7809774838e8dae">  457</a></span>&#160;<span class="comment">                                                 6 MHz.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> * @name HFIR register bit definitions</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define HFIR_FRIVL_MASK         (0xFFFFU&lt;&lt;0)</span><span class="comment">/**&lt; Frame interval mask.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define HFIR_FRIVL(n)           ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Frame interval value.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaad7272726dd440c9411e71439898c86c">  468</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaf739ebb905e47d3f282b8667a0279b04">  469</a></span>&#160;<span class="comment"> * @name HFNUM register bit definitions</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga0f80704ee1f6f12a330c4e80e8fd35a2">  470</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define HFNUM_FTREM_MASK        (0xFFFFU&lt;&lt;16)</span><span class="comment">/**&lt; Frame time Remaining mask.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga9d23a004425efdcc0323261758171234">  473</a></span>&#160;<span class="preprocessor">#define HFNUM_FTREM(n)          ((n)&lt;&lt;16)   </span><span class="comment">/**&lt; Frame time Remaining value.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define HFNUM_FRNUM_MASK        (0xFFFFU&lt;&lt;0)</span><span class="comment">/**&lt; Frame number mask.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define HFNUM_FRNUM(n)          ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Frame number value.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga58528d748a779b13c9b0ca2488ba22c1">  478</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaac12a7114894846559ebb02f9b110445">  479</a></span>&#160;<span class="comment"> * @name HPTXSTS register bit definitions</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define HPTXSTS_PTXQTOP_MASK    (0xFFU&lt;&lt;24) </span><span class="comment">/**&lt; Top of the periodic</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">                                                 transmit request queue</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define HPTXSTS_PTXQTOP(n)      ((n)&lt;&lt;24)   </span><span class="comment">/**&lt; Top of the periodic</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gafaa1a31c3fb8c92e82c75d7539a69ee9">  486</a></span>&#160;<span class="comment">                                                 transmit request queue</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">                                                 value.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define HPTXSTS_PTXQSAV_MASK    (0xFF&lt;&lt;16)  </span><span class="comment">/**&lt; Periodic transmit request</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga866455b3fb29c51739e3159def80ebd4">  489</a></span>&#160;<span class="comment">                                                 queue Space Available</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define HPTXSTS_PTXQSAV(n)      ((n)&lt;&lt;16)   </span><span class="comment">/**&lt; Periodic transmit request</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">                                                 queue Space Available</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga573d9a15157194d24a57f26fb1c057e5">  493</a></span>&#160;<span class="comment">                                                 value.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define HPTXSTS_PTXFSAVL_MASK   (0xFFFF&lt;&lt;0) </span><span class="comment">/**&lt; Periodic transmit Data</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">                                                 FIFO Space Available</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga296d82d8de8ef9304fa8feb33cf4fa3d">  496</a></span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define HPTXSTS_PTXFSAVL(n)     ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Periodic transmit Data</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">                                                 FIFO Space Available</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">                                                 value.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"> * @name HAINT register bit definitions</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga54188929ab68425ee224daff81b6c335">  506</a></span>&#160;<span class="preprocessor">#define HAINT_HAINT_MASK        (0xFFFFU&lt;&lt;0)</span><span class="comment">/**&lt; Channel interrupts mask.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga2bcc0e479e5a60fb274c1efe6b7495db">  507</a></span>&#160;<span class="preprocessor">#define HAINT_HAINT(n)          ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Channel interrupts value.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad543593c9fc8a90d4c4c0d1f16044453">  510</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> * @name HAINTMSK register bit definitions</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga123c1280465d1e83ba71d2f0652a710c">  513</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define HAINTMSK_HAINTM_MASK    (0xFFFFU&lt;&lt;0)</span><span class="comment">/**&lt; Channel interrupt mask</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define HAINTMSK_HAINTM(n)      ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Channel interrupt mask</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">                                                 value.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> * @name HPRT register bit definitions</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga0e78c313fe0e3de35759110cf6dc454b">  522</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gae3b37342d56c9544d4af5ed19c1d7410">  523</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define HPRT_PSPD_MASK          (3U&lt;&lt;17)    </span><span class="comment">/**&lt; Port speed mask.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define HPRT_PSPD_FS            (1U&lt;&lt;17)    </span><span class="comment">/**&lt; Full speed value.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define HPRT_PSPD_LS            (2U&lt;&lt;17)    </span><span class="comment">/**&lt; Low speed value.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define HPRT_PTCTL_MASK         (15&lt;&lt;13)    </span><span class="comment">/**&lt; Port Test control mask.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define HPRT_PTCTL(n)           ((n)&lt;&lt;13)   </span><span class="comment">/**&lt; Port Test control value.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define HPRT_PPWR               (1U&lt;&lt;12)    </span><span class="comment">/**&lt; Port power.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga5d1c103d6e11f2505698924163b8e548">  530</a></span>&#160;<span class="preprocessor">#define HPRT_PLSTS_MASK         (3U&lt;&lt;11)    </span><span class="comment">/**&lt; Port Line status mask.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga93f3a3bc68a70612f93e6bad631d0b17">  531</a></span>&#160;<span class="preprocessor">#define HPRT_PLSTS_DM           (1U&lt;&lt;11)    </span><span class="comment">/**&lt; Logic level of D-.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaf1ab6166e08b9af36228514242e75c91">  532</a></span>&#160;<span class="preprocessor">#define HPRT_PLSTS_DP           (1U&lt;&lt;10)    </span><span class="comment">/**&lt; Logic level of D+.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga4a9c0412752668f338cbd04ad99edcb7">  533</a></span>&#160;<span class="preprocessor">#define HPRT_PRST               (1U&lt;&lt;8)     </span><span class="comment">/**&lt; Port reset.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define HPRT_PSUSP              (1U&lt;&lt;7)     </span><span class="comment">/**&lt; Port suspend.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define HPRT_PRES               (1U&lt;&lt;6)     </span><span class="comment">/**&lt; Port Resume.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define HPRT_POCCHNG            (1U&lt;&lt;5)     </span><span class="comment">/**&lt; Port overcurrent change.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define HPRT_POCA               (1U&lt;&lt;4)     </span><span class="comment">/**&lt; Port overcurrent active.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define HPRT_PENCHNG            (1U&lt;&lt;3)     </span><span class="comment">/**&lt; Port enable/disable change.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define HPRT_PENA               (1U&lt;&lt;2)     </span><span class="comment">/**&lt; Port enable.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gac802b7eb8f4a024e571f8e721a730987">  540</a></span>&#160;<span class="preprocessor">#define HPRT_PCDET              (1U&lt;&lt;1)     </span><span class="comment">/**&lt; Port Connect detected.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define HPRT_PCSTS              (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Port connect status.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga2b591c9e931b3377a6cd430ed9906b79">  545</a></span>&#160;<span class="comment"> * @name HCCHAR register bit definitions</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define HCCHAR_CHENA            (1U&lt;&lt;31)    </span><span class="comment">/**&lt; Channel enable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define HCCHAR_CHDIS            (1U&lt;&lt;30)    </span><span class="comment">/**&lt; Channel Disable.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define HCCHAR_ODDFRM           (1U&lt;&lt;29)    </span><span class="comment">/**&lt; Odd frame.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define HCCHAR_DAD_MASK         (0x7FU&lt;&lt;22) </span><span class="comment">/**&lt; Device Address mask.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga60bcd14ae452853ad3ea3dadc4791f4b">  552</a></span>&#160;<span class="preprocessor">#define HCCHAR_DAD(n)           ((n)&lt;&lt;22)   </span><span class="comment">/**&lt; Device Address value.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define HCCHAR_MCNT_MASK        (3U&lt;&lt;20)    </span><span class="comment">/**&lt; Multicount mask.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define HCCHAR_MCNT(n)          ((n)&lt;&lt;20)   </span><span class="comment">/**&lt; Multicount value.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define HCCHAR_EPTYP_MASK       (3U&lt;&lt;18)    </span><span class="comment">/**&lt; Endpoint type mask.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define HCCHAR_EPTYP(n)         ((n)&lt;&lt;18)   </span><span class="comment">/**&lt; Endpoint type value.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga20f8d318318fb1dbb1b5920bb2ec573b">  557</a></span>&#160;<span class="preprocessor">#define HCCHAR_EPTYP_CTL        (0U&lt;&lt;18)    </span><span class="comment">/**&lt; Control endpoint value.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define HCCHAR_EPTYP_ISO        (1U&lt;&lt;18)    </span><span class="comment">/**&lt; Isochronous endpoint value.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define HCCHAR_EPTYP_BULK       (2U&lt;&lt;18)    </span><span class="comment">/**&lt; Bulk endpoint value.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define HCCHAR_EPTYP_INTR       (3U&lt;&lt;18)    </span><span class="comment">/**&lt; Interrupt endpoint value.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define HCCHAR_LSDEV            (1U&lt;&lt;17)    </span><span class="comment">/**&lt; Low-Speed device.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define HCCHAR_EPDIR            (1U&lt;&lt;15)    </span><span class="comment">/**&lt; Endpoint direction.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define HCCHAR_EPNUM_MASK       (15U&lt;&lt;11)   </span><span class="comment">/**&lt; Endpoint number mask.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga025da63302723d6d150800e0771bf8db">  564</a></span>&#160;<span class="preprocessor">#define HCCHAR_EPNUM(n)         ((n)&lt;&lt;11)   </span><span class="comment">/**&lt; Endpoint number value.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define HCCHAR_MPS_MASK         (0x7FFU&lt;&lt;0) </span><span class="comment">/**&lt; Maximum packet size mask.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define HCCHAR_MPS(n)           ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Maximum packet size value. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga90fc78e7f966a10f182071ea04caa164">  569</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> * @name HCINT register bit definitions</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define HCINT_DTERR             (1U&lt;&lt;10)    </span><span class="comment">/**&lt; Data toggle error.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define HCINT_FRMOR             (1U&lt;&lt;9)     </span><span class="comment">/**&lt; Frame overrun.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define HCINT_BBERR             (1U&lt;&lt;8)     </span><span class="comment">/**&lt; Babble error.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define HCINT_TRERR             (1U&lt;&lt;7)     </span><span class="comment">/**&lt; Transaction Error.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define HCINT_ACK               (1U&lt;&lt;5)     </span><span class="comment">/**&lt; ACK response</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">                                                 received/transmitted</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">                                                 interrupt.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define HCINT_NAK               (1U&lt;&lt;4)     </span><span class="comment">/**&lt; NAK response received</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">                                                 interrupt.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga817b1f34132b90badd8746e93551b902">  582</a></span>&#160;<span class="preprocessor">#define HCINT_STALL             (1U&lt;&lt;3)     </span><span class="comment">/**&lt; STALL response received</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaf7a3ba4e1131e3b44aa540859b7cb297">  583</a></span>&#160;<span class="comment">                                                 interrupt.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define HCINT_AHBERR            (1U&lt;&lt;2)     </span><span class="comment">/**&lt; AHB error interrupt.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define HCINT_CHH               (1U&lt;&lt;1)     </span><span class="comment">/**&lt; Channel halted.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define HCINT_XFRC              (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Transfer completed.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8358679944fe0898337d22b62675e677">  590</a></span>&#160;<span class="comment"> * @name HCINTMSK register bit definitions</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gac0e34ac935d10381650904ee5027ca00">  593</a></span>&#160;<span class="preprocessor">#define HCINTMSK_DTERRM         (1U&lt;&lt;10)    </span><span class="comment">/**&lt; Data toggle error mask.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define HCINTMSK_FRMORM         (1U&lt;&lt;9)     </span><span class="comment">/**&lt; Frame overrun mask.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define HCINTMSK_BBERRM         (1U&lt;&lt;8)     </span><span class="comment">/**&lt; Babble error mask.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define HCINTMSK_TRERRM         (1U&lt;&lt;7)     </span><span class="comment">/**&lt; Transaction error mask.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define HCINTMSK_NYET           (1U&lt;&lt;6)     </span><span class="comment">/**&lt; NYET response received</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">                                                 interrupt mask.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define HCINTMSK_ACKM           (1U&lt;&lt;5)     </span><span class="comment">/**&lt; ACK Response</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">                                                 received/transmitted</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">                                                 interrupt mask.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define HCINTMSK_NAKM           (1U&lt;&lt;4)     </span><span class="comment">/**&lt; NAK response received</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gab6d450cc79401921a2bb558cd26dbd43">  603</a></span>&#160;<span class="comment">                                                 interrupt mask.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga4441827f84e58104799b09dde52ed8c5">  604</a></span>&#160;<span class="preprocessor">#define HCINTMSK_STALLM         (1U&lt;&lt;3)     </span><span class="comment">/**&lt; STALL response received</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaa14c1dfafb4dfcad3f1fd1ec20085430">  605</a></span>&#160;<span class="comment">                                                 interrupt mask.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga220305b5591dbf185a49d98f199ee81c">  606</a></span>&#160;<span class="preprocessor">#define HCINTMSK_AHBERRM        (1U&lt;&lt;2)     </span><span class="comment">/**&lt; AHB error interrupt mask.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga15f3b610a9c600b55ae3f80025d4e1b4">  607</a></span>&#160;<span class="preprocessor">#define HCINTMSK_CHHM           (1U&lt;&lt;1)     </span><span class="comment">/**&lt; Channel halted mask.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga43e2a9bb5d3a9de3817b003c76d03677">  608</a></span>&#160;<span class="preprocessor">#define HCINTMSK_XFRCM          (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Transfer completed mask.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga0e470c669bd374b86673976be7a03289">  609</a></span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1eedd08000b01ee61877970be8f02b46">  610</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga15a76135e3415ad2a74f241df7598955">  611</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga917b10e7e5f89936b11446b05b12d033">  612</a></span>&#160;<span class="comment"> * @name HCTSIZ register bit definitions</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga3e846f7568c8b0a8211a87581395fd32">  613</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gae48f63a0b9433e56ed39c579e4e48f55">  614</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga4845517289ed6171a63d1b5a58af2d6f">  615</a></span>&#160;<span class="preprocessor">#define HCTSIZ_DPID_MASK        (3U&lt;&lt;29)    </span><span class="comment">/**&lt; PID mask.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gac43994032877a15022bdf3ac2391af35">  616</a></span>&#160;<span class="preprocessor">#define HCTSIZ_DPID_DATA0       (0U&lt;&lt;29)    </span><span class="comment">/**&lt; DATA0.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga03e30ddd202425d2291b66e1451682c5">  617</a></span>&#160;<span class="preprocessor">#define HCTSIZ_DPID_DATA2       (1U&lt;&lt;29)    </span><span class="comment">/**&lt; DATA2.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga6957152fff3514197d0b5619f7f77f58">  618</a></span>&#160;<span class="preprocessor">#define HCTSIZ_DPID_DATA1       (2U&lt;&lt;29)    </span><span class="comment">/**&lt; DATA1.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga2dcd3ba542bd81106263cf527f744cb6">  619</a></span>&#160;<span class="preprocessor">#define HCTSIZ_DPID_MDATA       (3U&lt;&lt;29)    </span><span class="comment">/**&lt; MDATA.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gadad0d01b691286a649875ceb24cd8188">  620</a></span>&#160;<span class="preprocessor">#define HCTSIZ_DPID_SETUP       (3U&lt;&lt;29)    </span><span class="comment">/**&lt; SETUP.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define HCTSIZ_PKTCNT_MASK      (0x3FFU&lt;&lt;19)</span><span class="comment">/**&lt; Packet count mask.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define HCTSIZ_PKTCNT(n)        ((n)&lt;&lt;19)   </span><span class="comment">/**&lt; Packet count value.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define HCTSIZ_XFRSIZ_MASK      (0x7FFFF&lt;&lt;0)</span><span class="comment">/**&lt; Transfer size mask.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define HCTSIZ_XFRSIZ(n)        ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Transfer size value.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gab962fcdc6128b36c3cf1dc3ac88f3a12">  627</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gae0d9ceb81c106ec4da5b7d0c5628e171">  628</a></span>&#160;<span class="comment"> * @name DCFG register bit definitions</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga59050b2218d03a1518eebd24d05585ae">  629</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gab5c4977d4f586d6295f62586a25501c1">  630</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga98d3b72705f9ffe735e07dcb89e6bb0c">  631</a></span>&#160;<span class="preprocessor">#define DCFG_PFIVL_MASK         (3U&lt;&lt;11)    </span><span class="comment">/**&lt; Periodic frame interval</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga200ab25c5cd1d6216a7b7a03ce0465d6">  632</a></span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gabb2b497a7c185e35f7d6c8a60e035e85">  633</a></span>&#160;<span class="preprocessor">#define DCFG_PFIVL(n)           ((n)&lt;&lt;11)   </span><span class="comment">/**&lt; Periodic frame interval</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga046fdfda4d4001cfbd8791b175a2bbbf">  634</a></span>&#160;<span class="comment">                                                 value.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga2a84edb08b3f0ef2dae5f3f05564c8b6">  635</a></span>&#160;<span class="preprocessor">#define DCFG_DAD_MASK           (0x7FU&lt;&lt;4)  </span><span class="comment">/**&lt; Device address mask.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga737ded96024aaa3ba6a4f08e18340ea1">  636</a></span>&#160;<span class="preprocessor">#define DCFG_DAD(n)             ((n)&lt;&lt;4)    </span><span class="comment">/**&lt; Device address value.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga44ad5ad1ac1cd3a6d49bdc54dccbb2ef">  637</a></span>&#160;<span class="preprocessor">#define DCFG_NZLSOHSK           (1U&lt;&lt;2)     </span><span class="comment">/**&lt; Non-Zero-Length status</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaaefb07ffe94d43b9d735fb4e23882909">  638</a></span>&#160;<span class="comment">                                                 OUT handshake.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga2b97789481d4929336e6690119ed8b1e">  639</a></span>&#160;<span class="preprocessor">#define DCFG_DSPD_MASK          (3U&lt;&lt;0)     </span><span class="comment">/**&lt; Device speed mask.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga3ea4d21ef6c795aa03e663721fed2d71">  640</a></span>&#160;<span class="preprocessor">#define DCFG_DSPD_HS            (0U&lt;&lt;0)     </span><span class="comment">/**&lt; High speed (USB 2.0).      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad2b255232e7a1c5351726bf1f547758d">  641</a></span>&#160;<span class="preprocessor">#define DCFG_DSPD_HS_FS         (1U&lt;&lt;0)     </span><span class="comment">/**&lt; High speed (USB 2.0) in FS</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaee4dec3f89b063ac832d677a31c748b1">  642</a></span>&#160;<span class="comment">                                                 mode.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga810850eb70bb81af15bf5083fda11551">  643</a></span>&#160;<span class="preprocessor">#define DCFG_DSPD_FS11          (3U&lt;&lt;0)     </span><span class="comment">/**&lt; Full speed (USB 1.1</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga20a91ac6451fa8f7c578c665e1a5e5c3">  644</a></span>&#160;<span class="comment">                                                 transceiver clock is 48</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaae4b72dddb60d2cd50e6a7cf70a71145">  645</a></span>&#160;<span class="comment">                                                 MHz).                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> * @name DCTL register bit definitions</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga3f60cc9006df4f915927a8d25c43fa24">  652</a></span>&#160;<span class="preprocessor">#define DCTL_POPRGDNE           (1U&lt;&lt;11)    </span><span class="comment">/**&lt; Power-on programming done. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga236ef45c5979d98a8c8d95b4da77b92f">  653</a></span>&#160;<span class="preprocessor">#define DCTL_CGONAK             (1U&lt;&lt;10)    </span><span class="comment">/**&lt; Clear global OUT NAK.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaab35b2d65d859c974a4088c0e3659c4b">  654</a></span>&#160;<span class="preprocessor">#define DCTL_SGONAK             (1U&lt;&lt;9)     </span><span class="comment">/**&lt; Set global OUT NAK.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1e8ede2870c0e220aae96f2d3e9a23b7">  655</a></span>&#160;<span class="preprocessor">#define DCTL_CGINAK             (1U&lt;&lt;8)     </span><span class="comment">/**&lt; Clear global non-periodic</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga41970009699ca65cad8bd6213544cd04">  656</a></span>&#160;<span class="comment">                                                 IN NAK.                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define DCTL_SGINAK             (1U&lt;&lt;7)     </span><span class="comment">/**&lt; Set global non-periodic</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">                                                 IN NAK.                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define DCTL_TCTL_MASK          (7U&lt;&lt;4)     </span><span class="comment">/**&lt; Test control mask.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define DCTL_TCTL(n)            ((n)&lt;&lt;4     </span><span class="comment">/**&lt; Test control value.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaa4263ab85a54b13d5a945d916b75d710">  661</a></span>&#160;<span class="preprocessor">#define DCTL_GONSTS             (1U&lt;&lt;3)     </span><span class="comment">/**&lt; Global OUT NAK status.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define DCTL_GINSTS             (1U&lt;&lt;2)     </span><span class="comment">/**&lt; Global non-periodic IN</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">                                                 NAK status.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1b116a118f3198f65e301c3e46946c25">  664</a></span>&#160;<span class="preprocessor">#define DCTL_SDIS               (1U&lt;&lt;1)     </span><span class="comment">/**&lt; Soft disconnect.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define DCTL_RWUSIG             (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Remote wakeup signaling.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga0ecf25a777a398d73c6a3f8b9ae33454">  667</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga46dc8979944bb52259be223edbeac5a8">  668</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gab38406ea2fc5f4c1bae1081bfd5b8fca">  669</a></span>&#160;<span class="comment"> * @name DSTS register bit definitions</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define DSTS_FNSOF_MASK         (0x3FFU&lt;&lt;8) </span><span class="comment">/**&lt; Frame number of the received</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">                                                 SOF mask.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define DSTS_FNSOF(n)           ((n)&lt;&lt;8)    </span><span class="comment">/**&lt; Frame number of the received</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">                                                 SOF value.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga993e746c7f5d375447c04d0b27cfb3e3">  676</a></span>&#160;<span class="preprocessor">#define DSTS_FNSOF_ODD          (1U&lt;&lt;8)     </span><span class="comment">/**&lt; Frame parity of the received</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga4b328a948b60860580736a835a4c0a2a">  677</a></span>&#160;<span class="comment">                                                 SOF value.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad4aca3e245cad7edceceeaf3832db95b">  678</a></span>&#160;<span class="preprocessor">#define DSTS_EERR               (1U&lt;&lt;3)     </span><span class="comment">/**&lt; Erratic error.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga81407eedd096d4c72734e861fe574072">  679</a></span>&#160;<span class="preprocessor">#define DSTS_ENUMSPD_MASK       (3U&lt;&lt;1)     </span><span class="comment">/**&lt; Enumerated speed mask.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gabbd7f5cae7f1a1b6185188f338739626">  680</a></span>&#160;<span class="preprocessor">#define DSTS_ENUMSPD_FS_48      (3U&lt;&lt;1)     </span><span class="comment">/**&lt; Full speed (PHY clock is</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">                                                 running at 48 MHz).        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define DSTS_ENUMSPD_HS_480     (0U&lt;&lt;1)     </span><span class="comment">/**&lt; High speed.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga961fc9c712b5b1af084f6f9c3b40b7d4">  683</a></span>&#160;<span class="preprocessor">#define DSTS_SUSPSTS            (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Suspend status.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment"> * @name DIEPMSK register bit definitions</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga2396e0627813e5e4fceed6ab35845e08">  688</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define DIEPMSK_TXFEM           (1U&lt;&lt;6)     </span><span class="comment">/**&lt; Transmit FIFO empty mask.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga048c2542b15e6a3789621bd878c638f2">  691</a></span>&#160;<span class="preprocessor">#define DIEPMSK_INEPNEM         (1U&lt;&lt;6)     </span><span class="comment">/**&lt; IN endpoint NAK effective</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define DIEPMSK_ITTXFEMSK       (1U&lt;&lt;4)     </span><span class="comment">/**&lt; IN token received when</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga92a2c577bd6bee825144fd2716fe1e66">  694</a></span>&#160;<span class="comment">                                                 TxFIFO empty mask.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8fdda23f1c7799d605375d8a994121f8">  695</a></span>&#160;<span class="preprocessor">#define DIEPMSK_TOCM            (1U&lt;&lt;3)     </span><span class="comment">/**&lt; Timeout condition mask.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gabbd720e65ee8c70170bffe5b51ce7f21">  696</a></span>&#160;<span class="preprocessor">#define DIEPMSK_EPDM            (1U&lt;&lt;1)     </span><span class="comment">/**&lt; Endpoint disabled</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">                                                 interrupt mask.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define DIEPMSK_XFRCM           (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Transfer completed</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">                                                 interrupt mask.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga62e8d5bffb9dd9d311c6118b3f8178cf">  703</a></span>&#160;<span class="comment"> * @name DOEPMSK register bit definitions</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1427958120feb33be81e88ad0a43f612">  704</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1aef517364daaf0e9ecba49a734fa7dc">  705</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaa2e49ffa5bda92eab49dbb08e2f4982e">  706</a></span>&#160;<span class="preprocessor">#define DOEPMSK_OTEPDM          (1U&lt;&lt;4)     </span><span class="comment">/**&lt; OUT token received when</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gae15da74cfb863e5966dee1c47652450c">  707</a></span>&#160;<span class="comment">                                                 endpoint disabled mask.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gac4bee5c3662a22e5288649d9bd358378">  708</a></span>&#160;<span class="preprocessor">#define DOEPMSK_STUPM           (1U&lt;&lt;3)     </span><span class="comment">/**&lt; SETUP phase done mask.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga594b1afe26b3c3c9935f89b6fe786828">  709</a></span>&#160;<span class="preprocessor">#define DOEPMSK_EPDM            (1U&lt;&lt;1)     </span><span class="comment">/**&lt; Endpoint disabled</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga3034868b27728afed41429135b793994">  710</a></span>&#160;<span class="comment">                                                 interrupt mask.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1c99bee0f4efaa203313d7633b7e84bf">  711</a></span>&#160;<span class="preprocessor">#define DOEPMSK_XFRCM           (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Transfer completed</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaf2eaa79b2caf64be7f337dd6717906f2">  712</a></span>&#160;<span class="comment">                                                 interrupt mask.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"> * @name DAINT register bit definitions</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gae352e2c8621dc136496c26838b5f6001">  719</a></span>&#160;<span class="preprocessor">#define DAINT_OEPINT_MASK       (0xFFFFU&lt;&lt;16)</span><span class="comment">/**&lt; OUT endpoint interrupt</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">                                                 bits mask.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define DAINT_OEPINT(n)         ((n)&lt;&lt;16)   </span><span class="comment">/**&lt; OUT endpoint interrupt</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga30d61685a162e78416e8bad71f691c87">  722</a></span>&#160;<span class="comment">                                                 bits value.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define DAINT_IEPINT_MASK       (0xFFFFU&lt;&lt;0)</span><span class="comment">/**&lt; IN endpoint interrupt</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">                                                 bits mask.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define DAINT_IEPINT(n)         ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; IN endpoint interrupt</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gafdd2f597eca4eca97d085e92b894d1b8">  726</a></span>&#160;<span class="comment">                                                 bits value.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga9df5e8baaed1c6cac0e633ebf7f6803c">  727</a></span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad65d6dd854ebb2332e4f29ef66107d18">  728</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"> * @name DAINTMSK register bit definitions</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaf4f092e2caab9f3e24fadfbda3530604">  731</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gacb34c35affbf211f821fe7a0f102ec98">  732</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gafd695d69e6050c8f5e01e0fdfb6517fc">  733</a></span>&#160;<span class="preprocessor">#define DAINTMSK_OEPM_MASK      (0xFFFFU&lt;&lt;16)</span><span class="comment">/**&lt; OUT EP interrupt mask</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">                                                 bits mask.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define DAINTMSK_OEPM(n)        (1U&lt;&lt;(16+(n)))</span><span class="comment">/**&lt; OUT EP interrupt mask</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga4b2f534c883c9bac8285a872c82b9ce3">  736</a></span>&#160;<span class="comment">                                                 bits value.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define DAINTMSK_IEPM_MASK      (0xFFFFU&lt;&lt;0)</span><span class="comment">/**&lt; IN EP interrupt mask</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">                                                 bits mask.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define DAINTMSK_IEPM(n)        (1U&lt;&lt;(n))   </span><span class="comment">/**&lt; IN EP interrupt mask</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">                                                 bits value.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"> * @name DVBUSDIS register bit definitions</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga69f6cb94dac3b13add2a2fb528b7f2df">  747</a></span>&#160;<span class="preprocessor">#define DVBUSDIS_VBUSDT_MASK    (0xFFFFU&lt;&lt;0)</span><span class="comment">/**&lt; Device VBUS discharge</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gade62aa92a89c3ec79abfb3fed74b88a3">  748</a></span>&#160;<span class="comment">                                                 time mask.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga5c7c5323770ed8694b77d60611368e18">  749</a></span>&#160;<span class="preprocessor">#define DVBUSDIS_VBUSDT(n)      ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Device VBUS discharge</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1821c153ac7ce7b42119da71da6b3737">  750</a></span>&#160;<span class="comment">                                                 time value.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8820ad4a8449afd5eedb33551815fe51">  753</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"> * @name DVBUSPULSE register bit definitions</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga27b4906a445a1f509be9ef0020d54517">  756</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1c103fa9e6bc9de280c912cc01b906ee">  757</a></span>&#160;<span class="preprocessor">#define DVBUSPULSE_DVBUSP_MASK  (0xFFFU&lt;&lt;0) </span><span class="comment">/**&lt; Device VBUSpulsing time</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga444647b9bd42ed8e3fe5b4125f446b55">  758</a></span>&#160;<span class="comment">                                                 mask.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1dc6e70637660b46c76c33953b2a8989">  759</a></span>&#160;<span class="preprocessor">#define DVBUSPULSE_DVBUSP(n)    ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Device VBUS pulsing time</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">                                                 value.                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga02ba556be9157ba680792685df21a16e">  762</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gacc594a8122a07fd09fb8acf8e5153368">  763</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment"> * @name DIEPEMPMSK register bit definitions</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define DIEPEMPMSK_INEPTXFEM(n) (1U&lt;&lt;(n))   </span><span class="comment">/**&lt; IN EP Tx FIFO empty</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">                                                 interrupt mask bit.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga2516514569d9cccd94c9e627c2675376">  770</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> * @name DIEPCTL register bit definitions</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga934daadb5f8bc7b3dfb2771e118a8843">  773</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define DIEPCTL_EPENA           (1U&lt;&lt;31)    </span><span class="comment">/**&lt; Endpoint enable.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define DIEPCTL_EPDIS           (1U&lt;&lt;30)    </span><span class="comment">/**&lt; Endpoint disable.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaf54aac5504190b119819987b7bbc8b62">  777</a></span>&#160;<span class="preprocessor">#define DIEPCTL_SD1PID          (1U&lt;&lt;29)    </span><span class="comment">/**&lt; Set DATA1 PID.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define DIEPCTL_SODDFRM         (1U&lt;&lt;29)    </span><span class="comment">/**&lt; Set odd frame.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define DIEPCTL_SD0PID          (1U&lt;&lt;28)    </span><span class="comment">/**&lt; Set DATA0 PID.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga989f211e494a53da245d447ef982a395">  780</a></span>&#160;<span class="preprocessor">#define DIEPCTL_SEVNFRM         (1U&lt;&lt;28)    </span><span class="comment">/**&lt; Set even frame.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gac5a03ce9fcc40643a615aecdb840e9f9">  781</a></span>&#160;<span class="preprocessor">#define DIEPCTL_SNAK            (1U&lt;&lt;27)    </span><span class="comment">/**&lt; Set NAK.                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gab4101dc6966a6e81d34658db6e8a81f6">  782</a></span>&#160;<span class="preprocessor">#define DIEPCTL_CNAK            (1U&lt;&lt;26)    </span><span class="comment">/**&lt; Clear NAK.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define DIEPCTL_TXFNUM_MASK     (15U&lt;&lt;22)   </span><span class="comment">/**&lt; TxFIFO number mask.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define DIEPCTL_TXFNUM(n)       ((n)&lt;&lt;22)   </span><span class="comment">/**&lt; TxFIFO number value.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8927a7286e5c41280e47bead6c970fa3">  785</a></span>&#160;<span class="preprocessor">#define DIEPCTL_STALL           (1U&lt;&lt;21)    </span><span class="comment">/**&lt; STALL handshake.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga16e942e198233c8c0cd2f0c011ec31b0">  786</a></span>&#160;<span class="preprocessor">#define DIEPCTL_SNPM            (1U&lt;&lt;20)    </span><span class="comment">/**&lt; Snoop mode.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define DIEPCTL_EPTYP_MASK      (3&lt;&lt;18)     </span><span class="comment">/**&lt; Endpoint type mask.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define DIEPCTL_EPTYP_CTRL      (0U&lt;&lt;18)    </span><span class="comment">/**&lt; Control.                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define DIEPCTL_EPTYP_ISO       (1U&lt;&lt;18)    </span><span class="comment">/**&lt; Isochronous.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define DIEPCTL_EPTYP_BULK      (2U&lt;&lt;18)    </span><span class="comment">/**&lt; Bulk.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define DIEPCTL_EPTYP_INTR      (3U&lt;&lt;18)    </span><span class="comment">/**&lt; Interrupt.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define DIEPCTL_NAKSTS          (1U&lt;&lt;17)    </span><span class="comment">/**&lt; NAK status.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga259204fc8e0648d67db0cd1a1af437d2">  793</a></span>&#160;<span class="preprocessor">#define DIEPCTL_EONUM           (1U&lt;&lt;16)    </span><span class="comment">/**&lt; Even/odd frame.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gab54fede292ff0594bcd446a504e37f45">  794</a></span>&#160;<span class="preprocessor">#define DIEPCTL_DPID            (1U&lt;&lt;16)    </span><span class="comment">/**&lt; Endpoint data PID.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define DIEPCTL_USBAEP          (1U&lt;&lt;15)    </span><span class="comment">/**&lt; USB active endpoint.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define DIEPCTL_MPSIZ_MASK      (0x3FFU&lt;&lt;0) </span><span class="comment">/**&lt; Maximum Packet size mask.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gac2051ea8d7ecf2c26b900d7c48bfca81">  797</a></span>&#160;<span class="preprocessor">#define DIEPCTL_MPSIZ(n)        ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Maximum Packet size value. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga27e94a43a54f22acbfe1ba9c7b51750d">  800</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga0346af920063259acebc5824c15b3223">  801</a></span>&#160;<span class="comment"> * @name DIEPINT register bit definitions</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gab805a6b160753917f16b2d52abd05005">  804</a></span>&#160;<span class="preprocessor">#define DIEPINT_TXFE            (1U&lt;&lt;7)     </span><span class="comment">/**&lt; Transmit FIFO empty.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define DIEPINT_INEPNE          (1U&lt;&lt;6)     </span><span class="comment">/**&lt; IN endpoint NAK effective. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define DIEPINT_ITTXFE          (1U&lt;&lt;4)     </span><span class="comment">/**&lt; IN Token received when</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">                                                 TxFIFO is empty.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define DIEPINT_TOC             (1U&lt;&lt;3)     </span><span class="comment">/**&lt; Timeout condition.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define DIEPINT_EPDISD          (1U&lt;&lt;1)     </span><span class="comment">/**&lt; Endpoint disabled</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">                                                 interrupt.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define DIEPINT_XFRC            (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Transfer completed.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaddfccd023fdaee6d9a9ace73bd9ddcbb">  813</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> * @name DIEPTSIZ register bit definitions</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga5ea0d39cb6158cb0af25b589dbe157fc">  816</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga2ffd424a63af8006103b11c5987546fd">  817</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define DIEPTSIZ_MCNT_MASK      (3U&lt;&lt;29)    </span><span class="comment">/**&lt; Multi count mask.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define DIEPTSIZ_MCNT(n)        ((n)&lt;&lt;29)   </span><span class="comment">/**&lt; Multi count value.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gababeb9b3ea1ccea02adda821ef625f4d">  820</a></span>&#160;<span class="preprocessor">#define DIEPTSIZ_PKTCNT_MASK    (0x3FF&lt;&lt;19) </span><span class="comment">/**&lt; Packet count mask.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define DIEPTSIZ_PKTCNT(n)      ((n)&lt;&lt;19)   </span><span class="comment">/**&lt; Packet count value.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define DIEPTSIZ_XFRSIZ_MASK    (0x7FFFFU&lt;&lt;0)</span><span class="comment">/**&lt; Transfer size mask.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define DIEPTSIZ_XFRSIZ(n)      ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Transfer size value.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"> * @name DTXFSTS register bit definitions.</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaf17306c9e01a5367755a3528fefd42de">  829</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define DTXFSTS_INEPTFSAV_MASK  (0xFFFF&lt;&lt;0) </span><span class="comment">/**&lt; IN endpoint TxFIFO space</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">                                                 available.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga169453f9b8c1e94101266ac992b940e9">  832</a></span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"> * @name DOEPCTL register bit definitions.</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga9393ac9d837c4b2a9c885069b44e6af8">  836</a></span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define DOEPCTL_EPENA           (1U&lt;&lt;31)    </span><span class="comment">/**&lt; Endpoint enable.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gae7e6e06a767f86f78eed506b47b57b79">  839</a></span>&#160;<span class="preprocessor">#define DOEPCTL_EPDIS           (1U&lt;&lt;30)    </span><span class="comment">/**&lt; Endpoint disable.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define DOEPCTL_SD1PID          (1U&lt;&lt;29)    </span><span class="comment">/**&lt; Set DATA1 PID.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define DOEPCTL_SODDFRM         (1U&lt;&lt;29)    </span><span class="comment">/**&lt; Set odd frame.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define DOEPCTL_SD0PID          (1U&lt;&lt;28)    </span><span class="comment">/**&lt; Set DATA0 PID.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define DOEPCTL_SEVNFRM         (1U&lt;&lt;28)    </span><span class="comment">/**&lt; Set even frame.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define DOEPCTL_SNAK            (1U&lt;&lt;27)    </span><span class="comment">/**&lt; Set NAK.                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define DOEPCTL_CNAK            (1U&lt;&lt;26)    </span><span class="comment">/**&lt; Clear NAK.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define DOEPCTL_STALL           (1U&lt;&lt;21)    </span><span class="comment">/**&lt; STALL handshake.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define DOEPCTL_SNPM            (1U&lt;&lt;20)    </span><span class="comment">/**&lt; Snoop mode.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define DOEPCTL_EPTYP_MASK      (3U&lt;&lt;18)    </span><span class="comment">/**&lt; Endpoint type mask.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga2f48d14c19bf707589b83fe5bbcefac5">  849</a></span>&#160;<span class="preprocessor">#define DOEPCTL_EPTYP_CTRL      (0U&lt;&lt;18)    </span><span class="comment">/**&lt; Control.                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define DOEPCTL_EPTYP_ISO       (1U&lt;&lt;18)    </span><span class="comment">/**&lt; Isochronous.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define DOEPCTL_EPTYP_BULK      (2U&lt;&lt;18)    </span><span class="comment">/**&lt; Bulk.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gac389c62139a7416fee4bbb3f23cda3ab">  852</a></span>&#160;<span class="preprocessor">#define DOEPCTL_EPTYP_INTR      (3U&lt;&lt;18)    </span><span class="comment">/**&lt; Interrupt.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define DOEPCTL_NAKSTS          (1U&lt;&lt;17)    </span><span class="comment">/**&lt; NAK status.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define DOEPCTL_EONUM           (1U&lt;&lt;16)    </span><span class="comment">/**&lt; Even/odd frame.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define DOEPCTL_DPID            (1U&lt;&lt;16)    </span><span class="comment">/**&lt; Endpoint data PID.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga52d981b91e1234d1b1b97b396cbac125">  856</a></span>&#160;<span class="preprocessor">#define DOEPCTL_USBAEP          (1U&lt;&lt;15)    </span><span class="comment">/**&lt; USB active endpoint.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define DOEPCTL_MPSIZ_MASK      (0x3FFU&lt;&lt;0) </span><span class="comment">/**&lt; Maximum Packet size mask.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define DOEPCTL_MPSIZ(n)        ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Maximum Packet size value. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga722b6566e859dac5079f1011c4da0564">  859</a></span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"> * @name DOEPINT register bit definitions</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define DOEPINT_SETUP_RCVD      (1U&lt;&lt;15)    </span><span class="comment">/**&lt; SETUP packet received.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define DOEPINT_B2BSTUP         (1U&lt;&lt;6)     </span><span class="comment">/**&lt; Back-to-back SETUP packets</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">                                                 received.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define DOEPINT_OTEPDIS         (1U&lt;&lt;4)     </span><span class="comment">/**&lt; OUT token received when</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga1d60039e80db09411dd6d2ca6f9b2cd4">  869</a></span>&#160;<span class="comment">                                                 endpoint disabled.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define DOEPINT_STUP            (1U&lt;&lt;3)     </span><span class="comment">/**&lt; SETUP phase done.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define DOEPINT_EPDISD          (1U&lt;&lt;1)     </span><span class="comment">/**&lt; Endpoint disabled</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga016206a7478b622b1fb9625a9a2ef149">  872</a></span>&#160;<span class="comment">                                                 interrupt.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define DOEPINT_XFRC            (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Transfer completed</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">                                                 interrupt.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"> * @name DOEPTSIZ register bit definitions</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define DOEPTSIZ_RXDPID_MASK    (3U&lt;&lt;29)    </span><span class="comment">/**&lt; Received data PID mask.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga0d5af84aa5da950fc023cfeff69155b7">  882</a></span>&#160;<span class="preprocessor">#define DOEPTSIZ_RXDPID(n)      ((n)&lt;&lt;29)   </span><span class="comment">/**&lt; Received data PID value.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define DOEPTSIZ_STUPCNT_MASK   (3U&lt;&lt;29)    </span><span class="comment">/**&lt; SETUP packet count mask.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define DOEPTSIZ_STUPCNT(n)     ((n)&lt;&lt;29)   </span><span class="comment">/**&lt; SETUP packet count value.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga2eef7e6b84d50882b217bd9a72247239">  885</a></span>&#160;<span class="preprocessor">#define DOEPTSIZ_PKTCNT_MASK    (0x3FFU&lt;&lt;19)</span><span class="comment">/**&lt; Packet count mask.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define DOEPTSIZ_PKTCNT(n)      ((n)&lt;&lt;19)   </span><span class="comment">/**&lt; Packet count value.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define DOEPTSIZ_XFRSIZ_MASK    (0x7FFFFU&lt;&lt;0)</span><span class="comment">/**&lt; Transfer size mask.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define DOEPTSIZ_XFRSIZ(n)      ((n)&lt;&lt;0)    </span><span class="comment">/**&lt; Transfer size value.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"> * @name PCGCCTL register bit definitions</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga6bef38ba7173ea6fe2c7e4d5b053448c">  895</a></span>&#160;<span class="preprocessor">#define PCGCCTL_PHYSUSP         (1U&lt;&lt;4)     </span><span class="comment">/**&lt; PHY Suspended.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define PCGCCTL_GATEHCLK        (1U&lt;&lt;1)     </span><span class="comment">/**&lt; Gate HCLK.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define PCGCCTL_STPPCLK         (1U&lt;&lt;0)     </span><span class="comment">/**&lt; Stop PCLK.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment"> * @brief   OTG_FS registers block memory address.</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define OTG_FS_ADDR                 0x50000000</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga6957cec6c361ee69da726b5dac2be7c1">  905</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga36fedc1f568517cc662ff90bdc48728a">  906</a></span>&#160;<span class="comment"> * @brief   OTG_HS registers block memory address.</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gae9b48bb5c1f96c08d55b78987a054b8b">  907</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga7e4f41481b58ccb7e2c0101a906f4c5c">  908</a></span>&#160;<span class="preprocessor">#define OTG_HS_ADDR                 0x40040000</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8e54b755c4dca4807d279d63905e6aeb">  909</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga760dbe3f4b93250ab2b9cdf40378419b">  910</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gafe4e0fa7559c25acd224d07b512f55bc">  911</a></span>&#160;<span class="comment"> * @brief   Accesses to the OTG_FS registers block.</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga9bf1e76e92e220b0d38efed0ea3fdb67">  912</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gaeaa12dd0945ac92bc024c92455e20bab">  913</a></span>&#160;<span class="preprocessor">#define OTG_FS                      ((stm32_otg_t *)OTG_FS_ADDR)</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga7d618996dee39168dad556b00d5a8e6d">  914</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga7183af403d88d85c64674db31a597317">  915</a></span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga11bcc8bd7b44fca1f9a198c2e6693a00">  916</a></span>&#160;<span class="comment"> * @brief   Accesses to the OTG_HS registers block.</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga20e516c75881ab4057b875e1ae4dda85">  917</a></span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga8511174fe38539de60b7c7c3800d448f">  918</a></span>&#160;<span class="preprocessor">#define OTG_HS                      ((stm32_otg_t *)OTG_HS_ADDR)</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gac372ebab51fd3693084cc2096d4dff13">  919</a></span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gae1dc361b6767aaf9b5f0b9f20d73c90a">  920</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_OTG_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___u_s_b.html#ga01cf86bc6eb22988956a300b9971cc64">  921</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___u_s_b.html#gad11e51d48082578e6b70bf074142e68d">  922</a></span>&#160;<span class="comment">/** @} */</span></div><div class="ttc" id="structstm32__otg__out__ep__t_html"><div class="ttname"><a href="structstm32__otg__out__ep__t.html">stm32_otg_out_ep_t</a></div><div class="ttdoc">Device output endpoint registers group. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00076">stm32_otg.h:76</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a88d7f530f396f12a5651847586791c54"><div class="ttname"><a href="structstm32__otg__t.html#a88d7f530f396f12a5651847586791c54">stm32_otg_t::HPTXFSIZ</a></div><div class="ttdeci">volatile uint32_t HPTXFSIZ</div><div class="ttdoc">Host periodic transmit FIFO size register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00115">stm32_otg.h:115</a></div></div>
<div class="ttc" id="structstm32__otg__host__chn__t_html_ab903729df4b80c53cda1fbc0c75219c4"><div class="ttname"><a href="structstm32__otg__host__chn__t.html#ab903729df4b80c53cda1fbc0c75219c4">stm32_otg_host_chn_t::HCCHAR</a></div><div class="ttdeci">volatile uint32_t HCCHAR</div><div class="ttdoc">Host channel characteristics register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00042">stm32_otg.h:42</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a222b4598ade50cce51f47b59fd9afb66"><div class="ttname"><a href="structstm32__otg__t.html#a222b4598ade50cce51f47b59fd9afb66">stm32_otg_t::HPRT</a></div><div class="ttdeci">volatile uint32_t HPRT</div><div class="ttdoc">Host port control and status register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00132">stm32_otg.h:132</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_ace6b8f0fc465e1240ce5580cbfd8146d"><div class="ttname"><a href="structstm32__otg__t.html#ace6b8f0fc465e1240ce5580cbfd8146d">stm32_otg_t::GAHBCFG</a></div><div class="ttdeci">volatile uint32_t GAHBCFG</div><div class="ttdoc">AHB configuration register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00096">stm32_otg.h:96</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_aed1be6f47260ec15dc730e92d989170f"><div class="ttname"><a href="structstm32__otg__t.html#aed1be6f47260ec15dc730e92d989170f">stm32_otg_t::GRXFSIZ</a></div><div class="ttdeci">volatile uint32_t GRXFSIZ</div><div class="ttdoc">Receive FIFO size register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00105">stm32_otg.h:105</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_af9d351dd448f8a18550337ddbae00c78"><div class="ttname"><a href="structstm32__otg__t.html#af9d351dd448f8a18550337ddbae00c78">stm32_otg_t::GOTGCTL</a></div><div class="ttdeci">volatile uint32_t GOTGCTL</div><div class="ttdoc">OTG control and status register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00094">stm32_otg.h:94</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a5d7b5a8cf933cbbcad8c86dee3e7cfb9"><div class="ttname"><a href="structstm32__otg__t.html#a5d7b5a8cf933cbbcad8c86dee3e7cfb9">stm32_otg_t::HCFG</a></div><div class="ttdeci">volatile uint32_t HCFG</div><div class="ttdoc">Host configuration register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00120">stm32_otg.h:120</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_ad1d8d6f04d93fb4100395112e4ac3bf7"><div class="ttname"><a href="structstm32__otg__t.html#ad1d8d6f04d93fb4100395112e4ac3bf7">stm32_otg_t::GINTMSK</a></div><div class="ttdeci">volatile uint32_t GINTMSK</div><div class="ttdoc">Interrupt mask register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00100">stm32_otg.h:100</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_aa07bb2db759f1873754df097c9ed4a82"><div class="ttname"><a href="structstm32__otg__t.html#aa07bb2db759f1873754df097c9ed4a82">stm32_otg_t::DAINTMSK</a></div><div class="ttdeci">volatile uint32_t DAINTMSK</div><div class="ttdoc">Device all endpoints interrupt mask register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00147">stm32_otg.h:147</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_afcc9956280564158de8ec0ff7fe79ba5"><div class="ttname"><a href="structstm32__otg__t.html#afcc9956280564158de8ec0ff7fe79ba5">stm32_otg_t::DOEPMSK</a></div><div class="ttdeci">volatile uint32_t DOEPMSK</div><div class="ttdoc">Device OUT endpoint common interrupt mask register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00143">stm32_otg.h:143</a></div></div>
<div class="ttc" id="structstm32__otg__in__ep__t_html_a972bf13ae9541a28375fa6178e344e63"><div class="ttname"><a href="structstm32__otg__in__ep__t.html#a972bf13ae9541a28375fa6178e344e63">stm32_otg_in_ep_t::DIEPINT</a></div><div class="ttdeci">volatile uint32_t DIEPINT</div><div class="ttdoc">Device IN endpoint interrupt register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00062">stm32_otg.h:62</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_ab67817e59e3e136405ab48ead7b9085a"><div class="ttname"><a href="structstm32__otg__t.html#ab67817e59e3e136405ab48ead7b9085a">stm32_otg_t::HAINT</a></div><div class="ttdeci">volatile uint32_t HAINT</div><div class="ttdoc">Host all channels interrupt register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00127">stm32_otg.h:127</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a137f0c649a7f3b6c34c94115f88185ad"><div class="ttname"><a href="structstm32__otg__t.html#a137f0c649a7f3b6c34c94115f88185ad">stm32_otg_t::DCFG</a></div><div class="ttdeci">volatile uint32_t DCFG</div><div class="ttdoc">Device configuration register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00137">stm32_otg.h:137</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_adc5affac48c6ba794e4a579db83bf9ce"><div class="ttname"><a href="structstm32__otg__t.html#adc5affac48c6ba794e4a579db83bf9ce">stm32_otg_t::HPTXSTS</a></div><div class="ttdeci">volatile uint32_t HPTXSTS</div><div class="ttdoc">Host periodic transmit FIFO/queue status register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00125">stm32_otg.h:125</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a8cbaceb4f820740e7157cd9f0c941e1e"><div class="ttname"><a href="structstm32__otg__t.html#a8cbaceb4f820740e7157cd9f0c941e1e">stm32_otg_t::GOTGINT</a></div><div class="ttdeci">volatile uint32_t GOTGINT</div><div class="ttdoc">OTG interrupt register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00095">stm32_otg.h:95</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a6b29a4f0cafdb5f3cb74efff46fa03fa"><div class="ttname"><a href="structstm32__otg__t.html#a6b29a4f0cafdb5f3cb74efff46fa03fa">stm32_otg_t::GINTSTS</a></div><div class="ttdeci">volatile uint32_t GINTSTS</div><div class="ttdoc">Interrupt register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00099">stm32_otg.h:99</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a1245d569caf9cc76ef6af4a458ad071c"><div class="ttname"><a href="structstm32__otg__t.html#a1245d569caf9cc76ef6af4a458ad071c">stm32_otg_t::HNPTXSTS</a></div><div class="ttdeci">volatile uint32_t HNPTXSTS</div><div class="ttdoc">Non-periodic transmit FIFO/queue status register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00108">stm32_otg.h:108</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_ab9a86ca0647bf9d5f77e99edbc9300aa"><div class="ttname"><a href="structstm32__otg__t.html#ab9a86ca0647bf9d5f77e99edbc9300aa">stm32_otg_t::DIEPTXF0</a></div><div class="ttdeci">volatile uint32_t DIEPTXF0</div><div class="ttdoc">Endpoint 0 transmit FIFO size register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00106">stm32_otg.h:106</a></div></div>
<div class="ttc" id="structstm32__otg__out__ep__t_html_a763986df0804c15285d305a0534fb1ad"><div class="ttname"><a href="structstm32__otg__out__ep__t.html#a763986df0804c15285d305a0534fb1ad">stm32_otg_out_ep_t::DOEPINT</a></div><div class="ttdeci">volatile uint32_t DOEPINT</div><div class="ttdoc">Device OUT endpoint interrupt register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00080">stm32_otg.h:80</a></div></div>
<div class="ttc" id="structstm32__otg__out__ep__t_html_a1e263b0f30a7e3734764573366896714"><div class="ttname"><a href="structstm32__otg__out__ep__t.html#a1e263b0f30a7e3734764573366896714">stm32_otg_out_ep_t::DOEPCTL</a></div><div class="ttdeci">volatile uint32_t DOEPCTL</div><div class="ttdoc">Device control OUT endpoint control register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00077">stm32_otg.h:77</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a4381c6c625bbb294f1fc0d91698cba5f"><div class="ttname"><a href="structstm32__otg__t.html#a4381c6c625bbb294f1fc0d91698cba5f">stm32_otg_t::PCGCCTL</a></div><div class="ttdeci">volatile uint32_t PCGCCTL</div><div class="ttdoc">Power and clock gating control register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00166">stm32_otg.h:166</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a6b8a02b7dcd09725471541670f68a752"><div class="ttname"><a href="structstm32__otg__t.html#a6b8a02b7dcd09725471541670f68a752">stm32_otg_t::DVBUSPULSE</a></div><div class="ttdeci">volatile uint32_t DVBUSPULSE</div><div class="ttdoc">Device VBUS pulsing time register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00153">stm32_otg.h:153</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_abc793a1436fa5e68db1aa07ba410f001"><div class="ttname"><a href="structstm32__otg__t.html#abc793a1436fa5e68db1aa07ba410f001">stm32_otg_t::DVBUSDIS</a></div><div class="ttdeci">volatile uint32_t DVBUSDIS</div><div class="ttdoc">Device VBUS discharge time register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00151">stm32_otg.h:151</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a77c8ef2bca6312afa37aee0d0b468c5b"><div class="ttname"><a href="structstm32__otg__t.html#a77c8ef2bca6312afa37aee0d0b468c5b">stm32_otg_t::DIEPMSK</a></div><div class="ttdeci">volatile uint32_t DIEPMSK</div><div class="ttdoc">Device IN endpoint common interrupt mask register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00141">stm32_otg.h:141</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a6104c7ab2e4d889606c6ca6b158bcf1a"><div class="ttname"><a href="structstm32__otg__t.html#a6104c7ab2e4d889606c6ca6b158bcf1a">stm32_otg_t::DSTS</a></div><div class="ttdeci">volatile uint32_t DSTS</div><div class="ttdoc">Device status register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00139">stm32_otg.h:139</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_aa6d6bb35b6746ba5752f866c65c29577"><div class="ttname"><a href="structstm32__otg__t.html#aa6d6bb35b6746ba5752f866c65c29577">stm32_otg_t::DIEPEMPMSK</a></div><div class="ttdeci">volatile uint32_t DIEPEMPMSK</div><div class="ttdoc">Device IN endpoint FIFO empty interrupt mask register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00156">stm32_otg.h:156</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_ad7c1e24a2bdeb91bf04bf0626d2c7f14"><div class="ttname"><a href="structstm32__otg__t.html#ad7c1e24a2bdeb91bf04bf0626d2c7f14">stm32_otg_t::GRXSTSR</a></div><div class="ttdeci">volatile uint32_t GRXSTSR</div><div class="ttdoc">Receive status debug read register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00101">stm32_otg.h:101</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a8245f7a59934409562f436bc54309ae3"><div class="ttname"><a href="structstm32__otg__t.html#a8245f7a59934409562f436bc54309ae3">stm32_otg_t::GRXSTSP</a></div><div class="ttdeci">volatile uint32_t GRXSTSP</div><div class="ttdoc">Receive status read/pop register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00103">stm32_otg.h:103</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a4369b817aff4d3572254f03a4e36a936"><div class="ttname"><a href="structstm32__otg__t.html#a4369b817aff4d3572254f03a4e36a936">stm32_otg_t::DAINT</a></div><div class="ttdeci">volatile uint32_t DAINT</div><div class="ttdoc">Device all endpoints interrupt register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00145">stm32_otg.h:145</a></div></div>
<div class="ttc" id="structstm32__otg__in__ep__t_html"><div class="ttname"><a href="structstm32__otg__in__ep__t.html">stm32_otg_in_ep_t</a></div><div class="ttdoc">Device input endpoint registers group. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00058">stm32_otg.h:58</a></div></div>
<div class="ttc" id="structstm32__otg__in__ep__t_html_a76af182adc28b3ca4e9c6578f3db9d2d"><div class="ttname"><a href="structstm32__otg__in__ep__t.html#a76af182adc28b3ca4e9c6578f3db9d2d">stm32_otg_in_ep_t::DIEPTSIZ</a></div><div class="ttdeci">volatile uint32_t DIEPTSIZ</div><div class="ttdoc">Device IN endpoint transfer size register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00065">stm32_otg.h:65</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a3bb8db025195045b6581efdbc8e07aa8"><div class="ttname"><a href="structstm32__otg__t.html#a3bb8db025195045b6581efdbc8e07aa8">stm32_otg_t::CID</a></div><div class="ttdeci">volatile uint32_t CID</div><div class="ttdoc">Core ID register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00113">stm32_otg.h:113</a></div></div>
<div class="ttc" id="structstm32__otg__host__chn__t_html"><div class="ttname"><a href="structstm32__otg__host__chn__t.html">stm32_otg_host_chn_t</a></div><div class="ttdoc">Host channel registers group. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00041">stm32_otg.h:41</a></div></div>
<div class="ttc" id="structstm32__otg__t_html"><div class="ttname"><a href="structstm32__otg__t.html">stm32_otg_t</a></div><div class="ttdoc">USB registers memory map. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00093">stm32_otg.h:93</a></div></div>
<div class="ttc" id="structstm32__otg__out__ep__t_html_a625856c269b4ec2a79a457074102d135"><div class="ttname"><a href="structstm32__otg__out__ep__t.html#a625856c269b4ec2a79a457074102d135">stm32_otg_out_ep_t::DOEPTSIZ</a></div><div class="ttdeci">volatile uint32_t DOEPTSIZ</div><div class="ttdoc">Device OUT endpoint transfer size register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00083">stm32_otg.h:83</a></div></div>
<div class="ttc" id="structstm32__otg__host__chn__t_html_abce3f9ffc9874ac28913a1673f7e327f"><div class="ttname"><a href="structstm32__otg__host__chn__t.html#abce3f9ffc9874ac28913a1673f7e327f">stm32_otg_host_chn_t::HCINTMSK</a></div><div class="ttdeci">volatile uint32_t HCINTMSK</div><div class="ttdoc">Host channel interrupt mask register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00046">stm32_otg.h:46</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a83fd4716b17dab43a73350c062647f27"><div class="ttname"><a href="structstm32__otg__t.html#a83fd4716b17dab43a73350c062647f27">stm32_otg_t::GUSBCFG</a></div><div class="ttdeci">volatile uint32_t GUSBCFG</div><div class="ttdoc">USB configuration register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00097">stm32_otg.h:97</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_af7c500df10b61985ce426381923a774f"><div class="ttname"><a href="structstm32__otg__t.html#af7c500df10b61985ce426381923a774f">stm32_otg_t::GCCFG</a></div><div class="ttdeci">volatile uint32_t GCCFG</div><div class="ttdoc">General core configuration. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00112">stm32_otg.h:112</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a6149a7a2da7c61572a90e481f8484128"><div class="ttname"><a href="structstm32__otg__t.html#a6149a7a2da7c61572a90e481f8484128">stm32_otg_t::HFNUM</a></div><div class="ttdeci">volatile uint32_t HFNUM</div><div class="ttdoc">Host frame number/frame time Remaining register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00122">stm32_otg.h:122</a></div></div>
<div class="ttc" id="structstm32__otg__in__ep__t_html_a28e8a1a32a6572e3d52918aa314714a3"><div class="ttname"><a href="structstm32__otg__in__ep__t.html#a28e8a1a32a6572e3d52918aa314714a3">stm32_otg_in_ep_t::DIEPCTL</a></div><div class="ttdeci">volatile uint32_t DIEPCTL</div><div class="ttdoc">Device control IN endpoint control register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00059">stm32_otg.h:59</a></div></div>
<div class="ttc" id="structstm32__otg__in__ep__t_html_aa34c5a132c611232ecd45667c96ef8c8"><div class="ttname"><a href="structstm32__otg__in__ep__t.html#aa34c5a132c611232ecd45667c96ef8c8">stm32_otg_in_ep_t::DTXFSTS</a></div><div class="ttdeci">volatile uint32_t DTXFSTS</div><div class="ttdoc">Device IN endpoint transmit FIFO status register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00068">stm32_otg.h:68</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a9b67fbf335172803adbc7481c4897b4f"><div class="ttname"><a href="structstm32__otg__t.html#a9b67fbf335172803adbc7481c4897b4f">stm32_otg_t::DCTL</a></div><div class="ttdeci">volatile uint32_t DCTL</div><div class="ttdoc">Device control register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00138">stm32_otg.h:138</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a5b614b358c7fa534b88e6360b05532ee"><div class="ttname"><a href="structstm32__otg__t.html#a5b614b358c7fa534b88e6360b05532ee">stm32_otg_t::HFIR</a></div><div class="ttdeci">volatile uint32_t HFIR</div><div class="ttdoc">Host frame interval register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00121">stm32_otg.h:121</a></div></div>
<div class="ttc" id="structstm32__otg__host__chn__t_html_a2b0a37ecdcb16eb953648a5349325816"><div class="ttname"><a href="structstm32__otg__host__chn__t.html#a2b0a37ecdcb16eb953648a5349325816">stm32_otg_host_chn_t::HCTSIZ</a></div><div class="ttdeci">volatile uint32_t HCTSIZ</div><div class="ttdoc">Host channel transfer size register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00048">stm32_otg.h:48</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_a507ffc5752d327930126b5b014cba746"><div class="ttname"><a href="structstm32__otg__t.html#a507ffc5752d327930126b5b014cba746">stm32_otg_t::HAINTMSK</a></div><div class="ttdeci">volatile uint32_t HAINTMSK</div><div class="ttdoc">Host all channels interrupt mask register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00129">stm32_otg.h:129</a></div></div>
<div class="ttc" id="structstm32__otg__t_html_aea907a5347af44f32b86c7fc3a147cdf"><div class="ttname"><a href="structstm32__otg__t.html#aea907a5347af44f32b86c7fc3a147cdf">stm32_otg_t::GRSTCTL</a></div><div class="ttdeci">volatile uint32_t GRSTCTL</div><div class="ttdoc">Reset register size. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00098">stm32_otg.h:98</a></div></div>
<div class="ttc" id="structstm32__otg__host__chn__t_html_a838f3b420837c743a85b1d1e1d60a575"><div class="ttname"><a href="structstm32__otg__host__chn__t.html#a838f3b420837c743a85b1d1e1d60a575">stm32_otg_host_chn_t::HCINT</a></div><div class="ttdeci">volatile uint32_t HCINT</div><div class="ttdoc">Host channel interrupt register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__otg_8h_source.html#l00045">stm32_otg.h:45</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_ee25811a80f3df4596c0c063d26ab926.html">acw</a></li><li class="navelem"><a class="el" href="dir_f0cf4720dbf09e66e541bd1634883892.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_1b866f7f8b91552d65f790ee4eda4ae2.html">ChibiOS_18.2.0</a></li><li class="navelem"><a class="el" href="dir_83f82ff3dedc9d2a86c66065100ebdfe.html">os</a></li><li class="navelem"><a class="el" href="dir_94598eb9a62b15169f3f1ce54d3caeb4.html">hal</a></li><li class="navelem"><a class="el" href="dir_6eb18b0b63dc12c1d948690b95cda1ae.html">ports</a></li><li class="navelem"><a class="el" href="dir_cc07318dd0672f6c5dd786bd58cc294d.html">STM32</a></li><li class="navelem"><a class="el" href="dir_0cde05cb2d6c8a89cbcb88dc304674b4.html">LLD</a></li><li class="navelem"><a class="el" href="dir_2f4b2b3eb40456eed50ef6113d3ebb1f.html">OTGv1</a></li><li class="navelem"><a class="el" href="stm32__otg_8h.html">stm32_otg.h</a></li>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
