{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528641629468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528641629472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 11:40:29 2018 " "Processing started: Sun Jun 10 11:40:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528641629472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641629472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jogo_da_memoria -c jogo_da_memoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641629472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528641629796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528641629796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "play_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file play_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 play_table-rtl " "Found design unit 1: play_table-rtl" {  } { { "play_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638126 ""} { "Info" "ISGN_ENTITY_NAME" "1 play_table " "Found entity 1: play_table" {  } { { "play_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ready_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ready_table-rtl " "Found design unit 1: ready_table-rtl" {  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ready_table.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638128 ""} { "Info" "ISGN_ENTITY_NAME" "1 ready_table " "Found entity 1: ready_table" {  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ready_table.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file config_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_table-rtl " "Found design unit 1: config_table-rtl" {  } { { "config_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/config_table.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638130 ""} { "Info" "ISGN_ENTITY_NAME" "1 config_table " "Found entity 1: config_table" {  } { { "config_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/config_table.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_control-rtl " "Found design unit 1: game_control-rtl" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638131 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_control " "Found entity 1: game_control" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dec-Behavior " "Found design unit 1: bin2dec-Behavior" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/bin2dec.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638133 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/bin2dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638135 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdex_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbdex_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbdex_ctrl-rtl " "Found design unit 1: kbdex_ctrl-rtl" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638137 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbdex_ctrl " "Found entity 1: kbdex_ctrl" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_alphanum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbd_alphanum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbd_alphanum-rtl " "Found design unit 1: kbd_alphanum-rtl" {  } { { "kbd_alphanum.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638139 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbd_alphanum " "Found entity 1: kbd_alphanum" {  } { { "kbd_alphanum.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_t-structural " "Found design unit 1: ff_t-structural" {  } { { "ff_t.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ff_t.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638142 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_t " "Found entity 1: ff_t" {  } { { "ff_t.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ff_t.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_d-structural " "Found design unit 1: ff_d-structural" {  } { { "ff_d.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ff_d.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638144 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "ff_d.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ff_d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code2ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code2ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code2ascii-tradution " "Found design unit 1: code2ascii-tradution" {  } { { "code2ascii.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/code2ascii.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638146 ""} { "Info" "ISGN_ENTITY_NAME" "1 code2ascii " "Found entity 1: code2ascii" {  } { { "code2ascii.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/code2ascii.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-Behavior " "Found design unit 1: bin2hex-Behavior" {  } { { "bin2hex.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/bin2hex.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638148 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_2_num.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ascii_2_num.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_2_num-Behavior " "Found design unit 1: ascii_2_num-Behavior" {  } { { "ascii_2_num.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ascii_2_num.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638150 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_2_num " "Found entity 1: ascii_2_num" {  } { { "ascii_2_num.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ascii_2_num.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file game_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_package " "Found design unit 1: game_package" {  } { { "game_package.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641638153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_control " "Elaborating entity \"game_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528641638237 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_pairs game_control.vhd(31) " "Verilog HDL or VHDL warning at game_control.vhd(31): object \"n_pairs\" assigned a value but never read" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528641638242 "|game_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbdex_ctrl kbdex_ctrl:kbdex_ctrl_inst " "Elaborating entity \"kbdex_ctrl\" for hierarchy \"kbdex_ctrl:kbdex_ctrl_inst\"" {  } { { "game_control.vhd" "kbdex_ctrl_inst" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641638244 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en kbdex_ctrl.vhd(125) " "VHDL Process Statement warning at kbdex_ctrl.vhd(125): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(148) " "VHDL Process Statement warning at kbdex_ctrl.vhd(148): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(150) " "VHDL Process Statement warning at kbdex_ctrl.vhd(150): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(152) " "VHDL Process Statement warning at kbdex_ctrl.vhd(152): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigfetch kbdex_ctrl.vhd(203) " "VHDL Process Statement warning at kbdex_ctrl.vhd(203): signal \"sigfetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selE0 kbdex_ctrl.vhd(212) " "VHDL Process Statement warning at kbdex_ctrl.vhd(212): inferring latch(es) for signal or variable \"selE0\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0en kbdex_ctrl.vhd(237) " "VHDL Process Statement warning at kbdex_ctrl.vhd(237): signal \"key0en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1en kbdex_ctrl.vhd(247) " "VHDL Process Statement warning at kbdex_ctrl.vhd(247): signal \"key1en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2en kbdex_ctrl.vhd(257) " "VHDL Process Statement warning at kbdex_ctrl.vhd(257): signal \"key2en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "relbt kbdex_ctrl.vhd(266) " "VHDL Process Statement warning at kbdex_ctrl.vhd(266): inferring latch(es) for signal or variable \"relbt\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selbt kbdex_ctrl.vhd(276) " "VHDL Process Statement warning at kbdex_ctrl.vhd(276): inferring latch(es) for signal or variable \"selbt\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(295) " "VHDL Process Statement warning at kbdex_ctrl.vhd(295): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(297) " "VHDL Process Statement warning at kbdex_ctrl.vhd(297): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(299) " "VHDL Process Statement warning at kbdex_ctrl.vhd(299): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(306) " "VHDL Process Statement warning at kbdex_ctrl.vhd(306): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(307) " "VHDL Process Statement warning at kbdex_ctrl.vhd(307): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(309) " "VHDL Process Statement warning at kbdex_ctrl.vhd(309): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(311) " "VHDL Process Statement warning at kbdex_ctrl.vhd(311): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(314) " "VHDL Process Statement warning at kbdex_ctrl.vhd(314): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(315) " "VHDL Process Statement warning at kbdex_ctrl.vhd(315): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(317) " "VHDL Process Statement warning at kbdex_ctrl.vhd(317): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(319) " "VHDL Process Statement warning at kbdex_ctrl.vhd(319): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638247 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(324) " "VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638248 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(324) " "VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638248 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(326) " "VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638248 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(326) " "VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638248 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(328) " "VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638248 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(328) " "VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638248 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbt kbdex_ctrl.vhd(276) " "Inferred latch for \"selbt\" at kbdex_ctrl.vhd(276)" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638248 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "relbt kbdex_ctrl.vhd(266) " "Inferred latch for \"relbt\" at kbdex_ctrl.vhd(266)" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638248 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selE0 kbdex_ctrl.vhd(212) " "Inferred latch for \"selE0\" at kbdex_ctrl.vhd(212)" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641638248 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl " "Elaborating entity \"ps2_iobase\" for hierarchy \"kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\"" {  } { { "kbdex_ctrl.vhd" "ps2_ctrl" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641638248 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigsending ps2_iobase.vhd(161) " "VHDL Process Statement warning at ps2_iobase.vhd(161): signal \"sigsending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ps2_iobase.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528641638251 "|game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbd_alphanum kbd_alphanum:kbd_alphanum_inst " "Elaborating entity \"kbd_alphanum\" for hierarchy \"kbd_alphanum:kbd_alphanum_inst\"" {  } { { "game_control.vhd" "kbd_alphanum_inst" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641638252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dp_on kbd_alphanum.vhd(56) " "Verilog HDL or VHDL warning at kbd_alphanum.vhd(56): object \"dp_on\" assigned a value but never read" {  } { { "kbd_alphanum.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528641638254 "|game_control|kbd_alphanum:kbd_alphanum_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_d kbd_alphanum:kbd_alphanum_inst\|ff_d:shift_flop " "Elaborating entity \"ff_d\" for hierarchy \"kbd_alphanum:kbd_alphanum_inst\|ff_d:shift_flop\"" {  } { { "kbd_alphanum.vhd" "shift_flop" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641638255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_t kbd_alphanum:kbd_alphanum_inst\|ff_t:caps_flop " "Elaborating entity \"ff_t\" for hierarchy \"kbd_alphanum:kbd_alphanum_inst\|ff_t:caps_flop\"" {  } { { "kbd_alphanum.vhd" "caps_flop" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641638257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code2ascii kbd_alphanum:kbd_alphanum_inst\|code2ascii:\\G1:2:translate " "Elaborating entity \"code2ascii\" for hierarchy \"kbd_alphanum:kbd_alphanum_inst\|code2ascii:\\G1:2:translate\"" {  } { { "kbd_alphanum.vhd" "\\G1:2:translate" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641638260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_2_num ascii_2_num:translate " "Elaborating entity \"ascii_2_num\" for hierarchy \"ascii_2_num:translate\"" {  } { { "game_control.vhd" "translate" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641638266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_table config_table:settings " "Elaborating entity \"config_table\" for hierarchy \"config_table:settings\"" {  } { { "game_control.vhd" "settings" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641638269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_cards config_table.vhd(39) " "Verilog HDL or VHDL warning at config_table.vhd(39): object \"max_cards\" assigned a value but never read" {  } { { "config_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/config_table.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528641638272 "|game_control|config_table:settings"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready_table ready_table:randomize " "Elaborating entity \"ready_table\" for hierarchy \"ready_table:randomize\"" {  } { { "game_control.vhd" "randomize" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641638273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "play_table play_table:gameplay " "Elaborating entity \"play_table\" for hierarchy \"play_table:gameplay\"" {  } { { "game_control.vhd" "gameplay" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641638291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "match play_table.vhd(28) " "Verilog HDL or VHDL warning at play_table.vhd(28): object \"match\" assigned a value but never read" {  } { { "play_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528641638295 "|game_control|play_table:gameplay"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "play_table.vhd(143) " "Verilog HDL or VHDL warning at the play_table.vhd(143): index expression is not wide enough to address all of the elements in the array" {  } { { "play_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 143 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1528641638299 "|game_control|play_table:gameplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec bin2dec:print0 " "Elaborating entity \"bin2dec\" for hierarchy \"bin2dec:print0\"" {  } { { "game_control.vhd" "print0" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641638368 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "game_control.vhd" "Div0" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "game_control.vhd" "Mod3" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "game_control.vhd" "Mod2" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "game_control.vhd" "Mod1" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "game_control.vhd" "Mod0" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod4\"" {  } { { "play_table.vhd" "Mod4" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Div1\"" {  } { { "play_table.vhd" "Div1" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod3\"" {  } { { "play_table.vhd" "Mod3" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Div2\"" {  } { { "play_table.vhd" "Div2" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod5\"" {  } { { "play_table.vhd" "Mod5" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod2\"" {  } { { "play_table.vhd" "Mod2" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod6\"" {  } { { "play_table.vhd" "Mod6" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Div3\"" {  } { { "play_table.vhd" "Div3" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod8\"" {  } { { "play_table.vhd" "Mod8" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod7\"" {  } { { "play_table.vhd" "Mod7" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 202 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ready_table:randomize\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ready_table:randomize\|Mod0\"" {  } { { "ready_table.vhd" "Mod0" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ready_table.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ready_table:randomize\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ready_table:randomize\|Mod1\"" {  } { { "ready_table.vhd" "Mod1" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ready_table.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ready_table:randomize\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ready_table:randomize\|Mod2\"" {  } { { "ready_table.vhd" "Mod2" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ready_table.vhd" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641640510 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528641640510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641640556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640556 ""}  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528641640556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641640597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641640597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641640607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641640607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641640624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641640624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641640635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640635 ""}  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528641640635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2m " "Found entity 1: lpm_divide_a2m" {  } { { "db/lpm_divide_a2m.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/lpm_divide_a2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641640672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641640672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641640683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641640683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/alt_u_div_0te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641640698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641640698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641640710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640710 ""}  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528641640710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641640719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640719 ""}  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528641640719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/lpm_divide_42m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641640760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641640760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641640770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641640770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/alt_u_div_kse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641640782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641640782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "play_table:gameplay\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"play_table:gameplay\|lpm_divide:Mod4\"" {  } { { "play_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641640800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "play_table:gameplay\|lpm_divide:Mod4 " "Instantiated megafunction \"play_table:gameplay\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640800 ""}  } { { "play_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528641640800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "play_table:gameplay\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"play_table:gameplay\|lpm_divide:Div1\"" {  } { { "play_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641640810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "play_table:gameplay\|lpm_divide:Div1 " "Instantiated megafunction \"play_table:gameplay\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640810 ""}  } { { "play_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/play_table.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528641640810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ready_table:randomize\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ready_table:randomize\|lpm_divide:Mod0\"" {  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ready_table.vhd" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641640856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ready_table:randomize\|lpm_divide:Mod0 " "Instantiated megafunction \"ready_table:randomize\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640856 ""}  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ready_table.vhd" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528641640856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641640896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641640896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641640907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641640907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641640969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641640969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ready_table:randomize\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ready_table:randomize\|lpm_divide:Mod1\"" {  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ready_table.vhd" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641640995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ready_table:randomize\|lpm_divide:Mod1 " "Instantiated megafunction \"ready_table:randomize\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641640996 ""}  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ready_table.vhd" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528641640996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641641032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641641032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641641043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641641043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/alt_u_div_k2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641641103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641641103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ready_table:randomize\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"ready_table:randomize\|lpm_divide:Mod2\"" {  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ready_table.vhd" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641641129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ready_table:randomize\|lpm_divide:Mod2 " "Instantiated megafunction \"ready_table:randomize\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641641129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641641129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641641129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528641641129 ""}  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ready_table.vhd" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528641641129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/lpm_divide_c2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641641167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641641167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641641177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641641177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528641641193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641641193 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~en kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~1 " "Register \"kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~en\" is converted into an equivalent circuit using register \"kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated\" and latch \"kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~1\"" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528641641972 "|game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|ps2_data~en"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1528641641972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528641654640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528641657425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528641657425 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641657794 "|game_control|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641657794 "|game_control|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641657794 "|game_control|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641657794 "|game_control|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641657794 "|game_control|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641657794 "|game_control|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641657794 "|game_control|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641657794 "|game_control|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641657794 "|game_control|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528641657794 "|game_control|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528641657794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5937 " "Implemented 5937 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528641657810 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528641657810 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1528641657810 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5870 " "Implemented 5870 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528641657810 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1528641657810 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528641657810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1259 " "Peak virtual memory: 1259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528641657843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 11:40:57 2018 " "Processing ended: Sun Jun 10 11:40:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528641657843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528641657843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528641657843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528641657843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1528641658611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528641658614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 11:40:58 2018 " "Processing started: Sun Jun 10 11:40:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528641658614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528641658614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria " "Command: quartus_fit --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528641658614 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1528641658657 ""}
{ "Info" "0" "" "Project  = jogo_da_memoria" {  } {  } 0 0 "Project  = jogo_da_memoria" 0 0 "Fitter" 0 0 1528641658658 ""}
{ "Info" "0" "" "Revision = jogo_da_memoria" {  } {  } 0 0 "Revision = jogo_da_memoria" 0 0 "Fitter" 0 0 1528641658658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1528641658852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528641658853 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "jogo_da_memoria 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"jogo_da_memoria\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528641658880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528641658921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528641658921 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528641659381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528641659400 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528641659552 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1528641670547 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1273 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1273 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528641670718 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528641670718 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528641670718 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528641670757 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528641670762 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528641670772 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528641670783 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528641670784 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528641670789 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1528641671560 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "jogo_da_memoria.sdc " "Synopsys Design Constraints File file not found: 'jogo_da_memoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528641671565 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528641671565 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1528641671615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1528641671616 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528641671617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528641671946 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1528641671952 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528641671952 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528641672083 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1528641672083 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528641672087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528641676892 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1528641677575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528641686660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528641696387 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528641706942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528641706942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528641708354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "/home/ec2016/ra188115/Documents/MC613/Projeto/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 12 { 0 ""} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1528641717320 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528641717320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1528641758324 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528641758324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:46 " "Fitter routing operations ending: elapsed time is 00:00:46" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528641758327 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.47 " "Total time spent on timing analysis during the Fitter is 7.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1528641765458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528641765528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528641767983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528641767987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528641770295 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528641777397 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1528641777741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ec2016/ra188115/Documents/MC613/Projeto/output_files/jogo_da_memoria.fit.smsg " "Generated suppressed messages file /home/ec2016/ra188115/Documents/MC613/Projeto/output_files/jogo_da_memoria.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528641778071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 200 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 200 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2624 " "Peak virtual memory: 2624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528641779702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 11:42:59 2018 " "Processing ended: Sun Jun 10 11:42:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528641779702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528641779702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:52 " "Total CPU time (on all processors): 00:03:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528641779702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528641779702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528641780595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528641780598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 11:43:00 2018 " "Processing started: Sun Jun 10 11:43:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528641780598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528641780598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria " "Command: quartus_asm --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528641780599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1528641781391 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528641786786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1127 " "Peak virtual memory: 1127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528641787299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 11:43:07 2018 " "Processing ended: Sun Jun 10 11:43:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528641787299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528641787299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528641787299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528641787299 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528641787481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528641788025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528641788028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 11:43:07 2018 " "Processing started: Sun Jun 10 11:43:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528641788028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641788028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta jogo_da_memoria -c jogo_da_memoria " "Command: quartus_sta jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641788028 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1528641788068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641788736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641788736 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641788780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641788780 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641789476 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "jogo_da_memoria.sdc " "Synopsys Design Constraints File file not found: 'jogo_da_memoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641789632 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641789632 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528641789653 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528641789653 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|sigsend kbdex_ctrl:kbdex_ctrl_inst\|sigsend " "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|sigsend kbdex_ctrl:kbdex_ctrl_inst\|sigsend" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528641789653 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528641789653 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528641789653 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641789653 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641789673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641789675 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528641789676 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528641789691 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528641790112 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641790112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -112.351 " "Worst-case setup slack is -112.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -112.351          -12359.910 CLOCK_50  " " -112.351          -12359.910 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.096             -48.615 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -4.096             -48.615 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.938              -2.938 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -2.938              -2.938 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.961              -1.918 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.961              -1.918 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641790116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 CLOCK_50  " "    0.120               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.446               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.951               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.299               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    2.299               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641790140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.512 " "Worst-case recovery slack is -5.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.512            -275.219 CLOCK_50  " "   -5.512            -275.219 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.150             -10.295 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -5.150             -10.295 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.806             -41.768 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -3.806             -41.768 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.853              -2.853 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -2.853              -2.853 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641790148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.458 " "Worst-case removal slack is 0.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 CLOCK_50  " "    0.458               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.463               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.014               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    2.014               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.580               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    3.580               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641790156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.403 " "Worst-case minimum pulse width slack is -0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403            -757.099 CLOCK_50  " "   -0.403            -757.099 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.184 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.394             -12.184 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.528 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.394              -1.528 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.018 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -0.394              -1.018 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.583 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -0.394              -0.583 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641790160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641790160 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 25 synchronizer chains. " "Report Metastability: Found 25 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528641790186 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641790186 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528641790191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641790235 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641793007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641793339 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528641793394 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641793394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -114.345 " "Worst-case setup slack is -114.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -114.345          -12023.410 CLOCK_50  " " -114.345          -12023.410 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.220             -49.225 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -4.220             -49.225 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.088              -3.088 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -3.088              -3.088 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.932              -1.859 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.932              -1.859 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641793397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.220 " "Worst-case hold slack is -0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220              -0.676 CLOCK_50  " "   -0.220              -0.676 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.417               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.905               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.447               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    2.447               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641793420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.327 " "Worst-case recovery slack is -5.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.327            -249.376 CLOCK_50  " "   -5.327            -249.376 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.907              -9.809 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -4.907              -9.809 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.868             -40.923 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -3.868             -40.923 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.035              -3.035 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -3.035              -3.035 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641793427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.043 " "Worst-case removal slack is 0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 CLOCK_50  " "    0.043               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.376               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.192               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    2.192               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.312               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    3.312               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641793433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.410 " "Worst-case minimum pulse width slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410            -805.008 CLOCK_50  " "   -0.410            -805.008 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.967 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.394             -11.967 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.527 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.394              -1.527 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.021 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -0.394              -1.021 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.626 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -0.394              -0.626 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641793438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641793438 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 25 synchronizer chains. " "Report Metastability: Found 25 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528641793463 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641793463 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528641793467 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641793630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641796368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641796694 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528641796716 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641796716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -62.819 " "Worst-case setup slack is -62.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.819           -7411.269 CLOCK_50  " "  -62.819           -7411.269 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023             -21.877 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -2.023             -21.877 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.389              -1.389 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -1.389              -1.389 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246              -0.492 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.246              -0.492 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641796719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.034 " "Worst-case hold slack is 0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.034               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 CLOCK_50  " "    0.146               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.508               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    1.124               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641796741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.306 " "Worst-case recovery slack is -3.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.306              -6.610 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -3.306              -6.610 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.844            -163.180 CLOCK_50  " "   -2.844            -163.180 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.866             -19.436 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -1.866             -19.436 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.289              -1.289 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -1.289              -1.289 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641796748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.020 " "Worst-case removal slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.020               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 CLOCK_50  " "    0.254               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    0.947               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.017               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    2.017               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641796755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.388 " "Worst-case minimum pulse width slack is -0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388            -129.341 CLOCK_50  " "   -0.388            -129.341 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.071 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.036              -0.071 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    0.010               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.013               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    0.151               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641796759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641796759 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 25 synchronizer chains. " "Report Metastability: Found 25 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528641796784 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641796784 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528641796789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641797100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528641797121 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641797121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -59.058 " "Worst-case setup slack is -59.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -59.058           -6514.375 CLOCK_50  " "  -59.058           -6514.375 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.951             -20.258 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -1.951             -20.258 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.384              -1.384 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -1.384              -1.384 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173              -0.344 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.173              -0.344 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641797124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.121 " "Worst-case hold slack is -0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121              -0.306 CLOCK_50  " "   -0.121              -0.306 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.016 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.010              -0.016 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.453               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    1.131               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641797150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.826 " "Worst-case recovery slack is -2.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.826              -5.650 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -2.826              -5.650 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.491            -128.619 CLOCK_50  " "   -2.491            -128.619 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.794             -17.275 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -1.794             -17.275 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.323              -1.323 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -1.323              -1.323 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641797158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.040 " "Worst-case removal slack is -0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -1.232 CLOCK_50  " "   -0.040              -1.232 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.587 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.039              -0.587 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    1.005               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.699               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    1.699               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641797166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.390 " "Worst-case minimum pulse width slack is -0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390            -126.044 CLOCK_50  " "   -0.390            -126.044 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.001              -0.001 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    0.008               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.050               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    0.154               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528641797170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641797170 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 25 synchronizer chains. " "Report Metastability: Found 25 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528641797196 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641797196 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641798771 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641798772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1411 " "Peak virtual memory: 1411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528641798873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 11:43:18 2018 " "Processing ended: Sun Jun 10 11:43:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528641798873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528641798873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528641798873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641798873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528641799713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528641799716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 11:43:19 2018 " "Processing started: Sun Jun 10 11:43:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528641799716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528641799716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria " "Command: quartus_eda --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528641799716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1528641800574 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1528641800663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "jogo_da_memoria.vo /home/ec2016/ra188115/Documents/MC613/Projeto/simulation/modelsim/ simulation " "Generated file jogo_da_memoria.vo in folder \"/home/ec2016/ra188115/Documents/MC613/Projeto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528641801913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1341 " "Peak virtual memory: 1341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528641802053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 11:43:22 2018 " "Processing ended: Sun Jun 10 11:43:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528641802053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528641802053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528641802053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1528641802053 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 263 s " "Quartus Prime Full Compilation was successful. 0 errors, 263 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1528641802211 ""}
