[DURATION]
Sampling_prep_phase = 30
Sampling_phase = 330
ADC_prep_phase = 100
Reset_phase = 1000
ADC_ramps_phase = 400

[SAMPLING_PREP]
step1 = 4
step2 = 8
step3 = 12

[SAMPLING_PHASE]
S = 0
PGA_GAIN = 0
SRAMreset_rise = 5
PrstCol_fall = 7
SampleRS_fall = 190
Mem_fall = 314
Write_rise = 316
Write_fall = 318
Mem_rise = 320

[ADC_PREP_PHASE]
Drst_fall = 1
Drst_rise = 0
ResetADC_fall = 6
ResetADC_rise = 10
PreSRst_rise = 13
PreSRst_fall = 18
SampleADC_rise = 21
SampleADC_fall = 86

[RESET_PHASE]
RST_reset_start = 0
RST_reset_stop = 600
SW_reset_start = 0
SW_reset_stop = 400
AB_reset_start = 0
AB_reset_stop = 200

[ADC_RAMPS_PHASE]
CConvEn_rise = 0
CConvEn_fall = 27
FConvEn_rise = 35
FConvEn_fall = 290

[STREAMOUT_PHASE]
sr7CDNin_rise = 75
LoadDO_rise = 1580
LoadDO_fall = 1679

[RST_VOLTAGE]
Standby = 3
Integration = 3
S0 = 3
S1 = 3
S2 = 3
S3 = 3
Reset = 3
SR = 3

[SEL_VOLTAGE]
Standby = 1
Integration = 1
S0 = 2
S1 = 2
S2 = 2
S3 = 2
Reset = 1
SR = 2

[SW0_VOLTAGE]
Standby = 0
Integration = 0
S0 = 0
S1 = 0
S2 = 0
S3 = 0
Reset = 3
SR = 0

[SW1_VOLTAGE]
Standby = 0
Integration = 0
S0 = 0
S1 = 0
S2 = 0
S3 = 0
Reset = 3
SR = 0

[SW2_VOLTAGE]
Standby = 0
Integration = 0
S0 = 0
S1 = 0
S2 = 0
S3 = 0
Reset = 3
SR = 0

[AB_VOLTAGE]
Standby = 0
Integration = 0
S0 = 0
S1 = 0
S2 = 0
S3 = 0
Reset = 3
SR = 0

[PGA_GAIN]
Standby = 0
Integration = 0
S0 = 0
S1 = 0
S2 = 0
S3 = 0
Reset = 0
SR = 0

[MISC]
Force_DebugSel = FALSE
PrstCol_options = 1
