{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642644272260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642644272261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 20 03:04:32 2022 " "Processing started: Thu Jan 20 03:04:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642644272261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644272261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644272261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642644272437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642644272438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/top.v 1 1 " "Found 1 design units, including 1 entities, in source file files/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "files/top.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/signext.v 1 1 " "Found 1 design units, including 1 entities, in source file files/signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "files/signext.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/signext.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/riscv.v 1 1 " "Found 1 design units, including 1 entities, in source file files/riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv " "Found entity 1: riscv" {  } { { "files/riscv.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/riscv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file files/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "files/regfile.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/regfile.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/rdreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/rdreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdreg " "Found entity 1: rdreg" {  } { { "files/rdreg.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/rdreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pc_plus4.v 1 1 " "Found 1 design units, including 1 entities, in source file files/pc_plus4.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_plus4 " "Found entity 1: pc_plus4" {  } { { "files/pc_plus4.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/pc_plus4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file files/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "files/pc.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "files/mux4.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/mux4.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "files/mux2.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/mux2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file files/maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "files/maindec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/instreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/instreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instreg " "Found entity 1: instreg" {  } { { "files/instreg.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/instreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file files/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "files/imem.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file files/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "files/dmem.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file files/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "files/datapath.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/creg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/creg.v" { { "Info" "ISGN_ENTITY_NAME" "1 creg " "Found entity 1: creg" {  } { { "files/creg.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/creg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file files/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "files/controller.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/areg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/areg.v" { { "Info" "ISGN_ENTITY_NAME" "1 areg " "Found entity 1: areg" {  } { { "files/areg.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/areg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alureg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alureg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alureg " "Found entity 1: alureg" {  } { { "files/alureg.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/alureg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file files/aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "files/aludec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "files/alu.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644276064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M alu.v(14) " "Verilog HDL Implicit Net warning at alu.v(14): created implicit net for \"M\"" {  } { { "files/alu.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/alu.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv " "Elaborating entity \"riscv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642644276106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "files/riscv.v" "c" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/riscv.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:maindec " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:maindec\"" {  } { { "files/controller.v" "maindec" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/controller.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276130 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controls maindec.v(16) " "Verilog HDL Always Construct warning at maindec.v(16): inferring latch(es) for variable \"controls\", which holds its previous value in one or more paths through the always construct" {  } { { "files/maindec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642644276131 "|riscv|controller:c|maindec:maindec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[0\] maindec.v(16) " "Inferred latch for \"controls\[0\]\" at maindec.v(16)" {  } { { "files/maindec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276131 "|riscv|controller:c|maindec:maindec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[1\] maindec.v(16) " "Inferred latch for \"controls\[1\]\" at maindec.v(16)" {  } { { "files/maindec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276131 "|riscv|controller:c|maindec:maindec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[2\] maindec.v(16) " "Inferred latch for \"controls\[2\]\" at maindec.v(16)" {  } { { "files/maindec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276131 "|riscv|controller:c|maindec:maindec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[3\] maindec.v(16) " "Inferred latch for \"controls\[3\]\" at maindec.v(16)" {  } { { "files/maindec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276131 "|riscv|controller:c|maindec:maindec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[4\] maindec.v(16) " "Inferred latch for \"controls\[4\]\" at maindec.v(16)" {  } { { "files/maindec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276131 "|riscv|controller:c|maindec:maindec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[5\] maindec.v(16) " "Inferred latch for \"controls\[5\]\" at maindec.v(16)" {  } { { "files/maindec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276131 "|riscv|controller:c|maindec:maindec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[6\] maindec.v(16) " "Inferred latch for \"controls\[6\]\" at maindec.v(16)" {  } { { "files/maindec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276131 "|riscv|controller:c|maindec:maindec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[7\] maindec.v(16) " "Inferred latch for \"controls\[7\]\" at maindec.v(16)" {  } { { "files/maindec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276131 "|riscv|controller:c|maindec:maindec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "creg controller:c\|maindec:maindec\|creg:cregF " "Elaborating entity \"creg\" for hierarchy \"controller:c\|maindec:maindec\|creg:cregF\"" {  } { { "files/maindec.v" "cregF" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "creg controller:c\|maindec:maindec\|creg:cregD " "Elaborating entity \"creg\" for hierarchy \"controller:c\|maindec:maindec\|creg:cregD\"" {  } { { "files/maindec.v" "cregD" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "creg controller:c\|maindec:maindec\|creg:cregE " "Elaborating entity \"creg\" for hierarchy \"controller:c\|maindec:maindec\|creg:cregE\"" {  } { { "files/maindec.v" "cregE" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "creg controller:c\|maindec:maindec\|creg:cregM " "Elaborating entity \"creg\" for hierarchy \"controller:c\|maindec:maindec\|creg:cregM\"" {  } { { "files/maindec.v" "cregM" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:aludec " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:aludec\"" {  } { { "files/controller.v" "aludec" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/controller.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276149 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alucontrolF aludec.v(10) " "Verilog HDL Always Construct warning at aludec.v(10): inferring latch(es) for variable \"alucontrolF\", which holds its previous value in one or more paths through the always construct" {  } { { "files/aludec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/aludec.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642644276150 "|riscv|controller:c|aludec:aludec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrolF\[0\] aludec.v(10) " "Inferred latch for \"alucontrolF\[0\]\" at aludec.v(10)" {  } { { "files/aludec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/aludec.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276150 "|riscv|controller:c|aludec:aludec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrolF\[1\] aludec.v(10) " "Inferred latch for \"alucontrolF\[1\]\" at aludec.v(10)" {  } { { "files/aludec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/aludec.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276150 "|riscv|controller:c|aludec:aludec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrolF\[2\] aludec.v(10) " "Inferred latch for \"alucontrolF\[2\]\" at aludec.v(10)" {  } { { "files/aludec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/aludec.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644276150 "|riscv|controller:c|aludec:aludec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "files/riscv.v" "dp" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/riscv.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:dp\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"datapath:dp\|pc:pc\"" {  } { { "files/datapath.v" "pc" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_plus4 datapath:dp\|pc_plus4:pc_plus4 " "Elaborating entity \"pc_plus4\" for hierarchy \"datapath:dp\|pc_plus4:pc_plus4\"" {  } { { "files/datapath.v" "pc_plus4" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instreg datapath:dp\|instreg:instreg " "Elaborating entity \"instreg\" for hierarchy \"datapath:dp\|instreg:instreg\"" {  } { { "files/datapath.v" "instreg" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:regfile\"" {  } { { "files/datapath.v" "regfile" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|signext:extrd2 " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|signext:extrd2\"" {  } { { "files/datapath.v" "extrd2" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:muxStoreData " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:muxStoreData\"" {  } { { "files/datapath.v" "muxStoreData" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:muxImm " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:muxImm\"" {  } { { "files/datapath.v" "muxImm" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|signext:signext " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|signext:signext\"" {  } { { "files/datapath.v" "signext" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "areg datapath:dp\|areg:areg " "Elaborating entity \"areg\" for hierarchy \"datapath:dp\|areg:areg\"" {  } { { "files/datapath.v" "areg" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu\"" {  } { { "files/datapath.v" "alu" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M alu.v(14) " "Verilog HDL or VHDL warning at alu.v(14): object \"M\" assigned a value but never read" {  } { { "files/alu.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/alu.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642644276227 "|riscv|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(14) " "Verilog HDL assignment warning at alu.v(14): truncated value with size 32 to match size of target (1)" {  } { { "files/alu.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/alu.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642644276228 "|riscv|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alureg datapath:dp\|alureg:alureg " "Elaborating entity \"alureg\" for hierarchy \"datapath:dp\|alureg:alureg\"" {  } { { "files/datapath.v" "alureg" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdreg datapath:dp\|rdreg:rdreg " "Elaborating entity \"rdreg\" for hierarchy \"datapath:dp\|rdreg:rdreg\"" {  } { { "files/datapath.v" "rdreg" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:dp\|mux4:muxbyte " "Elaborating entity \"mux4\" for hierarchy \"datapath:dp\|mux4:muxbyte\"" {  } { { "files/datapath.v" "muxbyte" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux4:muxbyte\|mux2:mux0 " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux4:muxbyte\|mux2:mux0\"" {  } { { "files/mux4.v" "mux0" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/mux4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644276241 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:c\|maindec:maindec\|controls\[2\] controller:c\|maindec:maindec\|controls\[5\] " "Duplicate LATCH primitive \"controller:c\|maindec:maindec\|controls\[2\]\" merged with LATCH primitive \"controller:c\|maindec:maindec\|controls\[5\]\"" {  } { { "files/maindec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1642644276837 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1642644276837 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "files/riscv.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/riscv.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642644276995 "|riscv|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "files/riscv.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/riscv.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642644276995 "|riscv|pc[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642644276995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642644277075 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642644277505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644277505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2284 " "Implemented 2284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642644277714 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642644277714 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2119 " "Implemented 2119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642644277714 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1642644277714 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642644277714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642644277725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 20 03:04:37 2022 " "Processing ended: Thu Jan 20 03:04:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642644277725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642644277725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642644277725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644277725 ""}
