<img align="right" src="../psi_logo.png">

***

[**component list**](../README.md)

# psi_common_sync_cc_xn2n
 - VHDL source: [psi_common_sync_cc_xn2n](../../hdl/psi_common_sync_cc_xn2n.vhd)
 - Testbench source: [psi_common_sync_cc_xn2n_tb.vhd](../../testbench/psi_common_sync_cc_xn2n_tb/psi_common_sync_cc_xn2n_tb.vhd)

### Description

This component implements a clock crossing with AXI-S handshaking for transferring data from one clock domain to another one that runs at an integer fractional of the frequency of the input clock frequency. It can
for example be used to transfer data from a 100 MHz clock domain to a 50 MHz clock domain (both generated by the same PLL).


### Generics
| Name          | type      | Description   |
|:--------------|:----------|:--------------|
| width_g       | integer   | input vector length          |
| in_rst_pol_g  | std_logic | reset polarity for reset input          |
| out_rst_pol_g | std_logic | reset polarity for reset output         |

### Interfaces
| Name      | In/Out   | Length   | Description                |
|:----------|:---------|:---------|:---------------------------|
| clk_in_i   | i        | 1        | clk input|
| rst_in_i   | i        | 1        | rst input|
| vld_i      | i        | 1        | valid signal input|
| rdy_o      | o        | 1        | ready signal push back|
| dat_i      | i        | width_g  | data input|
| clk_out_i  | i        | 1        | clk output|
| rst_out_i  | i        | 1        | reset output|
| vld_o      | o        | 1        | valid output
| rdy_i      | o        | 1        | ready input signal push back from next block|
| dat_o      | o        | width_g  | data output|

Constraints are derived by the tools automatically since the clocks are synchronous. Therefore no user constraints are required.

[**component list**](../README.md)
