1 5 ALU_4 4 fast 56 D:/FPGA/verilog-labs/09-alu-4/simulation/questa/rtl_work 0 0 180224 0 212 0
1 9 testbench 4 fast 56 D:/FPGA/verilog-labs/09-alu-4/simulation/questa/rtl_work 0 0 0 0 89 0
