Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Wed May 27 20:11:35 2015
| Host         : ECE-RM215-06 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file radixr_adder_control_sets_placed.rpt
| Design       : radixr_adder
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+-----------------+------------------+------------------+----------------+
|  Clock Signal |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+-----------------+------------------+------------------+----------------+
|  ck_IBUF_BUFG |                 |                  |                1 |              3 |
|  en           |                 |                  |                1 |              4 |
|  en           | n_0_temp[3]_i_1 |                  |                1 |              4 |
+---------------+-----------------+------------------+------------------+----------------+


