
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host 'ubuntu2004.linuxvmimages.local' (Linux_x86_64 version 5.15.0-88-generic) on Mon Nov 20 02:52:59 EST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/home/ubuntu/SoCLab/labi/vitis_hls_project/hls_read_romcode'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_read_romcode.prj 
INFO: [HLS 200-10] Creating and opening project '/home/ubuntu/SoCLab/labi/vitis_hls_project/hls_read_romcode/hls_read_romcode.prj'.
INFO: [HLS 200-1510] Running: add_files src/read_romcode.cpp 
INFO: [HLS 200-10] Adding design file 'src/read_romcode.cpp' to the project
INFO: [HLS 200-1510] Running: set_top read_romcode 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/ubuntu/SoCLab/labi/vitis_hls_project/hls_read_romcode/hls_read_romcode.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ubuntu/SoCLab/labi/vitis_hls_project/hls_read_romcode/hls_read_romcode.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 459.234 MB.
INFO: [HLS 200-10] Analyzing design file 'src/read_romcode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.75 seconds; current allocated memory: 460.512 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_31_1'(src/read_romcode.cpp:31:19) has been inferred on bundle 'BUS0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:31:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.11 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.52 seconds; current allocated memory: 461.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 461.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 461.824 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 482.883 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'internal_bram' (src/read_romcode.cpp:33:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 482.883 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'read_romcode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 483.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 483.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 484.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 484.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_31_1' pipeline 'VITIS_LOOP_31_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 484.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/internal_bram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/length_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'read_romcode' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'romcode', 'length_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 485.738 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 490.035 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 493.062 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for read_romcode.
INFO: [VLOG 209-307] Generating Verilog RTL for read_romcode.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.4 seconds. CPU system time: 0.63 seconds. Elapsed time: 7.34 seconds; current allocated memory: 33.863 MB.
INFO: [HLS 200-1510] Running: config_export -version 0.0.1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2894.512 ; gain = 0.023 ; free physical = 9736 ; free virtual = 12852
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 02:53:34 2023...
INFO: [HLS 200-802] Generated output file hls_read_romcode.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 25.19 seconds. CPU system time: 1.36 seconds. Elapsed time: 26.83 seconds; current allocated memory: 6.969 MB.
INFO: [HLS 200-112] Total CPU user time: 37.09 seconds. Total CPU system time: 2.82 seconds. Total elapsed time: 38.28 seconds; peak allocated memory: 500.066 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov 20 02:53:37 2023...
