<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.1" title="TPF_Prueba" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="main"/>
        <Source name="Top.v" type="Verilog" type_short="Verilog">
            <Options top_module="main"/>
        </Source>
        <Source name="VGA.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="BallandBar.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="BallandBarMovement.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="ResetGame.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="My_Pll/My_Pll.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="Points.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="Clock.ldc" type="LSE Design Constraints File" type_short="LDC">
            <Options/>
        </Source>
        <Source name="i/i.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="Pines.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1_15.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="TPF_Prueba1.sty"/>
</RadiantProject>
