Initializing gui preferences from file  /home/home2/students/esmailid/.synopsys_dv_prefs.tcl
date
Thu Oct 21 19:21:28 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set write_sdc_output_net_resistance        false
false
set timing_separate_clock_gating_group     true
true
set verilogout_no_tri tru
tru
set html_log_enable true
true
set design       [getenv "DESIGN"]
jscS_Nulla
set clkname      [getenv "CLKNAME"]
clk
set clkperiod    [getenv "CLK_PERIOD"]
6
set target_lib   [getenv "SYNTH_LIBRARY"]
/home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db
set tech         [getenv "TECH"]
45nm
set work_dir     ${design}_synth_${tech}_${clkperiod}ns
jscS_Nulla_synth_45nm_6ns
#if {[file exist $work_dir]} {
#sh rm -rf $work_dir
#}
sh mkdir -p $work_dir/reports
sh mkdir -p $work_dir/netlist
set search_path [concat * $search_path]
* . /opt/synopsys/syn/P-2019.03-SP1-1/libraries/syn /opt/synopsys/syn/P-2019.03-SP1-1/dw/syn_ver /opt/synopsys/syn/P-2019.03-SP1-1/dw/sim_ver
sh rm -rf ./work
define_design_lib WORK -path ./work
1
set_svf $design.svf
1
set target_library $target_lib
/home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db
set link_library $target_lib
/home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db
#source -echo -verbose ../../../../../memlib/link_mem.tcl
if {[file exist ./set_design.tcl]} {
  source ./set_design.tcl
} else {
  source -echo -verbose ./analyze.tcl
}
analyze -library WORK -format verilog ../rtl/kernel_1.v;
Warning: HTML log file will be overwritten: '/home/home2/students/esmailid/template_9_DC/synth/default.html'
        If this is not desired then please use the following variable to rename the HTML file: html_log_filename (DCSH-019)
Running PRESTO HDLC
Compiling source file ../rtl/kernel_1.v
Presto compilation completed successfully.
Loading db file '/home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db'
1
analyze -library WORK -format verilog ../rtl/kernel_2.v;
Running PRESTO HDLC
Compiling source file ../rtl/kernel_2.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/kernel_3.v;
Running PRESTO HDLC
Compiling source file ../rtl/kernel_3.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/kernel_4.v;
Running PRESTO HDLC
Compiling source file ../rtl/kernel_4.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/kernel_5.v;
Running PRESTO HDLC
Compiling source file ../rtl/kernel_5.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/jscS_Nulla.v;
Running PRESTO HDLC
Compiling source file ../rtl/jscS_Nulla.v
Presto compilation completed successfully.
1
1
elaborate $design
Loading db file '/opt/synopsys/syn/P-2019.03-SP1-1/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/syn/P-2019.03-SP1-1/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine jscS_Nulla line 32 in file
                '../rtl/jscS_Nulla.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| reg1_mem_read_data_reg | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
| reg2_mem_read_data_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| reg3_mem_read_data_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| reg4_mem_read_data_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| reg5_mem_read_data_reg | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
| reg0_mem_read_data_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (jscS_Nulla)
Elaborated 1 design.
Current design is now 'jscS_Nulla'.
Information: Building the design 'kernel_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1)
Information: Building the design 'kernel_2'. (HDL-193)
Presto compilation completed successfully. (kernel_2)
Information: Building the design 'kernel_3'. (HDL-193)
Presto compilation completed successfully. (kernel_3)
Information: Building the design 'kernel_4'. (HDL-193)
Presto compilation completed successfully. (kernel_4)
Information: Building the design 'kernel_5'. (HDL-193)
Presto compilation completed successfully. (kernel_5)
Information: Building the design 'kernel_1_0_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_0_1)
Information: Building the design 'kernel_1_0_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_0_0)
Information: Building the design 'kernel_1_1_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_1_1)
Information: Building the design 'kernel_1_1_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_1_0)
Information: Building the design 'kernel_1_2_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_2_1)
Information: Building the design 'kernel_1_2_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_2_0)
Information: Building the design 'kernel_1_3_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_3_1)
Information: Building the design 'kernel_1_3_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_3_0)
Information: Building the design 'kernel_1_4_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_4_1)
Information: Building the design 'kernel_1_4_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_4_0)
Information: Building the design 'kernel_1_5_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_5_1)
Information: Building the design 'kernel_1_5_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_5_0)
Information: Building the design 'kernel_1_6_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_6_1)
Information: Building the design 'kernel_1_6_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_6_0)
Information: Building the design 'kernel_1_7_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_7_1)
Information: Building the design 'kernel_1_7_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_7_0)
Information: Building the design 'kernel_1_8_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_8_1)
Information: Building the design 'kernel_1_8_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_8_0)
Information: Building the design 'kernel_1_9_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_9_1)
Information: Building the design 'kernel_1_9_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_9_0)
Information: Building the design 'kernel_1_10_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_10_1)
Information: Building the design 'kernel_1_10_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_10_0)
Information: Building the design 'kernel_1_11_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_11_1)
Information: Building the design 'kernel_1_11_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_11_0)
Information: Building the design 'kernel_1_12_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_12_1)
Information: Building the design 'kernel_1_12_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_12_0)
Information: Building the design 'kernel_1_13_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_13_1)
Information: Building the design 'kernel_1_13_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_13_0)
Information: Building the design 'kernel_1_14_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_14_1)
Information: Building the design 'kernel_1_14_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_14_0)
Information: Building the design 'kernel_1_15_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_15_1)
Information: Building the design 'kernel_1_15_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_15_0)
Information: Building the design 'kernel_1_16_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_16_1)
Information: Building the design 'kernel_1_16_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_16_0)
Information: Building the design 'kernel_1_17_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_17_1)
Information: Building the design 'kernel_1_17_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_17_0)
Information: Building the design 'kernel_1_18_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_18_1)
Information: Building the design 'kernel_1_18_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_18_0)
Information: Building the design 'kernel_1_19_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_19_1)
Information: Building the design 'kernel_1_19_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_19_0)
Information: Building the design 'kernel_1_20_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_20_1)
Information: Building the design 'kernel_1_20_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_20_0)
Information: Building the design 'kernel_1_21_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_21_1)
Information: Building the design 'kernel_1_21_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_21_0)
Information: Building the design 'kernel_1_22_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_22_1)
Information: Building the design 'kernel_1_22_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_22_0)
Information: Building the design 'kernel_1_23_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_23_1)
Information: Building the design 'kernel_1_23_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_23_0)
Information: Building the design 'kernel_1_24_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_24_1)
Information: Building the design 'kernel_1_24_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_24_0)
Information: Building the design 'kernel_1_25_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_25_1)
Information: Building the design 'kernel_1_25_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_25_0)
Information: Building the design 'kernel_1_26_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_26_1)
Information: Building the design 'kernel_1_26_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_26_0)
Information: Building the design 'kernel_1_27_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_27_1)
Information: Building the design 'kernel_1_27_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_27_0)
Information: Building the design 'kernel_1_28_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_28_1)
Information: Building the design 'kernel_1_28_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_28_0)
Information: Building the design 'kernel_1_29_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_29_1)
Information: Building the design 'kernel_1_29_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_29_0)
Information: Building the design 'kernel_1_30_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_30_1)
Information: Building the design 'kernel_1_30_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_30_0)
Information: Building the design 'kernel_1_31_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_31_1)
Information: Building the design 'kernel_1_31_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_31_0)
Information: Building the design 'kernel_1_32_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_32_1)
Information: Building the design 'kernel_1_32_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_32_0)
Information: Building the design 'kernel_1_33_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_33_1)
Information: Building the design 'kernel_1_33_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_33_0)
Information: Building the design 'kernel_1_34_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_34_1)
Information: Building the design 'kernel_1_34_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_34_0)
Information: Building the design 'kernel_1_35_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_35_1)
Information: Building the design 'kernel_1_35_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_35_0)
Information: Building the design 'kernel_1_36_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_36_1)
Information: Building the design 'kernel_1_36_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_36_0)
Information: Building the design 'kernel_1_37_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_37_1)
Information: Building the design 'kernel_1_37_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_37_0)
Information: Building the design 'kernel_1_38_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_38_1)
Information: Building the design 'kernel_1_38_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_38_0)
Information: Building the design 'kernel_1_39_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_39_1)
Information: Building the design 'kernel_1_39_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_39_0)
Information: Building the design 'kernel_1_40_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_40_1)
Information: Building the design 'kernel_1_40_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_40_0)
