#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar  8 10:10:34 2023
# Process ID: 1160
# Current directory: E:/ComputerOrnazation/lab1/Regs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27976 E:\ComputerOrnazation\lab1\Regs\Regs.xpr
# Log file: E:/ComputerOrnazation/lab1/Regs/vivado.log
# Journal file: E:/ComputerOrnazation/lab1/Regs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ComputerOrnazation/lab1/Regs/Regs.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/ComputerOrnazation/lab1/Regs/Regs.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Regs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Regs_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xelab -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'Reg' is out of bounds [E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Regs_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Regs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Regs_tb_behav -key {Behavioral:sim_1:Functional:Regs_tb} -tclbatch {Regs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Regs_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 300 ns : File "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Regs_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1107.516 ; gain = 0.000
launch_runs synth_1 -jobs 8
[Wed Mar  8 10:11:51 2023] Launched synth_1...
Run output will be captured here: E:/ComputerOrnazation/lab1/Regs/Regs.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Regs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Regs_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xelab -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'Reg' is out of bounds [E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Regs_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Regs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Regs_tb_behav -key {Behavioral:sim_1:Functional:Regs_tb} -tclbatch {Regs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Regs_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 300 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Regs_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Regs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Regs_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_tb
INFO: [VRFC 10-2458] undeclared symbol Reg03, assumed default net type wire [E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v:48]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xelab -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Reg03' [E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v:48]
WARNING: [VRFC 10-3705] select index 0 into 'Reg' is out of bounds [E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Regs_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Regs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Regs_tb_behav -key {Behavioral:sim_1:Functional:Regs_tb} -tclbatch {Regs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Regs_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 350 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Regs_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Regs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Regs_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xelab -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 0 into 'Reg' is out of bounds [E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Regs_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Regs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Regs_tb_behav -key {Behavioral:sim_1:Functional:Regs_tb} -tclbatch {Regs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Regs_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 350 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Regs_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.156 ; gain = 0.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Regs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Regs_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xelab -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Regs_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Regs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Regs_tb_behav -key {Behavioral:sim_1:Functional:Regs_tb} -tclbatch {Regs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Regs_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 550 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Regs_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1118.988 ; gain = 4.312
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Regs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Regs_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xelab -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Regs_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Regs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Regs_tb_behav -key {Behavioral:sim_1:Functional:Regs_tb} -tclbatch {Regs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Regs_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 550 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Regs_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.590 ; gain = 1.602
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Regs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Regs_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xelab -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Regs_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Regs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Regs_tb_behav -key {Behavioral:sim_1:Functional:Regs_tb} -tclbatch {Regs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Regs_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 550 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Regs_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1125.551 ; gain = 4.961
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Regs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Regs_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xelab -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Regs_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Regs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Regs_tb_behav -key {Behavioral:sim_1:Functional:Regs_tb} -tclbatch {Regs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Regs_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 500 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Regs_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1131.027 ; gain = 5.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Regs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Regs_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xelab -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Regs_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Regs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Regs_tb_behav -key {Behavioral:sim_1:Functional:Regs_tb} -tclbatch {Regs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Regs_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 550 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Regs_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.301 ; gain = 2.602
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Regs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Regs_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
"xelab -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c80b50d5574046a09cdb294f011d6902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Regs_tb_behav xil_defaultlib.Regs_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Regs_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Regs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab1/Regs/Regs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Regs_tb_behav -key {Behavioral:sim_1:Functional:Regs_tb} -tclbatch {Regs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Regs_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 500 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Regs_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1143.965 ; gain = 3.008
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  8 10:51:15 2023...
