0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/zoege/OneDrive/Documents/ece/8th semester/dvlsi/Lab2/Ex2/dvlsi_adders/dvlsi_adders.srcs/sim_2/new/full_adder_tb_str.vhd,1711317141,vhdl,,,,full_adder_tb_str,,,,,,,,
C:/Users/zoege/OneDrive/Documents/ece/8th semester/dvlsi/Lab2/Ex2/dvlsi_adders/dvlsi_adders.srcs/sources_1/new/full_adder_str.vhd,1711316971,vhdl,,,,full_adder_str,,,,,,,,
C:/Users/zoege/OneDrive/Documents/ece/8th semester/dvlsi/Lab2/Ex2/dvlsi_adders/dvlsi_adders.srcs/sources_1/new/half_adder_df.vhd,1711314085,vhdl,,,,half_adder_df,,,,,,,,
