{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 14:27:24 2017 " "Info: Processing started: Thu Oct 26 14:27:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Booth_Multiplier -c Booth_Multiplier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Booth_Multiplier -c Booth_Multiplier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register RegMtp_B\[1\] register RegACC_A\[8\] 336.59 MHz 2.971 ns Internal " "Info: Clock \"clk\" has Internal fmax of 336.59 MHz between source register \"RegMtp_B\[1\]\" and destination register \"RegACC_A\[8\]\" (period= 2.971 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.788 ns + Longest register register " "Info: + Longest register to register delay is 2.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegMtp_B\[1\] 1 REG LCFF_X25_Y3_N19 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y3_N19; Fanout = 18; REG Node = 'RegMtp_B\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegMtp_B[1] } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.545 ns) 0.968 ns Add0~7 2 COMB LCCOMB_X26_Y3_N2 2 " "Info: 2: + IC(0.423 ns) + CELL(0.545 ns) = 0.968 ns; Loc. = LCCOMB_X26_Y3_N2; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { RegMtp_B[1] Add0~7 } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.003 ns Add0~11 3 COMB LCCOMB_X26_Y3_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.003 ns; Loc. = LCCOMB_X26_Y3_N4; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~7 Add0~11 } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.038 ns Add0~15 4 COMB LCCOMB_X26_Y3_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.038 ns; Loc. = LCCOMB_X26_Y3_N6; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~11 Add0~15 } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.073 ns Add0~19 5 COMB LCCOMB_X26_Y3_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.073 ns; Loc. = LCCOMB_X26_Y3_N8; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~15 Add0~19 } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.108 ns Add0~23 6 COMB LCCOMB_X26_Y3_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.108 ns; Loc. = LCCOMB_X26_Y3_N10; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~19 Add0~23 } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.233 ns Add0~26 7 COMB LCCOMB_X26_Y3_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 1.233 ns; Loc. = LCCOMB_X26_Y3_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~23 Add0~26 } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.436 ns) 2.032 ns Add1~26 8 COMB LCCOMB_X27_Y3_N12 2 " "Info: 8: + IC(0.363 ns) + CELL(0.436 ns) = 2.032 ns; Loc. = LCCOMB_X27_Y3_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { Add0~26 Add1~26 } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.128 ns Add1~30 9 COMB LCCOMB_X27_Y3_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 2.128 ns; Loc. = LCCOMB_X27_Y3_N14; Fanout = 1; COMB Node = 'Add1~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.253 ns Add1~33 10 COMB LCCOMB_X27_Y3_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 2.253 ns; Loc. = LCCOMB_X27_Y3_N16; Fanout = 1; COMB Node = 'Add1~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~30 Add1~33 } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.053 ns) 2.633 ns RegACC_A\[8\]~1 11 COMB LCCOMB_X26_Y3_N28 1 " "Info: 11: + IC(0.327 ns) + CELL(0.053 ns) = 2.633 ns; Loc. = LCCOMB_X26_Y3_N28; Fanout = 1; COMB Node = 'RegACC_A\[8\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.380 ns" { Add1~33 RegACC_A[8]~1 } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.788 ns RegACC_A\[8\] 12 REG LCFF_X26_Y3_N29 3 " "Info: 12: + IC(0.000 ns) + CELL(0.155 ns) = 2.788 ns; Loc. = LCFF_X26_Y3_N29; Fanout = 3; REG Node = 'RegACC_A\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { RegACC_A[8]~1 RegACC_A[8] } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.675 ns ( 60.08 % ) " "Info: Total cell delay = 1.675 ns ( 60.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 39.92 % ) " "Info: Total interconnect delay = 1.113 ns ( 39.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { RegMtp_B[1] Add0~7 Add0~11 Add0~15 Add0~19 Add0~23 Add0~26 Add1~26 Add1~30 Add1~33 RegACC_A[8]~1 RegACC_A[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { RegMtp_B[1] {} Add0~7 {} Add0~11 {} Add0~15 {} Add0~19 {} Add0~23 {} Add0~26 {} Add1~26 {} Add1~30 {} Add1~33 {} RegACC_A[8]~1 {} RegACC_A[8] {} } { 0.000ns 0.423ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.363ns 0.000ns 0.000ns 0.327ns 0.000ns } { 0.000ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.436ns 0.096ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns RegACC_A\[8\] 3 REG LCFF_X26_Y3_N29 3 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y3_N29; Fanout = 3; REG Node = 'RegACC_A\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl RegACC_A[8] } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl RegACC_A[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC_A[8] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.490 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns RegMtp_B\[1\] 3 REG LCFF_X25_Y3_N19 18 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X25_Y3_N19; Fanout = 18; REG Node = 'RegMtp_B\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl RegMtp_B[1] } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl RegMtp_B[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtp_B[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl RegACC_A[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC_A[8] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl RegMtp_B[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtp_B[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { RegMtp_B[1] Add0~7 Add0~11 Add0~15 Add0~19 Add0~23 Add0~26 Add1~26 Add1~30 Add1~33 RegACC_A[8]~1 RegACC_A[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { RegMtp_B[1] {} Add0~7 {} Add0~11 {} Add0~15 {} Add0~19 {} Add0~23 {} Add0~26 {} Add1~26 {} Add1~30 {} Add1~33 {} RegACC_A[8]~1 {} RegACC_A[8] {} } { 0.000ns 0.423ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.363ns 0.000ns 0.000ns 0.327ns 0.000ns } { 0.000ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.436ns 0.096ns 0.125ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl RegACC_A[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC_A[8] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl RegMtp_B[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtp_B[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RegMtp_B\[1\] St clk 3.707 ns register " "Info: tsu for register \"RegMtp_B\[1\]\" (data pin = \"St\", clock pin = \"clk\") is 3.707 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.107 ns + Longest pin register " "Info: + Longest pin to register delay is 6.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns St 1 PIN PIN_V9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 3; PIN Node = 'St'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { St } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.739 ns) + CELL(0.225 ns) 4.763 ns Load~0 2 COMB LCCOMB_X26_Y3_N30 11 " "Info: 2: + IC(3.739 ns) + CELL(0.225 ns) = 4.763 ns; Loc. = LCCOMB_X26_Y3_N30; Fanout = 11; COMB Node = 'Load~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.964 ns" { St Load~0 } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 5.049 ns RegMtp_B\[1\]~0 3 COMB LCCOMB_X26_Y3_N22 8 " "Info: 3: + IC(0.233 ns) + CELL(0.053 ns) = 5.049 ns; Loc. = LCCOMB_X26_Y3_N22; Fanout = 8; COMB Node = 'RegMtp_B\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { Load~0 RegMtp_B[1]~0 } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.746 ns) 6.107 ns RegMtp_B\[1\] 4 REG LCFF_X25_Y3_N19 18 " "Info: 4: + IC(0.312 ns) + CELL(0.746 ns) = 6.107 ns; Loc. = LCFF_X25_Y3_N19; Fanout = 18; REG Node = 'RegMtp_B\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { RegMtp_B[1]~0 RegMtp_B[1] } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.823 ns ( 29.85 % ) " "Info: Total cell delay = 1.823 ns ( 29.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.284 ns ( 70.15 % ) " "Info: Total interconnect delay = 4.284 ns ( 70.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { St Load~0 RegMtp_B[1]~0 RegMtp_B[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.107 ns" { St {} St~combout {} Load~0 {} RegMtp_B[1]~0 {} RegMtp_B[1] {} } { 0.000ns 0.000ns 3.739ns 0.233ns 0.312ns } { 0.000ns 0.799ns 0.225ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns RegMtp_B\[1\] 3 REG LCFF_X25_Y3_N19 18 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X25_Y3_N19; Fanout = 18; REG Node = 'RegMtp_B\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl RegMtp_B[1] } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl RegMtp_B[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtp_B[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { St Load~0 RegMtp_B[1]~0 RegMtp_B[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.107 ns" { St {} St~combout {} Load~0 {} RegMtp_B[1]~0 {} RegMtp_B[1] {} } { 0.000ns 0.000ns 3.739ns 0.233ns 0.312ns } { 0.000ns 0.799ns 0.225ns 0.053ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl RegMtp_B[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtp_B[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Product\[6\] RegMtp_B\[7\] 7.061 ns register " "Info: tco from clock \"clk\" to destination pin \"Product\[6\]\" through register \"RegMtp_B\[7\]\" is 7.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns RegMtp_B\[7\] 3 REG LCFF_X25_Y3_N31 2 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X25_Y3_N31; Fanout = 2; REG Node = 'RegMtp_B\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl RegMtp_B[7] } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl RegMtp_B[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtp_B[7] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.477 ns + Longest register pin " "Info: + Longest register to pin delay is 4.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegMtp_B\[7\] 1 REG LCFF_X25_Y3_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y3_N31; Fanout = 2; REG Node = 'RegMtp_B\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegMtp_B[7] } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.525 ns) + CELL(1.952 ns) 4.477 ns Product\[6\] 2 PIN PIN_E10 0 " "Info: 2: + IC(2.525 ns) + CELL(1.952 ns) = 4.477 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'Product\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { RegMtp_B[7] Product[6] } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 43.60 % ) " "Info: Total cell delay = 1.952 ns ( 43.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.525 ns ( 56.40 % ) " "Info: Total interconnect delay = 2.525 ns ( 56.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { RegMtp_B[7] Product[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.477 ns" { RegMtp_B[7] {} Product[6] {} } { 0.000ns 2.525ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl RegMtp_B[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtp_B[7] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { RegMtp_B[7] Product[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.477 ns" { RegMtp_B[7] {} Product[6] {} } { 0.000ns 2.525ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RegMtp_B\[8\] Mtp\[7\] clk -2.199 ns register " "Info: th for register \"RegMtp_B\[8\]\" (data pin = \"Mtp\[7\]\", clock pin = \"clk\") is -2.199 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns RegMtp_B\[8\] 3 REG LCFF_X25_Y3_N29 2 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X25_Y3_N29; Fanout = 2; REG Node = 'RegMtp_B\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl RegMtp_B[8] } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl RegMtp_B[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtp_B[8] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.838 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns Mtp\[7\] 1 PIN PIN_AA9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'Mtp\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[7] } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.757 ns) + CELL(0.309 ns) 4.838 ns RegMtp_B\[8\] 2 REG LCFF_X25_Y3_N29 2 " "Info: 2: + IC(3.757 ns) + CELL(0.309 ns) = 4.838 ns; Loc. = LCFF_X25_Y3_N29; Fanout = 2; REG Node = 'RegMtp_B\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.066 ns" { Mtp[7] RegMtp_B[8] } "NODE_NAME" } } { "Booth_Multiplier.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Booth_Multiplier/Booth_Multiplier.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.081 ns ( 22.34 % ) " "Info: Total cell delay = 1.081 ns ( 22.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.757 ns ( 77.66 % ) " "Info: Total interconnect delay = 3.757 ns ( 77.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { Mtp[7] RegMtp_B[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.838 ns" { Mtp[7] {} Mtp[7]~combout {} RegMtp_B[8] {} } { 0.000ns 0.000ns 3.757ns } { 0.000ns 0.772ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl RegMtp_B[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtp_B[8] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { Mtp[7] RegMtp_B[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.838 ns" { Mtp[7] {} Mtp[7]~combout {} RegMtp_B[8] {} } { 0.000ns 0.000ns 3.757ns } { 0.000ns 0.772ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 14:27:24 2017 " "Info: Processing ended: Thu Oct 26 14:27:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
