TimeQuest Timing Analyzer report for DE0_NANO_G_Sensor
Wed Apr 08 19:59:52 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 19. Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Output Enable Times
 29. Minimum Output Enable Times
 30. Output Disable Times
 31. Minimum Output Disable Times
 32. Slow 1200mV 85C Model Metastability Report
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 45. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 46. Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Propagation Delay
 54. Minimum Propagation Delay
 55. Output Enable Times
 56. Minimum Output Enable Times
 57. Output Disable Times
 58. Minimum Output Disable Times
 59. Slow 1200mV 0C Model Metastability Report
 60. Fast 1200mV 0C Model Setup Summary
 61. Fast 1200mV 0C Model Hold Summary
 62. Fast 1200mV 0C Model Recovery Summary
 63. Fast 1200mV 0C Model Removal Summary
 64. Fast 1200mV 0C Model Minimum Pulse Width Summary
 65. Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 67. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 68. Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 71. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 72. Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Propagation Delay
 80. Minimum Propagation Delay
 81. Output Enable Times
 82. Minimum Output Enable Times
 83. Output Disable Times
 84. Minimum Output Disable Times
 85. Fast 1200mV 0C Model Metastability Report
 86. Multicorner Timing Analysis Summary
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Propagation Delay
 92. Minimum Propagation Delay
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths
105. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; DE0_NANO_G_Sensor                                  ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000 ; 2.0 MHz   ; 200.000 ; 450.000 ; 50.00      ; 25        ; 1           ; 144.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz   ; 166.666 ; 416.666 ; 50.00      ; 25        ; 1           ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 138.66 MHz ; 138.66 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 252.08 MHz ; 250.0 MHz       ; CLOCK_50                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.383 ; 0.000         ;
; CLOCK_50                                             ; 16.033 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
; CLOCK_50                                             ; 0.358 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.625 ; 0.000         ;
; CLOCK_50                                             ; 17.466 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 1.774 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 4.557 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.595   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.746 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.383  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.237      ;
; 13.383  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.237      ;
; 13.383  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.237      ;
; 13.383  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.237      ;
; 13.383  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.237      ;
; 13.383  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.237      ;
; 13.383  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.237      ;
; 13.383  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.237      ;
; 13.444  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.176      ;
; 13.444  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.176      ;
; 13.444  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.176      ;
; 13.444  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.176      ;
; 13.444  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.176      ;
; 13.444  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.176      ;
; 13.444  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 4.176      ;
; 13.624  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.321     ; 4.000      ;
; 13.624  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.321     ; 4.000      ;
; 13.624  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.321     ; 4.000      ;
; 13.624  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.321     ; 4.000      ;
; 13.624  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.321     ; 4.000      ;
; 13.839  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 3.781      ;
; 13.839  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 3.781      ;
; 13.839  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 3.781      ;
; 13.845  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 3.775      ;
; 13.845  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 3.775      ;
; 13.845  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 3.775      ;
; 13.845  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.325     ; 3.775      ;
; 13.967  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.652      ;
; 14.227  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.392      ;
; 14.227  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.392      ;
; 492.788 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 7.134      ;
; 492.788 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 7.134      ;
; 492.788 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 7.134      ;
; 492.788 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 7.134      ;
; 492.788 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 7.134      ;
; 493.020 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 6.898      ;
; 493.020 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 6.898      ;
; 493.020 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 6.898      ;
; 493.055 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 6.878      ;
; 493.055 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 6.878      ;
; 493.055 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 6.878      ;
; 493.055 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 6.878      ;
; 493.454 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 6.478      ;
; 493.454 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 6.478      ;
; 495.606 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.312      ;
; 495.606 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.312      ;
; 495.606 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.312      ;
; 495.606 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.312      ;
; 495.606 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.312      ;
; 495.648 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.270      ;
; 495.648 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.270      ;
; 495.648 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.270      ;
; 495.648 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.270      ;
; 495.648 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.270      ;
; 495.789 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.129      ;
; 495.789 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.129      ;
; 495.789 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.129      ;
; 495.789 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.129      ;
; 495.789 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.129      ;
; 495.884 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 4.030      ;
; 495.884 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 4.030      ;
; 495.884 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 4.030      ;
; 495.926 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 3.988      ;
; 495.926 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 3.988      ;
; 495.926 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 3.988      ;
; 495.945 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 3.973      ;
; 495.945 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 3.973      ;
; 495.945 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 3.973      ;
; 495.945 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 3.973      ;
; 495.945 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 3.973      ;
; 496.067 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 3.847      ;
; 496.067 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 3.847      ;
; 496.067 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 3.847      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.109 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.818      ;
; 496.140 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.795      ;
; 496.140 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.795      ;
; 496.140 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.795      ;
; 496.140 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.795      ;
; 496.151 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.776      ;
; 496.151 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.776      ;
; 496.151 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.776      ;
; 496.151 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.776      ;
; 496.151 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.776      ;
; 496.151 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.776      ;
; 496.151 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.776      ;
; 496.151 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 3.776      ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                        ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.033 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.900      ;
; 16.056 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.884      ;
; 16.280 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.653      ;
; 16.280 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.660      ;
; 16.286 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.647      ;
; 16.300 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.633      ;
; 16.300 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.640      ;
; 16.309 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.631      ;
; 16.345 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.586      ;
; 16.346 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.585      ;
; 16.346 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.592      ;
; 16.360 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.577      ;
; 16.368 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.570      ;
; 16.379 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.554      ;
; 16.379 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.561      ;
; 16.398 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.535      ;
; 16.403 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.530      ;
; 16.405 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.528      ;
; 16.421 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.519      ;
; 16.467 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.466      ;
; 16.467 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.473      ;
; 16.476 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.461      ;
; 16.481 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.452      ;
; 16.503 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.430      ;
; 16.521 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.412      ;
; 16.528 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.405      ;
; 16.544 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.396      ;
; 16.573 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.358      ;
; 16.573 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.365      ;
; 16.575 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.356      ;
; 16.581 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.352      ;
; 16.598 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.340      ;
; 16.601 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.332      ;
; 16.601 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.339      ;
; 16.613 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.324      ;
; 16.621 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.312      ;
; 16.632 ; led_driver:u_led_driver|int2_count[13] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.301      ;
; 16.652 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.281      ;
; 16.655 ; led_driver:u_led_driver|int2_count[13] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.285      ;
; 16.656 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.277      ;
; 16.658 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.275      ;
; 16.672 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.263      ;
; 16.672 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.261      ;
; 16.707 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.226      ;
; 16.707 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.230      ;
; 16.715 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.216      ;
; 16.717 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.214      ;
; 16.718 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.213      ;
; 16.722 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.215      ;
; 16.724 ; led_driver:u_led_driver|int2_count[15] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.209      ;
; 16.725 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.208      ;
; 16.725 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.212      ;
; 16.727 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.206      ;
; 16.729 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.208      ;
; 16.734 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.199      ;
; 16.747 ; led_driver:u_led_driver|int2_count[15] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.193      ;
; 16.750 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.183      ;
; 16.751 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.182      ;
; 16.754 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.181      ;
; 16.755 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.178      ;
; 16.755 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.185      ;
; 16.756 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.177      ;
; 16.765 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.168      ;
; 16.768 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.165      ;
; 16.770 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.163      ;
; 16.773 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.158      ;
; 16.775 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.158      ;
; 16.780 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.153      ;
; 16.781 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.152      ;
; 16.788 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.147      ;
; 16.793 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.138      ;
; 16.795 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.138      ;
; 16.797 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.134      ;
; 16.806 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.127      ;
; 16.810 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.127      ;
; 16.815 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.116      ;
; 16.823 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.114      ;
; 16.830 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.103      ;
; 16.834 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.099      ;
; 16.838 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.099      ;
; 16.839 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.094      ;
; 16.840 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.091      ;
; 16.841 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.096      ;
; 16.841 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.090      ;
; 16.846 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.087      ;
; 16.848 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.089      ;
; 16.850 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.083      ;
; 16.853 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.087      ;
; 16.853 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.080      ;
; 16.861 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.072      ;
; 16.863 ; led_driver:u_led_driver|int2_count[16] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.070      ;
; 16.863 ; led_driver:u_led_driver|int2_count[16] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.077      ;
; 16.865 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.068      ;
; 16.868 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.065      ;
; 16.870 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.065      ;
; 16.872 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.061      ;
; 16.874 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.059      ;
; 16.874 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.059      ;
; 16.875 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.058      ;
; 16.881 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.052      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.595      ;
; 0.388 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.608      ;
; 0.389 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.392 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.612      ;
; 0.395 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.615      ;
; 0.397 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.617      ;
; 0.397 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.617      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.623      ;
; 0.409 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.629      ;
; 0.409 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.628      ;
; 0.413 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.633      ;
; 0.515 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.517 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.737      ;
; 0.521 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.741      ;
; 0.523 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.743      ;
; 0.524 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.744      ;
; 0.525 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.745      ;
; 0.545 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.765      ;
; 0.545 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.549 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.571 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.573 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.579 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.588 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.808      ;
; 0.591 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.595 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.626 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.846      ;
; 0.631 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.850      ;
; 0.711 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.931      ;
; 0.793 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.012      ;
; 0.815 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.035      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.046      ;
; 0.837 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.056      ;
; 0.838 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.884 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.101      ;
; 0.885 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.102      ;
; 0.886 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.103      ;
; 0.887 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.104      ;
; 0.887 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.104      ;
; 0.888 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.105      ;
; 0.888 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.105      ;
; 0.888 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.108      ;
; 0.889 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.106      ;
; 0.889 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.106      ;
; 0.889 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.109      ;
; 0.893 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.110      ;
; 0.894 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.111      ;
; 0.901 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.121      ;
; 0.906 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.126      ;
; 0.910 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.129      ;
; 0.914 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.134      ;
; 0.934 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.153      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                        ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.362 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.580      ;
; 0.505 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.723      ;
; 0.508 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.726      ;
; 0.549 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.767      ;
; 0.550 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.768      ;
; 0.551 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.553 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.772      ;
; 0.555 ; reset_delay:u_reset_delay|cont[19]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.773      ;
; 0.565 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.783      ;
; 0.610 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.828      ;
; 0.613 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.832      ;
; 0.702 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.920      ;
; 0.822 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.042      ;
; 0.824 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.042      ;
; 0.824 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.043      ;
; 0.827 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.046      ;
; 0.827 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.045      ;
; 0.827 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.045      ;
; 0.838 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.057      ;
; 0.840 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.058      ;
; 0.840 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.059      ;
; 0.841 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.059      ;
; 0.842 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.061      ;
; 0.843 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.062      ;
; 0.849 ; led_driver:u_led_driver|int2_count[18] ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.067      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.932 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.152      ;
; 0.934 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.152      ;
; 0.934 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.154      ;
; 0.934 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.154      ;
; 0.934 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.153      ;
; 0.935 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.154      ;
; 0.935 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.153      ;
; 0.936 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.937 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.156      ;
; 0.937 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.155      ;
; 0.937 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.155      ;
; 0.937 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.155      ;
; 0.939 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.157      ;
; 0.939 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.157      ;
; 0.950 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.170      ;
; 0.950 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.169      ;
; 0.951 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.169      ;
; 0.952 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.172      ;
; 0.952 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.171      ;
; 0.953 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.171      ;
; 0.953 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.173      ;
; 0.953 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.171      ;
; 0.954 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.172      ;
; 0.954 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.173      ;
; 0.954 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.172      ;
; 0.955 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.174      ;
; 0.956 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.174      ;
; 0.962 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|oRST         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.179      ;
; 0.980 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.198      ;
; 0.982 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.200      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 13.625 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.994      ;
; 13.625 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.994      ;
; 13.625 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.994      ;
; 13.625 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.994      ;
; 13.625 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.994      ;
; 13.625 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.994      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 13.863 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.327     ; 3.755      ;
; 14.147 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.322     ; 3.476      ;
; 14.147 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.322     ; 3.476      ;
; 14.147 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.322     ; 3.476      ;
; 14.147 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.322     ; 3.476      ;
; 14.147 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.322     ; 3.476      ;
; 14.147 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.322     ; 3.476      ;
; 14.147 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.322     ; 3.476      ;
; 14.147 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.322     ; 3.476      ;
; 14.375 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.244      ;
; 14.375 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.244      ;
; 14.375 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.244      ;
; 14.375 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.244      ;
; 14.375 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.244      ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                             ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.466 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.469      ;
; 17.469 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.468      ;
; 17.469 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.468      ;
; 17.469 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.468      ;
; 17.469 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.468      ;
; 17.479 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.460      ;
; 17.479 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.460      ;
; 17.479 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.460      ;
; 17.774 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.168      ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                             ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.774 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.001      ;
; 2.030 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.253      ;
; 2.030 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.253      ;
; 2.030 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.253      ;
; 2.063 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.285      ;
; 2.063 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.285      ;
; 2.063 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.285      ;
; 2.063 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.285      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
; 2.066 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.286      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 4.557 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.840     ; 2.974      ;
; 4.557 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.840     ; 2.974      ;
; 4.557 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.840     ; 2.974      ;
; 4.557 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.840     ; 2.974      ;
; 4.557 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.840     ; 2.974      ;
; 4.794 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 3.216      ;
; 4.794 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 3.216      ;
; 4.794 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 3.216      ;
; 4.794 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 3.216      ;
; 4.794 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 3.216      ;
; 4.794 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 3.216      ;
; 4.794 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 3.216      ;
; 4.794 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 3.216      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.054 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 3.470      ;
; 5.258 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 3.676      ;
; 5.258 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 3.676      ;
; 5.258 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 3.676      ;
; 5.258 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 3.676      ;
; 5.258 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 3.676      ;
; 5.258 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 3.676      ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[0]                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[1]                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[4]                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[5]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[10]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[11]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[12]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[13]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[14]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[15]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[16]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[17]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[18]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[19]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[20]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[21]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[22]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[2]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[3]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[6]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[7]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[8]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[9]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_d[0]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST                                 ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[23]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_d[1]                              ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[0]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[1]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[4]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[5]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[10]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[11]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[12]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[13]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[14]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[15]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[16]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[17]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[18]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[19]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[20]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[21]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[22]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[2]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[3]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[6]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[7]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[8]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[9]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_d[0]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[0]|clk                                      ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[10]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[11]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[12]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[13]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[14]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[15]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[16]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[17]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[18]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[19]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[1]|clk                                      ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[20]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[2]|clk                                      ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[3]|clk                                      ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[4]|clk                                      ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[5]|clk                                      ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[6]|clk                                      ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[7]|clk                                      ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[8]|clk                                      ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[9]|clk                                      ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|oRST|clk                                         ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[23]|clk                                ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_d[1]|clk                                     ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                    ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                    ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                   ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                 ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                    ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 0.314    ; 0.490    ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; -195.192 ; -195.038 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.739 ; -195.173 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -0.012  ; -0.191  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; 196.769 ; 196.623 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.447 ; 195.904 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 10.720  ; 11.042  ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 9.101   ; 8.974   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 8.996   ; 8.919   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 8.738   ; 8.690   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 10.490  ; 10.403  ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 10.720  ; 10.595  ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 9.674   ; 9.874   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 7.966   ; 7.970   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 10.720  ; 11.042  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 206.178 ; 205.973 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.460 ; 206.328 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 208.792 ; 208.781 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 209.656 ; 210.066 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 207.025 ; 207.052 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 208.174 ; 208.025 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 208.689 ; 208.619 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 208.498 ; 208.348 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 208.728 ; 208.548 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 209.595 ; 209.767 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 206.908 ; 206.994 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 209.656 ; 210.066 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 172.507 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 172.465 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 6.653   ; 6.715   ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 7.882   ; 7.758   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 7.761   ; 7.771   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 7.877   ; 7.856   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 8.214   ; 8.138   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 8.428   ; 8.310   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 8.984   ; 9.260   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 6.653   ; 6.715   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 9.373   ; 9.764   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.567 ; 205.373 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.847 ; 205.717 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 205.469 ; 205.426 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 204.856 ; 204.863 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 205.015 ; 205.028 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 205.782 ; 205.783 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 205.216 ; 205.199 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 205.347 ; 205.313 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 205.237 ; 205.081 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 206.250 ; 206.449 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 204.856 ; 204.863 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 207.574 ; 207.925 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 171.926 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 171.884 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; G_SENSOR_INT ; LED[0]      ; 7.130  ; 8.324  ; 8.546  ; 7.258  ;
; G_SENSOR_INT ; LED[1]      ; 8.954  ; 8.253  ; 8.458  ; 9.056  ;
; G_SENSOR_INT ; LED[2]      ; 9.461  ; 9.437  ; 9.561  ; 9.622  ;
; G_SENSOR_INT ; LED[3]      ; 9.270  ; 9.092  ; 9.163  ; 9.352  ;
; G_SENSOR_INT ; LED[4]      ; 9.500  ; 9.320  ; 9.432  ; 9.544  ;
; G_SENSOR_INT ; LED[5]      ; 10.367 ; 10.585 ; 10.467 ; 10.770 ;
; G_SENSOR_INT ; LED[6]      ; 7.934  ; 7.705  ; 7.827  ; 8.097  ;
; G_SENSOR_INT ; LED[7]      ; 9.436  ; 11.042 ; 10.852 ; 9.976  ;
+--------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+--------------+-------------+-------+--------+--------+-------+
; Input Port   ; Output Port ; RR    ; RF     ; FR     ; FF    ;
+--------------+-------------+-------+--------+--------+-------+
; G_SENSOR_INT ; LED[0]      ; 6.890 ; 6.943  ; 7.244  ; 7.021 ;
; G_SENSOR_INT ; LED[1]      ; 8.485 ; 7.377  ; 7.630  ; 8.583 ;
; G_SENSOR_INT ; LED[2]      ; 7.854 ; 7.860  ; 8.068  ; 8.065 ;
; G_SENSOR_INT ; LED[3]      ; 7.093 ; 7.482  ; 7.684  ; 7.265 ;
; G_SENSOR_INT ; LED[4]      ; 7.723 ; 7.706  ; 7.944  ; 7.891 ;
; G_SENSOR_INT ; LED[5]      ; 8.780 ; 9.054  ; 8.994  ; 9.259 ;
; G_SENSOR_INT ; LED[6]      ; 7.261 ; 6.457  ; 6.644  ; 7.363 ;
; G_SENSOR_INT ; LED[7]      ; 9.168 ; 10.344 ; 10.197 ; 9.713 ;
+--------------+-------------+-------+--------+--------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.309 ; 206.187 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.437 ; 205.315 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.220   ; 206.342   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.339   ; 205.461   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 153.09 MHz ; 153.09 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 285.55 MHz ; 250.0 MHz       ; CLOCK_50                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.128 ; 0.000         ;
; CLOCK_50                                             ; 16.498 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.312 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.345 ; 0.000         ;
; CLOCK_50                                             ; 17.711 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 1.630 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 4.097 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.596   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.743 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.128  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.784      ;
; 14.128  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.784      ;
; 14.128  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.784      ;
; 14.128  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.784      ;
; 14.128  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.784      ;
; 14.128  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.784      ;
; 14.128  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.784      ;
; 14.128  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.784      ;
; 14.160  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.752      ;
; 14.160  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.752      ;
; 14.160  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.752      ;
; 14.160  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.752      ;
; 14.160  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.752      ;
; 14.160  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.752      ;
; 14.160  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.752      ;
; 14.316  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.600      ;
; 14.316  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.600      ;
; 14.316  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.600      ;
; 14.316  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.600      ;
; 14.316  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.600      ;
; 14.528  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.384      ;
; 14.528  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.384      ;
; 14.528  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.384      ;
; 14.538  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.374      ;
; 14.538  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.374      ;
; 14.538  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.374      ;
; 14.538  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.033     ; 3.374      ;
; 14.676  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 3.235      ;
; 14.884  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 3.027      ;
; 14.884  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 3.027      ;
; 493.468 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 6.463      ;
; 493.468 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 6.463      ;
; 493.468 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 6.463      ;
; 493.468 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 6.463      ;
; 493.468 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 6.463      ;
; 493.680 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 6.247      ;
; 493.680 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 6.247      ;
; 493.680 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 6.247      ;
; 493.722 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 6.219      ;
; 493.722 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 6.219      ;
; 493.722 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 6.219      ;
; 493.722 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 6.219      ;
; 494.097 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 5.843      ;
; 494.097 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 5.843      ;
; 496.073 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.853      ;
; 496.073 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.853      ;
; 496.073 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.853      ;
; 496.073 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.853      ;
; 496.073 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.853      ;
; 496.095 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.831      ;
; 496.095 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.831      ;
; 496.095 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.831      ;
; 496.095 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.831      ;
; 496.095 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.831      ;
; 496.237 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.689      ;
; 496.237 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.689      ;
; 496.237 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.689      ;
; 496.237 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.689      ;
; 496.237 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.689      ;
; 496.314 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 3.608      ;
; 496.314 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 3.608      ;
; 496.314 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 3.608      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 3.586      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 3.586      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 3.586      ;
; 496.367 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.559      ;
; 496.367 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.559      ;
; 496.367 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.559      ;
; 496.367 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.559      ;
; 496.367 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 3.559      ;
; 496.478 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 3.444      ;
; 496.478 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 3.444      ;
; 496.478 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 3.444      ;
; 496.503 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.440      ;
; 496.503 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.440      ;
; 496.503 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.440      ;
; 496.503 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.440      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.412      ;
; 496.544 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.390      ;
; 496.544 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.390      ;
; 496.544 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.390      ;
; 496.544 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.390      ;
; 496.544 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.390      ;
; 496.544 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.390      ;
; 496.544 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.390      ;
; 496.544 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.390      ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                         ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.498 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.443      ;
; 16.521 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.426      ;
; 16.691 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.256      ;
; 16.698 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.249      ;
; 16.706 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.235      ;
; 16.713 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.228      ;
; 16.722 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.219      ;
; 16.745 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.202      ;
; 16.761 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.186      ;
; 16.763 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.183      ;
; 16.776 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.165      ;
; 16.778 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.162      ;
; 16.782 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.158      ;
; 16.802 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.142      ;
; 16.805 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.141      ;
; 16.818 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.123      ;
; 16.819 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.122      ;
; 16.823 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.118      ;
; 16.834 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.113      ;
; 16.841 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.106      ;
; 16.849 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.092      ;
; 16.897 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.044      ;
; 16.899 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.042      ;
; 16.902 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.042      ;
; 16.923 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.018      ;
; 16.930 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.011      ;
; 16.946 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.001      ;
; 16.951 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.996      ;
; 16.957 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.989      ;
; 16.958 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.983      ;
; 16.966 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.975      ;
; 16.972 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.968      ;
; 16.980 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.960      ;
; 17.003 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.943      ;
; 17.009 ; led_driver:u_led_driver|int2_count[13] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.932      ;
; 17.019 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.922      ;
; 17.026 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.918      ;
; 17.031 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.910      ;
; 17.032 ; led_driver:u_led_driver|int2_count[13] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.915      ;
; 17.038 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.903      ;
; 17.043 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.898      ;
; 17.047 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.894      ;
; 17.066 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.875      ;
; 17.073 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.868      ;
; 17.083 ; led_driver:u_led_driver|int2_count[15] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.858      ;
; 17.086 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.857      ;
; 17.089 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.858      ;
; 17.093 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.848      ;
; 17.101 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.840      ;
; 17.103 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.837      ;
; 17.103 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.837      ;
; 17.104 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.837      ;
; 17.106 ; led_driver:u_led_driver|int2_count[15] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.841      ;
; 17.107 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.833      ;
; 17.110 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.834      ;
; 17.117 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.827      ;
; 17.121 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.820      ;
; 17.122 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.822      ;
; 17.123 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.818      ;
; 17.126 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.818      ;
; 17.127 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.814      ;
; 17.132 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.809      ;
; 17.134 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.807      ;
; 17.136 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.805      ;
; 17.138 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.802      ;
; 17.139 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.802      ;
; 17.139 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.802      ;
; 17.143 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.798      ;
; 17.153 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.790      ;
; 17.154 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.787      ;
; 17.158 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.783      ;
; 17.170 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.770      ;
; 17.172 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.769      ;
; 17.174 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.767      ;
; 17.179 ; led_driver:u_led_driver|int2_count[16] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.768      ;
; 17.181 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.759      ;
; 17.182 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.759      ;
; 17.183 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.757      ;
; 17.186 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.757      ;
; 17.189 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.755      ;
; 17.189 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.752      ;
; 17.194 ; led_driver:u_led_driver|int2_count[16] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.747      ;
; 17.195 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.752      ;
; 17.196 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.745      ;
; 17.202 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.739      ;
; 17.204 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.736      ;
; 17.206 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.735      ;
; 17.207 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.734      ;
; 17.209 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.732      ;
; 17.210 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.734      ;
; 17.214 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.727      ;
; 17.214 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.726      ;
; 17.217 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.724      ;
; 17.217 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.727      ;
; 17.218 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.723      ;
; 17.219 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.722      ;
; 17.222 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.722      ;
; 17.227 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.717      ;
; 17.239 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.702      ;
; 17.242 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.698      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                         ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.450 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.649      ;
; 0.451 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.650      ;
; 0.492 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.692      ;
; 0.495 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.500 ; reset_delay:u_reset_delay|cont[19]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.508 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.707      ;
; 0.544 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.743      ;
; 0.545 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.744      ;
; 0.640 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.839      ;
; 0.735 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.935      ;
; 0.736 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.935      ;
; 0.737 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.936      ;
; 0.738 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.936      ;
; 0.739 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.937      ;
; 0.741 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.939      ;
; 0.741 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.940      ;
; 0.741 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.940      ;
; 0.743 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.942      ;
; 0.745 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.943      ;
; 0.746 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.945      ;
; 0.746 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.944      ;
; 0.747 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.945      ;
; 0.747 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.749 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.947      ;
; 0.750 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.949      ;
; 0.752 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.952      ;
; 0.752 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.950      ;
; 0.753 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.951      ;
; 0.754 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.952      ;
; 0.754 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.756 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.954      ;
; 0.762 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.961      ;
; 0.767 ; led_driver:u_led_driver|int2_count[18] ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.966      ;
; 0.824 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.024      ;
; 0.825 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.024      ;
; 0.826 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.025      ;
; 0.827 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.025      ;
; 0.828 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.026      ;
; 0.830 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.028      ;
; 0.830 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.028      ;
; 0.830 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.028      ;
; 0.830 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.028      ;
; 0.830 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.028      ;
; 0.830 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.028      ;
; 0.830 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.028      ;
; 0.830 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.028      ;
; 0.830 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.028      ;
; 0.830 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.029      ;
; 0.830 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.028      ;
; 0.830 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.029      ;
; 0.831 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.031      ;
; 0.831 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.031      ;
; 0.833 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.032      ;
; 0.834 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.032      ;
; 0.835 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.033      ;
; 0.837 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.036      ;
; 0.837 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.035      ;
; 0.837 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.036      ;
; 0.839 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.038      ;
; 0.841 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.041      ;
; 0.842 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.040      ;
; 0.843 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.041      ;
; 0.843 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.042      ;
; 0.845 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.043      ;
; 0.846 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.045      ;
; 0.848 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.048      ;
; 0.849 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.049      ;
; 0.849 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.047      ;
; 0.850 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.049      ;
; 0.850 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.048      ;
; 0.850 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.049      ;
; 0.852 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.050      ;
; 0.876 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|oRST         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.073      ;
; 0.879 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.078      ;
; 0.886 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.085      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.338 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.340 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.347 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.354 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.354 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.354 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.558      ;
; 0.360 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.559      ;
; 0.366 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.565      ;
; 0.366 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.565      ;
; 0.375 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.574      ;
; 0.465 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.467 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.470 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.669      ;
; 0.472 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.473 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.473 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.488 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.687      ;
; 0.492 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.500 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.513 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.525 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.724      ;
; 0.527 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.528 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.727      ;
; 0.530 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.559 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.758      ;
; 0.563 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.762      ;
; 0.642 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.841      ;
; 0.706 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.905      ;
; 0.727 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.926      ;
; 0.738 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.936      ;
; 0.738 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.936      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.937      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.937      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.939      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.745 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.943      ;
; 0.746 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.944      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.752 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.950      ;
; 0.753 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.951      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.756 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.763 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.795 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.994      ;
; 0.804 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.999      ;
; 0.805 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.004      ;
; 0.806 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.001      ;
; 0.807 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.002      ;
; 0.807 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.006      ;
; 0.808 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.003      ;
; 0.809 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.004      ;
; 0.813 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.008      ;
; 0.817 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.012      ;
; 0.817 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.012      ;
; 0.817 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.012      ;
; 0.818 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.013      ;
; 0.818 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.013      ;
; 0.818 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.820 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.019      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.025      ;
; 0.828 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.026      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 14.345 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 3.566      ;
; 14.345 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 3.566      ;
; 14.345 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 3.566      ;
; 14.345 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 3.566      ;
; 14.345 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 3.566      ;
; 14.345 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 3.566      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.547 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.363      ;
; 14.801 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.115      ;
; 14.801 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.115      ;
; 14.801 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.115      ;
; 14.801 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.115      ;
; 14.801 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.115      ;
; 14.801 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.115      ;
; 14.801 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.115      ;
; 14.801 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.029     ; 3.115      ;
; 15.022 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 2.889      ;
; 15.022 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 2.889      ;
; 15.022 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 2.889      ;
; 15.022 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 2.889      ;
; 15.022 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.034     ; 2.889      ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                              ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.711 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.231      ;
; 17.712 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.230      ;
; 17.712 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.230      ;
; 17.712 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.230      ;
; 17.712 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.230      ;
; 17.742 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.203      ;
; 17.742 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.203      ;
; 17.742 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.203      ;
; 17.998 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.950      ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                              ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.630 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.837      ;
; 1.866 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.070      ;
; 1.866 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.070      ;
; 1.866 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.070      ;
; 1.901 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.102      ;
; 1.901 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.102      ;
; 1.901 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.102      ;
; 1.901 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
; 1.902 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.102      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 4.097 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.603     ; 2.738      ;
; 4.097 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.603     ; 2.738      ;
; 4.097 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.603     ; 2.738      ;
; 4.097 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.603     ; 2.738      ;
; 4.097 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.603     ; 2.738      ;
; 4.310 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.598     ; 2.956      ;
; 4.310 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.598     ; 2.956      ;
; 4.310 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.598     ; 2.956      ;
; 4.310 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.598     ; 2.956      ;
; 4.310 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.598     ; 2.956      ;
; 4.310 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.598     ; 2.956      ;
; 4.310 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.598     ; 2.956      ;
; 4.310 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.598     ; 2.956      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.549 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 3.188      ;
; 4.734 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.603     ; 3.375      ;
; 4.734 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.603     ; 3.375      ;
; 4.734 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.603     ; 3.375      ;
; 4.734 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.603     ; 3.375      ;
; 4.734 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.603     ; 3.375      ;
; 4.734 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.603     ; 3.375      ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[0]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[1]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[4]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[5]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[10]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[11]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[12]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[13]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[14]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[15]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[16]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[17]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[18]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[19]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[20]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[21]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[22]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[23]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[2]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[3]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[6]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[7]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[8]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[9]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_d[0]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_d[1]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST                                 ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.751 ; 9.751        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[0]|clk                                 ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[1]|clk                                 ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[4]|clk                                 ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[5]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[10]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[11]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[12]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[13]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[14]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[15]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[16]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[17]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[18]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[19]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[20]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[21]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[22]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[23]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[2]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[3]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[6]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[7]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[8]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[9]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_d[0]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_d[1]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[0]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[10]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[11]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[12]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[13]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[14]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[15]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[16]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[17]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[18]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[19]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[1]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[20]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[2]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[3]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[4]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[5]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[6]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[7]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[8]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[9]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|oRST|clk                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                    ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                    ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                   ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                 ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                    ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                    ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 0.306    ; 0.533    ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; -195.704 ; -195.492 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -196.290 ; -195.834 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -0.034  ; -0.261  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; 197.140 ; 196.924 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.916 ; 196.476 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 9.703   ; 9.965   ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 8.240   ; 8.071   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 8.132   ; 7.995   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 7.944   ; 7.811   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 9.478   ; 9.328   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 9.703   ; 9.474   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 8.505   ; 8.899   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 7.154   ; 7.211   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 9.454   ; 9.965   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.552 ; 205.494 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.925 ; 205.638 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.998 ; 207.901 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 208.539 ; 209.129 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 206.444 ; 206.353 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 207.424 ; 207.254 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 207.891 ; 207.792 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 207.690 ; 207.549 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 207.915 ; 207.695 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 208.451 ; 208.832 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 206.239 ; 206.375 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 208.539 ; 209.129 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 172.031 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 171.817 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 5.955   ; 6.051   ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 7.105   ; 6.973   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 7.030   ; 6.928   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 7.151   ; 7.046   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 7.403   ; 7.287   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 7.613   ; 7.412   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 7.894   ; 8.312   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 5.955   ; 6.051   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 8.224   ; 8.781   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.998 ; 204.946 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.363 ; 205.083 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.992 ; 204.869 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 204.382 ; 204.472 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 204.603 ; 204.554 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 205.307 ; 205.230 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 204.794 ; 204.691 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 204.899 ; 204.776 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 204.812 ; 204.552 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 205.472 ; 205.831 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 204.382 ; 204.472 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 206.686 ; 207.174 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 171.499 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 171.290 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; G_SENSOR_INT ; LED[0]      ; 6.485 ; 7.487 ; 7.848 ; 6.582 ;
; G_SENSOR_INT ; LED[1]      ; 8.127 ; 7.403 ; 7.718 ; 8.223 ;
; G_SENSOR_INT ; LED[2]      ; 8.553 ; 8.469 ; 8.781 ; 8.705 ;
; G_SENSOR_INT ; LED[3]      ; 8.361 ; 8.112 ; 8.394 ; 8.498 ;
; G_SENSOR_INT ; LED[4]      ; 8.586 ; 8.290 ; 8.654 ; 8.644 ;
; G_SENSOR_INT ; LED[5]      ; 9.113 ; 9.509 ; 9.341 ; 9.745 ;
; G_SENSOR_INT ; LED[6]      ; 7.118 ; 6.984 ; 7.074 ; 7.433 ;
; G_SENSOR_INT ; LED[7]      ; 8.321 ; 9.951 ; 9.684 ; 9.046 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; G_SENSOR_INT ; LED[0]      ; 6.253 ; 6.234 ; 6.600 ; 6.357 ;
; G_SENSOR_INT ; LED[1]      ; 7.659 ; 6.612 ; 6.974 ; 7.747 ;
; G_SENSOR_INT ; LED[2]      ; 7.139 ; 7.056 ; 7.371 ; 7.282 ;
; G_SENSOR_INT ; LED[3]      ; 6.420 ; 6.703 ; 7.009 ; 6.546 ;
; G_SENSOR_INT ; LED[4]      ; 7.007 ; 6.874 ; 7.260 ; 7.075 ;
; G_SENSOR_INT ; LED[5]      ; 7.725 ; 8.137 ; 7.957 ; 8.363 ;
; G_SENSOR_INT ; LED[6]      ; 6.485 ; 5.854 ; 6.003 ; 6.726 ;
; G_SENSOR_INT ; LED[7]      ; 8.068 ; 9.331 ; 9.020 ; 8.795 ;
+--------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.742 ; 205.600 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.959 ; 204.817 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.542   ; 205.684   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.737   ; 204.879   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.018 ; 0.000         ;
; CLOCK_50                                             ; 17.681 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.186 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.152 ; 0.000         ;
; CLOCK_50                                             ; 18.470 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.973 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 2.590 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.273   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.780 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.537      ;
; 16.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.537      ;
; 16.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.537      ;
; 16.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.537      ;
; 16.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.537      ;
; 16.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.537      ;
; 16.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.537      ;
; 16.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.537      ;
; 16.075  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.481      ;
; 16.075  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.481      ;
; 16.075  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.481      ;
; 16.075  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.481      ;
; 16.075  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.481      ;
; 16.075  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.481      ;
; 16.075  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.481      ;
; 16.170  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.390      ;
; 16.170  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.390      ;
; 16.170  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.390      ;
; 16.170  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.390      ;
; 16.170  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.390      ;
; 16.302  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.253      ;
; 16.302  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.253      ;
; 16.302  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.253      ;
; 16.322  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.234      ;
; 16.322  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.234      ;
; 16.322  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.234      ;
; 16.322  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.234      ;
; 16.360  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.196      ;
; 16.566  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 1.990      ;
; 16.566  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 1.990      ;
; 495.763 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 4.182      ;
; 495.763 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 4.182      ;
; 495.763 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 4.182      ;
; 495.763 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 4.182      ;
; 495.763 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 4.182      ;
; 495.883 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 4.057      ;
; 495.883 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 4.057      ;
; 495.883 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 4.057      ;
; 495.909 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 4.043      ;
; 495.909 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 4.043      ;
; 495.909 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 4.043      ;
; 495.909 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 4.043      ;
; 496.129 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 3.823      ;
; 496.129 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 3.823      ;
; 497.405 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.535      ;
; 497.405 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.535      ;
; 497.405 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.535      ;
; 497.405 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.535      ;
; 497.405 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.535      ;
; 497.430 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.510      ;
; 497.430 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.510      ;
; 497.430 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.510      ;
; 497.430 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.510      ;
; 497.430 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.510      ;
; 497.510 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.430      ;
; 497.510 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.430      ;
; 497.510 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.430      ;
; 497.510 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.430      ;
; 497.510 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.430      ;
; 497.581 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 2.354      ;
; 497.581 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 2.354      ;
; 497.581 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 2.354      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.341      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.341      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.341      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.341      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.341      ;
; 497.606 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 2.329      ;
; 497.606 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 2.329      ;
; 497.606 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 2.329      ;
; 497.686 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 2.249      ;
; 497.686 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 2.249      ;
; 497.686 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 2.249      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.728 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.218      ;
; 497.753 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.193      ;
; 497.753 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.193      ;
; 497.753 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.193      ;
; 497.753 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.193      ;
; 497.753 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.193      ;
; 497.753 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.193      ;
; 497.753 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.193      ;
; 497.753 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.193      ;
; 497.753 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.193      ;
; 497.753 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.193      ;
; 497.753 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.193      ;
; 497.753 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.193      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                         ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.681 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.269      ;
; 17.691 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.266      ;
; 17.831 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.119      ;
; 17.841 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.116      ;
; 17.879 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.071      ;
; 17.885 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.063      ;
; 17.889 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.068      ;
; 17.891 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.059      ;
; 17.895 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.060      ;
; 17.896 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.054      ;
; 17.899 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.049      ;
; 17.901 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.049      ;
; 17.901 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.056      ;
; 17.906 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.051      ;
; 17.908 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.047      ;
; 17.909 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.046      ;
; 17.910 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.040      ;
; 17.939 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.011      ;
; 17.943 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.007      ;
; 17.953 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.004      ;
; 17.963 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.987      ;
; 17.969 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.981      ;
; 17.972 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.978      ;
; 17.975 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.980      ;
; 17.979 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.978      ;
; 18.002 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.948      ;
; 18.010 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.940      ;
; 18.012 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.945      ;
; 18.018 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.930      ;
; 18.021 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.929      ;
; 18.028 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.927      ;
; 18.030 ; led_driver:u_led_driver|int2_count[13] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.920      ;
; 18.033 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.915      ;
; 18.040 ; led_driver:u_led_driver|int2_count[13] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.917      ;
; 18.043 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.912      ;
; 18.051 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.899      ;
; 18.058 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.897      ;
; 18.060 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.890      ;
; 18.066 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.884      ;
; 18.076 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.881      ;
; 18.081 ; led_driver:u_led_driver|int2_count[15] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.869      ;
; 18.089 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.861      ;
; 18.091 ; led_driver:u_led_driver|int2_count[15] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.866      ;
; 18.099 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.851      ;
; 18.099 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.851      ;
; 18.105 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.843      ;
; 18.111 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.839      ;
; 18.112 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.841      ;
; 18.113 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.837      ;
; 18.114 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.834      ;
; 18.116 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.834      ;
; 18.119 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.829      ;
; 18.122 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.828      ;
; 18.123 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.832      ;
; 18.124 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.831      ;
; 18.125 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.825      ;
; 18.125 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.825      ;
; 18.125 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.830      ;
; 18.126 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.824      ;
; 18.134 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.821      ;
; 18.136 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.814      ;
; 18.137 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.813      ;
; 18.143 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.805      ;
; 18.144 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.806      ;
; 18.149 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.801      ;
; 18.154 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.803      ;
; 18.154 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.796      ;
; 18.154 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.796      ;
; 18.157 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.791      ;
; 18.160 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.790      ;
; 18.161 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.792      ;
; 18.163 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.787      ;
; 18.163 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.785      ;
; 18.164 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.793      ;
; 18.167 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.781      ;
; 18.170 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.785      ;
; 18.170 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.780      ;
; 18.171 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.779      ;
; 18.172 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.778      ;
; 18.176 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.772      ;
; 18.178 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.772      ;
; 18.179 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.771      ;
; 18.179 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.774      ;
; 18.182 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.768      ;
; 18.185 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.765      ;
; 18.187 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.763      ;
; 18.187 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.763      ;
; 18.189 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.761      ;
; 18.189 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.761      ;
; 18.190 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.765      ;
; 18.190 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.758      ;
; 18.191 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.764      ;
; 18.196 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.759      ;
; 18.198 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.752      ;
; 18.201 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.749      ;
; 18.201 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.754      ;
; 18.209 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.746      ;
; 18.214 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.736      ;
; 18.214 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.734      ;
; 18.216 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.732      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                         ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.194 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.272 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.393      ;
; 0.292 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; reset_delay:u_reset_delay|cont[19]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.416      ;
; 0.300 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.326 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.446      ;
; 0.327 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.448      ;
; 0.368 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.488      ;
; 0.439 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.561      ;
; 0.441 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.446 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.566      ;
; 0.450 ; led_driver:u_led_driver|int2_count[18] ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.570      ;
; 0.451 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.577      ;
; 0.492 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.613      ;
; 0.502 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.624      ;
; 0.504 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|oRST         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.623      ;
; 0.504 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.627      ;
; 0.506 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.628      ;
; 0.507 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.629      ;
; 0.517 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.639      ;
; 0.517 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.642      ;
; 0.520 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.642      ;
; 0.520 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.644      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.205 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.208 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.214 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.216 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.335      ;
; 0.218 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.337      ;
; 0.220 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.339      ;
; 0.266 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.285 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.288 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.407      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.306 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.308 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.313 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.317 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.319 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.340 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.459      ;
; 0.342 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.462      ;
; 0.375 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.494      ;
; 0.419 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.539      ;
; 0.436 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.556      ;
; 0.439 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.558      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.445 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.464 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.473 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.589      ;
; 0.473 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.589      ;
; 0.474 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.590      ;
; 0.474 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.590      ;
; 0.474 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.475 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.591      ;
; 0.475 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.591      ;
; 0.475 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.591      ;
; 0.476 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.592      ;
; 0.477 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.593      ;
; 0.486 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.602      ;
; 0.488 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.608      ;
; 0.492 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.608      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.615      ;
; 0.497 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.616      ;
; 0.506 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.625      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 16.152 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.404      ;
; 16.152 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.404      ;
; 16.152 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.404      ;
; 16.152 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.404      ;
; 16.152 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.404      ;
; 16.152 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.381     ; 2.404      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.285 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 2.270      ;
; 16.462 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.098      ;
; 16.462 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.098      ;
; 16.462 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.098      ;
; 16.462 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.098      ;
; 16.462 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.098      ;
; 16.462 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.098      ;
; 16.462 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.098      ;
; 16.462 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.377     ; 2.098      ;
; 16.597 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 1.958      ;
; 16.597 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 1.958      ;
; 16.597 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 1.958      ;
; 16.597 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 1.958      ;
; 16.597 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.382     ; 1.958      ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                              ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.470 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.481      ;
; 18.473 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.481      ;
; 18.473 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.481      ;
; 18.473 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.481      ;
; 18.473 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.481      ;
; 18.492 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.464      ;
; 18.492 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.464      ;
; 18.492 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.464      ;
; 18.669 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.289      ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                              ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.973 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.101      ;
; 1.122 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.247      ;
; 1.122 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.247      ;
; 1.122 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.247      ;
; 1.140 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.263      ;
; 1.140 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.263      ;
; 1.140 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.263      ;
; 1.140 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.263      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
; 1.143 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.264      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.590 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.687      ;
; 2.590 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.687      ;
; 2.590 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.687      ;
; 2.590 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.687      ;
; 2.590 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.687      ;
; 2.709 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.811      ;
; 2.709 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.811      ;
; 2.709 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.811      ;
; 2.709 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.811      ;
; 2.709 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.811      ;
; 2.709 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.811      ;
; 2.709 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.811      ;
; 2.709 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.811      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.855 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.088     ; 1.951      ;
; 2.973 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.070      ;
; 2.973 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.070      ;
; 2.973 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.070      ;
; 2.973 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.070      ;
; 2.973 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.070      ;
; 2.973 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.070      ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[0]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[10]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[11]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[12]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[13]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[14]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[15]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[16]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[17]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[19]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[1]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[21]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[2]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[3]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[4]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[5]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[6]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[7]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[8]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[9]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST                                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[18]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[20]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[22]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[23]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_d[0]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_d[1]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                             ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449 ; 9.449        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[10]|clk                                ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[11]|clk                                ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[12]|clk                                ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[13]|clk                                ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[14]|clk                                ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[15]|clk                                ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[16]|clk                                ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[17]|clk                                ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[19]|clk                                ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[21]|clk                                ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[2]|clk                                 ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[3]|clk                                 ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[6]|clk                                 ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[7]|clk                                 ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[8]|clk                                 ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[9]|clk                                 ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[0]|clk                                 ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[18]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[1]|clk                                 ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[20]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[22]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[23]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[4]|clk                                 ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[5]|clk                                 ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_d[0]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_d[1]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[0]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[10]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[11]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[12]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[13]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[14]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[15]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[16]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[17]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[18]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[19]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[1]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[20]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[2]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[3]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[4]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[5]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[6]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[7]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[8]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[9]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|oRST|clk                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                    ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                    ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                   ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                    ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                    ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                   ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                       ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 0.209    ; 0.635    ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; -197.171 ; -196.762 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -197.520 ; -196.706 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -0.036  ; -0.466  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; 198.070 ; 197.696 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.935 ; 197.137 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 6.646   ; 6.710   ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 5.297   ; 5.307   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 5.215   ; 5.269   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 5.111   ; 5.160   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 6.097   ; 6.113   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 6.208   ; 6.211   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 6.051   ; 6.070   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 4.719   ; 4.609   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 6.646   ; 6.710   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.740 ; 203.484 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.706 ; 203.794 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 205.060 ; 205.221 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 205.980 ; 206.105 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 203.984 ; 204.170 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 204.691 ; 204.676 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 204.967 ; 205.027 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 204.905 ; 204.903 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 205.016 ; 205.020 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 205.895 ; 205.918 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 204.062 ; 204.004 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 205.980 ; 206.105 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.019 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.188 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 3.931   ; 3.909   ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 4.584   ; 4.585   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 4.496   ; 4.649   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 4.547   ; 4.688   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 4.787   ; 4.818   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 4.888   ; 4.901   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 5.589   ; 5.728   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 3.931   ; 3.909   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 5.837   ; 5.996   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.371 ; 203.126 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.342 ; 203.424 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 203.132 ; 203.270 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 202.866 ; 202.763 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 202.866 ; 202.991 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 203.292 ; 203.416 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 202.988 ; 203.133 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 203.066 ; 203.181 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 203.006 ; 203.034 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 203.994 ; 204.081 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 202.883 ; 202.763 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 204.746 ; 204.901 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.677 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.836 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; G_SENSOR_INT ; LED[0]      ; 4.165 ; 5.000 ; 5.273 ; 4.709 ;
; G_SENSOR_INT ; LED[1]      ; 5.231 ; 4.892 ; 5.272 ; 5.684 ;
; G_SENSOR_INT ; LED[2]      ; 5.483 ; 5.659 ; 5.822 ; 6.009 ;
; G_SENSOR_INT ; LED[3]      ; 5.432 ; 5.418 ; 5.614 ; 5.828 ;
; G_SENSOR_INT ; LED[4]      ; 5.543 ; 5.535 ; 5.747 ; 5.926 ;
; G_SENSOR_INT ; LED[5]      ; 6.411 ; 6.550 ; 6.750 ; 6.900 ;
; G_SENSOR_INT ; LED[6]      ; 4.753 ; 4.475 ; 4.989 ; 5.003 ;
; G_SENSOR_INT ; LED[7]      ; 5.906 ; 6.790 ; 7.014 ; 6.499 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; G_SENSOR_INT ; LED[0]      ; 4.026 ; 4.155 ; 4.593 ; 4.567 ;
; G_SENSOR_INT ; LED[1]      ; 4.938 ; 4.419 ; 4.791 ; 5.395 ;
; G_SENSOR_INT ; LED[2]      ; 4.547 ; 4.712 ; 5.028 ; 5.186 ;
; G_SENSOR_INT ; LED[3]      ; 4.155 ; 4.483 ; 4.834 ; 4.722 ;
; G_SENSOR_INT ; LED[4]      ; 4.480 ; 4.599 ; 4.966 ; 5.058 ;
; G_SENSOR_INT ; LED[5]      ; 5.486 ; 5.640 ; 5.967 ; 6.114 ;
; G_SENSOR_INT ; LED[6]      ; 4.333 ; 3.766 ; 4.332 ; 4.608 ;
; G_SENSOR_INT ; LED[7]      ; 5.749 ; 6.325 ; 6.698 ; 6.350 ;
+--------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.656 ; 203.563 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.112 ; 203.019 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.683   ; 203.776   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.172   ; 203.265   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 13.383 ; 0.186 ; 13.625   ; 0.973   ; 9.273               ;
;  CLOCK_50                                             ; 16.033 ; 0.186 ; 17.466   ; 0.973   ; 9.273               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.383 ; 0.187 ; 13.625   ; 2.590   ; 249.743             ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 0.314    ; 0.635    ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; -195.192 ; -195.038 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.739 ; -195.173 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -0.012  ; -0.191  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; 198.070 ; 197.696 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.935 ; 197.137 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 10.720  ; 11.042  ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 9.101   ; 8.974   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 8.996   ; 8.919   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 8.738   ; 8.690   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 10.490  ; 10.403  ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 10.720  ; 10.595  ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 9.674   ; 9.874   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 7.966   ; 7.970   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 10.720  ; 11.042  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 206.178 ; 205.973 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.460 ; 206.328 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 208.792 ; 208.781 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 209.656 ; 210.066 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 207.025 ; 207.052 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 208.174 ; 208.025 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 208.689 ; 208.619 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 208.498 ; 208.348 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 208.728 ; 208.548 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 209.595 ; 209.767 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 206.908 ; 206.994 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 209.656 ; 210.066 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 172.507 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 172.465 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 3.931   ; 3.909   ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 4.584   ; 4.585   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 4.496   ; 4.649   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 4.547   ; 4.688   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 4.787   ; 4.818   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 4.888   ; 4.901   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 5.589   ; 5.728   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 3.931   ; 3.909   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 5.837   ; 5.996   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.371 ; 203.126 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.342 ; 203.424 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 203.132 ; 203.270 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 202.866 ; 202.763 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 202.866 ; 202.991 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 203.292 ; 203.416 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 202.988 ; 203.133 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 203.066 ; 203.181 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 203.006 ; 203.034 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 203.994 ; 204.081 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 202.883 ; 202.763 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 204.746 ; 204.901 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.677 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.836 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; G_SENSOR_INT ; LED[0]      ; 7.130  ; 8.324  ; 8.546  ; 7.258  ;
; G_SENSOR_INT ; LED[1]      ; 8.954  ; 8.253  ; 8.458  ; 9.056  ;
; G_SENSOR_INT ; LED[2]      ; 9.461  ; 9.437  ; 9.561  ; 9.622  ;
; G_SENSOR_INT ; LED[3]      ; 9.270  ; 9.092  ; 9.163  ; 9.352  ;
; G_SENSOR_INT ; LED[4]      ; 9.500  ; 9.320  ; 9.432  ; 9.544  ;
; G_SENSOR_INT ; LED[5]      ; 10.367 ; 10.585 ; 10.467 ; 10.770 ;
; G_SENSOR_INT ; LED[6]      ; 7.934  ; 7.705  ; 7.827  ; 8.097  ;
; G_SENSOR_INT ; LED[7]      ; 9.436  ; 11.042 ; 10.852 ; 9.976  ;
+--------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; G_SENSOR_INT ; LED[0]      ; 4.026 ; 4.155 ; 4.593 ; 4.567 ;
; G_SENSOR_INT ; LED[1]      ; 4.938 ; 4.419 ; 4.791 ; 5.395 ;
; G_SENSOR_INT ; LED[2]      ; 4.547 ; 4.712 ; 5.028 ; 5.186 ;
; G_SENSOR_INT ; LED[3]      ; 4.155 ; 4.483 ; 4.834 ; 4.722 ;
; G_SENSOR_INT ; LED[4]      ; 4.480 ; 4.599 ; 4.966 ; 5.058 ;
; G_SENSOR_INT ; LED[5]      ; 5.486 ; 5.640 ; 5.967 ; 6.114 ;
; G_SENSOR_INT ; LED[6]      ; 4.333 ; 3.766 ; 4.332 ; 4.608 ;
; G_SENSOR_INT ; LED[7]      ; 5.749 ; 6.325 ; 6.698 ; 6.350 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 674      ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 667      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 674      ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 667      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                             ; 24       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                             ; 24       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 40    ; 40   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Apr 08 19:59:47 2015
Info: Command: quartus_sta DE0_NANO_G_Sensor -c DE0_NANO_G_Sensor
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE_NANO_G_Sensor.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[0]} {u_spipll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[1]} {u_spipll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 13.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.383               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.033               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 13.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.625               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.466               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.774               0.000 CLOCK_50 
    Info (332119):     4.557               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.595               0.000 CLOCK_50 
    Info (332119):   249.746               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.128               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.498               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 CLOCK_50 
    Info (332119):     0.312               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.345               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.711               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.630               0.000 CLOCK_50 
    Info (332119):     4.097               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.596
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.596               0.000 CLOCK_50 
    Info (332119):   249.743               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.018
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.018               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.681               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.152               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.470               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.973
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.973               0.000 CLOCK_50 
    Info (332119):     2.590               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.273               0.000 CLOCK_50 
    Info (332119):   249.780               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 766 megabytes
    Info: Processing ended: Wed Apr 08 19:59:52 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


