Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 30 14:04:39 2021
| Host         : DESKTOP-KNQBTDF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_system_timing_summary_routed.rpt -pb wrapper_system_timing_summary_routed.pb -rpx wrapper_system_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper_system
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CUT2/CUT3/clk_div_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: CUT3/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.368        0.000                      0                   45        0.238        0.000                      0                   45        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.368        0.000                      0                   45        0.238        0.000                      0                   45        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 CUT3/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT3/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 1.798ns (49.140%)  route 1.861ns (50.860%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.357    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDCE (Prop_fdce_C_Q)         0.456     5.813 r  CUT3/count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.621    CUT3/count_reg[13]
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  CUT3/clk_div_i_3/O
                         net (fo=18, routed)          1.044     7.789    CUT3/clk_div_i_3_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.913 r  CUT3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.913    CUT3/count[0]_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.445 r  CUT3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.454    CUT3/count_reg[0]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.568 r  CUT3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.568    CUT3/count_reg[4]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.682 r  CUT3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.682    CUT3/count_reg[8]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.016 r  CUT3/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.016    CUT3/count_reg[12]_i_1_n_6
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.549    14.907    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[13]/C
                         clock pessimism              0.451    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X41Y77         FDCE (Setup_fdce_C_D)        0.062    15.384    CUT3/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 CUT3/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT3/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.777ns (48.846%)  route 1.861ns (51.154%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.357    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDCE (Prop_fdce_C_Q)         0.456     5.813 r  CUT3/count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.621    CUT3/count_reg[13]
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  CUT3/clk_div_i_3/O
                         net (fo=18, routed)          1.044     7.789    CUT3/clk_div_i_3_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.913 r  CUT3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.913    CUT3/count[0]_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.445 r  CUT3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.454    CUT3/count_reg[0]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.568 r  CUT3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.568    CUT3/count_reg[4]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.682 r  CUT3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.682    CUT3/count_reg[8]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.995 r  CUT3/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.995    CUT3/count_reg[12]_i_1_n_4
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.549    14.907    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[15]/C
                         clock pessimism              0.451    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X41Y77         FDCE (Setup_fdce_C_D)        0.062    15.384    CUT3/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 CUT3/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT3/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 1.684ns (47.504%)  route 1.861ns (52.496%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.357    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDCE (Prop_fdce_C_Q)         0.456     5.813 r  CUT3/count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.621    CUT3/count_reg[13]
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  CUT3/clk_div_i_3/O
                         net (fo=18, routed)          1.044     7.789    CUT3/clk_div_i_3_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.913 r  CUT3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.913    CUT3/count[0]_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.445 r  CUT3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.454    CUT3/count_reg[0]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.568 r  CUT3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.568    CUT3/count_reg[4]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.902 r  CUT3/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.902    CUT3/count_reg[8]_i_1_n_6
    SLICE_X41Y76         FDCE                                         r  CUT3/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548    14.906    CUT3/CLK
    SLICE_X41Y76         FDCE                                         r  CUT3/count_reg[9]/C
                         clock pessimism              0.429    15.334    
                         clock uncertainty           -0.035    15.299    
    SLICE_X41Y76         FDCE (Setup_fdce_C_D)        0.062    15.361    CUT3/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 CUT3/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT3/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 1.703ns (47.784%)  route 1.861ns (52.216%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.357    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDCE (Prop_fdce_C_Q)         0.456     5.813 r  CUT3/count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.621    CUT3/count_reg[13]
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  CUT3/clk_div_i_3/O
                         net (fo=18, routed)          1.044     7.789    CUT3/clk_div_i_3_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.913 r  CUT3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.913    CUT3/count[0]_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.445 r  CUT3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.454    CUT3/count_reg[0]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.568 r  CUT3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.568    CUT3/count_reg[4]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.682 r  CUT3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.682    CUT3/count_reg[8]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.921 r  CUT3/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.921    CUT3/count_reg[12]_i_1_n_5
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.549    14.907    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[14]/C
                         clock pessimism              0.451    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X41Y77         FDCE (Setup_fdce_C_D)        0.062    15.384    CUT3/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 CUT3/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT3/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 1.687ns (47.548%)  route 1.861ns (52.452%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.357    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDCE (Prop_fdce_C_Q)         0.456     5.813 r  CUT3/count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.621    CUT3/count_reg[13]
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  CUT3/clk_div_i_3/O
                         net (fo=18, routed)          1.044     7.789    CUT3/clk_div_i_3_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.913 r  CUT3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.913    CUT3/count[0]_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.445 r  CUT3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.454    CUT3/count_reg[0]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.568 r  CUT3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.568    CUT3/count_reg[4]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.682 r  CUT3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.682    CUT3/count_reg[8]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.905 r  CUT3/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.905    CUT3/count_reg[12]_i_1_n_7
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.549    14.907    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[12]/C
                         clock pessimism              0.451    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X41Y77         FDCE (Setup_fdce_C_D)        0.062    15.384    CUT3/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 CUT3/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT3/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 1.663ns (47.191%)  route 1.861ns (52.809%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.357    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDCE (Prop_fdce_C_Q)         0.456     5.813 r  CUT3/count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.621    CUT3/count_reg[13]
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  CUT3/clk_div_i_3/O
                         net (fo=18, routed)          1.044     7.789    CUT3/clk_div_i_3_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.913 r  CUT3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.913    CUT3/count[0]_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.445 r  CUT3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.454    CUT3/count_reg[0]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.568 r  CUT3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.568    CUT3/count_reg[4]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.881 r  CUT3/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.881    CUT3/count_reg[8]_i_1_n_4
    SLICE_X41Y76         FDCE                                         r  CUT3/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548    14.906    CUT3/CLK
    SLICE_X41Y76         FDCE                                         r  CUT3/count_reg[11]/C
                         clock pessimism              0.429    15.334    
                         clock uncertainty           -0.035    15.299    
    SLICE_X41Y76         FDCE (Setup_fdce_C_D)        0.062    15.361    CUT3/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 CUT3/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT3/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 1.589ns (46.058%)  route 1.861ns (53.942%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.357    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDCE (Prop_fdce_C_Q)         0.456     5.813 r  CUT3/count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.621    CUT3/count_reg[13]
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  CUT3/clk_div_i_3/O
                         net (fo=18, routed)          1.044     7.789    CUT3/clk_div_i_3_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.913 r  CUT3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.913    CUT3/count[0]_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.445 r  CUT3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.454    CUT3/count_reg[0]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.568 r  CUT3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.568    CUT3/count_reg[4]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.807 r  CUT3/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.807    CUT3/count_reg[8]_i_1_n_5
    SLICE_X41Y76         FDCE                                         r  CUT3/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548    14.906    CUT3/CLK
    SLICE_X41Y76         FDCE                                         r  CUT3/count_reg[10]/C
                         clock pessimism              0.429    15.334    
                         clock uncertainty           -0.035    15.299    
    SLICE_X41Y76         FDCE (Setup_fdce_C_D)        0.062    15.361    CUT3/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 CUT3/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT3/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.573ns (45.807%)  route 1.861ns (54.193%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.357    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDCE (Prop_fdce_C_Q)         0.456     5.813 r  CUT3/count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.621    CUT3/count_reg[13]
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  CUT3/clk_div_i_3/O
                         net (fo=18, routed)          1.044     7.789    CUT3/clk_div_i_3_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.913 r  CUT3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.913    CUT3/count[0]_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.445 r  CUT3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.454    CUT3/count_reg[0]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.568 r  CUT3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.568    CUT3/count_reg[4]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.791 r  CUT3/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.791    CUT3/count_reg[8]_i_1_n_7
    SLICE_X41Y76         FDCE                                         r  CUT3/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548    14.906    CUT3/CLK
    SLICE_X41Y76         FDCE                                         r  CUT3/count_reg[8]/C
                         clock pessimism              0.429    15.334    
                         clock uncertainty           -0.035    15.299    
    SLICE_X41Y76         FDCE (Setup_fdce_C_D)        0.062    15.361    CUT3/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 CUT3/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT3/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 1.570ns (45.760%)  route 1.861ns (54.240%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.357    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDCE (Prop_fdce_C_Q)         0.456     5.813 r  CUT3/count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.621    CUT3/count_reg[13]
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  CUT3/clk_div_i_3/O
                         net (fo=18, routed)          1.044     7.789    CUT3/clk_div_i_3_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.913 r  CUT3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.913    CUT3/count[0]_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.445 r  CUT3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.454    CUT3/count_reg[0]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.788 r  CUT3/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.788    CUT3/count_reg[4]_i_1_n_6
    SLICE_X41Y75         FDCE                                         r  CUT3/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.546    14.904    CUT3/CLK
    SLICE_X41Y75         FDCE                                         r  CUT3/count_reg[5]/C
                         clock pessimism              0.429    15.332    
                         clock uncertainty           -0.035    15.297    
    SLICE_X41Y75         FDCE (Setup_fdce_C_D)        0.062    15.359    CUT3/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 CUT3/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT3/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 1.549ns (45.426%)  route 1.861ns (54.574%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.357    CUT3/CLK
    SLICE_X41Y77         FDCE                                         r  CUT3/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDCE (Prop_fdce_C_Q)         0.456     5.813 r  CUT3/count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.621    CUT3/count_reg[13]
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  CUT3/clk_div_i_3/O
                         net (fo=18, routed)          1.044     7.789    CUT3/clk_div_i_3_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.913 r  CUT3/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.913    CUT3/count[0]_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.445 r  CUT3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.454    CUT3/count_reg[0]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 r  CUT3/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.767    CUT3/count_reg[4]_i_1_n_4
    SLICE_X41Y75         FDCE                                         r  CUT3/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.546    14.904    CUT3/CLK
    SLICE_X41Y75         FDCE                                         r  CUT3/count_reg[7]/C
                         clock pessimism              0.429    15.332    
                         clock uncertainty           -0.035    15.297    
    SLICE_X41Y75         FDCE (Setup_fdce_C_D)        0.062    15.359    CUT3/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  6.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 CUT1/count_out_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT1/count_out_3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.190ns (52.717%)  route 0.170ns (47.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.574     1.452    CUT1/CLK
    SLICE_X39Y76         FDCE                                         r  CUT1/count_out_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  CUT1/count_out_3_reg[0]/Q
                         net (fo=6, routed)           0.170     1.763    CUT1/count_out_3[0]
    SLICE_X39Y77         LUT4 (Prop_lut4_I0_O)        0.049     1.812 r  CUT1/count_out_3[3]_i_2/O
                         net (fo=1, routed)           0.000     1.812    CUT1/count_out_3[3]_i_2_n_0
    SLICE_X39Y77         FDCE                                         r  CUT1/count_out_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.843     1.968    CUT1/CLK
    SLICE_X39Y77         FDCE                                         r  CUT1/count_out_3_reg[3]/C
                         clock pessimism             -0.501     1.467    
    SLICE_X39Y77         FDCE (Hold_fdce_C_D)         0.107     1.574    CUT1/count_out_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 CUT1/count_out_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT1/count_out_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.574     1.452    CUT1/CLK
    SLICE_X37Y76         FDCE                                         r  CUT1/count_out_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  CUT1/count_out_2_reg[2]/Q
                         net (fo=5, routed)           0.169     1.762    CUT1/count_out_2[2]
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.043     1.805 r  CUT1/count_out_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    CUT1/p_1_in[1]
    SLICE_X37Y76         FDCE                                         r  CUT1/count_out_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.841     1.966    CUT1/CLK
    SLICE_X37Y76         FDCE                                         r  CUT1/count_out_2_reg[1]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.104     1.556    CUT1/count_out_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 CUT1/count_out_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT1/count_out_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.574     1.452    CUT1/CLK
    SLICE_X39Y76         FDCE                                         r  CUT1/count_out_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  CUT1/count_out_3_reg[0]/Q
                         net (fo=6, routed)           0.169     1.762    CUT1/count_out_3[0]
    SLICE_X39Y77         LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  CUT1/count_out_3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    CUT1/count_out_3[1]_i_1_n_0
    SLICE_X39Y77         FDCE                                         r  CUT1/count_out_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.843     1.968    CUT1/CLK
    SLICE_X39Y77         FDCE                                         r  CUT1/count_out_3_reg[1]/C
                         clock pessimism             -0.501     1.467    
    SLICE_X39Y77         FDCE (Hold_fdce_C_D)         0.091     1.558    CUT1/count_out_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 CUT1/count_out_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT1/count_out_3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.186%)  route 0.170ns (47.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.574     1.452    CUT1/CLK
    SLICE_X39Y76         FDCE                                         r  CUT1/count_out_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  CUT1/count_out_3_reg[0]/Q
                         net (fo=6, routed)           0.170     1.763    CUT1/count_out_3[0]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.045     1.808 r  CUT1/count_out_3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    CUT1/count_out_3[2]_i_1_n_0
    SLICE_X39Y77         FDCE                                         r  CUT1/count_out_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.843     1.968    CUT1/CLK
    SLICE_X39Y77         FDCE                                         r  CUT1/count_out_3_reg[2]/C
                         clock pessimism             -0.501     1.467    
    SLICE_X39Y77         FDCE (Hold_fdce_C_D)         0.092     1.559    CUT1/count_out_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CUT1/count_out_4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT1/count_out_4_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.213%)  route 0.182ns (49.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.576     1.454    CUT1/CLK
    SLICE_X39Y78         FDCE                                         r  CUT1/count_out_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  CUT1/count_out_4_reg[0]/Q
                         net (fo=6, routed)           0.182     1.778    CUT1/count_out_4[0]
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.043     1.821 r  CUT1/count_out_4[3]_i_2/O
                         net (fo=1, routed)           0.000     1.821    CUT1/count_out_4[3]_i_2_n_0
    SLICE_X39Y78         FDCE                                         r  CUT1/count_out_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.844     1.969    CUT1/CLK
    SLICE_X39Y78         FDCE                                         r  CUT1/count_out_4_reg[3]/C
                         clock pessimism             -0.515     1.454    
    SLICE_X39Y78         FDCE (Hold_fdce_C_D)         0.107     1.561    CUT1/count_out_4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CUT1/count_out_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT1/count_out_3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.574     1.452    CUT1/CLK
    SLICE_X39Y76         FDCE                                         r  CUT1/count_out_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDCE (Prop_fdce_C_Q)         0.141     1.593 f  CUT1/count_out_3_reg[0]/Q
                         net (fo=6, routed)           0.179     1.772    CUT1/count_out_3[0]
    SLICE_X39Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  CUT1/count_out_3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    CUT1/count_out_3[0]_i_1_n_0
    SLICE_X39Y76         FDCE                                         r  CUT1/count_out_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.841     1.966    CUT1/CLK
    SLICE_X39Y76         FDCE                                         r  CUT1/count_out_3_reg[0]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X39Y76         FDCE (Hold_fdce_C_D)         0.091     1.543    CUT1/count_out_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CUT1/count_out_4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT1/count_out_4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.576     1.454    CUT1/CLK
    SLICE_X39Y78         FDCE                                         r  CUT1/count_out_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  CUT1/count_out_4_reg[0]/Q
                         net (fo=6, routed)           0.182     1.778    CUT1/count_out_4[0]
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.045     1.823 r  CUT1/count_out_4[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    CUT1/count_out_4[1]_i_1_n_0
    SLICE_X39Y78         FDCE                                         r  CUT1/count_out_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.844     1.969    CUT1/CLK
    SLICE_X39Y78         FDCE                                         r  CUT1/count_out_4_reg[1]/C
                         clock pessimism             -0.515     1.454    
    SLICE_X39Y78         FDCE (Hold_fdce_C_D)         0.092     1.546    CUT1/count_out_4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 CUT1/count_out_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT1/count_out_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.230ns (57.704%)  route 0.169ns (42.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.574     1.452    CUT1/CLK
    SLICE_X37Y76         FDCE                                         r  CUT1/count_out_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.128     1.580 r  CUT1/count_out_2_reg[3]/Q
                         net (fo=4, routed)           0.169     1.749    CUT1/count_out_2[3]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.102     1.851 r  CUT1/count_out_2[3]_i_2/O
                         net (fo=1, routed)           0.000     1.851    CUT1/p_1_in[3]
    SLICE_X37Y76         FDCE                                         r  CUT1/count_out_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.841     1.966    CUT1/CLK
    SLICE_X37Y76         FDCE                                         r  CUT1/count_out_2_reg[3]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.107     1.559    CUT1/count_out_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 CUT1/count_out_4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT1/count_out_4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.230ns (57.704%)  route 0.169ns (42.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.576     1.454    CUT1/CLK
    SLICE_X39Y78         FDCE                                         r  CUT1/count_out_4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.128     1.582 r  CUT1/count_out_4_reg[2]/Q
                         net (fo=4, routed)           0.169     1.751    CUT1/count_out_4[2]
    SLICE_X39Y78         LUT3 (Prop_lut3_I2_O)        0.102     1.853 r  CUT1/count_out_4[2]_i_1/O
                         net (fo=1, routed)           0.000     1.853    CUT1/count_out_4[2]_i_1_n_0
    SLICE_X39Y78         FDCE                                         r  CUT1/count_out_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.844     1.969    CUT1/CLK
    SLICE_X39Y78         FDCE                                         r  CUT1/count_out_4_reg[2]/C
                         clock pessimism             -0.515     1.454    
    SLICE_X39Y78         FDCE (Hold_fdce_C_D)         0.107     1.561    CUT1/count_out_4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 CUT1/count_out_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            CUT1/count_out_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.230ns (55.962%)  route 0.181ns (44.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.574     1.452    CUT1/CLK
    SLICE_X36Y76         FDCE                                         r  CUT1/count_out_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDCE (Prop_fdce_C_Q)         0.128     1.580 r  CUT1/count_out_1_reg[2]/Q
                         net (fo=4, routed)           0.181     1.761    CUT1/count_out_1[2]
    SLICE_X36Y76         LUT3 (Prop_lut3_I2_O)        0.102     1.863 r  CUT1/count_out_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.863    CUT1/count_out_1[2]_i_1_n_0
    SLICE_X36Y76         FDCE                                         r  CUT1/count_out_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.841     1.966    CUT1/CLK
    SLICE_X36Y76         FDCE                                         r  CUT1/count_out_1_reg[2]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X36Y76         FDCE (Hold_fdce_C_D)         0.107     1.559    CUT1/count_out_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y76    CUT1/count_out_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y76    CUT1/count_out_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y76    CUT1/count_out_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y76    CUT1/count_out_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y76    CUT1/count_out_2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y76    CUT1/count_out_2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y76    CUT1/count_out_2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y76    CUT1/count_out_2_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y76    CUT1/count_out_3_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y76    CUT1/count_out_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y76    CUT1/count_out_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y76    CUT1/count_out_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y76    CUT1/count_out_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X37Y76    CUT1/count_out_2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X37Y76    CUT1/count_out_2_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X37Y76    CUT1/count_out_2_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X37Y76    CUT1/count_out_2_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X39Y76    CUT1/count_out_3_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y77    CUT3/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y76    CUT1/count_out_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y76    CUT1/count_out_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y76    CUT1/count_out_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y76    CUT1/count_out_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y76    CUT1/count_out_2_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y76    CUT1/count_out_2_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y76    CUT1/count_out_2_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y76    CUT1/count_out_2_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y76    CUT1/count_out_3_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    CUT1/count_out_3_reg[1]/C



