// Seed: 1099565383
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout reg id_9;
  input wire id_8;
  inout wire id_7;
  assign module_1.id_8 = 0;
  output reg id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    $clog2(81);
    ;
    casex (1)
      1: id_9 = id_5;
      1: id_6 = id_7;
      id_5: id_6 = -1 < 1;
    endcase
  end
endmodule
module module_1 (
    input  uwire id_0,
    inout  tri   id_1,
    output wire  id_2
    , id_8,
    input  wor   id_3,
    input  wand  id_4,
    input  tri0  id_5,
    output logic id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9
  );
  always @(posedge id_9 or posedge id_9)
    if (1)
      for (id_8 = 1; id_8; id_6 = 1 && id_1 && id_1) id_8 <= id_9;
endmodule
