<stg><name>dense_resource.0.0.1</name>


<trans_list>

<trans id="168" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:0  %data_7_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_4"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:1  %data_6_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_4"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:2  %data_5_V_read_6 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_6"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:3  %data_4_V_read_7 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_7"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:4  %data_3_V_read_7 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_7"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:5  %data_2_V_read_7 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_7"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:6  %data_1_V_read_7 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:7  %data_0_V_read_7 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_7"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="21" op_0_bw="14">
<![CDATA[
.preheader53.preheader:8  %sext_ln1118 = sext i14 %data_0_V_read_7 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="20" op_0_bw="14">
<![CDATA[
.preheader53.preheader:9  %sext_ln1118_148 = sext i14 %data_0_V_read_7 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_148"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:10  %mul_ln1118 = mul i20 %sext_ln1118_148, 23

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:11  %trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:12  %sext_ln708 = sext i13 %trunc_ln to i14

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="21" op_0_bw="14">
<![CDATA[
.preheader53.preheader:13  %sext_ln1118_149 = sext i14 %data_1_V_read_7 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_149"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="14">
<![CDATA[
.preheader53.preheader:14  %sext_ln1118_150 = sext i14 %data_1_V_read_7 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_150"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:15  %mul_ln1118_52 = mul i21 %sext_ln1118_149, -507

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:16  %trunc_ln708_64 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_52, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_64"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="21" op_0_bw="14">
<![CDATA[
.preheader53.preheader:17  %sext_ln1118_151 = sext i14 %data_2_V_read_7 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_151"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="14">
<![CDATA[
.preheader53.preheader:18  %sext_ln1118_152 = sext i14 %data_2_V_read_7 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_152"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:19  %mul_ln1118_53 = mul i21 %sext_ln1118_151, 42

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:20  %trunc_ln708_65 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_53, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_65"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="20" op_0_bw="14">
<![CDATA[
.preheader53.preheader:21  %sext_ln1118_153 = sext i14 %data_3_V_read_7 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_153"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:22  %mul_ln1118_54 = mul i20 %sext_ln1118_153, 19

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:23  %trunc_ln708_126 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_54, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_126"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:24  %sext_ln708_104 = sext i13 %trunc_ln708_126 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_104"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="21" op_0_bw="14">
<![CDATA[
.preheader53.preheader:36  %sext_ln1118_157 = sext i14 %data_6_V_read_4 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_157"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:38  %mul_ln1118_57 = mul i21 %sext_ln1118_157, -284

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:39  %trunc_ln708_69 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_57, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_69"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="20" op_0_bw="14">
<![CDATA[
.preheader53.preheader:40  %sext_ln708_107 = sext i14 %data_7_V_read_4 to i20

]]></Node>
<StgValue><ssdm name="sext_ln708_107"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:41  %tmp_44 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %data_7_V_read_4, i32 2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="12">
<![CDATA[
.preheader53.preheader:42  %sext_ln703_34 = sext i12 %tmp_44 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:43  %add_ln703 = add i14 %trunc_ln708_64, %sext_ln708

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:44  %add_ln703_188 = add i14 %sext_ln708_104, %trunc_ln708_65

]]></Node>
<StgValue><ssdm name="add_ln703_188"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:45  %add_ln703_189 = add i14 %add_ln703, %add_ln703_188

]]></Node>
<StgValue><ssdm name="add_ln703_189"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader53.preheader:47  %add_ln703_191 = add i13 %sext_ln703_34, -33

]]></Node>
<StgValue><ssdm name="add_ln703_191"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:48  %sext_ln703_35 = sext i13 %add_ln703_191 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:49  %add_ln703_192 = add i14 %trunc_ln708_69, %sext_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln703_192"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:52  %mul_ln1118_58 = mul i21 %sext_ln1118, -45

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:53  %trunc_ln708_71 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_58, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_71"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:54  %mul_ln1118_59 = mul i21 %sext_ln1118_149, 695

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:55  %trunc_ln708_72 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_59, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_72"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.preheader53.preheader:56  %shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_2_V_read_7, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="16">
<![CDATA[
.preheader53.preheader:57  %sext_ln1118_159 = sext i16 %shl_ln to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_159"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader53.preheader:58  %add_ln1118 = add i17 %sext_ln1118_152, %sext_ln1118_159

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:59  %trunc_ln708_130 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %add_ln1118, i32 7, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_130"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="10">
<![CDATA[
.preheader53.preheader:60  %sext_ln708_110 = sext i10 %trunc_ln708_130 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_110"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:61  %mul_ln1118_60 = mul i20 %sext_ln1118_153, 22

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:62  %trunc_ln708_131 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_60, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_131"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:63  %sext_ln708_111 = sext i13 %trunc_ln708_131 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_111"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:72  %mul_ln1118_61 = mul i21 %sext_ln1118_157, 344

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:73  %trunc_ln708_77 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_61, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_77"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:74  %mul_ln1118_62 = mul i20 %sext_ln708_107, 19

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:75  %trunc_ln708_134 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_62, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_134"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:76  %sext_ln708_114 = sext i13 %trunc_ln708_134 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_114"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:77  %add_ln703_195 = add i14 %trunc_ln708_72, %trunc_ln708_71

]]></Node>
<StgValue><ssdm name="add_ln703_195"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:78  %add_ln703_196 = add i14 %sext_ln708_111, %sext_ln708_110

]]></Node>
<StgValue><ssdm name="add_ln703_196"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:79  %add_ln703_197 = add i14 %add_ln703_195, %add_ln703_196

]]></Node>
<StgValue><ssdm name="add_ln703_197"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:81  %add_ln703_199 = add i14 %sext_ln708_114, -34

]]></Node>
<StgValue><ssdm name="add_ln703_199"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:82  %add_ln703_200 = add i14 %trunc_ln708_77, %add_ln703_199

]]></Node>
<StgValue><ssdm name="add_ln703_200"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:85  %mul_ln1118_63 = mul i21 %sext_ln1118, 87

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:86  %trunc_ln708_79 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_63, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_79"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.preheader53.preheader:87  %shl_ln1118_82 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_1_V_read_7, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_82"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="16">
<![CDATA[
.preheader53.preheader:88  %sext_ln1118_162 = sext i16 %shl_ln1118_82 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_162"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader53.preheader:89  %sub_ln1118_70 = sub i17 0, %sext_ln1118_162

]]></Node>
<StgValue><ssdm name="sub_ln1118_70"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader53.preheader:90  %sub_ln1118_71 = sub i17 %sub_ln1118_70, %sext_ln1118_150

]]></Node>
<StgValue><ssdm name="sub_ln1118_71"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:91  %trunc_ln708_135 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_71, i32 7, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_135"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="10">
<![CDATA[
.preheader53.preheader:92  %sext_ln708_115 = sext i10 %trunc_ln708_135 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_115"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:93  %trunc_ln708_136 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %data_2_V_read_7, i32 7, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_136"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
.preheader53.preheader:95  %shl_ln1118_83 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_3_V_read_7, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_83"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="20" op_0_bw="19">
<![CDATA[
.preheader53.preheader:96  %sext_ln1118_164 = sext i19 %shl_ln1118_83 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_164"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
.preheader53.preheader:97  %shl_ln1118_84 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_3_V_read_7, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_84"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="20" op_0_bw="17">
<![CDATA[
.preheader53.preheader:98  %sext_ln1118_165 = sext i17 %shl_ln1118_84 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_165"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:99  %sub_ln1118_72 = sub i20 %sext_ln1118_164, %sext_ln1118_165

]]></Node>
<StgValue><ssdm name="sub_ln1118_72"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:100  %trunc_ln708_137 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_72, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_137"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:101  %sext_ln708_116 = sext i13 %trunc_ln708_137 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_116"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:102  %trunc_ln708_138 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %data_5_V_read_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_138"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="8">
<![CDATA[
.preheader53.preheader:103  %sext_ln708_117 = sext i8 %trunc_ln708_138 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_117"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:113  %add_ln703_203 = add i14 %sext_ln708_115, %trunc_ln708_79

]]></Node>
<StgValue><ssdm name="add_ln703_203"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:114  %add_ln703_204 = add i14 %sext_ln708_117, %sext_ln708_116

]]></Node>
<StgValue><ssdm name="add_ln703_204"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:115  %add_ln703_205 = add i14 %add_ln703_203, %add_ln703_204

]]></Node>
<StgValue><ssdm name="add_ln703_205"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:121  %mul_ln1118_65 = mul i21 %sext_ln1118, -109

]]></Node>
<StgValue><ssdm name="mul_ln1118_65"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:122  %trunc_ln708_87 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_65, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_87"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
.preheader53.preheader:123  %shl_ln1118_86 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_1_V_read_7, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_86"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="21" op_0_bw="20">
<![CDATA[
.preheader53.preheader:124  %sext_ln1118_168 = sext i20 %shl_ln1118_86 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_168"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
.preheader53.preheader:125  %shl_ln1118_87 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_1_V_read_7, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_87"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="21" op_0_bw="17">
<![CDATA[
.preheader53.preheader:126  %sext_ln1118_169 = sext i17 %shl_ln1118_87 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_169"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:127  %add_ln1118_13 = add i21 %sext_ln1118_168, %sext_ln1118_169

]]></Node>
<StgValue><ssdm name="add_ln1118_13"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:128  %trunc_ln708_88 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %add_ln1118_13, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_88"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:129  %mul_ln1118_66 = mul i21 %sext_ln1118_151, -75

]]></Node>
<StgValue><ssdm name="mul_ln1118_66"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:130  %trunc_ln708_89 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_66, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_89"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:131  %mul_ln1118_67 = mul i20 %sext_ln1118_153, -25

]]></Node>
<StgValue><ssdm name="mul_ln1118_67"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:132  %trunc_ln708_141 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_67, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_141"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:133  %sext_ln708_120 = sext i13 %trunc_ln708_141 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_120"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:149  %add_ln703_210 = add i14 %trunc_ln708_88, %trunc_ln708_87

]]></Node>
<StgValue><ssdm name="add_ln703_210"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:150  %add_ln703_211 = add i14 %sext_ln708_120, %trunc_ln708_89

]]></Node>
<StgValue><ssdm name="add_ln703_211"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:151  %add_ln703_212 = add i14 %add_ln703_210, %add_ln703_211

]]></Node>
<StgValue><ssdm name="add_ln703_212"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="19" op_0_bw="14">
<![CDATA[
.preheader53.preheader:25  %sext_ln1118_154 = sext i14 %data_4_V_read_7 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_154"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="14">
<![CDATA[
.preheader53.preheader:26  %sext_ln1118_155 = sext i14 %data_4_V_read_7 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_155"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
.preheader53.preheader:27  %tmp = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_4_V_read_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="17">
<![CDATA[
.preheader53.preheader:28  %sext_ln1118_216 = sext i17 %tmp to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_216"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader53.preheader:29  %sub_ln1118_99 = sub i18 %sext_ln1118_155, %sext_ln1118_216

]]></Node>
<StgValue><ssdm name="sub_ln1118_99"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:30  %trunc_ln708_127 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_99, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_127"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="11">
<![CDATA[
.preheader53.preheader:31  %sext_ln708_105 = sext i11 %trunc_ln708_127 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_105"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="20" op_0_bw="14">
<![CDATA[
.preheader53.preheader:32  %sext_ln1118_156 = sext i14 %data_5_V_read_6 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_156"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:33  %mul_ln1118_56 = mul i20 %sext_ln1118_156, -21

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:34  %trunc_ln708_128 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_56, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_128"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:35  %sext_ln708_106 = sext i13 %trunc_ln708_128 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_106"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="20" op_0_bw="14">
<![CDATA[
.preheader53.preheader:37  %sext_ln1118_158 = sext i14 %data_6_V_read_4 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_158"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:46  %add_ln703_190 = add i14 %sext_ln708_106, %sext_ln708_105

]]></Node>
<StgValue><ssdm name="add_ln703_190"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:50  %add_ln703_193 = add i14 %add_ln703_190, %add_ln703_192

]]></Node>
<StgValue><ssdm name="add_ln703_193"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:51  %add_ln703_273 = add i14 %add_ln703_189, %add_ln703_193

]]></Node>
<StgValue><ssdm name="add_ln703_273"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader53.preheader:64  %sub_ln1118 = sub i18 %sext_ln1118_216, %sext_ln1118_155

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:65  %trunc_ln708_132 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_132"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="11">
<![CDATA[
.preheader53.preheader:66  %sext_ln708_112 = sext i11 %trunc_ln708_132 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_112"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
.preheader53.preheader:67  %shl_ln1118_81 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_5_V_read_6, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_81"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="20" op_0_bw="19">
<![CDATA[
.preheader53.preheader:68  %sext_ln1118_161 = sext i19 %shl_ln1118_81 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_161"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:69  %sub_ln1118_69 = sub i20 %sext_ln1118_161, %sext_ln1118_156

]]></Node>
<StgValue><ssdm name="sub_ln1118_69"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:70  %trunc_ln708_133 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_69, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_133"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:71  %sext_ln708_113 = sext i13 %trunc_ln708_133 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_113"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:80  %add_ln703_198 = add i14 %sext_ln708_113, %sext_ln708_112

]]></Node>
<StgValue><ssdm name="add_ln703_198"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:83  %add_ln703_201 = add i14 %add_ln703_198, %add_ln703_200

]]></Node>
<StgValue><ssdm name="add_ln703_201"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:84  %add_ln703_274 = add i14 %add_ln703_197, %add_ln703_201

]]></Node>
<StgValue><ssdm name="add_ln703_274"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="7">
<![CDATA[
.preheader53.preheader:94  %sext_ln1118_163 = sext i7 %trunc_ln708_136 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1118_163"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:104  %mul_ln1118_64 = mul i20 %sext_ln1118_158, -29

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:105  %trunc_ln708_139 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_64, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_139"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:106  %sext_ln708_118 = sext i13 %trunc_ln708_139 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_118"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.preheader53.preheader:107  %shl_ln1118_85 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_7_V_read_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_85"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="16">
<![CDATA[
.preheader53.preheader:108  %sext_ln1118_166 = sext i16 %shl_ln1118_85 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_166"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="16">
<![CDATA[
.preheader53.preheader:109  %sext_ln1118_167 = sext i16 %shl_ln1118_85 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_167"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader53.preheader:110  %sub_ln1118_73 = sub i17 0, %sext_ln1118_167

]]></Node>
<StgValue><ssdm name="sub_ln1118_73"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:111  %trunc_ln708_140 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_73, i32 7, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_140"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="10">
<![CDATA[
.preheader53.preheader:112  %sext_ln708_119 = sext i10 %trunc_ln708_140 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_119"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:116  %add_ln703_206 = add i14 %sext_ln708_119, %sext_ln708_118

]]></Node>
<StgValue><ssdm name="add_ln703_206"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:117  %add_ln703_207 = add i8 %sext_ln1118_163, 51

]]></Node>
<StgValue><ssdm name="add_ln703_207"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="8">
<![CDATA[
.preheader53.preheader:118  %sext_ln703 = sext i8 %add_ln703_207 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:119  %add_ln703_208 = add i14 %add_ln703_206, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_208"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:120  %add_ln703_275 = add i14 %add_ln703_205, %add_ln703_208

]]></Node>
<StgValue><ssdm name="add_ln703_275"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader53.preheader:134  %mul_ln1118_68 = mul i19 %sext_ln1118_154, -13

]]></Node>
<StgValue><ssdm name="mul_ln1118_68"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:135  %trunc_ln708_142 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_68, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_142"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="12">
<![CDATA[
.preheader53.preheader:136  %sext_ln708_121 = sext i12 %trunc_ln708_142 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_121"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
.preheader53.preheader:137  %shl_ln1118_88 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_6_V_read_4, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_88"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="20" op_0_bw="19">
<![CDATA[
.preheader53.preheader:138  %sext_ln1118_170 = sext i19 %shl_ln1118_88 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_170"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.preheader53.preheader:139  %shl_ln1118_89 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_6_V_read_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_89"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="20" op_0_bw="16">
<![CDATA[
.preheader53.preheader:140  %sext_ln1118_171 = sext i16 %shl_ln1118_89 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_171"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:141  %sub_ln1118_74 = sub i20 %sext_ln1118_170, %sext_ln1118_171

]]></Node>
<StgValue><ssdm name="sub_ln1118_74"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:142  %trunc_ln708_143 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_74, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_143"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:143  %sext_ln708_122 = sext i13 %trunc_ln708_143 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_122"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
.preheader53.preheader:144  %shl_ln1118_90 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_7_V_read_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_90"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="19" op_0_bw="18">
<![CDATA[
.preheader53.preheader:145  %sext_ln1118_172 = sext i18 %shl_ln1118_90 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_172"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader53.preheader:146  %sub_ln1118_75 = sub i19 %sext_ln1118_166, %sext_ln1118_172

]]></Node>
<StgValue><ssdm name="sub_ln1118_75"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:147  %tmp_45 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_75, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="12">
<![CDATA[
.preheader53.preheader:148  %sext_ln703_36 = sext i12 %tmp_45 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:152  %add_ln703_213 = add i14 %sext_ln708_106, %sext_ln708_121

]]></Node>
<StgValue><ssdm name="add_ln703_213"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader53.preheader:153  %add_ln703_214 = add i13 %sext_ln703_36, -37

]]></Node>
<StgValue><ssdm name="add_ln703_214"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:154  %sext_ln703_37 = sext i13 %add_ln703_214 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_37"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:155  %add_ln703_215 = add i14 %sext_ln708_122, %sext_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln703_215"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:156  %add_ln703_216 = add i14 %add_ln703_213, %add_ln703_215

]]></Node>
<StgValue><ssdm name="add_ln703_216"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:157  %add_ln703_276 = add i14 %add_ln703_212, %add_ln703_216

]]></Node>
<StgValue><ssdm name="add_ln703_276"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="56" op_0_bw="56" op_1_bw="14">
<![CDATA[
.preheader53.preheader:158  %mrv = insertvalue { i14, i14, i14, i14 } undef, i14 %add_ln703_273, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="56" op_0_bw="56" op_1_bw="14">
<![CDATA[
.preheader53.preheader:159  %mrv_1 = insertvalue { i14, i14, i14, i14 } %mrv, i14 %add_ln703_274, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="56" op_0_bw="56" op_1_bw="14">
<![CDATA[
.preheader53.preheader:160  %mrv_2 = insertvalue { i14, i14, i14, i14 } %mrv_1, i14 %add_ln703_275, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="56" op_0_bw="56" op_1_bw="14">
<![CDATA[
.preheader53.preheader:161  %mrv_3 = insertvalue { i14, i14, i14, i14 } %mrv_2, i14 %add_ln703_276, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="56">
<![CDATA[
.preheader53.preheader:162  ret { i14, i14, i14, i14 } %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln287"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
