`timescale 1ns / 1ps
`include "defines.vh"

module main_dec(
    input wire [5:0] op,funct,
    input wire [4:0] rt,

    output wire jump, regwrite, regdst,
    output wire alusrcA,//æ­£å¸¸çš„è¯ï¿??0
    output wire [1:0] alusrcB, //è¿™é‡Œä¿®æ”¹æˆä¸¤ä½æ˜¯ä¸ºäº†é€‰æ‹©æ“ä½œæ•°ï¼Œ00 normal 01 Sign 10 UNsign
    output wire branch, memwrite, 
    output wire [1:0] DatatoReg,//è¿™é‡Œæ˜¯åŽ»æ‰¾å†™åˆ°å¯„å­˜å™¨ä¸­çš„ï¿?? 11 mem 10 HI 01 LO 00 ALU  there need changed to 3bits for div and mult
    output wire HIwrite,//è¿™é‡Œæ˜¯åŽ»å¯»æ‰¾æ˜¯å¦å†™HILO ç›´æŽ¥ä¼ ç»™HILO
    output wire LOwrite, //é€‰æ‹©å†™çš„æ˜¯HIè¿˜æ˜¯LOå¯„å­˜ï¿??? 0 LO 1 HI  ä¿¡å·ä¼ ç»™HILO
    output wire [1:0] DataToHI, //è¿™é‡Œæ˜¯å› ä¸ºä¹˜é™¤æ³•å™¨åŠ ä¸Šçš„ä¿¡å·ï¿??00é€‰ALU 01é€‰ä¹˜ï¿?? 10 é€‰é™¤ï¿??
    output wire [1:0] DataToLO,  //è¿™é‡Œæ˜¯å› ä¸ºä¹˜é™¤æ³•å™¨åŠ ä¸Šçš„ä¿¡å·ï¿??00é€‰ALU 01é€‰ä¹˜ï¿?? 10 é€‰é™¤ï¿??
    output wire Sign, //è¿™ä¸ªæ˜¯ä¹˜é™¤æ³•çš„ç¬¦å·æ•°
    output wire startDiv, //ä¹˜é™¤æ³•çš„ï¿??å§‹ä¿¡ï¿??

    output wire annul, //ä¹˜é™¤æ³•å–æ¶ˆä¿¡ï¿??
//=====æ–°åŠ çš„å…³äºŽè·³è½¬çš„æŒ‡ä»¤=====
    output wire jal,
    output wire jr,
    output wire bal
//=====æ–°åŠ çš„å…³äºŽè·³è½¬çš„æŒ‡ä»¤===== 

);

reg [21:0] signals; //æ·»åŠ LOwriteä¹‹åŽå˜æˆ11ï¿???
//TODO: è®°å¾—æ˜Žå¤©é€šè·¯ä¸­éœ€è¦ä¿®æ”¹è¿™ä¸ªä½ï¿?? 12.30 æ™šä¸Š 12 > 13

//assign {jump, regwrite, regdst, alusrcB[1:0], branch, memwrite, DatatoReg} = signals;
assign {regwrite, DatatoReg[1:0], memwrite, alusrcA ,{alusrcB[1:1]}, {alusrcB[0:0]}, regdst, jump, branch,
        HIwrite,LOwrite,DataToHI[1:0],DataToLO[1:0],Sign,startDiv,annul,jal,jr,bal} = signals;

//100  00
// `define EXE_NOP			6'b000000
// `define EXE_AND 		6'b100100
// `define EXE_OR 			6'b100101
// `define EXE_XOR 		6'b100110
// `define EXE_NOR			6'b100111
// `define EXE_ANDI		6'b001100
// `define EXE_ORI			6'b001101
// `define EXE_XORI		6'b001110
// `define EXE_LUI			6'b001111



always @(*) begin

    case(op)
    //     `EXE_NOP: begin    //R-type
    //     signals <= 8'b011 000;
    //     aluop_reg <= 2'b10;
    // end
        6'b000000: begin    //lw
        case(funct)
//=====move Position===
            `EXE_SLL:signals <= 22'b1_00_0_1_00_1_0_0_0_0_00_00_000_000;
            `EXE_SRA:signals <= 22'b1_00_0_1_00_1_0_0_0_0_00_00_000_000;
            `EXE_SRL:signals <= 22'b1_00_0_1_00_1_0_0_0_0_00_00_000_000;
//=====move Position===

//=====HILO============
            `EXE_MFHI:signals <= 22'b1_10_0_0_00_1_0_0_0_0_00_00_000_000;
            `EXE_MFLO:signals <= 22'b1_01_0_0_00_1_0_0_0_0_00_00_000_000;
            `EXE_MTHI:signals <= 22'b0_00_0_0_00_1_0_0_1_0_00_00_000_000;
            `EXE_MTLO:signals <= 22'b0_00_0_0_00_1_0_0_0_1_00_00_000_000;
//=====HILO============
//{regwrite, DatatoReg[1:0], memwrite, alusrcA ,{alusrcB[1:1]}, {alusrcB[0:0]}, regdst, jump, branch,HIwrite,LOwrite,DataToHI,DataToLO} = signals;
//=====ARI=============
            `EXE_DIV:signals <= 22'b0_00_0_0_00_1_0_0_1_1_10_10_110_000;
            `EXE_DIVU:signals <= 22'b0_00_0_0_00_1_0_0_1_1_10_10_010_000;
            `EXE_MULT:signals <= 22'b0_00_0_0_00_1_0_0_1_1_01_01_100_000;
            `EXE_MULTU:signals <= 22'b0_00_0_0_00_1_0_0_1_1_01_01_000_000;
//=====================

//======jump===========
            `EXE_JR: signals <= 22'b0_00_0_0_00_0_1_0_0_0_00_00_0_0_0_0_1_0;
            `EXE_JALR: signals <= 22'b1_00_0_0_00_1_0_0_0_0_00_00_0_0_0_0_1_0;
//======jump===========
            default: signals <= 22'b1_00_0_0_00_1_0_0_0_0_00_00_000_000;

            
        endcase
    
    end
//======Logic===========
        `EXE_ANDI:signals <= 22'b1_00_0_0_10_0_0_0_0_0_00_00_000_000;
        `EXE_XORI:signals <= 22'b1_00_0_0_10_0_0_0_0_0_00_00_000_000;
        `EXE_ORI:signals <= 22'b1_00_0_0_10_0_0_0_0_0_00_00_000_000;
        `EXE_LUI:signals <= 22'b1_00_0_0_10_0_0_0_0_0_00_00_000_000;
//======Logic===========

//======ARI=============

        `EXE_ADDI: signals <= 22'b1_00_0_0_01_0_0_0_0_0_00_00_000_000;
        `EXE_ADDIU: signals <= 22'b1_00_0_0_01_0_0_0_0_0_00_00_000_000;
        `EXE_SLTI: signals <= 22'b1_00_0_0_01_0_0_0_0_0_00_00_000_000;
        `EXE_SLTIU: signals <= 22'b1_00_0_0_01_0_0_0_0_0_00_00_000_000;
        
// assign {regwrite, DatatoReg[1:0], memwrite, alusrcA ,{alusrcB[1:1]}, {alusrcB[0:0]}, regdst, jump, branch,
//         HIwrite,LOwrite,DataToHI[1:0],DataToLO[1:0],Sign,startDiv,annul,jal,jr,bal} = signals;
//======ARI=============
        `EXE_BEQ: signals <= 22'b0_00_0_0_00_0_0_1_0_0_00_00_0_0_0_0_0_0;
        `EXE_BNE: signals <= 22'b0_00_0_0_00_0_0_1_0_0_00_00_0_0_0_0_0_0;

        // `EXE_BGEZ: signals <= 22'b0_00_0_0_00_0_0_1_0_0_00_00_0_0_0_0_0_0;
        // `EXE_BLTZ: signals <= 22'b0_00_0_0_00_0_0_1_0_0_00_00_0_0_0_0_0_0;
        // `EXE_BGEZAL: signals <= 22'b1_00_0_0_00_0_0_1_0_0_00_00_0_0_0_0_0_1;
        // `EXE_BLTZAL: signals <= 22'b1_00_0_0_00_0_0_1_0_0_00_00_0_0_0_0_0_1;
        6'b000001:begin
            case(rt)
                `EXE_BGEZ:signals   <= 22'b0_00_0_0_00_0_0_1_0_0_00_00_0_0_0_0_0_0;
                `EXE_BLTZ:signals   <= 22'b0_00_0_0_00_0_0_1_0_0_00_00_0_0_0_0_0_0;
                `EXE_BGEZAL:signals <= 22'b1_00_0_0_00_0_0_1_0_0_00_00_0_0_0_0_0_1;
                `EXE_BLTZAL:signals <= 22'b1_00_0_0_00_0_0_1_0_0_00_00_0_0_0_0_0_1;
            endcase
        end


        `EXE_BGTZ: signals <= 22'b0_00_0_0_00_0_0_1_0_0_00_00_0_0_0_0_0_0;
        `EXE_BLEZ: signals <= 22'b0_00_0_0_00_0_0_1_0_0_00_00_0_0_0_0_0_0;
        `EXE_J: signals <= 22'b0_00_0_0_00_0_1_0_0_0_00_00_0_0_0_0_0_0;
        `EXE_JAL: signals <= 22'b1_00_0_0_00_0_1_0_0_0_00_00_0_0_0_1_0_0;
        


//======Branch==========


//======Branch==========

        default:signals <= 22'b0_00_0_0_00_0_0_0_0_0_00_00_000_000;

    endcase
end

endmodule

module controller(
    input wire [5:0] Op, Funct,
    input wire [4:0] rt,
    output wire Jump, RegWrite, RegDst,
    output wire ALUSrcA, 
    output wire [1:0] ALUSrcB, 

    output wire Branch, MemWrite, 
    output wire [1:0]DatatoReg,
    output wire HIwrite,LOwrite,
    output wire [1:0] DataToHI, //è¿™é‡Œæ˜¯å› ä¸ºä¹˜é™¤æ³•å™¨åŠ ä¸Šçš„ä¿¡å·ï¿??00é€‰ALU 01é€‰ä¹˜ï¿?? 10 é€‰é™¤ï¿??
    output wire [1:0] DataToLO,  //è¿™é‡Œæ˜¯å› ä¸ºä¹˜é™¤æ³•å™¨åŠ ä¸Šçš„ä¿¡å·ï¿??00é€‰ALU 01é€‰ä¹˜ï¿?? 10 é€‰é™¤ï¿??
    output wire Sign, //è¿™ä¸ªæ˜¯ä¹˜é™¤æ³•çš„ç¬¦å·æ•°
    output wire startDiv, //ä¹˜é™¤æ³•çš„ï¿??å§‹ä¿¡ï¿??

    output wire annul, //ä¹˜é™¤æ³•å–æ¶ˆä¿¡ï¿??
    output wire [7:0] ALUContr,
    //=====æ–°åŠ çš„å…³äºŽè·³è½¬çš„æŒ‡ä»¤=====
    output wire jal,
    output wire jr,
    output wire bal
//=====æ–°åŠ çš„å…³äºŽè·³è½¬çš„æŒ‡ä»¤=====  

);


main_dec main_dec(
    .op(Op),
    .funct(Funct),
    .rt(rt),
    .jump(Jump),
    .regwrite(RegWrite),
    .regdst(RegDst),
    .alusrcA(ALUSrcA),
    .alusrcB(ALUSrcB),
    .branch(Branch),
    .memwrite(MemWrite),

    .DatatoReg(DatatoReg),
    .HIwrite(HIwrite),
    .LOwrite(LOwrite),
    .DataToHI(DataToHI),
    .DataToLO(DataToLO),
    .Sign(Sign),
    .startDiv(startDiv),
    .annul(annul),

    //=====æ–°åŠ çš„å…³äºŽè·³è½¬çš„æŒ‡ä»¤=====
    .jal(jal),
    .jr(jr),
    .bal(bal)
//=====æ–°åŠ çš„å…³äºŽè·³è½¬çš„æŒ‡ä»¤===== 

);

aludec aludec(
    .Funct(Funct),
    .Op(Op),
    .ALUControl(ALUContr)
);

endmodule
