# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:33 on May 03,2022
# vlog -reportprogress 300 ./bitCount.sv 
# -- Compiling module bitCount
# -- Compiling module bitCount_testbench
# 
# Top level modules:
# 	bitCount_testbench
# End time: 23:10:33 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:33 on May 03,2022
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 23:10:33 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:33 on May 03,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 23:10:33 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:33 on May 03,2022
# vlog -reportprogress 300 ./ram32x8port1.v 
# ** Error: (vlog-7) Failed to open design unit file "./ram32x8port1.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 23:10:33 on May 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ram32x8port1.v""
vsim -gui work.binarySearch_testbench -Lf altera_mf_ver
# vsim -gui work.binarySearch_testbench -Lf altera_mf_ver 
# Start time: 23:11:14 on May 03,2022
# Loading sv_std.std
# Loading work.binarySearch_testbench
# Loading work.binarySearch
# Loading work.ram32x8async
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:21 on May 03,2022
# vlog -reportprogress 300 ./bitCount.sv 
# -- Compiling module bitCount
# -- Compiling module bitCount_testbench
# 
# Top level modules:
# 	bitCount_testbench
# End time: 23:11:21 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:21 on May 03,2022
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 23:11:21 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:21 on May 03,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 23:11:21 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:22 on May 03,2022
# vlog -reportprogress 300 ./ram32x8port1.v 
# ** Error: (vlog-7) Failed to open design unit file "./ram32x8port1.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 23:11:22 on May 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ram32x8port1.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:07 on May 03,2022
# vlog -reportprogress 300 ./bitCount.sv 
# -- Compiling module bitCount
# -- Compiling module bitCount_testbench
# 
# Top level modules:
# 	bitCount_testbench
# End time: 23:12:07 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:07 on May 03,2022
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 23:12:07 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:07 on May 03,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 23:12:07 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:07 on May 03,2022
# vlog -reportprogress 300 ./binarySearch.sv 
# -- Compiling module binarySearch
# -- Compiling module binarySearch_testbench
# 
# Top level modules:
# 	binarySearch_testbench
# End time: 23:12:07 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:07 on May 03,2022
# vlog -reportprogress 300 ./ram32x8async.v 
# -- Compiling module ram32x8async
# 
# Top level modules:
# 	ram32x8async
# End time: 23:12:07 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:12:08 on May 03,2022, Elapsed time: 0:00:54
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work binarySearch_testbench -Lf altera_mf_ver 
# Start time: 23:12:08 on May 03,2022
# Loading sv_std.std
# Loading work.binarySearch_testbench
# Loading work.binarySearch
# Loading work.ram32x8async
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: stlp  Hostname: STLP-0187  ProcessID: 16148
#           Attempting to use alternate WLF file "./wlftgdcge8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgdcge8
# ** Error: (vish-4014) No objects found matching '/binarySearch_testbench/dut/ramOutHold'.
# Executing ONERROR command at macro ./binarySearch_wave.do line 15
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./binarySearch.sv(129)
#    Time: 1140 ps  Iteration: 1  Instance: /binarySearch_testbench
# Break in Module binarySearch_testbench at ./binarySearch.sv line 129
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:49 on May 03,2022
# vlog -reportprogress 300 ./bitCount.sv 
# -- Compiling module bitCount
# -- Compiling module bitCount_testbench
# 
# Top level modules:
# 	bitCount_testbench
# End time: 23:12:49 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:49 on May 03,2022
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 23:12:49 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:49 on May 03,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 23:12:49 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:49 on May 03,2022
# vlog -reportprogress 300 ./binarySearch.sv 
# -- Compiling module binarySearch
# -- Compiling module binarySearch_testbench
# 
# Top level modules:
# 	binarySearch_testbench
# End time: 23:12:49 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:49 on May 03,2022
# vlog -reportprogress 300 ./ram32x8async.v 
# -- Compiling module ram32x8async
# 
# Top level modules:
# 	ram32x8async
# End time: 23:12:49 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:12:51 on May 03,2022, Elapsed time: 0:00:43
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work binarySearch_testbench -Lf altera_mf_ver 
# Start time: 23:12:52 on May 03,2022
# Loading sv_std.std
# Loading work.binarySearch_testbench
# Loading work.binarySearch
# Loading work.ram32x8async
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: stlp  Hostname: STLP-0187  ProcessID: 16148
#           Attempting to use alternate WLF file "./wlfta50czy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta50czy
# ** Error: (vish-4014) No objects found matching '/binarySearch_testbench/dut/ramOutHold'.
# Executing ONERROR command at macro ./binarySearch_wave.do line 15
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./binarySearch.sv(129)
#    Time: 1240 ps  Iteration: 1  Instance: /binarySearch_testbench
# Break in Module binarySearch_testbench at ./binarySearch.sv line 129
