/**
 *
 * @file TIMER_RegisterAddress_ModuleB_32.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 4 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 4 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEB_32_H_
#define XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEB_32_H_

#define GPWTM_TB_GPTMTnMR_OFFSET    ((uint32_t) 0x0008UL)
#define GPWTM_TB_GPTMTnCTL_OFFSET    ((uint32_t) 0x000CUL)
#define GPWTM_TB_GPTMTnIMR_OFFSET    ((uint32_t) 0x0018UL)
#define GPWTM_TB_GPTMTnRIS_OFFSET    ((uint32_t) 0x001CUL)
#define GPWTM_TB_GPTMTnMIS_OFFSET    ((uint32_t) 0x0020UL)
#define GPWTM_TB_GPTMTnICR_OFFSET    ((uint32_t) 0x0024UL)
#define GPWTM_TB_GPTMTnILR_OFFSET    ((uint32_t) 0x002CUL)
#define GPWTM_TB_GPTMTnMATCHR_OFFSET    ((uint32_t) 0x0034UL)
#define GPWTM_TB_GPTMTnPR_OFFSET    ((uint32_t) 0x003CUL)
#define GPWTM_TB_GPTMTnPMR_OFFSET    ((uint32_t) 0x0044UL)
#define GPWTM_TB_GPTMTnR_OFFSET    ((uint32_t) 0x004CUL)
#define GPWTM_TB_GPTMTnV_OFFSET    ((uint32_t) 0x0054UL)
#define GPWTM_TB_GPTMTnPS_OFFSET    ((uint32_t) 0x0060UL)
#define GPWTM_TB_GPTMTnPV_OFFSET    ((uint32_t) 0x0068UL)

#endif /* XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEB_32_H_ */
