$date
	Fri Jan  8 18:51:35 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$scope module t_clock $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#1
1!
1"
#2
0!
0"
#3
1!
1"
#4
0!
0"
#5
1!
1"
#6
0!
0"
#7
1!
1"
#8
0!
0"
#9
1!
1"
#10
0!
0"
#11
1!
1"
#12
0!
0"
#13
1!
1"
#14
0!
0"
#15
1!
1"
#16
0!
0"
#17
1!
1"
#18
0!
0"
#19
1!
1"
#20
0!
0"
#21
1!
1"
#22
0!
0"
#23
1!
1"
#24
0!
0"
#25
1!
1"
#26
0!
0"
#27
1!
1"
#28
0!
0"
#29
1!
1"
#30
0!
0"
