$date
	Thu Sep 11 23:10:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_latch_tb $end
$var wire 1 ! Q $end
$var wire 1 " Q_n $end
$var reg 1 # R $end
$var reg 1 $ S $end
$var reg 1 % en $end
$var reg 192 & name [191:0] $end
$var reg 1 ' reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 &
0%
0$
0#
1"
0!
$end
#10
0'
#20
1%
#30
1#
#40
0#
#50
0"
1!
1$
#60
0$
#70
x"
x!
1#
1$
#80
