$date
	Wed Oct 25 20:27:31 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testshiftregister $end
$var wire 8 ! parallelDataOut [7:0] $end
$var wire 1 " serialDataOut $end
$var reg 1 # clk $end
$var reg 8 $ parallelDataIn [7:0] $end
$var reg 1 % parallelLoad $end
$var reg 1 & peripheralClkEdge $end
$var reg 1 ' serialDataIn $end
$scope module dut $end
$var wire 1 ( clk $end
$var wire 8 ) parallelDataIn [7:0] $end
$var wire 8 * parallelDataOut [7:0] $end
$var wire 1 + parallelLoad $end
$var wire 1 , peripheralClkEdge $end
$var wire 1 - serialDataIn $end
$var wire 1 " serialDataOut $end
$var reg 8 . data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
x-
0,
1+
b0 *
b0 )
1(
x'
0&
1%
b0 $
1#
0"
b0 !
$end
#10
0#
0(
#20
b1111 .
b1111 !
b1111 *
1#
1(
b1111 $
b1111 )
#30
0#
0(
#40
1"
b11111111 .
b11111111 !
b11111111 *
1#
1(
b11111111 $
b11111111 )
#50
0#
0(
#60
1#
1(
b0 $
b0 )
0%
0+
#70
0#
0(
#90
0"
b0 .
b0 !
b0 *
1#
1(
1%
1+
#100
0#
0(
#110
b1 .
b1 !
b1 *
1#
1(
1&
1,
1'
1-
0%
0+
#115
0#
0(
#120
b11 .
b11 !
b11 *
1#
1(
#125
0#
0(
#130
b111 .
b111 !
b111 *
1#
1(
#135
0#
0(
#140
b1110 .
b1110 !
b1110 *
1#
1(
0'
0-
#145
0#
0(
#150
