# Pipelined RISC CPU Project
This project aims to create a staged pipeline processor running a RISC ISA. The processor also handles hazards to provide efficient performance. 

A harvard architecture (different code and data memories) is assumed for memory.

The processor is specified using verilog behavioral models.

## Tasks
[Task Sheet](https://docs.google.com/spreadsheets/d/1D9qAlcgd-0N4cCEhQPM2RfYaWhL4Tm8at3xB_1HLQNQ)

## Useful Links
[DrawIO Block Diagrams](https://app.diagrams.net/#G1ecfGp80xOFaQjzcSQgV2PA2ht1y5aC3U)

[Questions for TA](https://docs.google.com/document/d/12UWOSEn1ba6X9kxw1LqsU7Xq4WzuyXeN-4QmTW9iBMs)

[ISA Draft](https://docs.google.com/document/d/1qlOZfoebDzvLBlgFA5baTDMjcGzi_tNnCJMFG9oIPpo)