MediaTek musb DRC/OTG controller
-------------------------------------------

Required properties:
 - compatible      : should be "mediatek,<soc-model>-musb",
   "mediatek,mtk-musb", soc-model is the name of SoC, such as
   mt2701, when using "mediatek,mtk-musb" compatible string, you
   need SoC specific ones in addition, one of:
   - "mediatek,mt2701-musb"
 - reg             : specifies physical base address and size of
   the registers
 - interrupts      : interrupt used by musb controller
 - interrupt-names : must be "mc"
 - phys            : PHY specifier for the OTG phy
 - phy-names       : should be "usb2-phy"
 - dr_mode         : should be one of "host", "peripheral" or "otg",
   refer to usb/generic.txt
 - clocks          : a list of phandle + clock-specifier pairs, one for
   each entry in clock-names
 - clock-names     : must contain "main","mcu","univpll"
   for clocks of controller

Optional properties:
 - extcon : external connector for VBUS and IDPIN changes detection,
   needed when supports dual-role mode.
 - vbus-supply : reference to the VBUS regulator, needed when supports
   dual-role mode.
 - power-domains   : a phandle to USB power domain node to control USB's
   MTCMOS

Example:

usb2: usb@11200000 {
	compatible = "mediatek,mt2701-musb";
		"mediatek,mtk-musb";
	reg = <0 0x11200000 0 0x1000>;
	interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_LOW>;
	interrupt-names = "mc";
	phys = <&u2port2 PHY_TYPE_USB2>;
	phy-names = "usb2-phy";
	vbus-supply = <&usb_vbus>;
	extcon = <&extcon_usb>;
	dr_mode = "otg";
	clocks = <&pericfg CLK_PERI_USB0>,
		 <&pericfg CLK_PERI_USB0_MCU>,
		 <&pericfg CLK_PERI_USB_SLV>;
	clock-names = "main","mcu","univpll";
	power-domains = <&scpsys MT2701_POWER_DOMAIN_IFR_MSC>;
};
