Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan  3 18:40:17 2025
| Host         : infty running 64-bit major release  (build 9200)
| Command      : report_methodology -file pll_methodology_drc_routed.rpt -pb pll_methodology_drc_routed.pb -rpx pll_methodology_drc_routed.rpx
| Design       : pll
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+--------------------------------------------------------+------------+
| Rule   | Severity | Description                                            | Violations |
+--------+----------+--------------------------------------------------------+------------+
| XDCC-1 | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7 | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+--------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: D:/my_file/my_project/fpga_prj/Vivado_prj/7-PLL/prj/pll.srcs/constrs_1/new/pll.xdc (Line: 2))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: d:/my_file/my_project/fpga_prj/Vivado_prj/7-PLL/prj/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: D:/my_file/my_project/fpga_prj/Vivado_prj/7-PLL/prj/pll.srcs/constrs_1/new/pll.xdc (Line: 2))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: d:/my_file/my_project/fpga_prj/Vivado_prj/7-PLL/prj/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


