module mod5_counter_tb;
reg clk,rst;
wire [2:0]q;
mod5_counter uut(.clk(clk),.rst(rst),.q(q));
initial
begin
clk=0;
forever #5 clk=~clk;
end
initial
begin
#100 rst=1;
#60 rst=0;
#200;
#100 rst=1;
#60 rst=0;
end
endmodule
