// Seed: 3793590442
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always id_2 <= 1;
  module_0();
  wire id_3 = id_1;
  reg  id_4;
  always assign id_3 = 1 || 1;
  initial begin
    id_4 <= 1 || 1;
  end
  wire id_5;
  assign id_4 = 1;
endmodule
module module_2;
  assign id_1 = id_1;
  wire id_2;
  for (id_3 = id_1; id_3; id_1 = 1) initial $display(1 != 0);
  wire id_4;
  module_0();
  tri0 id_5, id_6;
  wand id_7, id_8;
  always begin
    $display(id_5.id_7, {1'd0, 1}, id_5, id_7, id_1);
  end
endmodule
