# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
<<<<<<< Updated upstream
=======
# ERROR: No extended dataflow license exists
>>>>>>> Stashed changes
# do Multiplicador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
<<<<<<< Updated upstream
# vlog -vlog01compat -work work +incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Counter {C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Counter/Counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:52 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Counter" C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Counter/Counter.v 
=======
# vlog -vlog01compat -work work +incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Counter {C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Counter/Counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:55 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Counter" C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Counter/Counter.v 
>>>>>>> Stashed changes
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
<<<<<<< Updated upstream
# End time: 10:06:52 on Jun 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/CONTROL {C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/CONTROL/CONTROL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:52 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/CONTROL" C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/CONTROL/CONTROL.v 
=======
# End time: 10:10:55 on Jun 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/CONTROL {C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/CONTROL/CONTROL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:56 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/CONTROL" C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/CONTROL/CONTROL.v 
>>>>>>> Stashed changes
# -- Compiling module CONTROL
# 
# Top level modules:
# 	CONTROL
<<<<<<< Updated upstream
# End time: 10:06:52 on Jun 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Adder {C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Adder/Adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:53 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Adder" C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Adder/Adder.v 
=======
# End time: 10:10:56 on Jun 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Adder {C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Adder/Adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:56 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Adder" C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Adder/Adder.v 
>>>>>>> Stashed changes
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
<<<<<<< Updated upstream
# End time: 10:06:53 on Jun 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/ACC {C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/ACC/ACC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:53 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/ACC" C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/ACC/ACC.v 
=======
# End time: 10:10:56 on Jun 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/ACC {C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/ACC/ACC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:56 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/ACC" C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/ACC/ACC.v 
>>>>>>> Stashed changes
# -- Compiling module ACC
# 
# Top level modules:
# 	ACC
<<<<<<< Updated upstream
# End time: 10:06:53 on Jun 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador {C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:53 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador" C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v 
=======
# End time: 10:10:56 on Jun 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador {C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Multiplicador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:56 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador" C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Multiplicador.v 
>>>>>>> Stashed changes
# -- Compiling module Multiplicador
# 
# Top level modules:
# 	Multiplicador
<<<<<<< Updated upstream
# End time: 10:06:53 on Jun 28,2023, Elapsed time: 0:00:00
=======
# End time: 10:10:56 on Jun 28,2023, Elapsed time: 0:00:00
>>>>>>> Stashed changes
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador {C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< Updated upstream
# Start time: 10:06:53 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador" C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador_TB.v 
=======
# Start time: 10:10:56 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador" C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Multiplicador_TB.v 
>>>>>>> Stashed changes
# -- Compiling module Multiplicador_TB
# 
# Top level modules:
# 	Multiplicador_TB
<<<<<<< Updated upstream
# End time: 10:06:53 on Jun 28,2023, Elapsed time: 0:00:00
=======
# End time: 10:10:56 on Jun 28,2023, Elapsed time: 0:00:00
>>>>>>> Stashed changes
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  Multiplicador_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" Multiplicador_TB 
<<<<<<< Updated upstream
# Start time: 10:06:53 on Jun 28,2023
=======
# Start time: 10:10:56 on Jun 28,2023
>>>>>>> Stashed changes
# Loading work.Multiplicador_TB
# Loading work.Multiplicador
# Loading work.ACC
# Loading work.Adder
# Loading work.CONTROL
# Loading work.Counter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
<<<<<<< Updated upstream
# ** Error (suppressible): (vsim-3569) init_signal_spy [C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador_TB.v(62)] : Object '/Multiplicador_TB/DUT/ws' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /Multiplicador_TB
# ** Error (suppressible): (vsim-3569) init_signal_spy [C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador_TB.v(63)] : Object '/Multiplicador_TB/DUT/wl' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /Multiplicador_TB
# ** Error (suppressible): (vsim-3569) init_signal_spy [C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador_TB.v(64)] : Object '/Multiplicador_TB/DUT/wsh' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /Multiplicador_TB
# ** Error (suppressible): (vsim-3569) init_signal_spy [C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador_TB.v(65)] : Object '/Multiplicador_TB/DUT/wad' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /Multiplicador_TB
# ** Error (suppressible): (vsim-3569) init_signal_spy [C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador_TB.v(66)] : Object '/Multiplicador_TB/DUT/wk' does not exist in the design.
=======
# ** Error (suppressible): (vsim-3569) init_signal_spy [C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Multiplicador_TB.v(62)] : Object '/Multiplicador_TB/DUT/ws' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /Multiplicador_TB
# ** Error (suppressible): (vsim-3569) init_signal_spy [C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Multiplicador_TB.v(63)] : Object '/Multiplicador_TB/DUT/wl' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /Multiplicador_TB
# ** Error (suppressible): (vsim-3569) init_signal_spy [C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Multiplicador_TB.v(64)] : Object '/Multiplicador_TB/DUT/wsh' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /Multiplicador_TB
# ** Error (suppressible): (vsim-3569) init_signal_spy [C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Multiplicador_TB.v(65)] : Object '/Multiplicador_TB/DUT/wad' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /Multiplicador_TB
# ** Error (suppressible): (vsim-3569) init_signal_spy [C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Multiplicador_TB.v(66)] : Object '/Multiplicador_TB/DUT/wk' does not exist in the design.
>>>>>>> Stashed changes
#    Time: 0 ps  Iteration: 0  Instance: /Multiplicador_TB
# Deu bom, soh sucesso
# ** Note: $finish    : C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador_TB.v(55)
#    Time: 14855980 ns  Iteration: 0  Instance: /Multiplicador_TB
# 1
<<<<<<< Updated upstream
# Break in Module Multiplicador_TB at C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador_TB.v line 55
# End time: 10:18:28 on Jun 28,2023, Elapsed time: 0:11:35
=======
# Break in Module Multiplicador_TB at C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/Multiplicador/Multiplicador_TB.v line 55
# End time: 10:11:29 on Jun 28,2023, Elapsed time: 0:00:33
>>>>>>> Stashed changes
# Errors: 5, Warnings: 0
