
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+139 (git sha1 8e1e2b9a3, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Running command `tcl synth/yosys_common/yosys.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: synth/yosys_common/build/rtl.sv2v.v
Parsing SystemVerilog input from `synth/yosys_common/build/rtl.sv2v.v' to AST representation.
Generating RTLIL representation for module `\bird'.
Generating RTLIL representation for module `\cactus'.
Generating RTLIL representation for module `\dino'.
Generating RTLIL representation for module `\title'.
Generating RTLIL representation for module `\edge_detector'.
Generating RTLIL representation for module `\vga_timer'.
Generating RTLIL representation for module `\score_counter'.
Generating RTLIL representation for module `\lfsr16'.
Generating RTLIL representation for module `\synchronizer'.
Generating RTLIL representation for module `\basys3_7seg_driver'.
Generating RTLIL representation for module `\hex7seg'.
Generating RTLIL representation for module `\clk_100M_to_clk_1k'.
Generating RTLIL representation for module `\dinorun'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
Found and cleaned up 1 empty switch in `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1990$1910'.
Found and cleaned up 1 empty switch in `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:1739$1409'.
Found and cleaned up 1 empty switch in `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:1677$1402'.
Found and cleaned up 1 empty switch in `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1599$1384'.
Found and cleaned up 1 empty switch in `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:691$261'.
Cleaned up 6 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918 in module dinorun.
Marked 20 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918 in module dinorun.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2013$1916 in module dinorun.
Marked 4 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:1990$1910 in module dinorun.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:1981$1908 in module dinorun.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:1769$1421 in module basys3_7seg_driver.
Marked 4 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:1739$1409 in module basys3_7seg_driver.
Marked 4 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:1677$1402 in module synchronizer.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:1648$1398 in module lfsr16.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:1619$1392 in module score_counter.
Marked 3 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:1599$1384 in module score_counter.
Marked 3 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:1553$1370 in module vga_timer.
Removed 1 dead cases from process $proc$synth/yosys_common/build/rtl.sv2v.v:691$261 in module cactus.
Marked 2 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:691$261 in module cactus.
Marked 3 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:666$246 in module cactus.
Removed a total of 2 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 5 redundant assignments.
Promoted 492 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:1816$1896'.
  Set init value: \counter_q = 18'000000000000000000

2.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:666$246'.

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~52 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1937'.
Creating decoders for process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
     1/69: $5\state_d[1:0]
     2/69: $4\scoreReset[0:0]
     3/69: $4\state_d[1:0]
     4/69: $3\scoreReset[0:0]
     5/69: $10\vga_green_o[3:0]
     6/69: $10\vga_blue_o[3:0]
     7/69: $10\vga_red_o[3:0]
     8/69: $3\state_d[1:0]
     9/69: $3\dinoDown[0:0]
    10/69: $3\dinoUp[0:0]
    11/69: $2\cactusRandom2[1:0]
    12/69: $2\cactusSpawn2[0:0]
    13/69: $2\cactusRandom[1:0]
    14/69: $2\cactusSpawn[0:0]
    15/69: $2\birdRandom[1:0]
    16/69: $2\birdSpawn[0:0]
    17/69: $2\state_d[1:0]
    18/69: $2\lfsrNext[0:0]
    19/69: $2\scoreReset[0:0]
    20/69: $2\dinoDown[0:0]
    21/69: $2\dinoUp[0:0]
    22/69: $9\vga_green_o[3:0]
    23/69: $9\vga_blue_o[3:0]
    24/69: $9\vga_red_o[3:0]
    25/69: $1\scoreReset[0:0]
    26/69: $1\lfsrNext[0:0]
    27/69: $1\state_d[1:0]
    28/69: $1\dinoDown[0:0]
    29/69: $1\dinoUp[0:0]
    30/69: $8\vga_blue_o[3:0]
    31/69: $8\vga_green_o[3:0]
    32/69: $8\vga_red_o[3:0]
    33/69: $1\dinoNext[0:0]
    34/69: $1\dinoHit[0:0]
    35/69: $1\cactusRandom2[1:0]
    36/69: $1\cactusSpawn2[0:0]
    37/69: $1\cactusNext2[0:0]
    38/69: $1\cactusRandom[1:0]
    39/69: $1\cactusSpawn[0:0]
    40/69: $1\cactusNext[0:0]
    41/69: $1\birdRandom[1:0]
    42/69: $1\birdSpawn[0:0]
    43/69: $1\birdNext[0:0]
    44/69: $1\scoreEnable[0:0]
    45/69: $1\digit3_o[3:0]
    46/69: $1\digit2_o[3:0]
    47/69: $1\digit1_o[3:0]
    48/69: $1\digit0_o[3:0]
    49/69: $1\vga_red_o[3:0]
    50/69: $7\vga_blue_o[3:0]
    51/69: $7\vga_red_o[3:0]
    52/69: $6\vga_green_o[3:0]
    53/69: $6\vga_blue_o[3:0]
    54/69: $6\vga_red_o[3:0]
    55/69: $3\vga_red_o[3:0]
    56/69: $5\vga_blue_o[3:0]
    57/69: $5\vga_red_o[3:0]
    58/69: $5\vga_green_o[3:0]
    59/69: $4\vga_blue_o[3:0]
    60/69: $4\vga_green_o[3:0]
    61/69: $4\vga_red_o[3:0]
    62/69: $3\vga_blue_o[3:0]
    63/69: $3\vga_green_o[3:0]
    64/69: $2\vga_blue_o[3:0]
    65/69: $2\vga_green_o[3:0]
    66/69: $2\vga_red_o[3:0]
    67/69: $7\vga_green_o[3:0]
    68/69: $1\vga_blue_o[3:0]
    69/69: $1\vga_green_o[3:0]
Creating decoders for process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2013$1916'.
     1/2: $0\flash_dino_q[0:0]
     2/2: $0\flash_counter_q[4:0]
Creating decoders for process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1990$1910'.
     1/7: $4\flash_dino_d[0:0]
     2/7: $3\flash_dino_d[0:0]
     3/7: $3\flash_counter_d[4:0]
     4/7: $2\flash_dino_d[0:0]
     5/7: $2\flash_counter_d[4:0]
     6/7: $1\flash_dino_d[0:0]
     7/7: $1\flash_counter_d[4:0]
Creating decoders for process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1981$1908'.
     1/1: $0\state_q[1:0]
Creating decoders for process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1909$1899'.
Creating decoders for process `\clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:1816$1896'.
Creating decoders for process `\clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:1823$1895'.
Creating decoders for process `\clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:1818$1893'.
Creating decoders for process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1423'.
Creating decoders for process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:1769$1421'.
     1/1: $0\state_q[3:0]
Creating decoders for process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:1739$1409'.
     1/15: $4\seg_en[0:0]
     2/15: $4\digitVal[3:0]
     3/15: $4\anode_o[3:3]
     4/15: $3\seg_en[0:0]
     5/15: $3\digitVal[3:0]
     6/15: $3\anode_o[3:2] [0]
     7/15: $3\anode_o[3:2] [1]
     8/15: $2\seg_en[0:0]
     9/15: $2\digitVal[3:0]
    10/15: $2\anode_o[3:1] [0]
    11/15: $2\anode_o[3:1] [2:1]
    12/15: $1\seg_en[0:0]
    13/15: $1\digitVal[3:0]
    14/15: $1\anode_o[3:0] [0]
    15/15: $1\anode_o[3:0] [3:1]
Creating decoders for process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1408'.
Creating decoders for process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:1688$1407'.
Creating decoders for process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:1677$1402'.
     1/4: $4\sync_data_d[3:3]
     2/4: $3\sync_data_d[2:2]
     3/4: $2\sync_data_d[1:1]
     4/4: $1\sync_data_d[0:0]
Creating decoders for process `\lfsr16.$proc$synth/yosys_common/build/rtl.sv2v.v:1648$1398'.
     1/1: $0\lfsr_q[15:0]
Creating decoders for process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1394'.
Creating decoders for process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1619$1392'.
     1/4: $0\digit3_q[3:0]
     2/4: $0\digit2_q[3:0]
     3/4: $0\digit1_q[3:0]
     4/4: $0\digit0_q[3:0]
Creating decoders for process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1599$1384'.
     1/6: $1\digit3_d[3:0]
     2/6: $2\digit2_d[3:0]
     3/6: $1\digit2_d[3:0]
     4/6: $2\digit1_d[3:0]
     5/6: $1\digit1_d[3:0]
     6/6: $1\digit0_d[3:0]
Creating decoders for process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:1553$1370'.
     1/2: $0\position_x_o[9:0]
     2/2: $0\position_y_o[9:0]
Creating decoders for process `\edge_detector.$proc$synth/yosys_common/build/rtl.sv2v.v:1531$1366'.
Creating decoders for process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1356'.
Creating decoders for process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1353'.
Creating decoders for process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
Creating decoders for process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
Creating decoders for process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
Creating decoders for process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
Creating decoders for process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
Creating decoders for process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
Creating decoders for process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$534'.
Creating decoders for process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
Creating decoders for process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:691$261'.
     1/2: $2\cactus_line[14:0]
     2/2: $1\cactus_line[14:0]
Creating decoders for process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:666$246'.
     1/3: $0\active_q[0:0]
     2/3: $0\cactus_image_q[1:0]
     3/3: $0\cactus_x_q[10:0]
Creating decoders for process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
Creating decoders for process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\dinorun.\_sv2v_0' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1937'.
No latch inferred for signal `\dinorun.\digit0_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\digit1_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\digit2_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\digit3_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\state_d' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\digit0_en_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\digit1_en_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\digit2_en_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\digit3_en_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\vga_red_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\vga_green_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\vga_blue_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\lfsrNext' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\scoreReset' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\scoreEnable' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\birdNext' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\birdSpawn' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\birdRandom' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\cactusNext' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\cactusSpawn' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\cactusRandom' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\cactusNext2' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\cactusSpawn2' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\cactusRandom2' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\dinoNext' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\dinoUp' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\dinoDown' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\dinoHit' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
No latch inferred for signal `\dinorun.\flash_counter_d' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1990$1910'.
No latch inferred for signal `\dinorun.\flash_dino_d' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1990$1910'.
No latch inferred for signal `\basys3_7seg_driver.\_sv2v_0' from process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1423'.
No latch inferred for signal `\basys3_7seg_driver.\anode_o' from process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:1739$1409'.
No latch inferred for signal `\basys3_7seg_driver.\digitVal' from process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:1739$1409'.
No latch inferred for signal `\basys3_7seg_driver.\seg_en' from process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:1739$1409'.
No latch inferred for signal `\synchronizer.\_sv2v_0' from process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1408'.
No latch inferred for signal `\synchronizer.\sync_data_d' from process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:1677$1402'.
No latch inferred for signal `\synchronizer.\sv2v_autoblock_1.i' from process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:1677$1402'.
No latch inferred for signal `\score_counter.\_sv2v_0' from process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1394'.
No latch inferred for signal `\score_counter.\digit0_d' from process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1599$1384'.
No latch inferred for signal `\score_counter.\digit1_d' from process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1599$1384'.
No latch inferred for signal `\score_counter.\digit2_d' from process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1599$1384'.
No latch inferred for signal `\score_counter.\digit3_d' from process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1599$1384'.
No latch inferred for signal `\title.$memwr$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1504$1321_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1356'.
No latch inferred for signal `\title.$memwr$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1505$1322_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1356'.
No latch inferred for signal `\title.$memwr$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1506$1323_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1356'.
No latch inferred for signal `\title.$memwr$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1507$1324_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1356'.
No latch inferred for signal `\title.$memwr$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1508$1325_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1356'.
No latch inferred for signal `\title.$memwr$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1509$1326_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1356'.
No latch inferred for signal `\title.$memwr$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1510$1327_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1356'.
No latch inferred for signal `\title.$mem2bits$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1516$1328' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1353'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1016$750_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1017$751_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1018$752_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1019$753_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1020$754_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1021$755_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1022$756_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1023$757_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1024$758_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1025$759_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1026$760_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1027$761_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1028$762_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1029$763_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1030$764_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1031$765_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1032$766_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1033$767_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1034$768_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1035$769_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1036$770_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1037$771_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1038$772_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1039$773_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1040$774_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1041$775_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1042$776_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1043$777_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1044$778_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1045$779_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1046$780_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1047$781_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1048$782_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1049$783_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1050$784_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1051$785_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1052$786_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1053$787_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1054$788_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1055$789_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1056$790_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1057$791_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1058$792_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:969$707_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:970$708_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:971$709_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:972$710_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:973$711_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:974$712_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:975$713_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:976$714_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:977$715_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:978$716_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:979$717_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:980$718_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:981$719_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:982$720_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:983$721_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:984$722_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:985$723_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:986$724_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:987$725_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:988$726_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:989$727_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:990$728_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:991$729_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:992$730_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:993$731_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:994$732_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:995$733_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:996$734_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:997$735_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:998$736_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:999$737_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1000$738_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1001$739_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1002$740_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1003$741_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1004$742_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1005$743_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1006$744_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1007$745_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1008$746_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1009$747_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1010$748_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1011$749_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:922$664_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:923$665_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:924$666_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:925$667_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:926$668_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:927$669_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:928$670_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:929$671_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:930$672_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:931$673_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:932$674_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:933$675_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:934$676_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:935$677_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:936$678_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:937$679_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:938$680_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:939$681_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:940$682_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:941$683_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:942$684_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:943$685_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:944$686_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:945$687_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:946$688_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:947$689_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:948$690_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:949$691_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:950$692_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:951$693_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:952$694_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:953$695_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:954$696_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:955$697_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:956$698_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:957$699_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:958$700_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:959$701_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:960$702_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:961$703_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:962$704_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:963$705_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:964$706_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:875$621_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:876$622_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:877$623_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:878$624_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:879$625_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:880$626_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:881$627_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:882$628_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:883$629_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:884$630_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:885$631_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:886$632_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:887$633_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:888$634_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:889$635_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:890$636_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:891$637_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:892$638_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:893$639_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:894$640_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:895$641_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:896$642_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:897$643_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:898$644_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:899$645_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:900$646_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:901$647_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:902$648_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:903$649_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:904$650_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:905$651_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:906$652_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:907$653_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:908$654_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:909$655_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:910$656_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:911$657_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:912$658_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:913$659_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:914$660_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:915$661_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:916$662_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:917$663_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:828$578_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:829$579_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:830$580_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:831$581_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:832$582_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:833$583_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:834$584_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:835$585_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:836$586_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:837$587_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:838$588_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:839$589_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:840$590_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:841$591_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:842$592_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:843$593_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:844$594_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:845$595_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:846$596_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:847$597_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:848$598_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:849$599_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:850$600_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:851$601_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:852$602_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:853$603_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:854$604_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:855$605_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:856$606_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:857$607_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:858$608_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:859$609_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:860$610_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:861$611_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:862$612_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:863$613_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:864$614_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:865$615_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:866$616_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:867$617_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:868$618_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:869$619_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:870$620_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:781$535_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:782$536_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:783$537_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:784$538_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:785$539_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:786$540_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:787$541_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:788$542_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:789$543_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:790$544_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:791$545_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:792$546_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:793$547_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:794$548_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:795$549_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:796$550_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:797$551_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:798$552_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:799$553_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:800$554_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:801$555_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:802$556_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:803$557_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:804$558_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:805$559_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:806$560_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:807$561_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:808$562_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:809$563_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:810$564_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:811$565_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:812$566_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:813$567_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:814$568_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:815$569_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:816$570_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:817$571_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:818$572_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:819$573_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:820$574_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:821$575_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:822$576_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:823$577_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
No latch inferred for signal `\cactus.\_sv2v_0' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$534'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:532$114_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:533$115_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:534$116_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:535$117_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:536$118_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:537$119_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:538$120_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:539$121_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:540$122_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:541$123_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:542$124_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:543$125_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:544$126_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:545$127_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:546$128_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:547$129_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:548$130_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:549$131_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:550$132_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:551$133_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:552$134_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:553$135_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:554$136_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:555$137_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:556$138_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:557$139_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:558$140_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:559$141_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:560$142_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:561$143_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:562$144_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:563$145_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:564$146_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:565$147_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:566$148_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:567$149_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:568$150_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:569$151_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:570$152_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:571$153_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:572$154_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:573$155_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:574$156_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:575$157_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:576$158_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:577$159_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:578$160_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:579$161_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:580$162_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:581$163_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:582$164_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:583$165_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:584$166_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:585$167_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:586$168_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:587$169_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:588$170_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:589$171_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:590$172_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:591$173_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:592$174_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:593$175_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:594$176_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:595$177_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:596$178_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:597$179_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:598$180_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:599$181_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:600$182_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:601$183_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:602$184_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:603$185_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:604$186_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:605$187_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:606$188_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:607$189_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:608$190_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:609$191_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:610$192_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:611$193_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:612$194_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:613$195_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:614$196_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:615$197_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:616$198_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:617$199_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:618$200_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:619$201_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:620$202_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:621$203_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:622$204_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:623$205_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:624$206_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:625$207_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:626$208_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:627$209_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:628$210_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:629$211_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:630$212_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:631$213_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:632$214_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:633$215_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:634$216_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:635$217_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:636$218_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:637$219_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:638$220_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:639$221_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:640$222_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:641$223_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:642$224_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:643$225_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:644$226_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:645$227_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:646$228_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:647$229_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:648$230_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:649$231_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:650$232_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:651$233_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:652$234_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:653$235_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:654$236_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:655$237_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:656$238_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:657$239_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:658$240_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:659$241_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:660$242_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:661$243_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:662$244_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:663$245_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
No latch inferred for signal `\cactus.\cactus_line' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:691$261'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:86$20_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:87$21_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:88$22_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:89$23_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:90$24_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:91$25_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:92$26_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:93$27_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:94$28_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:95$29_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:96$30_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:97$31_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:98$32_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:99$33_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:100$34_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:101$35_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:102$36_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:103$37_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:64$2_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:65$3_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:66$4_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:67$5_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:68$6_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:69$7_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:70$8_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:71$9_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:72$10_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:73$11_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:74$12_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:75$13_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:76$14_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:77$15_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:78$16_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:79$17_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:80$18_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:81$19_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dinorun.\flash_counter_q' using process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2013$1916'.
  created $dff cell `$procdff$2698' with positive edge clock.
Creating register for signal `\dinorun.\flash_dino_q' using process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2013$1916'.
  created $dff cell `$procdff$2699' with positive edge clock.
Creating register for signal `\dinorun.\state_q' using process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1981$1908'.
  created $dff cell `$procdff$2700' with positive edge clock.
Creating register for signal `\dinorun.\hsync_q' using process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1909$1899'.
  created $dff cell `$procdff$2701' with positive edge clock.
Creating register for signal `\dinorun.\vsync_q' using process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1909$1899'.
  created $dff cell `$procdff$2702' with positive edge clock.
Creating register for signal `\clk_100M_to_clk_1k.\clk_q' using process `\clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:1823$1895'.
  created $dff cell `$procdff$2703' with positive edge clock.
Creating register for signal `\clk_100M_to_clk_1k.\counter_q' using process `\clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:1818$1893'.
  created $dff cell `$procdff$2704' with positive edge clock.
Creating register for signal `\basys3_7seg_driver.\state_q' using process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:1769$1421'.
  created $dff cell `$procdff$2705' with positive edge clock.
Creating register for signal `\synchronizer.\sync_data_q' using process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:1688$1407'.
  created $dff cell `$procdff$2706' with positive edge clock.
Creating register for signal `\synchronizer.\clk_target_q1' using process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:1688$1407'.
  created $dff cell `$procdff$2707' with positive edge clock.
Creating register for signal `\synchronizer.\clk_target_q2' using process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:1688$1407'.
  created $dff cell `$procdff$2708' with positive edge clock.
Creating register for signal `\lfsr16.\lfsr_q' using process `\lfsr16.$proc$synth/yosys_common/build/rtl.sv2v.v:1648$1398'.
  created $dff cell `$procdff$2709' with positive edge clock.
Creating register for signal `\score_counter.\digit0_q' using process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1619$1392'.
  created $dff cell `$procdff$2710' with positive edge clock.
Creating register for signal `\score_counter.\digit1_q' using process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1619$1392'.
  created $dff cell `$procdff$2711' with positive edge clock.
Creating register for signal `\score_counter.\digit2_q' using process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1619$1392'.
  created $dff cell `$procdff$2712' with positive edge clock.
Creating register for signal `\score_counter.\digit3_q' using process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1619$1392'.
  created $dff cell `$procdff$2713' with positive edge clock.
Creating register for signal `\vga_timer.\position_x_o' using process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:1553$1370'.
  created $dff cell `$procdff$2714' with positive edge clock.
Creating register for signal `\vga_timer.\position_y_o' using process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:1553$1370'.
  created $dff cell `$procdff$2715' with positive edge clock.
Creating register for signal `\edge_detector.\data_q1' using process `\edge_detector.$proc$synth/yosys_common/build/rtl.sv2v.v:1531$1366'.
  created $dff cell `$procdff$2716' with positive edge clock.
Creating register for signal `\edge_detector.\data_q2' using process `\edge_detector.$proc$synth/yosys_common/build/rtl.sv2v.v:1531$1366'.
  created $dff cell `$procdff$2717' with positive edge clock.
Creating register for signal `\cactus.\cactus_x_q' using process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:666$246'.
  created $adff cell `$procdff$2722' with positive edge clock and positive level reset.
Creating register for signal `\cactus.\cactus_image_q' using process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:666$246'.
  created $adff cell `$procdff$2727' with positive edge clock and positive level reset.
Creating register for signal `\cactus.\active_q' using process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:666$246'.
  created $adff cell `$procdff$2732' with positive edge clock and positive level reset.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1937'.
Found and cleaned up 21 empty switches in `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
Removing empty process `dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1918'.
Found and cleaned up 1 empty switch in `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2013$1916'.
Removing empty process `dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2013$1916'.
Found and cleaned up 4 empty switches in `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1990$1910'.
Removing empty process `dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1990$1910'.
Found and cleaned up 1 empty switch in `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1981$1908'.
Removing empty process `dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1981$1908'.
Removing empty process `dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:1909$1899'.
Removing empty process `clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:1816$1896'.
Removing empty process `clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:1823$1895'.
Removing empty process `clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:1818$1893'.
Removing empty process `basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1423'.
Found and cleaned up 1 empty switch in `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:1769$1421'.
Removing empty process `basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:1769$1421'.
Found and cleaned up 4 empty switches in `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:1739$1409'.
Removing empty process `basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:1739$1409'.
Removing empty process `synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1408'.
Removing empty process `synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:1688$1407'.
Found and cleaned up 4 empty switches in `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:1677$1402'.
Removing empty process `synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:1677$1402'.
Found and cleaned up 2 empty switches in `\lfsr16.$proc$synth/yosys_common/build/rtl.sv2v.v:1648$1398'.
Removing empty process `lfsr16.$proc$synth/yosys_common/build/rtl.sv2v.v:1648$1398'.
Removing empty process `score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1394'.
Found and cleaned up 2 empty switches in `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1619$1392'.
Removing empty process `score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1619$1392'.
Found and cleaned up 3 empty switches in `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1599$1384'.
Removing empty process `score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:1599$1384'.
Found and cleaned up 3 empty switches in `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:1553$1370'.
Removing empty process `vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:1553$1370'.
Removing empty process `edge_detector.$proc$synth/yosys_common/build/rtl.sv2v.v:1531$1366'.
Removing empty process `title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1356'.
Removing empty process `title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1353'.
Removing empty process `dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1277'.
Removing empty process `dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1233'.
Removing empty process `dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1189'.
Removing empty process `dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1145'.
Removing empty process `dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1101'.
Removing empty process `dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1057'.
Removing empty process `cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$534'.
Removing empty process `cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$401'.
Found and cleaned up 2 empty switches in `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:691$261'.
Removing empty process `cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:691$261'.
Found and cleaned up 4 empty switches in `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:666$246'.
Removing empty process `cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:666$246'.
Removing empty process `bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
Removing empty process `bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
Cleaned up 52 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dinorun.
<suppressed ~37 debug messages>
Optimizing module clk_100M_to_clk_1k.
<suppressed ~1 debug messages>
Optimizing module hex7seg.
Optimizing module basys3_7seg_driver.
<suppressed ~1 debug messages>
Optimizing module synchronizer.
Optimizing module lfsr16.
<suppressed ~1 debug messages>
Optimizing module score_counter.
<suppressed ~4 debug messages>
Optimizing module vga_timer.
<suppressed ~2 debug messages>
Optimizing module edge_detector.
Optimizing module title.
Optimizing module dino.
Optimizing module cactus.
<suppressed ~7 debug messages>
Optimizing module bird.

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module dinorun.
Optimizing module clk_100M_to_clk_1k.
Optimizing module hex7seg.
Optimizing module basys3_7seg_driver.
Optimizing module synchronizer.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module vga_timer.
Optimizing module edge_detector.
Optimizing module title.
Optimizing module dino.
Optimizing module cactus.
Optimizing module bird.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \vga_timer..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \bird..
Removed 10 unused cells and 1304 unused wires.
<suppressed ~24 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module basys3_7seg_driver...
Checking module bird...
Checking module cactus...
Checking module clk_100M_to_clk_1k...
Checking module dino...
Checking module dinorun...
Checking module edge_detector...
Checking module hex7seg...
Checking module lfsr16...
Checking module score_counter...
Checking module synchronizer...
Checking module title...
Checking module vga_timer...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
<suppressed ~369 debug messages>
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
<suppressed ~1104 debug messages>
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 491 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \basys3_7seg_driver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2486.
    dead port 1/2 on $mux $procmux$2489.
    dead port 1/2 on $mux $procmux$2492.
    dead port 1/2 on $mux $procmux$2498.
    dead port 1/2 on $mux $procmux$2501.
    dead port 1/2 on $mux $procmux$2504.
    dead port 1/2 on $mux $procmux$2510.
    dead port 1/2 on $mux $procmux$2513.
    dead port 1/2 on $mux $procmux$2516.
    dead port 1/2 on $mux $procmux$2522.
    dead port 1/2 on $mux $procmux$2525.
    dead port 1/2 on $mux $procmux$2531.
    dead port 1/2 on $mux $procmux$2534.
    dead port 1/2 on $mux $procmux$2540.
    dead port 1/2 on $mux $procmux$2543.
    dead port 1/2 on $mux $procmux$2549.
    dead port 1/2 on $mux $procmux$2552.
    dead port 1/2 on $mux $procmux$2558.
    dead port 1/2 on $mux $procmux$2564.
    dead port 1/2 on $mux $procmux$2570.
    dead port 1/2 on $mux $procmux$2576.
Running muxtree optimizer on module \bird..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cactus..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$2675: \active_q -> 1'1
      Replacing known input bits on port A of cell $procmux$2671: \active_q -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2666.
Running muxtree optimizer on module \clk_100M_to_clk_1k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dino..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dinorun..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1942.
    dead port 2/2 on $mux $procmux$1944.
    dead port 1/2 on $mux $procmux$1950.
    dead port 2/2 on $mux $procmux$1952.
    dead port 2/2 on $mux $procmux$1957.
    dead port 2/2 on $mux $procmux$1962.
    dead port 2/2 on $mux $procmux$1967.
    dead port 2/2 on $mux $procmux$1972.
    dead port 2/2 on $mux $procmux$1977.
    dead port 2/2 on $mux $procmux$1984.
    dead port 2/2 on $mux $procmux$1991.
    dead port 2/2 on $mux $procmux$1998.
    dead port 2/2 on $mux $procmux$2005.
    dead port 2/2 on $mux $procmux$2012.
    dead port 2/2 on $mux $procmux$2019.
    dead port 2/2 on $mux $procmux$2026.
    dead port 2/2 on $mux $procmux$2033.
    dead port 2/2 on $mux $procmux$2040.
    dead port 2/2 on $mux $procmux$2048.
    dead port 2/2 on $mux $procmux$2056.
    dead port 2/2 on $mux $procmux$2064.
    dead port 2/2 on $mux $procmux$2072.
    dead port 2/2 on $mux $procmux$2080.
    dead port 2/2 on $mux $procmux$2088.
    dead port 2/2 on $mux $procmux$2096.
    dead port 2/2 on $mux $procmux$2104.
    dead port 1/2 on $mux $procmux$2234.
    dead port 1/2 on $mux $procmux$2237.
    dead port 2/2 on $mux $procmux$2239.
    dead port 1/2 on $mux $procmux$2246.
    dead port 1/2 on $mux $procmux$2249.
    dead port 2/2 on $mux $procmux$2251.
    dead port 1/2 on $mux $procmux$2258.
    dead port 2/2 on $mux $procmux$2260.
    dead port 1/2 on $mux $procmux$2267.
    dead port 2/2 on $mux $procmux$2269.
    dead port 1/2 on $mux $procmux$2276.
    dead port 2/2 on $mux $procmux$2278.
    dead port 2/2 on $mux $procmux$2285.
    dead port 2/2 on $mux $procmux$2287.
    dead port 2/2 on $mux $procmux$2295.
    dead port 2/2 on $mux $procmux$2297.
    dead port 2/2 on $mux $procmux$2299.
    dead port 2/2 on $mux $procmux$2301.
    dead port 2/2 on $mux $procmux$2309.
    dead port 2/2 on $mux $procmux$2311.
    dead port 2/2 on $mux $procmux$2313.
    dead port 2/2 on $mux $procmux$2315.
    dead port 2/2 on $mux $procmux$2324.
    dead port 2/2 on $mux $procmux$2326.
    dead port 2/2 on $mux $procmux$2328.
    dead port 2/2 on $mux $procmux$2330.
    dead port 2/2 on $mux $procmux$2338.
    dead port 2/2 on $mux $procmux$2340.
    dead port 2/2 on $mux $procmux$2342.
    dead port 2/2 on $mux $procmux$2350.
    dead port 2/2 on $mux $procmux$2352.
    dead port 2/2 on $mux $procmux$2354.
    dead port 2/2 on $mux $procmux$2362.
    dead port 2/2 on $mux $procmux$2364.
    dead port 2/2 on $mux $procmux$2366.
    dead port 2/2 on $mux $procmux$2373.
    dead port 2/2 on $mux $procmux$2375.
    dead port 2/2 on $mux $procmux$2382.
    dead port 2/2 on $mux $procmux$2384.
    dead port 2/2 on $mux $procmux$2390.
    dead port 2/2 on $mux $procmux$2396.
    dead port 2/2 on $mux $procmux$2402.
    dead port 1/2 on $mux $procmux$2409.
    dead port 1/2 on $mux $procmux$2412.
    dead port 2/2 on $mux $procmux$2414.
    dead port 2/2 on $mux $procmux$2434.
    dead port 2/2 on $mux $procmux$2436.
    dead port 2/2 on $mux $procmux$2438.
    dead port 2/2 on $mux $procmux$2445.
    dead port 2/2 on $mux $procmux$2447.
    dead port 2/2 on $mux $procmux$2454.
    dead port 2/2 on $mux $procmux$2456.
    dead port 2/2 on $mux $procmux$2462.
    dead port 2/2 on $mux $procmux$2468.
Running muxtree optimizer on module \edge_detector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \hex7seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lfsr16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \score_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \synchronizer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \title..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vga_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 102 multiplexer ports.
<suppressed ~65 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \basys3_7seg_driver.
  Optimizing cells in module \bird.
  Optimizing cells in module \cactus.
  Optimizing cells in module \clk_100M_to_clk_1k.
  Optimizing cells in module \dino.
  Optimizing cells in module \dinorun.
    New ctrl vector for $pmux cell $procmux$2201: { $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2734 }
    New ctrl vector for $pmux cell $procmux$2206: { $procmux$2049_CMP $auto$opt_reduce.cc:134:opt_pmux$2736 }
    New ctrl vector for $pmux cell $procmux$2141: { $procmux$2049_CMP $auto$opt_reduce.cc:134:opt_pmux$2738 $eq$synth/yosys_common/build/rtl.sv2v.v:1995$1911_Y }
    New ctrl vector for $pmux cell $procmux$2211: { $procmux$2049_CMP $auto$opt_reduce.cc:134:opt_pmux$2740 }
    New ctrl vector for $pmux cell $procmux$2106: { $procmux$2049_CMP $auto$opt_reduce.cc:134:opt_pmux$2742 $eq$synth/yosys_common/build/rtl.sv2v.v:1995$1911_Y }
    New ctrl vector for $pmux cell $procmux$2216: { $procmux$2049_CMP $auto$opt_reduce.cc:134:opt_pmux$2744 }
    New ctrl vector for $pmux cell $procmux$2111: { $procmux$2049_CMP $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2746 }
    New ctrl vector for $pmux cell $procmux$2221: { $procmux$2049_CMP $auto$opt_reduce.cc:134:opt_pmux$2748 }
    New ctrl vector for $pmux cell $procmux$2146: { $auto$opt_reduce.cc:134:opt_pmux$2752 $auto$opt_reduce.cc:134:opt_pmux$2750 }
    New ctrl vector for $pmux cell $procmux$2126: { $procmux$2049_CMP $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2754 }
    New ctrl vector for $pmux cell $procmux$2151: { $auto$opt_reduce.cc:134:opt_pmux$2758 $auto$opt_reduce.cc:134:opt_pmux$2756 }
    New ctrl vector for $pmux cell $procmux$2156: { $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2760 }
    New ctrl vector for $pmux cell $procmux$2161: { $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2762 }
    New ctrl vector for $pmux cell $procmux$2166: { $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2764 }
    New ctrl vector for $pmux cell $procmux$2131: { $procmux$2049_CMP $auto$opt_reduce.cc:134:opt_pmux$2766 $eq$synth/yosys_common/build/rtl.sv2v.v:1995$1911_Y }
    New ctrl vector for $pmux cell $procmux$2171: { $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2768 }
    New ctrl vector for $pmux cell $procmux$2121: { $procmux$2049_CMP $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2770 }
    New ctrl vector for $pmux cell $procmux$2176: { $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2772 }
    New ctrl vector for $pmux cell $procmux$2181: { $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2774 }
    New ctrl vector for $pmux cell $procmux$2186: { $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2776 }
    New ctrl vector for $pmux cell $procmux$2136: { $procmux$2049_CMP $auto$opt_reduce.cc:134:opt_pmux$2778 $eq$synth/yosys_common/build/rtl.sv2v.v:1995$1911_Y }
    New ctrl vector for $pmux cell $procmux$2191: { $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2780 }
    New ctrl vector for $pmux cell $procmux$2196: { $procmux$1985_CMP $auto$opt_reduce.cc:134:opt_pmux$2782 }
  Optimizing cells in module \dinorun.
  Optimizing cells in module \edge_detector.
  Optimizing cells in module \hex7seg.
  Optimizing cells in module \lfsr16.
  Optimizing cells in module \score_counter.
  Optimizing cells in module \synchronizer.
  Optimizing cells in module \title.
  Optimizing cells in module \vga_timer.
Performed a total of 27 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
<suppressed ~87 debug messages>
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 29 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..
Removed 0 unused cells and 623 unused wires.
<suppressed ~4 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \basys3_7seg_driver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bird..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cactus..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clk_100M_to_clk_1k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dino..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dinorun..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \edge_detector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \hex7seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lfsr16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \score_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \synchronizer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \title..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vga_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \basys3_7seg_driver.
  Optimizing cells in module \bird.
  Optimizing cells in module \cactus.
  Optimizing cells in module \clk_100M_to_clk_1k.
  Optimizing cells in module \dino.
  Optimizing cells in module \dinorun.
    New ctrl vector for $pmux cell $procmux$2121: { $auto$opt_reduce.cc:134:opt_pmux$2784 $auto$opt_reduce.cc:134:opt_pmux$2746 }
    New ctrl vector for $pmux cell $procmux$2126: { $auto$opt_reduce.cc:134:opt_pmux$2786 $auto$opt_reduce.cc:134:opt_pmux$2746 }
  Optimizing cells in module \dinorun.
  Optimizing cells in module \edge_detector.
  Optimizing cells in module \hex7seg.
  Optimizing cells in module \lfsr16.
  Optimizing cells in module \score_counter.
  Optimizing cells in module \synchronizer.
  Optimizing cells in module \title.
  Optimizing cells in module \vga_timer.
Performed a total of 2 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
<suppressed ~6 debug messages>
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 2 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

2.7.14. Rerunning OPT passes. (Maybe there is more to do..)

2.7.15. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \basys3_7seg_driver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bird..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cactus..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clk_100M_to_clk_1k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dino..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dinorun..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \edge_detector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \hex7seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lfsr16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \score_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \synchronizer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \title..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vga_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

2.7.16. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \basys3_7seg_driver.
  Optimizing cells in module \bird.
  Optimizing cells in module \cactus.
  Optimizing cells in module \clk_100M_to_clk_1k.
  Optimizing cells in module \dino.
  Optimizing cells in module \dinorun.
  Optimizing cells in module \edge_detector.
  Optimizing cells in module \hex7seg.
  Optimizing cells in module \lfsr16.
  Optimizing cells in module \score_counter.
  Optimizing cells in module \synchronizer.
  Optimizing cells in module \title.
  Optimizing cells in module \vga_timer.
Performed a total of 0 changes.

2.7.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 0 cells.

2.7.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..

2.7.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

2.7.20. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port Y of cell basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1746$1411 ($not).
Removed top 3 bits (of 4) from port A of cell basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1746$1411 ($not).
Removed top 3 bits (of 4) from port Y of cell basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1751$1413 ($not).
Removed top 3 bits (of 4) from port A of cell basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1751$1413 ($not).
Removed top 3 bits (of 4) from port Y of cell basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1756$1415 ($not).
Removed top 3 bits (of 4) from port A of cell basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1756$1415 ($not).
Removed top 1 bits (of 4) from port B of cell basys3_7seg_driver.$eq$synth/yosys_common/build/rtl.sv2v.v:1760$1416 ($eq).
Removed top 3 bits (of 4) from port Y of cell basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1761$1417 ($not).
Removed top 3 bits (of 4) from port A of cell basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1761$1417 ($not).
Removed top 1 bits (of 8) from port A of cell basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1766$1419 ($not).
Removed top 1 bits (of 8) from mux cell basys3_7seg_driver.$ternary$synth/yosys_common/build/rtl.sv2v.v:1766$1420 ($mux).
Removed top 1 bits (of 8) from port Y of cell basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1766$1419 ($not).
Removed top 3 bits (of 4) from wire basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1746$1411_Y.
Removed top 3 bits (of 4) from wire basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1751$1413_Y.
Removed top 3 bits (of 4) from wire basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1756$1415_Y.
Removed top 1 bits (of 8) from wire basys3_7seg_driver.$not$synth/yosys_common/build/rtl.sv2v.v:1766$1419_Y.
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:64$40 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:65$41 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:66$42 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:67$43 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:68$44 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:69$45 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:70$46 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:71$47 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:72$48 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:73$49 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:74$50 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:75$51 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:76$52 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:77$53 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:78$54 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:79$55 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:80$56 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:81$57 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:100$72 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:101$73 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:102$74 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:103$75 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:86$58 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:87$59 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:88$60 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:89$61 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:90$62 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:91$63 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:92$64 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:93$65 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:94$66 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:95$67 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:96$68 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:97$69 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:98$70 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:99$71 (BIRD_UP).
Removed top 1 bits (of 12) from port Y of cell bird._67_ ($sub).
Removed top 6 bits (of 12) from port Y of cell bird._69_ ($sub).
Removed top 4 bits (of 10) from port A of cell bird._69_ ($sub).
Removed top 5 bits (of 11) from port B of cell bird._69_ ($sub).
Removed top 20 bits (of 32) from wire bird._07_.
Removed top 22 bits (of 32) from wire bird._12_.
Removed top 27 bits (of 32) from wire bird._13_.
Removed top 21 bits (of 32) from wire bird._29_.
Removed top 26 bits (of 32) from wire bird._31_.
Removed top 5 bits (of 10) from wire bird.rom_y.
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:532$269 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:533$270 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:534$271 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:535$272 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:536$273 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:537$274 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:538$275 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:539$276 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:540$277 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:541$278 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:542$279 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:543$280 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:544$281 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:545$282 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:546$283 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:547$284 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:548$285 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:549$286 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:550$287 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:551$288 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:552$289 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:553$290 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:554$291 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:555$292 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:556$293 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:557$294 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:558$295 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:559$296 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:560$297 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:561$298 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:562$299 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:563$300 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:564$301 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:565$302 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:566$303 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:567$304 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:568$305 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:569$306 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:570$307 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:571$308 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:572$309 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:573$310 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:574$311 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:575$312 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:576$313 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:577$314 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:578$315 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:579$316 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:580$317 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:581$318 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:582$319 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:583$320 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:584$321 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:585$322 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:586$323 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:587$324 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:588$325 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:589$326 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:590$327 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:591$328 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:592$329 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:593$330 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:594$331 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:595$332 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:596$333 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:597$334 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:598$335 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:599$336 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:600$337 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:601$338 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:602$339 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:603$340 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:604$341 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:605$342 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:606$343 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:607$344 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:608$345 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:609$346 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:610$347 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:611$348 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:612$349 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:613$350 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:614$351 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:615$352 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:616$353 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:617$354 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:618$355 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:619$356 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:620$357 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:621$358 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:622$359 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:623$360 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:624$361 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:625$362 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:626$363 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:627$364 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:628$365 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:629$366 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:630$367 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:631$368 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:632$369 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:633$370 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:634$371 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:635$372 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:636$373 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:637$374 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:638$375 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:639$376 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:640$377 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:641$378 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:642$379 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:643$380 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:644$381 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:645$382 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:646$383 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:647$384 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:648$385 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:649$386 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:650$387 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:651$388 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:652$389 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:653$390 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:654$391 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:655$392 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:656$393 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:657$394 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:658$395 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:659$396 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:660$397 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:661$398 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:662$399 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:663$400 (CACTUS3).
Removed top 28 bits (of 32) from port B of cell cactus.$le$synth/yosys_common/build/rtl.sv2v.v:674$248 ($le).
Removed top 28 bits (of 32) from port B of cell cactus.$sub$synth/yosys_common/build/rtl.sv2v.v:677$249 ($sub).
Removed top 21 bits (of 32) from port Y of cell cactus.$sub$synth/yosys_common/build/rtl.sv2v.v:677$249 ($sub).
Removed top 28 bits (of 32) from port B of cell cactus.$add$synth/yosys_common/build/rtl.sv2v.v:685$251 ($add).
Removed top 20 bits (of 32) from port Y of cell cactus.$add$synth/yosys_common/build/rtl.sv2v.v:685$251 ($add).
Removed top 20 bits (of 32) from port B of cell cactus.$lt$synth/yosys_common/build/rtl.sv2v.v:685$252 ($lt).
Removed top 23 bits (of 32) from port B of cell cactus.$ge$synth/yosys_common/build/rtl.sv2v.v:686$254 ($ge).
Removed top 23 bits (of 32) from port B of cell cactus.$lt$synth/yosys_common/build/rtl.sv2v.v:686$255 ($lt).
Removed top 5 bits (of 11) from port Y of cell cactus.$sub$synth/yosys_common/build/rtl.sv2v.v:688$259 ($sub).
Removed top 4 bits (of 10) from port A of cell cactus.$sub$synth/yosys_common/build/rtl.sv2v.v:688$259 ($sub).
Removed top 5 bits (of 11) from port B of cell cactus.$sub$synth/yosys_common/build/rtl.sv2v.v:688$259 ($sub).
Removed top 23 bits (of 32) from port B of cell cactus.$sub$synth/yosys_common/build/rtl.sv2v.v:689$260 ($sub).
Removed top 26 bits (of 32) from port Y of cell cactus.$sub$synth/yosys_common/build/rtl.sv2v.v:689$260 ($sub).
Removed top 4 bits (of 10) from port A of cell cactus.$sub$synth/yosys_common/build/rtl.sv2v.v:689$260 ($sub).
Removed top 3 bits (of 9) from port B of cell cactus.$sub$synth/yosys_common/build/rtl.sv2v.v:689$260 ($sub).
Removed top 28 bits (of 32) from port A of cell cactus.$sub$synth/yosys_common/build/rtl.sv2v.v:705$266 ($sub).
Removed top 25 bits (of 32) from port Y of cell cactus.$sub$synth/yosys_common/build/rtl.sv2v.v:705$266 ($sub).
Removed top 25 bits (of 32) from port B of cell cactus.$shiftx$synth/yosys_common/build/rtl.sv2v.v:0$267 ($shiftx).
Removed top 1 bits (of 2) from port B of cell cactus.$procmux$2664_CMP0 ($eq).
Removed top 20 bits (of 32) from wire cactus.$add$synth/yosys_common/build/rtl.sv2v.v:685$251_Y.
Removed top 21 bits (of 32) from wire cactus.$sub$synth/yosys_common/build/rtl.sv2v.v:677$249_Y.
Removed top 1 bits (of 18) from port B of cell clk_100M_to_clk_1k.$eq$synth/yosys_common/build/rtl.sv2v.v:1817$1889 ($eq).
Removed top 31 bits (of 32) from port B of cell clk_100M_to_clk_1k.$add$synth/yosys_common/build/rtl.sv2v.v:1817$1890 ($add).
Removed top 13 bits (of 32) from port Y of cell clk_100M_to_clk_1k.$add$synth/yosys_common/build/rtl.sv2v.v:1817$1890 ($add).
Removed top 14 bits (of 32) from mux cell clk_100M_to_clk_1k.$ternary$synth/yosys_common/build/rtl.sv2v.v:1817$1892 ($mux).
Removed top 16 bits (of 32) from port B of cell clk_100M_to_clk_1k.$gt$synth/yosys_common/build/rtl.sv2v.v:1821$1894 ($gt).
Removed top 1 bits (of 19) from port Y of cell clk_100M_to_clk_1k.$add$synth/yosys_common/build/rtl.sv2v.v:1817$1890 ($add).
Removed top 14 bits (of 32) from wire clk_100M_to_clk_1k.$add$synth/yosys_common/build/rtl.sv2v.v:1817$1890_Y.
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:781$799 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:782$800 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:783$801 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:784$802 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:785$803 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:786$804 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:787$805 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:788$806 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:789$807 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:790$808 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:791$809 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:792$810 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:793$811 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:794$812 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:795$813 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:796$814 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:797$815 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:798$816 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:799$817 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:800$818 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:801$819 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:802$820 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:803$821 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:804$822 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:805$823 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:806$824 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:807$825 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:808$826 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:809$827 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:810$828 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:811$829 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:812$830 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:813$831 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:814$832 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:815$833 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:816$834 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:817$835 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:818$836 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:819$837 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:820$838 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:821$839 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:822$840 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:823$841 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:828$842 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:829$843 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:830$844 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:831$845 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:832$846 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:833$847 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:834$848 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:835$849 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:836$850 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:837$851 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:838$852 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:839$853 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:840$854 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:841$855 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:842$856 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:843$857 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:844$858 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:845$859 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:846$860 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:847$861 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:848$862 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:849$863 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:850$864 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:851$865 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:852$866 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:853$867 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:854$868 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:855$869 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:856$870 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:857$871 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:858$872 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:859$873 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:860$874 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:861$875 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:862$876 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:863$877 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:864$878 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:865$879 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:866$880 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:867$881 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:868$882 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:869$883 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:870$884 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:875$885 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:876$886 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:877$887 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:878$888 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:879$889 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:880$890 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:881$891 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:882$892 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:883$893 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:884$894 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:885$895 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:886$896 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:887$897 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:888$898 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:889$899 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:890$900 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:891$901 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:892$902 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:893$903 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:894$904 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:895$905 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:896$906 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:897$907 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:898$908 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:899$909 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:900$910 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:901$911 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:902$912 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:903$913 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:904$914 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:905$915 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:906$916 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:907$917 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:908$918 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:909$919 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:910$920 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:911$921 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:912$922 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:913$923 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:914$924 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:915$925 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:916$926 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:917$927 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:922$928 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:923$929 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:924$930 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:925$931 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:926$932 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:927$933 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:928$934 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:929$935 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:930$936 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:931$937 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:932$938 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:933$939 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:934$940 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:935$941 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:936$942 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:937$943 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:938$944 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:939$945 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:940$946 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:941$947 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:942$948 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:943$949 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:944$950 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:945$951 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:946$952 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:947$953 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:948$954 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:949$955 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:950$956 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:951$957 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:952$958 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:953$959 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:954$960 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:955$961 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:956$962 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:957$963 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:958$964 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:959$965 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:960$966 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:961$967 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:962$968 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:963$969 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:964$970 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1000$1002 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1001$1003 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1002$1004 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1003$1005 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1004$1006 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1005$1007 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1006$1008 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1007$1009 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1008$1010 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1009$1011 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1010$1012 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1011$1013 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:969$971 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:970$972 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:971$973 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:972$974 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:973$975 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:974$976 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:975$977 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:976$978 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:977$979 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:978$980 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:979$981 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:980$982 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:981$983 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:982$984 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:983$985 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:984$986 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:985$987 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:986$988 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:987$989 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:988$990 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:989$991 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:990$992 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:991$993 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:992$994 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:993$995 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:994$996 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:995$997 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:996$998 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:997$999 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:998$1000 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:999$1001 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1016$1014 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1017$1015 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1018$1016 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1019$1017 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1020$1018 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1021$1019 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1022$1020 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1023$1021 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1024$1022 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1025$1023 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1026$1024 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1027$1025 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1028$1026 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1029$1027 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1030$1028 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1031$1029 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1032$1030 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1033$1031 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1034$1032 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1035$1033 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1036$1034 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1037$1035 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1038$1036 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1039$1037 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1040$1038 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1041$1039 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1042$1040 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1043$1041 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1044$1042 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1045$1043 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1046$1044 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1047$1045 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1048$1046 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1049$1047 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1050$1048 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1051$1049 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1052$1050 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1053$1051 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1054$1052 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1055$1053 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1056$1054 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1057$1055 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1058$1056 (DINO_STANDING).
Removed top 1 bits (of 11) from port Y of cell dino._79_ ($sub).
Removed top 6 bits (of 12) from port Y of cell dino._81_ ($sub).
Removed top 4 bits (of 10) from port A of cell dino._81_ ($sub).
Removed top 5 bits (of 11) from port B of cell dino._81_ ($sub).
Removed top 20 bits (of 32) from wire dino._11_.
Removed top 22 bits (of 32) from wire dino._15_.
Removed top 26 bits (of 32) from wire dino._16_.
Removed top 30 bits (of 32) from wire dino._38_.
Removed top 4 bits (of 10) from wire dino.rom_y.
Removed top 31 bits (of 32) from port B of cell dinorun.$add$synth/yosys_common/build/rtl.sv2v.v:1998$1913 ($add).
Removed top 27 bits (of 32) from port Y of cell dinorun.$add$synth/yosys_common/build/rtl.sv2v.v:1998$1913 ($add).
Removed top 23 bits (of 32) from port B of cell dinorun.$ge$synth/yosys_common/build/rtl.sv2v.v:2044$1923 ($ge).
Removed top 23 bits (of 32) from port B of cell dinorun.$lt$synth/yosys_common/build/rtl.sv2v.v:2044$1924 ($lt).
Removed top 1 bits (of 2) from port B of cell dinorun.$procmux$1985_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell dinorun.$procmux$2231 ($mux).
Removed top 3 bits (of 4) from mux cell dinorun.$procmux$2264 ($mux).
Removed top 3 bits (of 4) from mux cell dinorun.$procmux$2388 ($mux).
Removed top 3 bits (of 4) from mux cell dinorun.$procmux$2417 ($mux).
Removed top 3 bits (of 4) from wire dinorun.$1\vga_blue_o[3:0].
Removed top 3 bits (of 4) from wire dinorun.$2\vga_blue_o[3:0].
Removed top 3 bits (of 4) from wire dinorun.$6\vga_blue_o[3:0].
Removed top 3 bits (of 4) from wire dinorun.$7\vga_blue_o[3:0].
Removed top 27 bits (of 32) from wire dinorun.$add$synth/yosys_common/build/rtl.sv2v.v:1998$1913_Y.
Removed top 31 bits (of 32) from port B of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:1602$1385 ($add).
Removed top 28 bits (of 32) from port Y of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:1602$1385 ($add).
Removed top 31 bits (of 32) from port B of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:1608$1387 ($add).
Removed top 28 bits (of 32) from port Y of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:1608$1387 ($add).
Removed top 31 bits (of 32) from port B of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:1612$1389 ($add).
Removed top 28 bits (of 32) from port Y of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:1612$1389 ($add).
Removed top 31 bits (of 32) from port B of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:1616$1391 ($add).
Removed top 28 bits (of 32) from port Y of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:1616$1391 ($add).
Removed top 28 bits (of 32) from wire score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:1602$1385_Y.
Removed top 28 bits (of 32) from wire score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:1612$1389_Y.
Removed top 22 bits (of 32) from port B of cell title.$div$synth/yosys_common/build/rtl.sv2v.v:1514$1330 ($div).
Removed top 25 bits (of 32) from port B of cell title.$div$synth/yosys_common/build/rtl.sv2v.v:1515$1333 ($div).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1504$1346 (title_mem).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1505$1347 (title_mem).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1506$1348 (title_mem).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1507$1349 (title_mem).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1508$1350 (title_mem).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1509$1351 (title_mem).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\title_mem$synth/yosys_common/build/rtl.sv2v.v:1510$1352 (title_mem).
Removed top 26 bits (of 32) from port B of cell title.$mul$synth/yosys_common/build/rtl.sv2v.v:1514$1329 ($mul).
Removed top 16 bits (of 32) from port Y of cell title.$mul$synth/yosys_common/build/rtl.sv2v.v:1514$1329 ($mul).
Removed top 26 bits (of 32) from port B of cell title.$sub$synth/yosys_common/build/rtl.sv2v.v:1515$1331 ($sub).
Removed top 21 bits (of 32) from port Y of cell title.$sub$synth/yosys_common/build/rtl.sv2v.v:1515$1331 ($sub).
Removed top 29 bits (of 32) from port B of cell title.$mul$synth/yosys_common/build/rtl.sv2v.v:1515$1332 ($mul).
Removed top 22 bits (of 32) from port B of cell title.$lt$synth/yosys_common/build/rtl.sv2v.v:1516$1334 ($lt).
Removed top 26 bits (of 32) from port B of cell title.$ge$synth/yosys_common/build/rtl.sv2v.v:1516$1335 ($ge).
Removed top 25 bits (of 32) from port B of cell title.$lt$synth/yosys_common/build/rtl.sv2v.v:1516$1337 ($lt).
Removed top 26 bits (of 32) from port B of cell title.$lt$synth/yosys_common/build/rtl.sv2v.v:1516$1339 ($lt).
Removed top 29 bits (of 32) from port B of cell title.$lt$synth/yosys_common/build/rtl.sv2v.v:1516$1341 ($lt).
Removed top 26 bits (of 32) from port A of cell title.$sub$synth/yosys_common/build/rtl.sv2v.v:1516$1343 ($sub).
Removed top 25 bits (of 32) from port Y of cell title.$sub$synth/yosys_common/build/rtl.sv2v.v:1516$1343 ($sub).
Removed top 25 bits (of 32) from port B of cell title.$shiftx$synth/yosys_common/build/rtl.sv2v.v:0$1344 ($shiftx).
Removed top 16 bits (of 32) from wire title.$mul$synth/yosys_common/build/rtl.sv2v.v:1514$1329_Y.
Removed top 22 bits (of 32) from port B of cell vga_timer.$lt$synth/yosys_common/build/rtl.sv2v.v:1552$1367 ($lt).
Removed top 23 bits (of 32) from port B of cell vga_timer.$lt$synth/yosys_common/build/rtl.sv2v.v:1552$1368 ($lt).
Removed top 22 bits (of 32) from port B of cell vga_timer.$lt$synth/yosys_common/build/rtl.sv2v.v:1558$1372 ($lt).
Removed top 31 bits (of 32) from port B of cell vga_timer.$add$synth/yosys_common/build/rtl.sv2v.v:1559$1373 ($add).
Removed top 22 bits (of 32) from port Y of cell vga_timer.$add$synth/yosys_common/build/rtl.sv2v.v:1559$1373 ($add).
Removed top 22 bits (of 32) from port B of cell vga_timer.$lt$synth/yosys_common/build/rtl.sv2v.v:1562$1374 ($lt).
Removed top 31 bits (of 32) from port B of cell vga_timer.$add$synth/yosys_common/build/rtl.sv2v.v:1563$1375 ($add).
Removed top 22 bits (of 32) from port Y of cell vga_timer.$add$synth/yosys_common/build/rtl.sv2v.v:1563$1375 ($add).
Removed top 22 bits (of 32) from port B of cell vga_timer.$ge$synth/yosys_common/build/rtl.sv2v.v:1567$1376 ($ge).
Removed top 22 bits (of 32) from port B of cell vga_timer.$lt$synth/yosys_common/build/rtl.sv2v.v:1567$1377 ($lt).
Removed top 23 bits (of 32) from port B of cell vga_timer.$ge$synth/yosys_common/build/rtl.sv2v.v:1568$1380 ($ge).
Removed top 23 bits (of 32) from port B of cell vga_timer.$lt$synth/yosys_common/build/rtl.sv2v.v:1568$1381 ($lt).
Removed top 22 bits (of 32) from wire vga_timer.$add$synth/yosys_common/build/rtl.sv2v.v:1559$1373_Y.

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..
Removed 0 unused cells and 32 unused wires.
<suppressed ~9 debug messages>

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== basys3_7seg_driver ===

   Number of wires:                 37
   Number of wire bits:            119
   Number of public wires:          18
   Number of public wire bits:      66
   Number of ports:                 12
   Number of port bits:             45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     $dff                            1
     $eq                             4
     $mux                           17
     $not                            5
     hex7seg                         1

=== bird ===

   Number of wires:                 50
   Number of wire bits:            270
   Number of public wires:          50
   Number of public wire bits:     270
   Number of ports:                  8
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $add                            3
     $eq                             4
     $ge                             2
     $le                             1
     $logic_and                      3
     $logic_not                      2
     $lt                             2
     $mem_v2                         2
     $mux                            4
     $ne                             1
     $not                            1
     $pmux                           2
     $reduce_and                     3
     $sdffe                          4
     $shiftx                         2
     $sub                            4

=== cactus ===

   Number of wires:                 48
   Number of wire bits:            288
   Number of public wires:          18
   Number of public wire bits:      72
   Number of ports:                  8
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $add                            1
     $adff                           3
     $eq                             3
     $ge                             2
     $le                             1
     $logic_and                      4
     $logic_not                      1
     $lt                             2
     $mem_v2                         4
     $mux                           13
     $pmux                           1
     $shiftx                         1
     $sub                            4

=== clk_100M_to_clk_1k ===

   Number of wires:                  8
   Number of wire bits:             59
   Number of public wires:           6
   Number of public wire bits:      40
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $dff                            2
     $eq                             1
     $gt                             1
     $mux                            1

=== dino ===

   Number of wires:                 60
   Number of wire bits:            561
   Number of public wires:          60
   Number of public wire bits:     561
   Number of ports:                  9
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                            4
     $eq                             1
     $ge                             4
     $logic_and                      4
     $logic_not                      1
     $lt                             2
     $mem_v2                         6
     $mux                           12
     $not                            1
     $reduce_and                     2
     $sdffe                          4
     $shiftx                         6
     $sub                            3

=== dinorun ===

   Number of wires:                135
   Number of wire bits:            289
   Number of public wires:          59
   Number of public wire bits:     138
   Number of ports:                 18
   Number of port bits:             39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $add                            1
     $and                            6
     $dff                            5
     $eq                             5
     $ge                             1
     $logic_and                      3
     $logic_not                      3
     $logic_or                       5
     $lt                             2
     $mux                           46
     $not                            1
     $pmux                          21
     $reduce_or                      5
     bird                            1
     cactus                          2
     dino                            1
     edge_detector                   1
     lfsr16                          1
     score_counter                   1
     title                           1
     vga_timer                       1

=== edge_detector ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            2
     $logic_and                      1
     $logic_not                      1

=== hex7seg ===

   Number of wires:                101
   Number of wire bits:            101
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                 11
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 97
     $and                           28
     $not                            4
     $or                            65

=== lfsr16 ===

   Number of wires:                 11
   Number of wire bits:             86
   Number of public wires:           7
   Number of public wire bits:      52
   Number of ports:                  4
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $mux                            2
     $xor                            3

=== score_counter ===

   Number of wires:                 33
   Number of wire bits:            167
   Number of public wires:          16
   Number of public wire bits:      52
   Number of ports:                  7
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $add                            4
     $dff                            4
     $eq                             3
     $mux                           14

=== synchronizer ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          12
   Number of public wire bits:      55
   Number of ports:                  4
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $dff                            3
     $logic_and                      1
     $logic_not                      1
     $logic_or                       4
     $mux                            4

=== title ===

   Number of wires:                 22
   Number of wire bits:            279
   Number of public wires:           5
   Number of public wire bits:      30
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $div                            2
     $ge                             1
     $logic_and                      4
     $lt                             4
     $mem_v2                         1
     $mul                            2
     $mux                            1
     $shiftx                         1
     $sub                            2

=== vga_timer ===

   Number of wires:                 24
   Number of wire bits:            127
   Number of public wires:           7
   Number of public wire bits:      25
   Number of ports:                  7
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $and                            3
     $dff                            2
     $ge                             2
     $lt                             6
     $mux                            5
     $not                            2

2.13. Executing CHECK pass (checking for obvious problems).
Checking module basys3_7seg_driver...
Checking module bird...
Checking module cactus...
Checking module clk_100M_to_clk_1k...
Checking module dino...
Checking module dinorun...
Checking module edge_detector...
Checking module hex7seg...
Checking module lfsr16...
Checking module score_counter...
Checking module synchronizer...
Checking module title...
Checking module vga_timer...
Found and reported 0 problems.

3. Executing OPT pass (performing simple optimizations).

3.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

3.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 0 cells.

3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \basys3_7seg_driver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bird..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cactus..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clk_100M_to_clk_1k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dino..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dinorun..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \edge_detector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \hex7seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lfsr16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \score_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \synchronizer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \title..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vga_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \basys3_7seg_driver.
  Optimizing cells in module \bird.
  Optimizing cells in module \cactus.
  Optimizing cells in module \clk_100M_to_clk_1k.
  Optimizing cells in module \dino.
  Optimizing cells in module \dinorun.
  Optimizing cells in module \edge_detector.
  Optimizing cells in module \hex7seg.
  Optimizing cells in module \lfsr16.
  Optimizing cells in module \score_counter.
  Optimizing cells in module \synchronizer.
  Optimizing cells in module \title.
  Optimizing cells in module \vga_timer.
Performed a total of 0 changes.

3.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 0 cells.

3.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2705 ($dff) from module basys3_7seg_driver (D = { \state_q [2:0] \state_q [3] }, Q = \state_q, rval = 4'1110).
Adding EN signal on $procdff$2732 ($adff) from module cactus (D = $procmux$2677_Y, Q = \active_q).
Adding EN signal on $procdff$2727 ($adff) from module cactus (D = \rand_i, Q = \cactus_image_q).
Adding EN signal on $procdff$2722 ($adff) from module cactus (D = $procmux$2694_Y, Q = \cactus_x_q).
Adding SRST signal on $procdff$2704 ($dff) from module clk_100M_to_clk_1k (D = $add$synth/yosys_common/build/rtl.sv2v.v:1817$1890_Y, Q = \counter_q, rval = 18'000000000000000000).
Adding SRST signal on $procdff$2700 ($dff) from module dinorun (D = \state_d, Q = \state_q, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$2829 ($sdff) from module dinorun (D = \state_d, Q = \state_q).
Adding SRST signal on $procdff$2699 ($dff) from module dinorun (D = $2\flash_dino_d[0:0], Q = \flash_dino_q, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2839 ($sdff) from module dinorun (D = $3\flash_dino_d[0:0], Q = \flash_dino_q).
Adding SRST signal on $procdff$2698 ($dff) from module dinorun (D = $2\flash_counter_d[4:0], Q = \flash_counter_q, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$2847 ($sdff) from module dinorun (D = $add$synth/yosys_common/build/rtl.sv2v.v:1998$1913_Y, Q = \flash_counter_q).
Adding SRST signal on $procdff$2709 ($dff) from module lfsr16 (D = $procmux$2602_Y, Q = \lfsr_q, rval = 16'0000000000000001).
Adding EN signal on $auto$ff.cc:266:slice$2853 ($sdff) from module lfsr16 (D = { \lfsr_q [14:0] \feedback }, Q = \lfsr_q).
Adding SRST signal on $procdff$2713 ($dff) from module score_counter (D = $procmux$2607_Y, Q = \digit3_q, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2855 ($sdff) from module score_counter (D = $add$synth/yosys_common/build/rtl.sv2v.v:1616$1391_Y [3:0], Q = \digit3_q).
Adding SRST signal on $procdff$2712 ($dff) from module score_counter (D = $procmux$2612_Y, Q = \digit2_q, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2859 ($sdff) from module score_counter (D = \digit2_d, Q = \digit2_q).
Adding SRST signal on $procdff$2711 ($dff) from module score_counter (D = $procmux$2617_Y, Q = \digit1_q, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2861 ($sdff) from module score_counter (D = \digit1_d, Q = \digit1_q).
Adding SRST signal on $procdff$2710 ($dff) from module score_counter (D = $procmux$2622_Y, Q = \digit0_q, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2863 ($sdff) from module score_counter (D = \digit0_d, Q = \digit0_q).
Adding EN signal on $procdff$2706 ($dff) from module synchronizer (D = \async_data_i [0], Q = \sync_data_q [0]).
Adding EN signal on $procdff$2706 ($dff) from module synchronizer (D = \async_data_i [1], Q = \sync_data_q [1]).
Adding EN signal on $procdff$2706 ($dff) from module synchronizer (D = \async_data_i [2], Q = \sync_data_q [2]).
Adding EN signal on $procdff$2706 ($dff) from module synchronizer (D = \async_data_i [3], Q = \sync_data_q [3]).
Adding SRST signal on $procdff$2715 ($dff) from module vga_timer (D = $procmux$2655_Y, Q = \position_y_o, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2869 ($sdff) from module vga_timer (D = $procmux$2652_Y, Q = \position_y_o).
Adding SRST signal on $procdff$2714 ($dff) from module vga_timer (D = $add$synth/yosys_common/build/rtl.sv2v.v:1559$1373_Y, Q = \position_x_o, rval = 10'0000000000).

3.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..
Removed 34 unused cells and 31 unused wires.
<suppressed ~45 debug messages>

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
<suppressed ~1 debug messages>
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

3.9. Rerunning OPT passes. (Maybe there is more to do..)

3.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \basys3_7seg_driver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bird..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cactus..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clk_100M_to_clk_1k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dino..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dinorun..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \edge_detector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \hex7seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lfsr16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \score_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \synchronizer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \title..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vga_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

3.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \basys3_7seg_driver.
  Optimizing cells in module \bird.
  Optimizing cells in module \cactus.
  Optimizing cells in module \clk_100M_to_clk_1k.
  Optimizing cells in module \dino.
  Optimizing cells in module \dinorun.
  Optimizing cells in module \edge_detector.
  Optimizing cells in module \hex7seg.
  Optimizing cells in module \lfsr16.
  Optimizing cells in module \score_counter.
  Optimizing cells in module \synchronizer.
  Optimizing cells in module \title.
  Optimizing cells in module \vga_timer.
Performed a total of 0 changes.

3.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
<suppressed ~3 debug messages>
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 1 cells.

3.13. Executing OPT_DFF pass (perform DFF optimizations).

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

3.16. Rerunning OPT passes. (Maybe there is more to do..)

3.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \basys3_7seg_driver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bird..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cactus..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clk_100M_to_clk_1k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dino..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dinorun..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \edge_detector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \hex7seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lfsr16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \score_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \synchronizer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \title..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vga_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

3.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \basys3_7seg_driver.
  Optimizing cells in module \bird.
  Optimizing cells in module \cactus.
  Optimizing cells in module \clk_100M_to_clk_1k.
  Optimizing cells in module \dino.
  Optimizing cells in module \dinorun.
  Optimizing cells in module \edge_detector.
  Optimizing cells in module \hex7seg.
  Optimizing cells in module \lfsr16.
  Optimizing cells in module \score_counter.
  Optimizing cells in module \synchronizer.
  Optimizing cells in module \title.
  Optimizing cells in module \vga_timer.
Performed a total of 0 changes.

3.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 0 cells.

3.20. Executing OPT_DFF pass (perform DFF optimizations).

3.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..

3.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

3.23. Finished OPT passes. (There is nothing left to do.)

4. Printing statistics.

=== basys3_7seg_driver ===

   Number of wires:                 36
   Number of wire bits:            115
   Number of public wires:          18
   Number of public wire bits:      66
   Number of ports:                 12
   Number of port bits:             45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $eq                             4
     $mux                           16
     $not                            5
     $sdff                           1
     hex7seg                         1

=== bird ===

   Number of wires:                 50
   Number of wire bits:            270
   Number of public wires:          50
   Number of public wire bits:     270
   Number of ports:                  8
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $add                            3
     $eq                             4
     $ge                             2
     $le                             1
     $logic_and                      3
     $logic_not                      2
     $lt                             2
     $mem_v2                         2
     $mux                            4
     $ne                             1
     $not                            1
     $pmux                           2
     $reduce_and                     3
     $sdffe                          4
     $shiftx                         2
     $sub                            4

=== cactus ===

   Number of wires:                 48
   Number of wire bits:            275
   Number of public wires:          18
   Number of public wire bits:      72
   Number of ports:                  8
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $add                            1
     $adffe                          3
     $eq                             3
     $ge                             2
     $le                             1
     $logic_and                      4
     $logic_not                      1
     $lt                             2
     $mem_v2                         4
     $mux                            8
     $ne                             1
     $not                            1
     $pmux                           1
     $reduce_and                     2
     $reduce_bool                    1
     $shiftx                         1
     $sub                            4

=== clk_100M_to_clk_1k ===

   Number of wires:                  7
   Number of wire bits:             41
   Number of public wires:           5
   Number of public wire bits:      22
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $dff                            1
     $eq                             1
     $gt                             1
     $sdff                           1

=== dino ===

   Number of wires:                 60
   Number of wire bits:            561
   Number of public wires:          60
   Number of public wire bits:     561
   Number of ports:                  9
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                            4
     $eq                             1
     $ge                             4
     $logic_and                      4
     $logic_not                      1
     $lt                             2
     $mem_v2                         6
     $mux                           12
     $not                            1
     $reduce_and                     2
     $sdffe                          4
     $shiftx                         6
     $sub                            3

=== dinorun ===

   Number of wires:                135
   Number of wire bits:            272
   Number of public wires:          57
   Number of public wire bits:     132
   Number of ports:                 18
   Number of port bits:             39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $add                            1
     $and                            6
     $dff                            2
     $eq                             5
     $ge                             1
     $logic_and                      3
     $logic_not                      3
     $logic_or                       5
     $lt                             2
     $mux                           38
     $ne                             4
     $not                            1
     $pmux                          21
     $reduce_and                     4
     $reduce_or                      5
     $sdffe                          3
     bird                            1
     cactus                          2
     dino                            1
     edge_detector                   1
     lfsr16                          1
     score_counter                   1
     title                           1
     vga_timer                       1

=== edge_detector ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            2
     $logic_and                      1
     $logic_not                      1

=== hex7seg ===

   Number of wires:                101
   Number of wire bits:            101
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                 11
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 97
     $and                           28
     $not                            4
     $or                            65

=== lfsr16 ===

   Number of wires:                  9
   Number of wire bits:             54
   Number of public wires:           7
   Number of public wire bits:      52
   Number of ports:                  4
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdffe                          1
     $xor                            3

=== score_counter ===

   Number of wires:                 25
   Number of wire bits:            132
   Number of public wires:          15
   Number of public wire bits:      48
   Number of ports:                  7
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $add                            4
     $eq                             3
     $mux                            5
     $reduce_and                     1
     $sdffe                          4

=== synchronizer ===

   Number of wires:                 16
   Number of wire bits:             56
   Number of public wires:          11
   Number of public wire bits:      51
   Number of ports:                  4
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $dffe                           4
     $logic_and                      1
     $logic_not                      1
     $logic_or                       4

=== title ===

   Number of wires:                 22
   Number of wire bits:            279
   Number of public wires:           5
   Number of public wire bits:      30
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $div                            2
     $ge                             1
     $logic_and                      4
     $lt                             4
     $mem_v2                         1
     $mul                            2
     $mux                            1
     $shiftx                         1
     $sub                            2

=== vga_timer ===

   Number of wires:                 21
   Number of wire bits:             88
   Number of public wires:           7
   Number of public wire bits:      25
   Number of ports:                  7
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                            2
     $and                            3
     $ge                             2
     $lt                             6
     $mux                            1
     $not                            2
     $reduce_and                     1
     $sdff                           1
     $sdffe                          1

5. Executing Verilog backend.
Dumping module `\basys3_7seg_driver'.
Dumping module `\bird'.
Dumping module `\cactus'.
Dumping module `\clk_100M_to_clk_1k'.
Dumping module `\dino'.
Dumping module `\dinorun'.
Dumping module `\edge_detector'.
Dumping module `\hex7seg'.
Dumping module `\lfsr16'.
Dumping module `\score_counter'.
Dumping module `\synchronizer'.
Dumping module `\title'.
Dumping module `\vga_timer'.

End of script. Logfile hash: bc3a00d4c0, CPU: user 0.83s system 0.05s, MEM: 31.53 MB peak
Yosys 0.45+139 (git sha1 8e1e2b9a3, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 18% 9x opt_clean (0 sec), 18% 2x read_verilog (0 sec), ...
