tests:
- name: clz_1
  bytes: [0x41, 0x10, 0xc0, 0xda]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x2"
      nextln:   v1 = i64.highest_set_bit v0
      nextln:   v2 = i64.sub 0x40, v1
      nextln:   v3 = i64.sub v2, 0x1
      nextln:   i64.write_reg v3, "x1"
- name: clz_2
  bytes: [0x41, 0x10, 0xc0, 0x5a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i32.read_reg "x2"
      nextln:   v1 = i32.highest_set_bit v0
      nextln:   v2 = i32.sub 0x20, v1
      nextln:   v3 = i32.sub v2, 0x1
      nextln:   i32.write_reg v3, "x1"
