Archive Project report for 2_0
Tue Jun 16 16:18:34 2020
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Tue Jun 16 16:18:34 2020 ;
; Revision Name          ; 2_0                                   ;
; Top-level Entity Name  ; DE1_SoC_ReferenceTop                  ;
; Family                 ; Cyclone V                             ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Warning: Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory C:/VHDL/342x9/RefDesign20200615/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'C:/VHDL/342x9/RefDesign20200615/quartus/DE1-SOC-342x9.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report '2_0.archive.rpt'
Info (23030): Evaluation of Tcl script c:/intelfpga/18.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4910 megabytes
    Info: Processing ended: Tue Jun 16 16:18:34 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


+-------------------------------------------------------------------------------------------------------+
; Files Archived                                                                                        ;
+-------------------------------------------------------------------------------------------------------+
; File Name                                                                                             ;
+-------------------------------------------------------------------------------------------------------+
; ../hdl/control_manager.vhd                                                                            ;
; ../hdl/DE1_SoC_ReferenceTop.vhd                                                                       ;
; ../hdl/fifoconverter.vhd                                                                              ;
; ../hdl/fpga_top.vhd                                                                                   ;
; ../hdl/framing_top.vhd                                                                                ;
; ../hdl/modulation_top.vhd                                                                             ;
; 1_0_0.qsf                                                                                             ;
; 1_1_0.out.sdc                                                                                         ;
; 1_1_0.qsf                                                                                             ;
; 2_0.qsf                                                                                               ;
; assignment_defaults.qdf                                                                               ;
; C:/VHDL/342x9/RefDesign20200615/hdl/control_manager.vhd                                               ;
; C:/VHDL/342x9/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd                                          ;
; C:/VHDL/342x9/RefDesign20200615/hdl/fifoconverter.vhd                                                 ;
; C:/VHDL/342x9/RefDesign20200615/hdl/fpga_top.vhd                                                      ;
; C:/VHDL/342x9/RefDesign20200615/hdl/framing_top.vhd                                                   ;
; C:/VHDL/342x9/RefDesign20200615/hdl/modulation_top.vhd                                                ;
; db/refstp_auto_stripped.stp                                                                           ;
; DE1-SOC-342x9.qpf                                                                                     ;
; DE1-SOC-342x9.qsf                                                                                     ;
; DE1-SOC-342x9.tcl                                                                                     ;
; fifo8_8.cmp                                                                                           ;
; fifo8_8.qip                                                                                           ;
; fifo8_8.vhd                                                                                           ;
; fifo8_8_inst.vhd                                                                                      ;
; fifo24_8.cmp                                                                                          ;
; fifo24_8.qip                                                                                          ;
; fifo24_8.vhd                                                                                          ;
; fifo32_8.cmp                                                                                          ;
; fifo32_8.qip                                                                                          ;
; fifo32_8.vhd                                                                                          ;
; pin_assignment_DE1_SoC.tcl                                                                            ;
; refstp.stp                                                                                            ;
; soc_system/synthesis/../../soc_system.qsys                                                            ;
; soc_system/synthesis/../../soc_system.sopcinfo                                                        ;
; soc_system/synthesis/../soc_system.cmp                                                                ;
; soc_system/synthesis/soc_system.debuginfo                                                             ;
; soc_system/synthesis/soc_system.qip                                                                   ;
; soc_system/synthesis/soc_system.regmap                                                                ;
; soc_system/synthesis/soc_system.vhd                                                                   ;
; soc_system/synthesis/soc_system_hps_0_hps.svd                                                         ;
; soc_system/synthesis/soc_system_rst_controller.vhd                                                    ;
; soc_system/synthesis/soc_system_rst_controller_002.vhd                                                ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                               ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                      ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                    ;
; soc_system/synthesis/submodules/altera_default_burst_converter.sv                                     ;
; soc_system/synthesis/submodules/altera_incr_burst_converter.sv                                        ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                         ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                         ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                    ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                           ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                        ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                    ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ;
; soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv                                       ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                          ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                     ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                        ;
; soc_system/synthesis/submodules/altera_reset_controller.sdc                                           ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                             ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                           ;
; soc_system/synthesis/submodules/altera_wrap_burst_converter.sv                                        ;
; soc_system/synthesis/submodules/hps.pre.xml                                                           ;
; soc_system/synthesis/submodules/hps_AC_ROM.hex                                                        ;
; soc_system/synthesis/submodules/hps_inst_ROM.hex                                                      ;
; soc_system/synthesis/submodules/hps_sdram.v                                                           ;
; soc_system/synthesis/submodules/hps_sdram_p0.ppf                                                      ;
; soc_system/synthesis/submodules/hps_sdram_p0.sdc                                                      ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                               ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                   ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                           ;
; soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v                                              ;
; soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl                                           ;
; soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                               ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                                      ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                              ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                        ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                                   ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset.v                                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v                                             ;
; soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl                                               ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                      ;
; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                                             ;
; soc_system/synthesis/submodules/sequencer/emif.pre.xml                                                ;
; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                                              ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                                             ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                                             ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h                                        ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                                ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                              ;
; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h                                     ;
; soc_system/synthesis/submodules/sequencer/system.pre.h                                                ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                                                ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                                                ;
; soc_system/synthesis/submodules/soc_system_fifo_control_rx.sdc                                        ;
; soc_system/synthesis/submodules/soc_system_fifo_control_rx.v                                          ;
; soc_system/synthesis/submodules/soc_system_fifo_control_tx.sdc                                        ;
; soc_system/synthesis/submodules/soc_system_fifo_control_tx.v                                          ;
; soc_system/synthesis/submodules/soc_system_fifo_rx_video.sdc                                          ;
; soc_system/synthesis/submodules/soc_system_fifo_rx_video.v                                            ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                    ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                                   ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                             ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc                                    ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                     ;
; soc_system/synthesis/submodules/soc_system_hps_fpga_leds.v                                            ;
; soc_system/synthesis/submodules/soc_system_hps_fpga_switches.v                                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v                  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                               ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                               ;
; soc_system/synthesis/submodules/soc_system_pll_0.qip                                                  ;
; soc_system/synthesis/submodules/soc_system_pll_0.v                                                    ;
+-------------------------------------------------------------------------------------------------------+


