

================================================================
== Vitis HLS Report for 'fft_stage_5_023'
================================================================
* Date:           Thu Oct 13 07:49:03 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       26|  15.000 ns|  0.130 us|    3|   26|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fft_stage_5_023_Pipeline_SKIP_X_fu_46           |fft_stage_5_023_Pipeline_SKIP_X           |        2|       25|  10.000 ns|   0.125 us|    2|   25|       no|
        |grp_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1_fu_59  |fft_stage_5_023_Pipeline_VITIS_LOOP_40_1  |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.20>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 3 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = trunc i16 %p_read_5"   --->   Operation 4 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %IN_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_5, i32 8, i32 15"   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.85ns)   --->   "%icmp_ln1069 = icmp_ult  i8 %trunc_ln, i8 6"   --->   Operation 10 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln1069, void %.lr.ph, void %.lr.ph36" [src/main.cpp:13]   --->   Operation 11 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_5, i32 1, i32 7" [src/main.cpp:18]   --->   Operation 12 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln18 = call void @fft_stage.5.023_Pipeline_SKIP_X, i7 %trunc_ln2, i32 %IN_r, i32 %OUT_r, i16 %w_M_real, i16 %w_M_imag" [src/main.cpp:18]   --->   Operation 13 'call' 'call_ln18' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (1.34ns)   --->   "%call_ln0 = call void @fft_stage.5.023_Pipeline_VITIS_LOOP_40_1, i8 %empty, i32 %IN_r, i32 %OUT_r"   --->   Operation 14 'call' 'call_ln0' <Predicate = (icmp_ln1069)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln18 = call void @fft_stage.5.023_Pipeline_SKIP_X, i7 %trunc_ln2, i32 %IN_r, i32 %OUT_r, i16 %w_M_real, i16 %w_M_imag" [src/main.cpp:18]   --->   Operation 15 'call' 'call_ln18' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 16 'br' 'br_ln0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_stage.5.023_Pipeline_VITIS_LOOP_40_1, i8 %empty, i32 %IN_r, i32 %OUT_r"   --->   Operation 17 'call' 'call_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 18 'br' 'br_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln49 = ret i8 %empty" [src/main.cpp:49]   --->   Operation 19 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_M_real]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_5        (read       ) [ 000]
empty           (trunc      ) [ 001]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
trunc_ln        (partselect ) [ 000]
icmp_ln1069     (icmp       ) [ 011]
br_ln13         (br         ) [ 000]
trunc_ln2       (partselect ) [ 001]
call_ln18       (call       ) [ 000]
br_ln0          (br         ) [ 000]
call_ln0        (call       ) [ 000]
br_ln0          (br         ) [ 000]
ret_ln49        (ret        ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUT_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_M_real">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_M_imag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.5.023_Pipeline_SKIP_X"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.5.023_Pipeline_VITIS_LOOP_40_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="p_read_5_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_fft_stage_5_023_Pipeline_SKIP_X_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="7" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="0" index="3" bw="32" slack="0"/>
<pin id="51" dir="0" index="4" bw="16" slack="0"/>
<pin id="52" dir="0" index="5" bw="16" slack="0"/>
<pin id="53" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="0"/>
<pin id="62" dir="0" index="2" bw="32" slack="0"/>
<pin id="63" dir="0" index="3" bw="32" slack="0"/>
<pin id="64" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="empty_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="trunc_ln_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="0"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="0" index="3" bw="5" slack="0"/>
<pin id="78" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln1069_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="4" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="trunc_ln2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="0" index="3" bw="4" slack="0"/>
<pin id="94" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="empty_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="1"/>
<pin id="102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="105" class="1005" name="icmp_ln1069_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1069 "/>
</bind>
</comp>

<comp id="109" class="1005" name="trunc_ln2_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="1"/>
<pin id="111" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="54"><net_src comp="36" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="46" pin=4"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="46" pin=5"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="59" pin=3"/></net>

<net id="71"><net_src comp="40" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="40" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="87"><net_src comp="73" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="40" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="99"><net_src comp="89" pin="4"/><net_sink comp="46" pin=1"/></net>

<net id="103"><net_src comp="68" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="108"><net_src comp="83" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="89" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="46" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_r | {1 2 }
 - Input state : 
	Port: fft_stage.5.023 : IN_r | {1 2 }
	Port: fft_stage.5.023 : p_read | {1 }
	Port: fft_stage.5.023 : w_M_real | {1 2 }
	Port: fft_stage.5.023 : w_M_imag | {1 2 }
  - Chain level:
	State 1
		icmp_ln1069 : 1
		br_ln13 : 2
		call_ln18 : 1
		call_ln0 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   call   |      grp_fft_stage_5_023_Pipeline_SKIP_X_fu_46     |    20   |  3.912  |   1547  |   1194  |
|          | grp_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1_fu_59 |    0    |  0.978  |   147   |    43   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                  icmp_ln1069_fu_83                 |    0    |    0    |    0    |    11   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   read   |                 p_read_5_read_fu_40                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                     empty_fu_68                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|partselect|                   trunc_ln_fu_73                   |    0    |    0    |    0    |    0    |
|          |                   trunc_ln2_fu_89                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    20   |   4.89  |   1694  |   1248  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   empty_reg_100   |    8   |
|icmp_ln1069_reg_105|    1   |
| trunc_ln2_reg_109 |    7   |
+-------------------+--------+
|       Total       |   16   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|      grp_fft_stage_5_023_Pipeline_SKIP_X_fu_46     |  p1  |   2  |   7  |   14   ||    9    |
| grp_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1_fu_59 |  p1  |   2  |   8  |   16   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   30   ||  0.978  ||    18   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    4   |  1694  |  1248  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   16   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    5   |  1710  |  1266  |
+-----------+--------+--------+--------+--------+
