# SDRAM

Custom verilog ISSI SDRAM controller for Altera Cyclone-V DE0 FPGA. SDRAM mode is set to two-word (two-16bit) transactions with a burst option. Single word (32bit) transactions verified, multi-word transactions verified in previous design (still to be done for this RTL description).
