{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423811470418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423811470418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 02:11:10 2015 " "Processing started: Fri Feb 13 02:11:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423811470418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423811470418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_on_chip -c router_on_chip " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_on_chip -c router_on_chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423811470418 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423811470831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_on_chip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file router_on_chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router_on_chip-rtl " "Found design unit 1: router_on_chip-rtl" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471572 ""} { "Info" "ISGN_ENTITY_NAME" "1 router_on_chip " "Found entity 1: router_on_chip" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423811471572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "destination_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file destination_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 destination_decoder-rtl " "Found design unit 1: destination_decoder-rtl" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471577 ""} { "Info" "ISGN_ENTITY_NAME" "1 destination_decoder " "Found entity 1: destination_decoder" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423811471577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_parameters.vhd 1 0 " "Found 1 design units, including 0 entities, in source file router_parameters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router_parameters " "Found design unit 1: router_parameters" {  } { { "router_parameters.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_parameters.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423811471582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "std_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file std_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STD_FIFO-Behavioral " "Found design unit 1: STD_FIFO-Behavioral" {  } { { "STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/STD_FIFO.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471585 ""} { "Info" "ISGN_ENTITY_NAME" "1 STD_FIFO " "Found entity 1: STD_FIFO" {  } { { "STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/STD_FIFO.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423811471585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_std_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_std_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_STD_FIFO-behavior " "Found design unit 1: TB_STD_FIFO-behavior" {  } { { "TB_STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/TB_STD_FIFO.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471589 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_STD_FIFO " "Found entity 1: TB_STD_FIFO" {  } { { "TB_STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/TB_STD_FIFO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423811471589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FIFO-rtl " "Found design unit 1: out_FIFO-rtl" {  } { { "out_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471593 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FIFO " "Found entity 1: out_FIFO" {  } { { "out_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423811471593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/reg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471600 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423811471600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FIFO-rtl " "Found design unit 1: in_FIFO-rtl" {  } { { "in_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471604 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FIFO " "Found entity 1: in_FIFO" {  } { { "in_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423811471604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fifo_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fifo_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FIFO_FSM-rtl " "Found design unit 1: in_FIFO_FSM-rtl" {  } { { "in_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO_FSM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471607 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FIFO_FSM " "Found entity 1: in_FIFO_FSM" {  } { { "in_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO_FSM.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423811471607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fifo_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FIFO_FSM-rtl " "Found design unit 1: out_FIFO_FSM-rtl" {  } { { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471618 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FIFO_FSM " "Found entity 1: out_FIFO_FSM" {  } { { "out_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO_FSM.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423811471618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 source_mux-rtl " "Found design unit 1: source_mux-rtl" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471622 ""} { "Info" "ISGN_ENTITY_NAME" "1 source_mux " "Found entity 1: source_mux" {  } { { "source_mux.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/source_mux.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423811471622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423811471622 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "write_outof_N_into_X router_on_chip.vhd(165) " "VHDL error at router_on_chip.vhd(165): formal port or parameter \"write_outof_N_into_X\" must have actual or default value" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 165 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1423811471624 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "write_outof_N_into_X router_parameters.vhd(167) " "HDL error at router_parameters.vhd(167): see declaration for object \"write_outof_N_into_X\"" {  } { { "router_parameters.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_parameters.vhd" 167 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423811471625 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "write_outof_S_into_X router_on_chip.vhd(165) " "VHDL error at router_on_chip.vhd(165): formal port or parameter \"write_outof_S_into_X\" must have actual or default value" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 165 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1423811471625 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "write_outof_S_into_X router_parameters.vhd(168) " "HDL error at router_parameters.vhd(168): see declaration for object \"write_outof_S_into_X\"" {  } { { "router_parameters.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_parameters.vhd" 168 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423811471625 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "write_outof_W_into_X router_on_chip.vhd(165) " "VHDL error at router_on_chip.vhd(165): formal port or parameter \"write_outof_W_into_X\" must have actual or default value" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 165 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1423811471625 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "write_outof_W_into_X router_parameters.vhd(169) " "HDL error at router_parameters.vhd(169): see declaration for object \"write_outof_W_into_X\"" {  } { { "router_parameters.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_parameters.vhd" 169 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423811471625 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "write_outof_E_into_X router_on_chip.vhd(165) " "VHDL error at router_on_chip.vhd(165): formal port or parameter \"write_outof_E_into_X\" must have actual or default value" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 165 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1423811471625 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "write_outof_E_into_X router_parameters.vhd(170) " "HDL error at router_parameters.vhd(170): see declaration for object \"write_outof_E_into_X\"" {  } { { "router_parameters.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_parameters.vhd" 170 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423811471625 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "write_outof_LOCAL_into_X router_on_chip.vhd(165) " "VHDL error at router_on_chip.vhd(165): formal port or parameter \"write_outof_LOCAL_into_X\" must have actual or default value" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 165 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1423811471626 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "write_outof_LOCAL_into_X router_parameters.vhd(171) " "HDL error at router_parameters.vhd(171): see declaration for object \"write_outof_LOCAL_into_X\"" {  } { { "router_parameters.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_parameters.vhd" 171 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423811471626 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423811471954 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 13 02:11:11 2015 " "Processing ended: Fri Feb 13 02:11:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423811471954 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423811471954 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423811471954 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423811471954 ""}
