
---------- Begin Simulation Statistics ----------
final_tick                                62526614500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 382748                       # Simulator instruction rate (inst/s)
host_mem_usage                                 676188                       # Number of bytes of host memory used
host_op_rate                                   418846                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   261.27                       # Real time elapsed on the host
host_tick_rate                              239319383                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062527                       # Number of seconds simulated
sim_ticks                                 62526614500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.250532                       # CPI: cycles per instruction
system.cpu.discardedOps                        376466                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        10497847                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.799659                       # IPC: instructions per cycle
system.cpu.numCycles                        125053229                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       114555382                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       587735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1176888                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20360236                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16297474                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53386                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737472                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736078                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984046                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050570                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300030                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133970                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1037                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35612571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35612571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35615890                       # number of overall hits
system.cpu.dcache.overall_hits::total        35615890                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        73567                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          73567                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        73609                       # number of overall misses
system.cpu.dcache.overall_misses::total         73609                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4366044500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4366044500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4366044500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4366044500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686138                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686138                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689499                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689499                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002062                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002062                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002062                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002062                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59347.866571                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59347.866571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59314.003722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59314.003722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        49913                       # number of writebacks
system.cpu.dcache.writebacks::total             49913                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19569                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19569                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        53998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        53998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        54035                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54035                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3250034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3250034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3251340500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3251340500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001514                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60188.053261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60188.053261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60171.009531                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60171.009531                       # average overall mshr miss latency
system.cpu.dcache.replacements                  53011                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21413647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21413647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    265702000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    265702000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431870                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431870                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14580.584975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14580.584975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3044                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3044                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    199115500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    199115500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13117.827261                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13117.827261                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4100342500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4100342500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74088.293221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74088.293221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3050919000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3050919000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78593.446508                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78593.446508                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3319                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3319                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012496                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012496                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1306000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1306000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 35297.297297                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 35297.297297                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.536509                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35848085                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             54035                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            663.423429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.536509                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          520                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71789353                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71789353                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49060501                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106408                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9763865                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27581950                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27581950                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27581950                       # number of overall hits
system.cpu.icache.overall_hits::total        27581950                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       535122                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         535122                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       535122                       # number of overall misses
system.cpu.icache.overall_misses::total        535122                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6990846500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6990846500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6990846500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6990846500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28117072                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28117072                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28117072                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28117072                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019032                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13064.023718                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13064.023718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13064.023718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13064.023718                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       534720                       # number of writebacks
system.cpu.icache.writebacks::total            534720                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       535122                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       535122                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       535122                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       535122                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6455724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6455724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6455724500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6455724500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019032                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019032                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019032                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019032                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12064.023718                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12064.023718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12064.023718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12064.023718                       # average overall mshr miss latency
system.cpu.icache.replacements                 534720                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27581950                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27581950                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       535122                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        535122                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6990846500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6990846500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28117072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28117072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13064.023718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13064.023718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       535122                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       535122                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6455724500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6455724500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12064.023718                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12064.023718                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           401.785976                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28117072                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            535122                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.543293                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   401.785976                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.784738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.784738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56769266                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56769266                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  62526614500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431277                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               534600                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14990                       # number of demand (read+write) hits
system.l2.demand_hits::total                   549590                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              534600                       # number of overall hits
system.l2.overall_hits::.cpu.data               14990                       # number of overall hits
system.l2.overall_hits::total                  549590                       # number of overall hits
system.l2.demand_misses::.cpu.inst                522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39045                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39567                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               522                       # number of overall misses
system.l2.overall_misses::.cpu.data             39045                       # number of overall misses
system.l2.overall_misses::total                 39567                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39732000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3012869500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3052601500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39732000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3012869500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3052601500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           535122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            54035                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               589157                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          535122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           54035                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              589157                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.722587                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067159                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.722587                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067159                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76114.942529                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77164.028685                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77150.188288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76114.942529                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77164.028685                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77150.188288                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39561                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39561                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34457500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2622144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2656601500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34457500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2622144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2656601500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.722495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067148                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.722495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.067148                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66137.236084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67165.573770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67152.031041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66137.236084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67165.573770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67152.031041                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        49913                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            49913                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        49913                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        49913                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       534713                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           534713                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       534713                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       534713                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2992595000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2992595000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77108.863695                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77108.863695                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2604495000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2604495000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67108.863695                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67108.863695                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         534600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             534600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39732000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39732000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       535122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         535122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76114.942529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76114.942529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34457500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34457500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000974                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000974                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66137.236084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66137.236084                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     20274500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20274500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.015444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.015444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86274.468085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86274.468085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17649000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17649000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.015116                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.015116                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76734.782609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76734.782609                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27361.466334                       # Cycle average of tags in use
system.l2.tags.total_refs                     1176855                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39561                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.747858                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       519.776156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26841.690178                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.409572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.417503                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         39561                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        36030                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.603653                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9454449                       # Number of tag accesses
system.l2.tags.data_accesses                  9454449                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               95172                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39561                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39561                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39561                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2531904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     40.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   62523986000                       # Total gap between requests
system.mem_ctrls.avgGap                    1580445.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2498560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 533276.913625317160                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 39959943.777221463621                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          521                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39040                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13130750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1021933000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25202.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26176.56                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2498560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2531904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          521                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39040                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39561                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       533277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     39959944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         40493221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       533277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       533277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       533277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     39959944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        40493221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39561                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2491                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               293295000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             197805000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1035063750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7413.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26163.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29782                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.28                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9778                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   258.932297                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   214.599415                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   195.865195                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          353      3.61%      3.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7105     72.66%     76.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          815      8.34%     84.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          228      2.33%     86.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          421      4.31%     91.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          252      2.58%     93.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          275      2.81%     96.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          319      3.26%     99.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           10      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9778                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2531904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               40.493221                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               75.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35657160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18948435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      140679420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4935559200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13212081870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12884256480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   31227182565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.422251                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  33382560500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2087800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27056254000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        34164900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        18159075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      141786120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4935559200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  12881790810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13162396320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   31173856425                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   498.569396                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34108788250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2087800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  26330026250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                751                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           751                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        79122                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  79122                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2531904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2531904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39561                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39561    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39561                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            46641500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          210015250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            550338                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        49913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       534720                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38819                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        535122                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1604964                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       161081                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1766045                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     68469888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6652672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               75122560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           589157                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007254                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 589126     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     31      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             589157                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62526614500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1173077000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         802683499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          81054995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
