
STM32F429ZI_Test_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b078  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  0800b228  0800b228  0000c228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b330  0800b330  0000d158  2**0
                  CONTENTS
  4 .ARM          00000008  0800b330  0800b330  0000c330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b338  0800b338  0000d158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b338  0800b338  0000c338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b33c  0800b33c  0000c33c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  0800b340  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d158  2**0
                  CONTENTS
 10 .bss          00003bb8  20000158  20000158  0000d158  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20003d10  20003d10  0000d158  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d158  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019b1b  00000000  00000000  0000d188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000045df  00000000  00000000  00026ca3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001600  00000000  00000000  0002b288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010be  00000000  00000000  0002c888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002972e  00000000  00000000  0002d946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f822  00000000  00000000  00057074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e09ba  00000000  00000000  00076896  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00157250  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000062b0  00000000  00000000  00157294  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  0015d544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000158 	.word	0x20000158
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b210 	.word	0x0800b210

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000015c 	.word	0x2000015c
 80001ec:	0800b210 	.word	0x0800b210

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000596:	2300      	movs	r3, #0
 8000598:	607b      	str	r3, [r7, #4]
 800059a:	4b10      	ldr	r3, [pc, #64]	@ (80005dc <MX_DMA_Init+0x4c>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059e:	4a0f      	ldr	r2, [pc, #60]	@ (80005dc <MX_DMA_Init+0x4c>)
 80005a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005a6:	4b0d      	ldr	r3, [pc, #52]	@ (80005dc <MX_DMA_Init+0x4c>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005ae:	607b      	str	r3, [r7, #4]
 80005b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2100      	movs	r1, #0
 80005b6:	200c      	movs	r0, #12
 80005b8:	f001 f9d1 	bl	800195e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80005bc:	200c      	movs	r0, #12
 80005be:	f001 f9ea 	bl	8001996 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80005c2:	2200      	movs	r2, #0
 80005c4:	2100      	movs	r1, #0
 80005c6:	2010      	movs	r0, #16
 80005c8:	f001 f9c9 	bl	800195e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80005cc:	2010      	movs	r0, #16
 80005ce:	f001 f9e2 	bl	8001996 <HAL_NVIC_EnableIRQ>

}
 80005d2:	bf00      	nop
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40023800 	.word	0x40023800

080005e0 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PC9   ------> RCC_MCO_2
*/
void MX_GPIO_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08a      	sub	sp, #40	@ 0x28
 80005e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e6:	f107 0314 	add.w	r3, r7, #20
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	613b      	str	r3, [r7, #16]
 80005fa:	4b37      	ldr	r3, [pc, #220]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	4a36      	ldr	r2, [pc, #216]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000600:	f043 0304 	orr.w	r3, r3, #4
 8000604:	6313      	str	r3, [r2, #48]	@ 0x30
 8000606:	4b34      	ldr	r3, [pc, #208]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	f003 0304 	and.w	r3, r3, #4
 800060e:	613b      	str	r3, [r7, #16]
 8000610:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	60fb      	str	r3, [r7, #12]
 8000616:	4b30      	ldr	r3, [pc, #192]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	4a2f      	ldr	r2, [pc, #188]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 800061c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000620:	6313      	str	r3, [r2, #48]	@ 0x30
 8000622:	4b2d      	ldr	r3, [pc, #180]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062e:	2300      	movs	r3, #0
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	4b29      	ldr	r3, [pc, #164]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000636:	4a28      	ldr	r2, [pc, #160]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000638:	f043 0301 	orr.w	r3, r3, #1
 800063c:	6313      	str	r3, [r2, #48]	@ 0x30
 800063e:	4b26      	ldr	r3, [pc, #152]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000642:	f003 0301 	and.w	r3, r3, #1
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800064a:	2300      	movs	r3, #0
 800064c:	607b      	str	r3, [r7, #4]
 800064e:	4b22      	ldr	r3, [pc, #136]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000652:	4a21      	ldr	r2, [pc, #132]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 8000654:	f043 0302 	orr.w	r3, r3, #2
 8000658:	6313      	str	r3, [r2, #48]	@ 0x30
 800065a:	4b1f      	ldr	r3, [pc, #124]	@ (80006d8 <MX_GPIO_Init+0xf8>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065e:	f003 0302 	and.w	r3, r3, #2
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8000666:	2200      	movs	r2, #0
 8000668:	f244 0181 	movw	r1, #16513	@ 0x4081
 800066c:	481b      	ldr	r0, [pc, #108]	@ (80006dc <MX_GPIO_Init+0xfc>)
 800066e:	f001 ff5f 	bl	8002530 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000672:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000676:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000678:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800067c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067e:	2300      	movs	r3, #0
 8000680:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	4619      	mov	r1, r3
 8000688:	4815      	ldr	r0, [pc, #84]	@ (80006e0 <MX_GPIO_Init+0x100>)
 800068a:	f001 fda5 	bl	80021d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 800068e:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000694:	2301      	movs	r3, #1
 8000696:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	2300      	movs	r3, #0
 800069a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069c:	2300      	movs	r3, #0
 800069e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a0:	f107 0314 	add.w	r3, r7, #20
 80006a4:	4619      	mov	r1, r3
 80006a6:	480d      	ldr	r0, [pc, #52]	@ (80006dc <MX_GPIO_Init+0xfc>)
 80006a8:	f001 fd96 	bl	80021d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80006ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006b2:	2302      	movs	r3, #2
 80006b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b6:	2300      	movs	r3, #0
 80006b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ba:	2300      	movs	r3, #0
 80006bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80006be:	2300      	movs	r3, #0
 80006c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006c2:	f107 0314 	add.w	r3, r7, #20
 80006c6:	4619      	mov	r1, r3
 80006c8:	4805      	ldr	r0, [pc, #20]	@ (80006e0 <MX_GPIO_Init+0x100>)
 80006ca:	f001 fd85 	bl	80021d8 <HAL_GPIO_Init>

}
 80006ce:	bf00      	nop
 80006d0:	3728      	adds	r7, #40	@ 0x28
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40023800 	.word	0x40023800
 80006dc:	40020400 	.word	0x40020400
 80006e0:	40020800 	.word	0x40020800

080006e4 <_write>:

/* USER CODE BEGIN PV */

extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);

int _write(int file, char *ptr, int len){
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
    // CDC_Transmit_FS(ptr, len);
    Q_Write(&USB_TX_Q, ptr, len);
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	b29b      	uxth	r3, r3
 80006f4:	461a      	mov	r2, r3
 80006f6:	68b9      	ldr	r1, [r7, #8]
 80006f8:	4803      	ldr	r0, [pc, #12]	@ (8000708 <_write+0x24>)
 80006fa:	f000 f8e0 	bl	80008be <Q_Write>
    // User_CDC_Transmit_FS(ptr, len);
    return (len);
 80006fe:	687b      	ldr	r3, [r7, #4]
}
 8000700:	4618      	mov	r0, r3
 8000702:	3710      	adds	r7, #16
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	20000ad4 	.word	0x20000ad4

0800070c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000710:	f000 ff9e 	bl	8001650 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000714:	f000 f83e 	bl	8000794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000718:	f7ff ff62 	bl	80005e0 <MX_GPIO_Init>
  MX_DMA_Init();
 800071c:	f7ff ff38 	bl	8000590 <MX_DMA_Init>
  MX_TIM1_Init();
 8000720:	f000 fc40 	bl	8000fa4 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000724:	f000 fcb6 	bl	8001094 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000728:	f000 fce0 	bl	80010ec <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 800072c:	f008 fefc 	bl	8009528 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  debug_buf_init();
 8000730:	f000 fe1e 	bl	8001370 <debug_buf_init>
  Q_Init(&USB_TX_Q, (uint8_t *) USB_TX_Data, 2400);
 8000734:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8000738:	490f      	ldr	r1, [pc, #60]	@ (8000778 <main+0x6c>)
 800073a:	4810      	ldr	r0, [pc, #64]	@ (800077c <main+0x70>)
 800073c:	f000 f8a0 	bl	8000880 <Q_Init>
  

  HAL_Delay(500);
 8000740:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000744:	f000 fff6 	bl	8001734 <HAL_Delay>
  // BootMessagePrint();
  // GetClockSourcePrint();

  HAL_TIM_Base_Start_IT(&htim1);
 8000748:	480d      	ldr	r0, [pc, #52]	@ (8000780 <main+0x74>)
 800074a:	f003 fec5 	bl	80044d8 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_DMA(&huart2, (uint8_t *) uart2_rx_buf, UART_RXDATA_MAX);
 800074e:	2201      	movs	r2, #1
 8000750:	490c      	ldr	r1, [pc, #48]	@ (8000784 <main+0x78>)
 8000752:	480d      	ldr	r0, [pc, #52]	@ (8000788 <main+0x7c>)
 8000754:	f004 fb36 	bl	8004dc4 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart3, (uint8_t *) uart3_rx_buf, UART_RXDATA_MAX);
 8000758:	2201      	movs	r2, #1
 800075a:	490c      	ldr	r1, [pc, #48]	@ (800078c <main+0x80>)
 800075c:	480c      	ldr	r0, [pc, #48]	@ (8000790 <main+0x84>)
 800075e:	f004 fb31 	bl	8004dc4 <HAL_UART_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    GPIO_Proc();
 8000762:	f000 fdff 	bl	8001364 <GPIO_Proc>
    USB_CDC_Proc();
 8000766:	f000 febf 	bl	80014e8 <USB_CDC_Proc>
    USB_CDC_RX_Proc();
 800076a:	f000 fed7 	bl	800151c <USB_CDC_RX_Proc>
    UART_RX_Proc();
 800076e:	f000 fe9f 	bl	80014b0 <UART_RX_Proc>
  {
 8000772:	bf00      	nop
 8000774:	e7f5      	b.n	8000762 <main+0x56>
 8000776:	bf00      	nop
 8000778:	20000174 	.word	0x20000174
 800077c:	20000ad4 	.word	0x20000ad4
 8000780:	2000144c 	.word	0x2000144c
 8000784:	200017f4 	.word	0x200017f4
 8000788:	20001494 	.word	0x20001494
 800078c:	200017f8 	.word	0x200017f8
 8000790:	200014dc 	.word	0x200014dc

08000794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b094      	sub	sp, #80	@ 0x50
 8000798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079a:	f107 0320 	add.w	r3, r7, #32
 800079e:	2230      	movs	r2, #48	@ 0x30
 80007a0:	2100      	movs	r1, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f009 fd41 	bl	800a22a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a8:	f107 030c 	add.w	r3, r7, #12
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b8:	2300      	movs	r3, #0
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	4b2b      	ldr	r3, [pc, #172]	@ (800086c <SystemClock_Config+0xd8>)
 80007be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c0:	4a2a      	ldr	r2, [pc, #168]	@ (800086c <SystemClock_Config+0xd8>)
 80007c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007c8:	4b28      	ldr	r3, [pc, #160]	@ (800086c <SystemClock_Config+0xd8>)
 80007ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007d4:	2300      	movs	r3, #0
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	4b25      	ldr	r3, [pc, #148]	@ (8000870 <SystemClock_Config+0xdc>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a24      	ldr	r2, [pc, #144]	@ (8000870 <SystemClock_Config+0xdc>)
 80007de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007e2:	6013      	str	r3, [r2, #0]
 80007e4:	4b22      	ldr	r3, [pc, #136]	@ (8000870 <SystemClock_Config+0xdc>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007ec:	607b      	str	r3, [r7, #4]
 80007ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007f0:	2301      	movs	r3, #1
 80007f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007f4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007f8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007fa:	2302      	movs	r3, #2
 80007fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000802:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000804:	2304      	movs	r3, #4
 8000806:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000808:	23a8      	movs	r3, #168	@ 0xa8
 800080a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800080c:	2302      	movs	r3, #2
 800080e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000810:	2307      	movs	r3, #7
 8000812:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000814:	f107 0320 	add.w	r3, r7, #32
 8000818:	4618      	mov	r0, r3
 800081a:	f003 f90d 	bl	8003a38 <HAL_RCC_OscConfig>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000824:	f000 f826 	bl	8000874 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000828:	230f      	movs	r3, #15
 800082a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082c:	2302      	movs	r3, #2
 800082e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000834:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000838:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800083a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800083e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000840:	f107 030c 	add.w	r3, r7, #12
 8000844:	2105      	movs	r1, #5
 8000846:	4618      	mov	r0, r3
 8000848:	f003 fb6e 	bl	8003f28 <HAL_RCC_ClockConfig>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000852:	f000 f80f 	bl	8000874 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_HSE, RCC_MCODIV_1);
 8000856:	2200      	movs	r2, #0
 8000858:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800085c:	2001      	movs	r0, #1
 800085e:	f003 fc49 	bl	80040f4 <HAL_RCC_MCOConfig>
}
 8000862:	bf00      	nop
 8000864:	3750      	adds	r7, #80	@ 0x50
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	40023800 	.word	0x40023800
 8000870:	40007000 	.word	0x40007000

08000874 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000878:	b672      	cpsid	i
}
 800087a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <Error_Handler+0x8>

08000880 <Q_Init>:
#include "queue.h"

void Q_Init(Q_queue_t *queue, uint8_t *data, uint16_t len){
 8000880:	b480      	push	{r7}
 8000882:	b085      	sub	sp, #20
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	4613      	mov	r3, r2
 800088c:	80fb      	strh	r3, [r7, #6]
    queue->idx_read = 0;
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	2200      	movs	r2, #0
 8000892:	809a      	strh	r2, [r3, #4]
    queue->idx_write = 0;
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	2200      	movs	r2, #0
 8000898:	805a      	strh	r2, [r3, #2]
    queue->count_full = 0;
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	2200      	movs	r2, #0
 800089e:	80da      	strh	r2, [r3, #6]
    queue->count_empty = 0;
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	2200      	movs	r2, #0
 80008a4:	811a      	strh	r2, [r3, #8]
    queue->size = len;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	88fa      	ldrh	r2, [r7, #6]
 80008aa:	801a      	strh	r2, [r3, #0]
    queue->data = data;
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	68ba      	ldr	r2, [r7, #8]
 80008b0:	60da      	str	r2, [r3, #12]
}
 80008b2:	bf00      	nop
 80008b4:	3714      	adds	r7, #20
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <Q_Write>:

void Q_Clear(Q_queue_t *queue){
    queue->idx_write = queue->idx_read;
}

bool Q_Write(Q_queue_t *queue, uint8_t *data, uint16_t len){
 80008be:	b580      	push	{r7, lr}
 80008c0:	b088      	sub	sp, #32
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	60f8      	str	r0, [r7, #12]
 80008c6:	60b9      	str	r1, [r7, #8]
 80008c8:	4613      	mov	r3, r2
 80008ca:	80fb      	strh	r3, [r7, #6]
    int empty_bytes;
    uint16_t next_idx;
    uint16_t num_first;
    bool ret = false;
 80008cc:	2300      	movs	r3, #0
 80008ce:	77fb      	strb	r3, [r7, #31]
    
    empty_bytes = Q_NumEmptyBytes(queue);  
 80008d0:	68f8      	ldr	r0, [r7, #12]
 80008d2:	f000 f8ea 	bl	8000aaa <Q_NumEmptyBytes>
 80008d6:	4603      	mov	r3, r0
 80008d8:	61bb      	str	r3, [r7, #24]
    if(empty_bytes >= len){
 80008da:	88fb      	ldrh	r3, [r7, #6]
 80008dc:	69ba      	ldr	r2, [r7, #24]
 80008de:	429a      	cmp	r2, r3
 80008e0:	db44      	blt.n	800096c <Q_Write+0xae>
        next_idx = queue->idx_write + len;
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80008e8:	b29a      	uxth	r2, r3
 80008ea:	88fb      	ldrh	r3, [r7, #6]
 80008ec:	4413      	add	r3, r2
 80008ee:	82fb      	strh	r3, [r7, #22]
        if(next_idx < queue->size){
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	881b      	ldrh	r3, [r3, #0]
 80008f4:	8afa      	ldrh	r2, [r7, #22]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d20b      	bcs.n	8000912 <Q_Write+0x54>
            memcpy(&(queue->data[queue->idx_write]),data,len);  //memcpy(dest,source,num)
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	68db      	ldr	r3, [r3, #12]
 80008fe:	68fa      	ldr	r2, [r7, #12]
 8000900:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8000904:	4413      	add	r3, r2
 8000906:	88fa      	ldrh	r2, [r7, #6]
 8000908:	68b9      	ldr	r1, [r7, #8]
 800090a:	4618      	mov	r0, r3
 800090c:	f009 fd2d 	bl	800a36a <memcpy>
 8000910:	e01d      	b.n	800094e <Q_Write+0x90>
        }
        else{
            num_first = queue->size-queue->idx_write;
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	881a      	ldrh	r2, [r3, #0]
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800091c:	b29b      	uxth	r3, r3
 800091e:	1ad3      	subs	r3, r2, r3
 8000920:	82bb      	strh	r3, [r7, #20]
            memcpy(&(queue->data[queue->idx_write]),data,num_first);
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	68db      	ldr	r3, [r3, #12]
 8000926:	68fa      	ldr	r2, [r7, #12]
 8000928:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 800092c:	4413      	add	r3, r2
 800092e:	8aba      	ldrh	r2, [r7, #20]
 8000930:	68b9      	ldr	r1, [r7, #8]
 8000932:	4618      	mov	r0, r3
 8000934:	f009 fd19 	bl	800a36a <memcpy>
            memcpy(&(queue->data[0]),&(data[num_first]),len-num_first);
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	68d8      	ldr	r0, [r3, #12]
 800093c:	8abb      	ldrh	r3, [r7, #20]
 800093e:	68ba      	ldr	r2, [r7, #8]
 8000940:	18d1      	adds	r1, r2, r3
 8000942:	88fa      	ldrh	r2, [r7, #6]
 8000944:	8abb      	ldrh	r3, [r7, #20]
 8000946:	1ad3      	subs	r3, r2, r3
 8000948:	461a      	mov	r2, r3
 800094a:	f009 fd0e 	bl	800a36a <memcpy>
        }        
        queue->idx_write = next_idx % queue->size;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	881a      	ldrh	r2, [r3, #0]
 8000952:	8afb      	ldrh	r3, [r7, #22]
 8000954:	fbb3 f1f2 	udiv	r1, r3, r2
 8000958:	fb01 f202 	mul.w	r2, r1, r2
 800095c:	1a9b      	subs	r3, r3, r2
 800095e:	b29b      	uxth	r3, r3
 8000960:	b21a      	sxth	r2, r3
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	805a      	strh	r2, [r3, #2]
        ret = true;        
 8000966:	2301      	movs	r3, #1
 8000968:	77fb      	strb	r3, [r7, #31]
 800096a:	e00e      	b.n	800098a <Q_Write+0xcc>
    }
    else    queue->count_full = _upperlimit(queue->count_full+1,0xFFFF);      
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	88db      	ldrh	r3, [r3, #6]
 8000970:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000974:	4293      	cmp	r3, r2
 8000976:	d004      	beq.n	8000982 <Q_Write+0xc4>
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	88db      	ldrh	r3, [r3, #6]
 800097c:	3301      	adds	r3, #1
 800097e:	b29a      	uxth	r2, r3
 8000980:	e001      	b.n	8000986 <Q_Write+0xc8>
 8000982:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	80da      	strh	r2, [r3, #6]
    return ret;    
 800098a:	7ffb      	ldrb	r3, [r7, #31]
}
 800098c:	4618      	mov	r0, r3
 800098e:	3720      	adds	r7, #32
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}

08000994 <Q_Read>:
    }
    else    queue->count_full = _upperlimit(queue->count_full+1,0xFFFF);
    return ret;    
}

bool Q_Read(Q_queue_t *queue, uint8_t *data, uint16_t len){
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	4613      	mov	r3, r2
 80009a0:	80fb      	strh	r3, [r7, #6]
    bool ret;
    uint16_t next_idx;
    uint16_t num_first;

    if(Q_NumContents(queue) >= len){
 80009a2:	68f8      	ldr	r0, [r7, #12]
 80009a4:	f000 f864 	bl	8000a70 <Q_NumContents>
 80009a8:	4603      	mov	r3, r0
 80009aa:	461a      	mov	r2, r3
 80009ac:	88fb      	ldrh	r3, [r7, #6]
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d848      	bhi.n	8000a44 <Q_Read+0xb0>
        next_idx = queue->idx_read + len;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80009b8:	b29a      	uxth	r2, r3
 80009ba:	88fb      	ldrh	r3, [r7, #6]
 80009bc:	4413      	add	r3, r2
 80009be:	82bb      	strh	r3, [r7, #20]
        if(next_idx < queue->size){
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	881b      	ldrh	r3, [r3, #0]
 80009c4:	8aba      	ldrh	r2, [r7, #20]
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d20b      	bcs.n	80009e2 <Q_Read+0x4e>
            memcpy(data,&(queue->data[queue->idx_read]),len);  //memcpy(dest,source,num)
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	68db      	ldr	r3, [r3, #12]
 80009ce:	68fa      	ldr	r2, [r7, #12]
 80009d0:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80009d4:	4413      	add	r3, r2
 80009d6:	88fa      	ldrh	r2, [r7, #6]
 80009d8:	4619      	mov	r1, r3
 80009da:	68b8      	ldr	r0, [r7, #8]
 80009dc:	f009 fcc5 	bl	800a36a <memcpy>
 80009e0:	e01d      	b.n	8000a1e <Q_Read+0x8a>
        }
        else{
            num_first = queue->size-queue->idx_read;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	881a      	ldrh	r2, [r3, #0]
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80009ec:	b29b      	uxth	r3, r3
 80009ee:	1ad3      	subs	r3, r2, r3
 80009f0:	827b      	strh	r3, [r7, #18]
            memcpy(data,&(queue->data[queue->idx_read]),num_first);  //memcpy(dest,source,num)
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	68db      	ldr	r3, [r3, #12]
 80009f6:	68fa      	ldr	r2, [r7, #12]
 80009f8:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80009fc:	4413      	add	r3, r2
 80009fe:	8a7a      	ldrh	r2, [r7, #18]
 8000a00:	4619      	mov	r1, r3
 8000a02:	68b8      	ldr	r0, [r7, #8]
 8000a04:	f009 fcb1 	bl	800a36a <memcpy>
            memcpy(&(data[num_first]),&(queue->data[0]),len-num_first);
 8000a08:	8a7b      	ldrh	r3, [r7, #18]
 8000a0a:	68ba      	ldr	r2, [r7, #8]
 8000a0c:	18d0      	adds	r0, r2, r3
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	68d9      	ldr	r1, [r3, #12]
 8000a12:	88fa      	ldrh	r2, [r7, #6]
 8000a14:	8a7b      	ldrh	r3, [r7, #18]
 8000a16:	1ad3      	subs	r3, r2, r3
 8000a18:	461a      	mov	r2, r3
 8000a1a:	f009 fca6 	bl	800a36a <memcpy>
        }        
        queue->idx_read = (queue->idx_read+len)%queue->size;
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000a24:	461a      	mov	r2, r3
 8000a26:	88fb      	ldrh	r3, [r7, #6]
 8000a28:	4413      	add	r3, r2
 8000a2a:	68fa      	ldr	r2, [r7, #12]
 8000a2c:	8812      	ldrh	r2, [r2, #0]
 8000a2e:	fb93 f1f2 	sdiv	r1, r3, r2
 8000a32:	fb01 f202 	mul.w	r2, r1, r2
 8000a36:	1a9b      	subs	r3, r3, r2
 8000a38:	b21a      	sxth	r2, r3
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	809a      	strh	r2, [r3, #4]
        ret = true;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	75fb      	strb	r3, [r7, #23]
 8000a42:	e010      	b.n	8000a66 <Q_Read+0xd2>
    }
    else{
        queue->count_empty = _upperlimit(queue->count_empty+1,0xFFFF);
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	891b      	ldrh	r3, [r3, #8]
 8000a48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	d004      	beq.n	8000a5a <Q_Read+0xc6>
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	891b      	ldrh	r3, [r3, #8]
 8000a54:	3301      	adds	r3, #1
 8000a56:	b29a      	uxth	r2, r3
 8000a58:	e001      	b.n	8000a5e <Q_Read+0xca>
 8000a5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	811a      	strh	r2, [r3, #8]
        ret = false;
 8000a62:	2300      	movs	r3, #0
 8000a64:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8000a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3718      	adds	r7, #24
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <Q_NumContents>:
    else    queue->count_empty = _upperlimit(queue->count_empty+1,0xFFFF);
    return ret;
}


uint16_t Q_NumContents(Q_queue_t *queue){
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
    return (uint16_t)((queue->size + queue->idx_write - queue->idx_read)%(queue->size));    
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000a84:	4413      	add	r3, r2
 8000a86:	687a      	ldr	r2, [r7, #4]
 8000a88:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000a8c:	1a9b      	subs	r3, r3, r2
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	8812      	ldrh	r2, [r2, #0]
 8000a92:	fb93 f1f2 	sdiv	r1, r3, r2
 8000a96:	fb01 f202 	mul.w	r2, r1, r2
 8000a9a:	1a9b      	subs	r3, r3, r2
 8000a9c:	b29b      	uxth	r3, r3
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr

08000aaa <Q_NumEmptyBytes>:

uint16_t Q_NumEmptyBytes(Q_queue_t *queue){
 8000aaa:	b590      	push	{r4, r7, lr}
 8000aac:	b083      	sub	sp, #12
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
    return queue->size - (int)Q_NumContents(queue) - 1;
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	881c      	ldrh	r4, [r3, #0]
 8000ab6:	6878      	ldr	r0, [r7, #4]
 8000ab8:	f7ff ffda 	bl	8000a70 <Q_NumContents>
 8000abc:	4603      	mov	r3, r0
 8000abe:	1ae3      	subs	r3, r4, r3
 8000ac0:	b29b      	uxth	r3, r3
 8000ac2:	3b01      	subs	r3, #1
 8000ac4:	b29b      	uxth	r3, r3
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd90      	pop	{r4, r7, pc}
	...

08000ad0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b10      	ldr	r3, [pc, #64]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ade:	4a0f      	ldr	r2, [pc, #60]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000ae0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ae4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afa:	4a08      	ldr	r2, [pc, #32]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	40023800 	.word	0x40023800

08000b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <NMI_Handler+0x4>

08000b28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <HardFault_Handler+0x4>

08000b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <MemManage_Handler+0x4>

08000b38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <BusFault_Handler+0x4>

08000b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <UsageFault_Handler+0x4>

08000b48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr

08000b56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr

08000b72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b76:	f000 fdbd 	bl	80016f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
	...

08000b80 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000b84:	4802      	ldr	r0, [pc, #8]	@ (8000b90 <DMA1_Stream1_IRQHandler+0x10>)
 8000b86:	f001 f8bd 	bl	8001d04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20001584 	.word	0x20001584

08000b94 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000b98:	4802      	ldr	r0, [pc, #8]	@ (8000ba4 <DMA1_Stream5_IRQHandler+0x10>)
 8000b9a:	f001 f8b3 	bl	8001d04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	20001524 	.word	0x20001524

08000ba8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000bac:	4802      	ldr	r0, [pc, #8]	@ (8000bb8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000bae:	f003 fd03 	bl	80045b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	2000144c 	.word	0x2000144c

08000bbc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bc0:	4802      	ldr	r0, [pc, #8]	@ (8000bcc <USART2_IRQHandler+0x10>)
 8000bc2:	f004 f925 	bl	8004e10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	20001494 	.word	0x20001494

08000bd0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000bd4:	4802      	ldr	r0, [pc, #8]	@ (8000be0 <OTG_FS_IRQHandler+0x10>)
 8000bd6:	f001 fe22 	bl	800281e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	200034c0 	.word	0x200034c0

08000be4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  uint16_t num = 0;
 8000bec:	2300      	movs	r3, #0
 8000bee:	81fb      	strh	r3, [r7, #14]
  
  if ((num = Q_NumContents(&USB_TX_Q)) > 0 )
 8000bf0:	4818      	ldr	r0, [pc, #96]	@ (8000c54 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000bf2:	f7ff ff3d 	bl	8000a70 <Q_NumContents>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	81fb      	strh	r3, [r7, #14]
 8000bfa:	89fb      	ldrh	r3, [r7, #14]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d016      	beq.n	8000c2e <HAL_TIM_PeriodElapsedCallback+0x4a>
  {
    if (CDC_Transmit_Is_Busy() != USBD_BUSY)
 8000c00:	f008 fda0 	bl	8009744 <CDC_Transmit_Is_Busy>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d011      	beq.n	8000c2e <HAL_TIM_PeriodElapsedCallback+0x4a>
    {
      queDataNum += num;
 8000c0a:	4b13      	ldr	r3, [pc, #76]	@ (8000c58 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000c0c:	881a      	ldrh	r2, [r3, #0]
 8000c0e:	89fb      	ldrh	r3, [r7, #14]
 8000c10:	4413      	add	r3, r2
 8000c12:	b29a      	uxth	r2, r3
 8000c14:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000c16:	801a      	strh	r2, [r3, #0]

      Q_Read(&USB_TX_Q, (uint8_t *)queData, num);
 8000c18:	89fb      	ldrh	r3, [r7, #14]
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	490f      	ldr	r1, [pc, #60]	@ (8000c5c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000c1e:	480d      	ldr	r0, [pc, #52]	@ (8000c54 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000c20:	f7ff feb8 	bl	8000994 <Q_Read>

      CDC_Transmit_FS(queData, num);
 8000c24:	89fb      	ldrh	r3, [r7, #14]
 8000c26:	4619      	mov	r1, r3
 8000c28:	480c      	ldr	r0, [pc, #48]	@ (8000c5c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000c2a:	f008 fd49 	bl	80096c0 <CDC_Transmit_FS>
    }
  }

  TIM1_CNT_1++;
 8000c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c60 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	3301      	adds	r3, #1
 8000c34:	4a0a      	ldr	r2, [pc, #40]	@ (8000c60 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000c36:	6013      	str	r3, [r2, #0]
  TIM1_CNT_2++;
 8000c38:	4b0a      	ldr	r3, [pc, #40]	@ (8000c64 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	4a09      	ldr	r2, [pc, #36]	@ (8000c64 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000c40:	6013      	str	r3, [r2, #0]
  TIM1_CNT_3++;
 8000c42:	4b09      	ldr	r3, [pc, #36]	@ (8000c68 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	3301      	adds	r3, #1
 8000c48:	4a07      	ldr	r2, [pc, #28]	@ (8000c68 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000c4a:	6013      	str	r3, [r2, #0]
}
 8000c4c:	bf00      	nop
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000ad4 	.word	0x20000ad4
 8000c58:	20001444 	.word	0x20001444
 8000c5c:	20000ae4 	.word	0x20000ae4
 8000c60:	200015e4 	.word	0x200015e4
 8000c64:	200015e8 	.word	0x200015e8
 8000c68:	200015ec 	.word	0x200015ec

08000c6c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  if (!Rx_Start_flag)
 8000c74:	4b46      	ldr	r3, [pc, #280]	@ (8000d90 <HAL_UART_RxCpltCallback+0x124>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d104      	bne.n	8000c86 <HAL_UART_RxCpltCallback+0x1a>
  {
    Rx_Start_flag = 1;
 8000c7c:	4b44      	ldr	r3, [pc, #272]	@ (8000d90 <HAL_UART_RxCpltCallback+0x124>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	701a      	strb	r2, [r3, #0]
    debug_buf_init();
 8000c82:	f000 fb75 	bl	8001370 <debug_buf_init>
  }

  /* Prevent unused argument(s) compilation warning */
  if (huart->Instance == USART2)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a42      	ldr	r2, [pc, #264]	@ (8000d94 <HAL_UART_RxCpltCallback+0x128>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d115      	bne.n	8000cbc <HAL_UART_RxCpltCallback+0x50>
    // if (TIM1_CNT_3 >= 1000)
    // {
    //   TIM1_CNT_3 = 0;

    // uart2_rxcpltcallback_cnt++;
    debug_buf_write(1, USART2->DR);
 8000c90:	4b40      	ldr	r3, [pc, #256]	@ (8000d94 <HAL_UART_RxCpltCallback+0x128>)
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	4619      	mov	r1, r3
 8000c98:	2001      	movs	r0, #1
 8000c9a:	f000 fb85 	bl	80013a8 <debug_buf_write>

    // uart2_rx_flag = 1;

    uart2_rx_index = (UART_RXDATA_MAX - hdma_usart2_rx.Instance->NDTR);
 8000c9e:	4b3e      	ldr	r3, [pc, #248]	@ (8000d98 <HAL_UART_RxCpltCallback+0x12c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	f1c3 0301 	rsb	r3, r3, #1
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	4b3b      	ldr	r3, [pc, #236]	@ (8000d9c <HAL_UART_RxCpltCallback+0x130>)
 8000cae:	801a      	strh	r2, [r3, #0]

    HAL_UART_Receive_DMA(&huart2, uart2_rx_buf, UART_RXDATA_MAX);
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	493b      	ldr	r1, [pc, #236]	@ (8000da0 <HAL_UART_RxCpltCallback+0x134>)
 8000cb4:	483b      	ldr	r0, [pc, #236]	@ (8000da4 <HAL_UART_RxCpltCallback+0x138>)
 8000cb6:	f004 f885 	bl	8004dc4 <HAL_UART_Receive_DMA>
 8000cba:	e019      	b.n	8000cf0 <HAL_UART_RxCpltCallback+0x84>
      
      // HAL_UART_Receive_DMA(&huart2, uart2_rx_buf, UART_RXDATA_MAX);

    #endif
  }
  else if (huart->Instance == USART3)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a39      	ldr	r2, [pc, #228]	@ (8000da8 <HAL_UART_RxCpltCallback+0x13c>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d114      	bne.n	8000cf0 <HAL_UART_RxCpltCallback+0x84>
  {
    // uart3_rx_flag = 1;
    // uart2_rxcpltcallback_cnt++;
    debug_buf_write(2, USART3->DR);
 8000cc6:	4b38      	ldr	r3, [pc, #224]	@ (8000da8 <HAL_UART_RxCpltCallback+0x13c>)
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	4619      	mov	r1, r3
 8000cce:	2002      	movs	r0, #2
 8000cd0:	f000 fb6a 	bl	80013a8 <debug_buf_write>

    // uart2_rx_flag = 1;

    uart3_rx_index = (UART_RXDATA_MAX - hdma_usart3_rx.Instance->NDTR);
 8000cd4:	4b35      	ldr	r3, [pc, #212]	@ (8000dac <HAL_UART_RxCpltCallback+0x140>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	b29b      	uxth	r3, r3
 8000cdc:	f1c3 0301 	rsb	r3, r3, #1
 8000ce0:	b29a      	uxth	r2, r3
 8000ce2:	4b33      	ldr	r3, [pc, #204]	@ (8000db0 <HAL_UART_RxCpltCallback+0x144>)
 8000ce4:	801a      	strh	r2, [r3, #0]
    
    HAL_UART_Receive_DMA(&huart3, uart3_rx_buf, UART_RXDATA_MAX);
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	4932      	ldr	r1, [pc, #200]	@ (8000db4 <HAL_UART_RxCpltCallback+0x148>)
 8000cea:	4833      	ldr	r0, [pc, #204]	@ (8000db8 <HAL_UART_RxCpltCallback+0x14c>)
 8000cec:	f004 f86a 	bl	8004dc4 <HAL_UART_Receive_DMA>
  }

  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_ORE))
 8000cf0:	4b2c      	ldr	r3, [pc, #176]	@ (8000da4 <HAL_UART_RxCpltCallback+0x138>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f003 0308 	and.w	r3, r3, #8
 8000cfa:	2b08      	cmp	r3, #8
 8000cfc:	d10b      	bne.n	8000d16 <HAL_UART_RxCpltCallback+0xaa>
  {
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 8000cfe:	2300      	movs	r3, #0
 8000d00:	617b      	str	r3, [r7, #20]
 8000d02:	4b28      	ldr	r3, [pc, #160]	@ (8000da4 <HAL_UART_RxCpltCallback+0x138>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	617b      	str	r3, [r7, #20]
 8000d0a:	4b26      	ldr	r3, [pc, #152]	@ (8000da4 <HAL_UART_RxCpltCallback+0x138>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	617b      	str	r3, [r7, #20]
 8000d12:	697b      	ldr	r3, [r7, #20]
  }
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_FE))
  {
    __HAL_UART_CLEAR_FEFLAG(&huart3);
  }
}
 8000d14:	e037      	b.n	8000d86 <HAL_UART_RxCpltCallback+0x11a>
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_ORE))
 8000d16:	4b28      	ldr	r3, [pc, #160]	@ (8000db8 <HAL_UART_RxCpltCallback+0x14c>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f003 0308 	and.w	r3, r3, #8
 8000d20:	2b08      	cmp	r3, #8
 8000d22:	d10b      	bne.n	8000d3c <HAL_UART_RxCpltCallback+0xd0>
    __HAL_UART_CLEAR_OREFLAG(&huart3);
 8000d24:	2300      	movs	r3, #0
 8000d26:	613b      	str	r3, [r7, #16]
 8000d28:	4b23      	ldr	r3, [pc, #140]	@ (8000db8 <HAL_UART_RxCpltCallback+0x14c>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	613b      	str	r3, [r7, #16]
 8000d30:	4b21      	ldr	r3, [pc, #132]	@ (8000db8 <HAL_UART_RxCpltCallback+0x14c>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	613b      	str	r3, [r7, #16]
 8000d38:	693b      	ldr	r3, [r7, #16]
}
 8000d3a:	e024      	b.n	8000d86 <HAL_UART_RxCpltCallback+0x11a>
  else if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_FE))
 8000d3c:	4b19      	ldr	r3, [pc, #100]	@ (8000da4 <HAL_UART_RxCpltCallback+0x138>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 0302 	and.w	r3, r3, #2
 8000d46:	2b02      	cmp	r3, #2
 8000d48:	d10b      	bne.n	8000d62 <HAL_UART_RxCpltCallback+0xf6>
    __HAL_UART_CLEAR_FEFLAG(&huart2);
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60fb      	str	r3, [r7, #12]
 8000d4e:	4b15      	ldr	r3, [pc, #84]	@ (8000da4 <HAL_UART_RxCpltCallback+0x138>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	60fb      	str	r3, [r7, #12]
 8000d56:	4b13      	ldr	r3, [pc, #76]	@ (8000da4 <HAL_UART_RxCpltCallback+0x138>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	60fb      	str	r3, [r7, #12]
 8000d5e:	68fb      	ldr	r3, [r7, #12]
}
 8000d60:	e011      	b.n	8000d86 <HAL_UART_RxCpltCallback+0x11a>
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_FE))
 8000d62:	4b15      	ldr	r3, [pc, #84]	@ (8000db8 <HAL_UART_RxCpltCallback+0x14c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f003 0302 	and.w	r3, r3, #2
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d10a      	bne.n	8000d86 <HAL_UART_RxCpltCallback+0x11a>
    __HAL_UART_CLEAR_FEFLAG(&huart3);
 8000d70:	2300      	movs	r3, #0
 8000d72:	60bb      	str	r3, [r7, #8]
 8000d74:	4b10      	ldr	r3, [pc, #64]	@ (8000db8 <HAL_UART_RxCpltCallback+0x14c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	60bb      	str	r3, [r7, #8]
 8000d7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000db8 <HAL_UART_RxCpltCallback+0x14c>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	60bb      	str	r3, [r7, #8]
 8000d84:	68bb      	ldr	r3, [r7, #8]
}
 8000d86:	bf00      	nop
 8000d88:	3718      	adds	r7, #24
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	20001446 	.word	0x20001446
 8000d94:	40004400 	.word	0x40004400
 8000d98:	20001524 	.word	0x20001524
 8000d9c:	200017fa 	.word	0x200017fa
 8000da0:	200017f4 	.word	0x200017f4
 8000da4:	20001494 	.word	0x20001494
 8000da8:	40004800 	.word	0x40004800
 8000dac:	20001584 	.word	0x20001584
 8000db0:	200017fc 	.word	0x200017fc
 8000db4:	200017f8 	.word	0x200017f8
 8000db8:	200014dc 	.word	0x200014dc

08000dbc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b087      	sub	sp, #28
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_ORE))
 8000dc4:	4b28      	ldr	r3, [pc, #160]	@ (8000e68 <HAL_UART_ErrorCallback+0xac>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f003 0308 	and.w	r3, r3, #8
 8000dce:	2b08      	cmp	r3, #8
 8000dd0:	d10b      	bne.n	8000dea <HAL_UART_ErrorCallback+0x2e>
  {
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	617b      	str	r3, [r7, #20]
 8000dd6:	4b24      	ldr	r3, [pc, #144]	@ (8000e68 <HAL_UART_ErrorCallback+0xac>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	617b      	str	r3, [r7, #20]
 8000dde:	4b22      	ldr	r3, [pc, #136]	@ (8000e68 <HAL_UART_ErrorCallback+0xac>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	617b      	str	r3, [r7, #20]
 8000de6:	697b      	ldr	r3, [r7, #20]
  }
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_FE))
  {
    __HAL_UART_CLEAR_FEFLAG(&huart3);
  }
}
 8000de8:	e037      	b.n	8000e5a <HAL_UART_ErrorCallback+0x9e>
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_ORE))
 8000dea:	4b20      	ldr	r3, [pc, #128]	@ (8000e6c <HAL_UART_ErrorCallback+0xb0>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f003 0308 	and.w	r3, r3, #8
 8000df4:	2b08      	cmp	r3, #8
 8000df6:	d10b      	bne.n	8000e10 <HAL_UART_ErrorCallback+0x54>
    __HAL_UART_CLEAR_OREFLAG(&huart3);
 8000df8:	2300      	movs	r3, #0
 8000dfa:	613b      	str	r3, [r7, #16]
 8000dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e6c <HAL_UART_ErrorCallback+0xb0>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	613b      	str	r3, [r7, #16]
 8000e04:	4b19      	ldr	r3, [pc, #100]	@ (8000e6c <HAL_UART_ErrorCallback+0xb0>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	613b      	str	r3, [r7, #16]
 8000e0c:	693b      	ldr	r3, [r7, #16]
}
 8000e0e:	e024      	b.n	8000e5a <HAL_UART_ErrorCallback+0x9e>
  else if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_FE))
 8000e10:	4b15      	ldr	r3, [pc, #84]	@ (8000e68 <HAL_UART_ErrorCallback+0xac>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f003 0302 	and.w	r3, r3, #2
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	d10b      	bne.n	8000e36 <HAL_UART_ErrorCallback+0x7a>
    __HAL_UART_CLEAR_FEFLAG(&huart2);
 8000e1e:	2300      	movs	r3, #0
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	4b11      	ldr	r3, [pc, #68]	@ (8000e68 <HAL_UART_ErrorCallback+0xac>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	60fb      	str	r3, [r7, #12]
 8000e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e68 <HAL_UART_ErrorCallback+0xac>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	60fb      	str	r3, [r7, #12]
 8000e32:	68fb      	ldr	r3, [r7, #12]
}
 8000e34:	e011      	b.n	8000e5a <HAL_UART_ErrorCallback+0x9e>
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_FE))
 8000e36:	4b0d      	ldr	r3, [pc, #52]	@ (8000e6c <HAL_UART_ErrorCallback+0xb0>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f003 0302 	and.w	r3, r3, #2
 8000e40:	2b02      	cmp	r3, #2
 8000e42:	d10a      	bne.n	8000e5a <HAL_UART_ErrorCallback+0x9e>
    __HAL_UART_CLEAR_FEFLAG(&huart3);
 8000e44:	2300      	movs	r3, #0
 8000e46:	60bb      	str	r3, [r7, #8]
 8000e48:	4b08      	ldr	r3, [pc, #32]	@ (8000e6c <HAL_UART_ErrorCallback+0xb0>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	60bb      	str	r3, [r7, #8]
 8000e50:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <HAL_UART_ErrorCallback+0xb0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	60bb      	str	r3, [r7, #8]
 8000e58:	68bb      	ldr	r3, [r7, #8]
}
 8000e5a:	bf00      	nop
 8000e5c:	371c      	adds	r7, #28
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	20001494 	.word	0x20001494
 8000e6c:	200014dc 	.word	0x200014dc

08000e70 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	617b      	str	r3, [r7, #20]
 8000e80:	e00a      	b.n	8000e98 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e82:	f3af 8000 	nop.w
 8000e86:	4601      	mov	r1, r0
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	1c5a      	adds	r2, r3, #1
 8000e8c:	60ba      	str	r2, [r7, #8]
 8000e8e:	b2ca      	uxtb	r2, r1
 8000e90:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	3301      	adds	r3, #1
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	697a      	ldr	r2, [r7, #20]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	dbf0      	blt.n	8000e82 <_read+0x12>
  }

  return len;
 8000ea0:	687b      	ldr	r3, [r7, #4]
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3718      	adds	r7, #24
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <_close>:
  }
  return len;
}

int _close(int file)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	b083      	sub	sp, #12
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000eb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	b083      	sub	sp, #12
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ed2:	605a      	str	r2, [r3, #4]
  return 0;
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <_isatty>:

int _isatty(int file)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	b083      	sub	sp, #12
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eea:	2301      	movs	r3, #1
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	60f8      	str	r0, [r7, #12]
 8000f00:	60b9      	str	r1, [r7, #8]
 8000f02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
	...

08000f14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f1c:	4a14      	ldr	r2, [pc, #80]	@ (8000f70 <_sbrk+0x5c>)
 8000f1e:	4b15      	ldr	r3, [pc, #84]	@ (8000f74 <_sbrk+0x60>)
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f28:	4b13      	ldr	r3, [pc, #76]	@ (8000f78 <_sbrk+0x64>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d102      	bne.n	8000f36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f30:	4b11      	ldr	r3, [pc, #68]	@ (8000f78 <_sbrk+0x64>)
 8000f32:	4a12      	ldr	r2, [pc, #72]	@ (8000f7c <_sbrk+0x68>)
 8000f34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f36:	4b10      	ldr	r3, [pc, #64]	@ (8000f78 <_sbrk+0x64>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d207      	bcs.n	8000f54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f44:	f009 f9e4 	bl	800a310 <__errno>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	220c      	movs	r2, #12
 8000f4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f52:	e009      	b.n	8000f68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f54:	4b08      	ldr	r3, [pc, #32]	@ (8000f78 <_sbrk+0x64>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f5a:	4b07      	ldr	r3, [pc, #28]	@ (8000f78 <_sbrk+0x64>)
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4413      	add	r3, r2
 8000f62:	4a05      	ldr	r2, [pc, #20]	@ (8000f78 <_sbrk+0x64>)
 8000f64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f66:	68fb      	ldr	r3, [r7, #12]
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3718      	adds	r7, #24
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20030000 	.word	0x20030000
 8000f74:	00000400 	.word	0x00000400
 8000f78:	20001448 	.word	0x20001448
 8000f7c:	20003d10 	.word	0x20003d10

08000f80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f84:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <SystemInit+0x20>)
 8000f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f8a:	4a05      	ldr	r2, [pc, #20]	@ (8000fa0 <SystemInit+0x20>)
 8000f8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000faa:	f107 0308 	add.w	r3, r7, #8
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	605a      	str	r2, [r3, #4]
 8000fb4:	609a      	str	r2, [r3, #8]
 8000fb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fb8:	463b      	mov	r3, r7
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fc0:	4b1e      	ldr	r3, [pc, #120]	@ (800103c <MX_TIM1_Init+0x98>)
 8000fc2:	4a1f      	ldr	r2, [pc, #124]	@ (8001040 <MX_TIM1_Init+0x9c>)
 8000fc4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 999;
 8000fc6:	4b1d      	ldr	r3, [pc, #116]	@ (800103c <MX_TIM1_Init+0x98>)
 8000fc8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fcc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fce:	4b1b      	ldr	r3, [pc, #108]	@ (800103c <MX_TIM1_Init+0x98>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 168-1;
 8000fd4:	4b19      	ldr	r3, [pc, #100]	@ (800103c <MX_TIM1_Init+0x98>)
 8000fd6:	22a7      	movs	r2, #167	@ 0xa7
 8000fd8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fda:	4b18      	ldr	r3, [pc, #96]	@ (800103c <MX_TIM1_Init+0x98>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fe0:	4b16      	ldr	r3, [pc, #88]	@ (800103c <MX_TIM1_Init+0x98>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fe6:	4b15      	ldr	r3, [pc, #84]	@ (800103c <MX_TIM1_Init+0x98>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fec:	4813      	ldr	r0, [pc, #76]	@ (800103c <MX_TIM1_Init+0x98>)
 8000fee:	f003 fa23 	bl	8004438 <HAL_TIM_Base_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000ff8:	f7ff fc3c 	bl	8000874 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ffc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001000:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	4619      	mov	r1, r3
 8001008:	480c      	ldr	r0, [pc, #48]	@ (800103c <MX_TIM1_Init+0x98>)
 800100a:	f003 fbc5 	bl	8004798 <HAL_TIM_ConfigClockSource>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001014:	f7ff fc2e 	bl	8000874 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001018:	2300      	movs	r3, #0
 800101a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800101c:	2300      	movs	r3, #0
 800101e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001020:	463b      	mov	r3, r7
 8001022:	4619      	mov	r1, r3
 8001024:	4805      	ldr	r0, [pc, #20]	@ (800103c <MX_TIM1_Init+0x98>)
 8001026:	f003 fded 	bl	8004c04 <HAL_TIMEx_MasterConfigSynchronization>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001030:	f7ff fc20 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001034:	bf00      	nop
 8001036:	3718      	adds	r7, #24
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	2000144c 	.word	0x2000144c
 8001040:	40010000 	.word	0x40010000

08001044 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a0e      	ldr	r2, [pc, #56]	@ (800108c <HAL_TIM_Base_MspInit+0x48>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d115      	bne.n	8001082 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	4b0d      	ldr	r3, [pc, #52]	@ (8001090 <HAL_TIM_Base_MspInit+0x4c>)
 800105c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800105e:	4a0c      	ldr	r2, [pc, #48]	@ (8001090 <HAL_TIM_Base_MspInit+0x4c>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	6453      	str	r3, [r2, #68]	@ 0x44
 8001066:	4b0a      	ldr	r3, [pc, #40]	@ (8001090 <HAL_TIM_Base_MspInit+0x4c>)
 8001068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	2100      	movs	r1, #0
 8001076:	2019      	movs	r0, #25
 8001078:	f000 fc71 	bl	800195e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800107c:	2019      	movs	r0, #25
 800107e:	f000 fc8a 	bl	8001996 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40010000 	.word	0x40010000
 8001090:	40023800 	.word	0x40023800

08001094 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001098:	4b12      	ldr	r3, [pc, #72]	@ (80010e4 <MX_USART2_UART_Init+0x50>)
 800109a:	4a13      	ldr	r2, [pc, #76]	@ (80010e8 <MX_USART2_UART_Init+0x54>)
 800109c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 800109e:	4b11      	ldr	r3, [pc, #68]	@ (80010e4 <MX_USART2_UART_Init+0x50>)
 80010a0:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 80010a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80010a6:	4b0f      	ldr	r3, [pc, #60]	@ (80010e4 <MX_USART2_UART_Init+0x50>)
 80010a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010ac:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010ae:	4b0d      	ldr	r3, [pc, #52]	@ (80010e4 <MX_USART2_UART_Init+0x50>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80010b4:	4b0b      	ldr	r3, [pc, #44]	@ (80010e4 <MX_USART2_UART_Init+0x50>)
 80010b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010bc:	4b09      	ldr	r3, [pc, #36]	@ (80010e4 <MX_USART2_UART_Init+0x50>)
 80010be:	220c      	movs	r2, #12
 80010c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010c2:	4b08      	ldr	r3, [pc, #32]	@ (80010e4 <MX_USART2_UART_Init+0x50>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010c8:	4b06      	ldr	r3, [pc, #24]	@ (80010e4 <MX_USART2_UART_Init+0x50>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010ce:	4805      	ldr	r0, [pc, #20]	@ (80010e4 <MX_USART2_UART_Init+0x50>)
 80010d0:	f003 fe28 	bl	8004d24 <HAL_UART_Init>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 80010da:	f7ff fbcb 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	20001494 	.word	0x20001494
 80010e8:	40004400 	.word	0x40004400

080010ec <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80010f0:	4b12      	ldr	r3, [pc, #72]	@ (800113c <MX_USART3_UART_Init+0x50>)
 80010f2:	4a13      	ldr	r2, [pc, #76]	@ (8001140 <MX_USART3_UART_Init+0x54>)
 80010f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 80010f6:	4b11      	ldr	r3, [pc, #68]	@ (800113c <MX_USART3_UART_Init+0x50>)
 80010f8:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 80010fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 80010fe:	4b0f      	ldr	r3, [pc, #60]	@ (800113c <MX_USART3_UART_Init+0x50>)
 8001100:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001104:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001106:	4b0d      	ldr	r3, [pc, #52]	@ (800113c <MX_USART3_UART_Init+0x50>)
 8001108:	2200      	movs	r2, #0
 800110a:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 800110c:	4b0b      	ldr	r3, [pc, #44]	@ (800113c <MX_USART3_UART_Init+0x50>)
 800110e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001112:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001114:	4b09      	ldr	r3, [pc, #36]	@ (800113c <MX_USART3_UART_Init+0x50>)
 8001116:	220c      	movs	r2, #12
 8001118:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800111a:	4b08      	ldr	r3, [pc, #32]	@ (800113c <MX_USART3_UART_Init+0x50>)
 800111c:	2200      	movs	r2, #0
 800111e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001120:	4b06      	ldr	r3, [pc, #24]	@ (800113c <MX_USART3_UART_Init+0x50>)
 8001122:	2200      	movs	r2, #0
 8001124:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001126:	4805      	ldr	r0, [pc, #20]	@ (800113c <MX_USART3_UART_Init+0x50>)
 8001128:	f003 fdfc 	bl	8004d24 <HAL_UART_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_USART3_UART_Init+0x4a>
  {
    Error_Handler();
 8001132:	f7ff fb9f 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	200014dc 	.word	0x200014dc
 8001140:	40004800 	.word	0x40004800

08001144 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08c      	sub	sp, #48	@ 0x30
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	f107 031c 	add.w	r3, r7, #28
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a64      	ldr	r2, [pc, #400]	@ (80012f4 <HAL_UART_MspInit+0x1b0>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d162      	bne.n	800122c <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	61bb      	str	r3, [r7, #24]
 800116a:	4b63      	ldr	r3, [pc, #396]	@ (80012f8 <HAL_UART_MspInit+0x1b4>)
 800116c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116e:	4a62      	ldr	r2, [pc, #392]	@ (80012f8 <HAL_UART_MspInit+0x1b4>)
 8001170:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001174:	6413      	str	r3, [r2, #64]	@ 0x40
 8001176:	4b60      	ldr	r3, [pc, #384]	@ (80012f8 <HAL_UART_MspInit+0x1b4>)
 8001178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800117e:	61bb      	str	r3, [r7, #24]
 8001180:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
 8001186:	4b5c      	ldr	r3, [pc, #368]	@ (80012f8 <HAL_UART_MspInit+0x1b4>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118a:	4a5b      	ldr	r2, [pc, #364]	@ (80012f8 <HAL_UART_MspInit+0x1b4>)
 800118c:	f043 0301 	orr.w	r3, r3, #1
 8001190:	6313      	str	r3, [r2, #48]	@ 0x30
 8001192:	4b59      	ldr	r3, [pc, #356]	@ (80012f8 <HAL_UART_MspInit+0x1b4>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	617b      	str	r3, [r7, #20]
 800119c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800119e:	230c      	movs	r3, #12
 80011a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a2:	2302      	movs	r3, #2
 80011a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011aa:	2303      	movs	r3, #3
 80011ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011ae:	2307      	movs	r3, #7
 80011b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b2:	f107 031c 	add.w	r3, r7, #28
 80011b6:	4619      	mov	r1, r3
 80011b8:	4850      	ldr	r0, [pc, #320]	@ (80012fc <HAL_UART_MspInit+0x1b8>)
 80011ba:	f001 f80d 	bl	80021d8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80011be:	4b50      	ldr	r3, [pc, #320]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 80011c0:	4a50      	ldr	r2, [pc, #320]	@ (8001304 <HAL_UART_MspInit+0x1c0>)
 80011c2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80011c4:	4b4e      	ldr	r3, [pc, #312]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 80011c6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80011ca:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011cc:	4b4c      	ldr	r3, [pc, #304]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011d8:	4b49      	ldr	r3, [pc, #292]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 80011da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011de:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011e0:	4b47      	ldr	r3, [pc, #284]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011e6:	4b46      	ldr	r3, [pc, #280]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80011ec:	4b44      	ldr	r3, [pc, #272]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011f2:	4b43      	ldr	r3, [pc, #268]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011f8:	4b41      	ldr	r3, [pc, #260]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80011fe:	4840      	ldr	r0, [pc, #256]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 8001200:	f000 fbe8 	bl	80019d4 <HAL_DMA_Init>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800120a:	f7ff fb33 	bl	8000874 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a3b      	ldr	r2, [pc, #236]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 8001212:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001214:	4a3a      	ldr	r2, [pc, #232]	@ (8001300 <HAL_UART_MspInit+0x1bc>)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	2026      	movs	r0, #38	@ 0x26
 8001220:	f000 fb9d 	bl	800195e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001224:	2026      	movs	r0, #38	@ 0x26
 8001226:	f000 fbb6 	bl	8001996 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800122a:	e05f      	b.n	80012ec <HAL_UART_MspInit+0x1a8>
  else if(uartHandle->Instance==USART3)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a35      	ldr	r2, [pc, #212]	@ (8001308 <HAL_UART_MspInit+0x1c4>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d15a      	bne.n	80012ec <HAL_UART_MspInit+0x1a8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	4b2f      	ldr	r3, [pc, #188]	@ (80012f8 <HAL_UART_MspInit+0x1b4>)
 800123c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123e:	4a2e      	ldr	r2, [pc, #184]	@ (80012f8 <HAL_UART_MspInit+0x1b4>)
 8001240:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001244:	6413      	str	r3, [r2, #64]	@ 0x40
 8001246:	4b2c      	ldr	r3, [pc, #176]	@ (80012f8 <HAL_UART_MspInit+0x1b4>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	4b28      	ldr	r3, [pc, #160]	@ (80012f8 <HAL_UART_MspInit+0x1b4>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	4a27      	ldr	r2, [pc, #156]	@ (80012f8 <HAL_UART_MspInit+0x1b4>)
 800125c:	f043 0302 	orr.w	r3, r3, #2
 8001260:	6313      	str	r3, [r2, #48]	@ 0x30
 8001262:	4b25      	ldr	r3, [pc, #148]	@ (80012f8 <HAL_UART_MspInit+0x1b4>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800126e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001272:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001274:	2302      	movs	r3, #2
 8001276:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127c:	2303      	movs	r3, #3
 800127e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001280:	2307      	movs	r3, #7
 8001282:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001284:	f107 031c 	add.w	r3, r7, #28
 8001288:	4619      	mov	r1, r3
 800128a:	4820      	ldr	r0, [pc, #128]	@ (800130c <HAL_UART_MspInit+0x1c8>)
 800128c:	f000 ffa4 	bl	80021d8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001290:	4b1f      	ldr	r3, [pc, #124]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 8001292:	4a20      	ldr	r2, [pc, #128]	@ (8001314 <HAL_UART_MspInit+0x1d0>)
 8001294:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001296:	4b1e      	ldr	r3, [pc, #120]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 8001298:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800129c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800129e:	4b1c      	ldr	r3, [pc, #112]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012aa:	4b19      	ldr	r3, [pc, #100]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 80012ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012b0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012b2:	4b17      	ldr	r3, [pc, #92]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012b8:	4b15      	ldr	r3, [pc, #84]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80012be:	4b14      	ldr	r3, [pc, #80]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012c4:	4b12      	ldr	r3, [pc, #72]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012ca:	4b11      	ldr	r3, [pc, #68]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80012d0:	480f      	ldr	r0, [pc, #60]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 80012d2:	f000 fb7f 	bl	80019d4 <HAL_DMA_Init>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 80012dc:	f7ff faca 	bl	8000874 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4a0b      	ldr	r2, [pc, #44]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 80012e4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001310 <HAL_UART_MspInit+0x1cc>)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80012ec:	bf00      	nop
 80012ee:	3730      	adds	r7, #48	@ 0x30
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40004400 	.word	0x40004400
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40020000 	.word	0x40020000
 8001300:	20001524 	.word	0x20001524
 8001304:	40026088 	.word	0x40026088
 8001308:	40004800 	.word	0x40004800
 800130c:	40020400 	.word	0x40020400
 8001310:	20001584 	.word	0x20001584
 8001314:	40026028 	.word	0x40026028

08001318 <User_CDC_Transmit_FS>:
    sprintf(USB_CdcTxBuffer_FS, "-------------------------------------------\r\n" );
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
}

void User_CDC_Transmit_FS(uint8_t * pdata, uint16_t datalength)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	460b      	mov	r3, r1
 8001322:	807b      	strh	r3, [r7, #2]
    // while(CDC_Transmit_FS((uint8_t *) pdata, datalength) == USBD_BUSY);
    CDC_Transmit_FS((uint8_t *) pdata, datalength);
 8001324:	887b      	ldrh	r3, [r7, #2]
 8001326:	4619      	mov	r1, r3
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f008 f9c9 	bl	80096c0 <CDC_Transmit_FS>
    
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
	...

08001338 <LED_Proc>:
    LED_RED_PIN         GPIO_PIN_14
    LED_GREEN_PIN       GPIO_PIN_0
    LED_BLUE_PIN        GPIO_PIN_7
*/
static void LED_Proc (void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
    if(TIM1_CNT_1 >= 500)
 800133c:	4b07      	ldr	r3, [pc, #28]	@ (800135c <LED_Proc+0x24>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001344:	d307      	bcc.n	8001356 <LED_Proc+0x1e>
    {
        TIM1_CNT_1 = 0;
 8001346:	4b05      	ldr	r3, [pc, #20]	@ (800135c <LED_Proc+0x24>)
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
        
        HAL_GPIO_TogglePin(LED_ALL_PORT, LED_ALL_PIN);
 800134c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001350:	4803      	ldr	r0, [pc, #12]	@ (8001360 <LED_Proc+0x28>)
 8001352:	f001 f906 	bl	8002562 <HAL_GPIO_TogglePin>
    }    
}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	200015e4 	.word	0x200015e4
 8001360:	40020400 	.word	0x40020400

08001364 <GPIO_Proc>:

void GPIO_Proc (void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
    LED_Proc();
 8001368:	f7ff ffe6 	bl	8001338 <LED_Proc>
}
 800136c:	bf00      	nop
 800136e:	bd80      	pop	{r7, pc}

08001370 <debug_buf_init>:
static uint8_t cnt1, cnt2;
static int seq;
static bool flag_end;

void debug_buf_init(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
	seq = 0;
 8001374:	4b08      	ldr	r3, [pc, #32]	@ (8001398 <debug_buf_init+0x28>)
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
	cnt1 = 0;
 800137a:	4b08      	ldr	r3, [pc, #32]	@ (800139c <debug_buf_init+0x2c>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
	cnt2 = 0;
 8001380:	4b07      	ldr	r3, [pc, #28]	@ (80013a0 <debug_buf_init+0x30>)
 8001382:	2200      	movs	r2, #0
 8001384:	701a      	strb	r2, [r3, #0]
	flag_end = false;	
 8001386:	4b07      	ldr	r3, [pc, #28]	@ (80013a4 <debug_buf_init+0x34>)
 8001388:	2200      	movs	r2, #0
 800138a:	701a      	strb	r2, [r3, #0]
}
 800138c:	bf00      	nop
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	20001fd4 	.word	0x20001fd4
 800139c:	20001fd0 	.word	0x20001fd0
 80013a0:	20001fd1 	.word	0x20001fd1
 80013a4:	20001fd8 	.word	0x20001fd8

080013a8 <debug_buf_write>:

void debug_buf_write(int8_t ch, uint8_t data)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	460a      	mov	r2, r1
 80013b2:	71fb      	strb	r3, [r7, #7]
 80013b4:	4613      	mov	r3, r2
 80013b6:	71bb      	strb	r3, [r7, #6]
	uint8_t head;

	if(ch==1){
 80013b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d10d      	bne.n	80013dc <debug_buf_write+0x34>
		head = 0x80+(cnt1&0x7F);
 80013c0:	4b1e      	ldr	r3, [pc, #120]	@ (800143c <debug_buf_write+0x94>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	3b80      	subs	r3, #128	@ 0x80
 80013cc:	73fb      	strb	r3, [r7, #15]
		// head = 0x80;
		cnt1 = cnt1 + 1;			
 80013ce:	4b1b      	ldr	r3, [pc, #108]	@ (800143c <debug_buf_write+0x94>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	3301      	adds	r3, #1
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	4b19      	ldr	r3, [pc, #100]	@ (800143c <debug_buf_write+0x94>)
 80013d8:	701a      	strb	r2, [r3, #0]
 80013da:	e00a      	b.n	80013f2 <debug_buf_write+0x4a>
	}
	else{
        head= (cnt2&0x7F);
 80013dc:	4b18      	ldr	r3, [pc, #96]	@ (8001440 <debug_buf_write+0x98>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80013e4:	73fb      	strb	r3, [r7, #15]
		// head = 0x82;
		cnt2 = cnt2 + 1;			
 80013e6:	4b16      	ldr	r3, [pc, #88]	@ (8001440 <debug_buf_write+0x98>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	3301      	adds	r3, #1
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	4b14      	ldr	r3, [pc, #80]	@ (8001440 <debug_buf_write+0x98>)
 80013f0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80013f2:	b672      	cpsid	i
}
 80013f4:	bf00      	nop
	}

	__disable_irq();
	if(seq<debug_buf_size){
 80013f6:	4b13      	ldr	r3, [pc, #76]	@ (8001444 <debug_buf_write+0x9c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013fe:	da12      	bge.n	8001426 <debug_buf_write+0x7e>
		debug_buf[seq][0] = head;
 8001400:	4b10      	ldr	r3, [pc, #64]	@ (8001444 <debug_buf_write+0x9c>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4910      	ldr	r1, [pc, #64]	@ (8001448 <debug_buf_write+0xa0>)
 8001406:	7bfa      	ldrb	r2, [r7, #15]
 8001408:	f801 2013 	strb.w	r2, [r1, r3, lsl #1]
		debug_buf[seq][1] = data;
 800140c:	4b0d      	ldr	r3, [pc, #52]	@ (8001444 <debug_buf_write+0x9c>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a0d      	ldr	r2, [pc, #52]	@ (8001448 <debug_buf_write+0xa0>)
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	4413      	add	r3, r2
 8001416:	79ba      	ldrb	r2, [r7, #6]
 8001418:	705a      	strb	r2, [r3, #1]
		// seq += seq;
		seq++;
 800141a:	4b0a      	ldr	r3, [pc, #40]	@ (8001444 <debug_buf_write+0x9c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	3301      	adds	r3, #1
 8001420:	4a08      	ldr	r2, [pc, #32]	@ (8001444 <debug_buf_write+0x9c>)
 8001422:	6013      	str	r3, [r2, #0]
 8001424:	e002      	b.n	800142c <debug_buf_write+0x84>
	}
	else{
		flag_end = true;
 8001426:	4b09      	ldr	r3, [pc, #36]	@ (800144c <debug_buf_write+0xa4>)
 8001428:	2201      	movs	r2, #1
 800142a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800142c:	b662      	cpsie	i
}
 800142e:	bf00      	nop
	}	
	__enable_irq();
}
 8001430:	bf00      	nop
 8001432:	3714      	adds	r7, #20
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	20001fd0 	.word	0x20001fd0
 8001440:	20001fd1 	.word	0x20001fd1
 8001444:	20001fd4 	.word	0x20001fd4
 8001448:	20001800 	.word	0x20001800
 800144c:	20001fd8 	.word	0x20001fd8

08001450 <debug_buf_read>:


bool debug_buf_read(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
	int8_t buf[4];
	if(flag_end)
 8001456:	4b12      	ldr	r3, [pc, #72]	@ (80014a0 <debug_buf_read+0x50>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d01a      	beq.n	8001494 <debug_buf_read+0x44>
    {
		for(int i=0;i<debug_buf_size;++i){
 800145e:	2300      	movs	r3, #0
 8001460:	607b      	str	r3, [r7, #4]
 8001462:	e010      	b.n	8001486 <debug_buf_read+0x36>
			printf("%02X%02X\r\n",debug_buf[i][0],debug_buf[i][1]);
 8001464:	4a0f      	ldr	r2, [pc, #60]	@ (80014a4 <debug_buf_read+0x54>)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800146c:	4619      	mov	r1, r3
 800146e:	4a0d      	ldr	r2, [pc, #52]	@ (80014a4 <debug_buf_read+0x54>)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	4413      	add	r3, r2
 8001476:	785b      	ldrb	r3, [r3, #1]
 8001478:	461a      	mov	r2, r3
 800147a:	480b      	ldr	r0, [pc, #44]	@ (80014a8 <debug_buf_read+0x58>)
 800147c:	f008 fe60 	bl	800a140 <iprintf>
		for(int i=0;i<debug_buf_size;++i){
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3301      	adds	r3, #1
 8001484:	607b      	str	r3, [r7, #4]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800148c:	dbea      	blt.n	8001464 <debug_buf_read+0x14>
		}
        seq = 0;		
 800148e:	4b07      	ldr	r3, [pc, #28]	@ (80014ac <debug_buf_read+0x5c>)
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
	}
	return flag_end;
 8001494:	4b02      	ldr	r3, [pc, #8]	@ (80014a0 <debug_buf_read+0x50>)
 8001496:	781b      	ldrb	r3, [r3, #0]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20001fd8 	.word	0x20001fd8
 80014a4:	20001800 	.word	0x20001800
 80014a8:	0800b228 	.word	0x0800b228
 80014ac:	20001fd4 	.word	0x20001fd4

080014b0 <UART_RX_Proc>:

#if 1
void UART_RX_Proc (void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
    uint32_t i,j,k = 0;
 80014b6:	2300      	movs	r3, #0
 80014b8:	607b      	str	r3, [r7, #4]

    #if 1
    // if (uart2_rx_flag != 0)
    if (uart2_rx_flag == 0)
 80014ba:	4b09      	ldr	r3, [pc, #36]	@ (80014e0 <UART_RX_Proc+0x30>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d10a      	bne.n	80014d8 <UART_RX_Proc+0x28>
    {
        uart2_rx_flag = 0;
 80014c2:	4b07      	ldr	r3, [pc, #28]	@ (80014e0 <UART_RX_Proc+0x30>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	701a      	strb	r2, [r3, #0]
        // for (i = 0; i < UART_RXDATA_MAX; i++)
        // {
        //     debug_buf_write(1, uart2_rx_buf[i]);
        // }

        if (debug_buf_read())
 80014c8:	f7ff ffc2 	bl	8001450 <debug_buf_read>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d002      	beq.n	80014d8 <UART_RX_Proc+0x28>
        {
            flag_end = false;
 80014d2:	4b04      	ldr	r3, [pc, #16]	@ (80014e4 <UART_RX_Proc+0x34>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	701a      	strb	r2, [r3, #0]
        // hdma_usart2_rx.Instance->NDTR = UART_RXDATA_MAX;
        // __HAL_DMA_ENABLE(&hdma_usart2_rx);

        
    }
}
 80014d8:	bf00      	nop
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	200017fe 	.word	0x200017fe
 80014e4:	20001fd8 	.word	0x20001fd8

080014e8 <USB_CDC_Proc>:
/*----------------------------------------------------------------------------*/
static uint16_t count = 0;

/* USER CODE BEGIN 1 */
void USB_CDC_Proc (void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
    if (TIM1_CNT_2 >= 1000)
 80014ec:	4b09      	ldr	r3, [pc, #36]	@ (8001514 <USB_CDC_Proc+0x2c>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80014f4:	d308      	bcc.n	8001508 <USB_CDC_Proc+0x20>
    {
        TIM1_CNT_2 = 0;
 80014f6:	4b07      	ldr	r3, [pc, #28]	@ (8001514 <USB_CDC_Proc+0x2c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]

        // printf("USB CDC TEST %d\r\n", count);
        // printf("USB CDC Transmit OK.\r\n");

        count++;
 80014fc:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <USB_CDC_Proc+0x30>)
 80014fe:	881b      	ldrh	r3, [r3, #0]
 8001500:	3301      	adds	r3, #1
 8001502:	b29a      	uxth	r2, r3
 8001504:	4b04      	ldr	r3, [pc, #16]	@ (8001518 <USB_CDC_Proc+0x30>)
 8001506:	801a      	strh	r2, [r3, #0]

    //     sprintf(USB_CdcTxBuffer_FS, "-------------------------------------------\r\n" );
    //     CDC_Transmit_FS(USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
    // }
    // #endif
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	200015e8 	.word	0x200015e8
 8001518:	20001fda 	.word	0x20001fda

0800151c <USB_CDC_RX_Proc>:

void USB_CDC_RX_Proc(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
    if (USB_CdcRxBuffer_FS_cnt != NULL)
 8001520:	4b2d      	ldr	r3, [pc, #180]	@ (80015d8 <USB_CDC_RX_Proc+0xbc>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d055      	beq.n	80015d4 <USB_CDC_RX_Proc+0xb8>
    {
        if (!strncmp("RXBUF ALL PRINT", USB_CdcRxBuffer_FS, USB_CDC_RX_CNT))
 8001528:	4b2b      	ldr	r3, [pc, #172]	@ (80015d8 <USB_CDC_RX_Proc+0xbc>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	3b02      	subs	r3, #2
 800152e:	461a      	mov	r2, r3
 8001530:	492a      	ldr	r1, [pc, #168]	@ (80015dc <USB_CDC_RX_Proc+0xc0>)
 8001532:	482b      	ldr	r0, [pc, #172]	@ (80015e0 <USB_CDC_RX_Proc+0xc4>)
 8001534:	f008 fe81 	bl	800a23a <strncmp>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d10d      	bne.n	800155a <USB_CDC_RX_Proc+0x3e>
        {
            sprintf(USB_CdcTxBuffer_FS, "USB ALL\r\n");
 800153e:	4929      	ldr	r1, [pc, #164]	@ (80015e4 <USB_CDC_RX_Proc+0xc8>)
 8001540:	4829      	ldr	r0, [pc, #164]	@ (80015e8 <USB_CDC_RX_Proc+0xcc>)
 8001542:	f008 fe0f 	bl	800a164 <siprintf>
            User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8001546:	4828      	ldr	r0, [pc, #160]	@ (80015e8 <USB_CDC_RX_Proc+0xcc>)
 8001548:	f7fe fe52 	bl	80001f0 <strlen>
 800154c:	4603      	mov	r3, r0
 800154e:	b29b      	uxth	r3, r3
 8001550:	4619      	mov	r1, r3
 8001552:	4825      	ldr	r0, [pc, #148]	@ (80015e8 <USB_CDC_RX_Proc+0xcc>)
 8001554:	f7ff fee0 	bl	8001318 <User_CDC_Transmit_FS>
 8001558:	e032      	b.n	80015c0 <USB_CDC_RX_Proc+0xa4>
        }
        else if (!strncmp("RXBUF CLEAR", USB_CdcRxBuffer_FS, USB_CDC_RX_CNT))
 800155a:	4b1f      	ldr	r3, [pc, #124]	@ (80015d8 <USB_CDC_RX_Proc+0xbc>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	3b02      	subs	r3, #2
 8001560:	461a      	mov	r2, r3
 8001562:	491e      	ldr	r1, [pc, #120]	@ (80015dc <USB_CDC_RX_Proc+0xc0>)
 8001564:	4821      	ldr	r0, [pc, #132]	@ (80015ec <USB_CDC_RX_Proc+0xd0>)
 8001566:	f008 fe68 	bl	800a23a <strncmp>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d10d      	bne.n	800158c <USB_CDC_RX_Proc+0x70>
        {
            sprintf(USB_CdcTxBuffer_FS, "USB RX Buffer Clear\r\n");
 8001570:	491f      	ldr	r1, [pc, #124]	@ (80015f0 <USB_CDC_RX_Proc+0xd4>)
 8001572:	481d      	ldr	r0, [pc, #116]	@ (80015e8 <USB_CDC_RX_Proc+0xcc>)
 8001574:	f008 fdf6 	bl	800a164 <siprintf>
            User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8001578:	481b      	ldr	r0, [pc, #108]	@ (80015e8 <USB_CDC_RX_Proc+0xcc>)
 800157a:	f7fe fe39 	bl	80001f0 <strlen>
 800157e:	4603      	mov	r3, r0
 8001580:	b29b      	uxth	r3, r3
 8001582:	4619      	mov	r1, r3
 8001584:	4818      	ldr	r0, [pc, #96]	@ (80015e8 <USB_CDC_RX_Proc+0xcc>)
 8001586:	f7ff fec7 	bl	8001318 <User_CDC_Transmit_FS>
 800158a:	e019      	b.n	80015c0 <USB_CDC_RX_Proc+0xa4>
        }
        else if (!strncmp("SYSTEM RESET", USB_CdcRxBuffer_FS, USB_CDC_RX_CNT))
 800158c:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <USB_CDC_RX_Proc+0xbc>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	3b02      	subs	r3, #2
 8001592:	461a      	mov	r2, r3
 8001594:	4911      	ldr	r1, [pc, #68]	@ (80015dc <USB_CDC_RX_Proc+0xc0>)
 8001596:	4817      	ldr	r0, [pc, #92]	@ (80015f4 <USB_CDC_RX_Proc+0xd8>)
 8001598:	f008 fe4f 	bl	800a23a <strncmp>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d10e      	bne.n	80015c0 <USB_CDC_RX_Proc+0xa4>
        {
            sprintf(USB_CdcTxBuffer_FS, "SYSTEM RESET\r\n");
 80015a2:	4915      	ldr	r1, [pc, #84]	@ (80015f8 <USB_CDC_RX_Proc+0xdc>)
 80015a4:	4810      	ldr	r0, [pc, #64]	@ (80015e8 <USB_CDC_RX_Proc+0xcc>)
 80015a6:	f008 fddd 	bl	800a164 <siprintf>
            User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 80015aa:	480f      	ldr	r0, [pc, #60]	@ (80015e8 <USB_CDC_RX_Proc+0xcc>)
 80015ac:	f7fe fe20 	bl	80001f0 <strlen>
 80015b0:	4603      	mov	r3, r0
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	4619      	mov	r1, r3
 80015b6:	480c      	ldr	r0, [pc, #48]	@ (80015e8 <USB_CDC_RX_Proc+0xcc>)
 80015b8:	f7ff feae 	bl	8001318 <User_CDC_Transmit_FS>
            HAL_NVIC_SystemReset();
 80015bc:	f000 f9f9 	bl	80019b2 <HAL_NVIC_SystemReset>
        }

        memset(USB_CdcRxBuffer_FS, 0, USB_CdcRxBuffer_FS_cnt);
 80015c0:	4b05      	ldr	r3, [pc, #20]	@ (80015d8 <USB_CDC_RX_Proc+0xbc>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	461a      	mov	r2, r3
 80015c6:	2100      	movs	r1, #0
 80015c8:	4804      	ldr	r0, [pc, #16]	@ (80015dc <USB_CDC_RX_Proc+0xc0>)
 80015ca:	f008 fe2e 	bl	800a22a <memset>
        USB_CdcRxBuffer_FS_cnt = 0;
 80015ce:	4b02      	ldr	r3, [pc, #8]	@ (80015d8 <USB_CDC_RX_Proc+0xbc>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
    }
}
 80015d4:	bf00      	nop
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	200017f0 	.word	0x200017f0
 80015dc:	200015f0 	.word	0x200015f0
 80015e0:	0800b234 	.word	0x0800b234
 80015e4:	0800b244 	.word	0x0800b244
 80015e8:	200016f0 	.word	0x200016f0
 80015ec:	0800b250 	.word	0x0800b250
 80015f0:	0800b25c 	.word	0x0800b25c
 80015f4:	0800b274 	.word	0x0800b274
 80015f8:	0800b284 	.word	0x0800b284

080015fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80015fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001634 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001600:	f7ff fcbe 	bl	8000f80 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001604:	480c      	ldr	r0, [pc, #48]	@ (8001638 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001606:	490d      	ldr	r1, [pc, #52]	@ (800163c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001608:	4a0d      	ldr	r2, [pc, #52]	@ (8001640 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800160a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800160c:	e002      	b.n	8001614 <LoopCopyDataInit>

0800160e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800160e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001610:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001612:	3304      	adds	r3, #4

08001614 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001614:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001616:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001618:	d3f9      	bcc.n	800160e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800161a:	4a0a      	ldr	r2, [pc, #40]	@ (8001644 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800161c:	4c0a      	ldr	r4, [pc, #40]	@ (8001648 <LoopFillZerobss+0x22>)
  movs r3, #0
 800161e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001620:	e001      	b.n	8001626 <LoopFillZerobss>

08001622 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001622:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001624:	3204      	adds	r2, #4

08001626 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001626:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001628:	d3fb      	bcc.n	8001622 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800162a:	f008 fe77 	bl	800a31c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800162e:	f7ff f86d 	bl	800070c <main>
  bx  lr    
 8001632:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001634:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800163c:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 8001640:	0800b340 	.word	0x0800b340
  ldr r2, =_sbss
 8001644:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8001648:	20003d10 	.word	0x20003d10

0800164c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800164c:	e7fe      	b.n	800164c <ADC_IRQHandler>
	...

08001650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001654:	4b0e      	ldr	r3, [pc, #56]	@ (8001690 <HAL_Init+0x40>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a0d      	ldr	r2, [pc, #52]	@ (8001690 <HAL_Init+0x40>)
 800165a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800165e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001660:	4b0b      	ldr	r3, [pc, #44]	@ (8001690 <HAL_Init+0x40>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a0a      	ldr	r2, [pc, #40]	@ (8001690 <HAL_Init+0x40>)
 8001666:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800166a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800166c:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <HAL_Init+0x40>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a07      	ldr	r2, [pc, #28]	@ (8001690 <HAL_Init+0x40>)
 8001672:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001676:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001678:	2003      	movs	r0, #3
 800167a:	f000 f965 	bl	8001948 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800167e:	200f      	movs	r0, #15
 8001680:	f000 f808 	bl	8001694 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001684:	f7ff fa24 	bl	8000ad0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40023c00 	.word	0x40023c00

08001694 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800169c:	4b12      	ldr	r3, [pc, #72]	@ (80016e8 <HAL_InitTick+0x54>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	4b12      	ldr	r3, [pc, #72]	@ (80016ec <HAL_InitTick+0x58>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	4619      	mov	r1, r3
 80016a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b2:	4618      	mov	r0, r3
 80016b4:	f000 f981 	bl	80019ba <HAL_SYSTICK_Config>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e00e      	b.n	80016e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2b0f      	cmp	r3, #15
 80016c6:	d80a      	bhi.n	80016de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016c8:	2200      	movs	r2, #0
 80016ca:	6879      	ldr	r1, [r7, #4]
 80016cc:	f04f 30ff 	mov.w	r0, #4294967295
 80016d0:	f000 f945 	bl	800195e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016d4:	4a06      	ldr	r2, [pc, #24]	@ (80016f0 <HAL_InitTick+0x5c>)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016da:	2300      	movs	r3, #0
 80016dc:	e000      	b.n	80016e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000000 	.word	0x20000000
 80016ec:	20000008 	.word	0x20000008
 80016f0:	20000004 	.word	0x20000004

080016f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016f8:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <HAL_IncTick+0x20>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	4b06      	ldr	r3, [pc, #24]	@ (8001718 <HAL_IncTick+0x24>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4413      	add	r3, r2
 8001704:	4a04      	ldr	r2, [pc, #16]	@ (8001718 <HAL_IncTick+0x24>)
 8001706:	6013      	str	r3, [r2, #0]
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	20000008 	.word	0x20000008
 8001718:	20001fdc 	.word	0x20001fdc

0800171c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return uwTick;
 8001720:	4b03      	ldr	r3, [pc, #12]	@ (8001730 <HAL_GetTick+0x14>)
 8001722:	681b      	ldr	r3, [r3, #0]
}
 8001724:	4618      	mov	r0, r3
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	20001fdc 	.word	0x20001fdc

08001734 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800173c:	f7ff ffee 	bl	800171c <HAL_GetTick>
 8001740:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800174c:	d005      	beq.n	800175a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800174e:	4b0a      	ldr	r3, [pc, #40]	@ (8001778 <HAL_Delay+0x44>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	461a      	mov	r2, r3
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	4413      	add	r3, r2
 8001758:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800175a:	bf00      	nop
 800175c:	f7ff ffde 	bl	800171c <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	429a      	cmp	r2, r3
 800176a:	d8f7      	bhi.n	800175c <HAL_Delay+0x28>
  {
  }
}
 800176c:	bf00      	nop
 800176e:	bf00      	nop
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20000008 	.word	0x20000008

0800177c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800178c:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <__NVIC_SetPriorityGrouping+0x44>)
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001792:	68ba      	ldr	r2, [r7, #8]
 8001794:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001798:	4013      	ands	r3, r2
 800179a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ae:	4a04      	ldr	r2, [pc, #16]	@ (80017c0 <__NVIC_SetPriorityGrouping+0x44>)
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	60d3      	str	r3, [r2, #12]
}
 80017b4:	bf00      	nop
 80017b6:	3714      	adds	r7, #20
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	e000ed00 	.word	0xe000ed00

080017c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017c8:	4b04      	ldr	r3, [pc, #16]	@ (80017dc <__NVIC_GetPriorityGrouping+0x18>)
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	0a1b      	lsrs	r3, r3, #8
 80017ce:	f003 0307 	and.w	r3, r3, #7
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	e000ed00 	.word	0xe000ed00

080017e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	db0b      	blt.n	800180a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	f003 021f 	and.w	r2, r3, #31
 80017f8:	4907      	ldr	r1, [pc, #28]	@ (8001818 <__NVIC_EnableIRQ+0x38>)
 80017fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fe:	095b      	lsrs	r3, r3, #5
 8001800:	2001      	movs	r0, #1
 8001802:	fa00 f202 	lsl.w	r2, r0, r2
 8001806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	e000e100 	.word	0xe000e100

0800181c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	4603      	mov	r3, r0
 8001824:	6039      	str	r1, [r7, #0]
 8001826:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182c:	2b00      	cmp	r3, #0
 800182e:	db0a      	blt.n	8001846 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	b2da      	uxtb	r2, r3
 8001834:	490c      	ldr	r1, [pc, #48]	@ (8001868 <__NVIC_SetPriority+0x4c>)
 8001836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183a:	0112      	lsls	r2, r2, #4
 800183c:	b2d2      	uxtb	r2, r2
 800183e:	440b      	add	r3, r1
 8001840:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001844:	e00a      	b.n	800185c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	b2da      	uxtb	r2, r3
 800184a:	4908      	ldr	r1, [pc, #32]	@ (800186c <__NVIC_SetPriority+0x50>)
 800184c:	79fb      	ldrb	r3, [r7, #7]
 800184e:	f003 030f 	and.w	r3, r3, #15
 8001852:	3b04      	subs	r3, #4
 8001854:	0112      	lsls	r2, r2, #4
 8001856:	b2d2      	uxtb	r2, r2
 8001858:	440b      	add	r3, r1
 800185a:	761a      	strb	r2, [r3, #24]
}
 800185c:	bf00      	nop
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	e000e100 	.word	0xe000e100
 800186c:	e000ed00 	.word	0xe000ed00

08001870 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001870:	b480      	push	{r7}
 8001872:	b089      	sub	sp, #36	@ 0x24
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	60b9      	str	r1, [r7, #8]
 800187a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	f003 0307 	and.w	r3, r3, #7
 8001882:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001884:	69fb      	ldr	r3, [r7, #28]
 8001886:	f1c3 0307 	rsb	r3, r3, #7
 800188a:	2b04      	cmp	r3, #4
 800188c:	bf28      	it	cs
 800188e:	2304      	movcs	r3, #4
 8001890:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	3304      	adds	r3, #4
 8001896:	2b06      	cmp	r3, #6
 8001898:	d902      	bls.n	80018a0 <NVIC_EncodePriority+0x30>
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	3b03      	subs	r3, #3
 800189e:	e000      	b.n	80018a2 <NVIC_EncodePriority+0x32>
 80018a0:	2300      	movs	r3, #0
 80018a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a4:	f04f 32ff 	mov.w	r2, #4294967295
 80018a8:	69bb      	ldr	r3, [r7, #24]
 80018aa:	fa02 f303 	lsl.w	r3, r2, r3
 80018ae:	43da      	mvns	r2, r3
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	401a      	ands	r2, r3
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018b8:	f04f 31ff 	mov.w	r1, #4294967295
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	fa01 f303 	lsl.w	r3, r1, r3
 80018c2:	43d9      	mvns	r1, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c8:	4313      	orrs	r3, r2
         );
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3724      	adds	r7, #36	@ 0x24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
	...

080018d8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80018dc:	f3bf 8f4f 	dsb	sy
}
 80018e0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80018e2:	4b06      	ldr	r3, [pc, #24]	@ (80018fc <__NVIC_SystemReset+0x24>)
 80018e4:	68db      	ldr	r3, [r3, #12]
 80018e6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80018ea:	4904      	ldr	r1, [pc, #16]	@ (80018fc <__NVIC_SystemReset+0x24>)
 80018ec:	4b04      	ldr	r3, [pc, #16]	@ (8001900 <__NVIC_SystemReset+0x28>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80018f2:	f3bf 8f4f 	dsb	sy
}
 80018f6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <__NVIC_SystemReset+0x20>
 80018fc:	e000ed00 	.word	0xe000ed00
 8001900:	05fa0004 	.word	0x05fa0004

08001904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	3b01      	subs	r3, #1
 8001910:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001914:	d301      	bcc.n	800191a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001916:	2301      	movs	r3, #1
 8001918:	e00f      	b.n	800193a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800191a:	4a0a      	ldr	r2, [pc, #40]	@ (8001944 <SysTick_Config+0x40>)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3b01      	subs	r3, #1
 8001920:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001922:	210f      	movs	r1, #15
 8001924:	f04f 30ff 	mov.w	r0, #4294967295
 8001928:	f7ff ff78 	bl	800181c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800192c:	4b05      	ldr	r3, [pc, #20]	@ (8001944 <SysTick_Config+0x40>)
 800192e:	2200      	movs	r2, #0
 8001930:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001932:	4b04      	ldr	r3, [pc, #16]	@ (8001944 <SysTick_Config+0x40>)
 8001934:	2207      	movs	r2, #7
 8001936:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	e000e010 	.word	0xe000e010

08001948 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff ff13 	bl	800177c <__NVIC_SetPriorityGrouping>
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800195e:	b580      	push	{r7, lr}
 8001960:	b086      	sub	sp, #24
 8001962:	af00      	add	r7, sp, #0
 8001964:	4603      	mov	r3, r0
 8001966:	60b9      	str	r1, [r7, #8]
 8001968:	607a      	str	r2, [r7, #4]
 800196a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001970:	f7ff ff28 	bl	80017c4 <__NVIC_GetPriorityGrouping>
 8001974:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	68b9      	ldr	r1, [r7, #8]
 800197a:	6978      	ldr	r0, [r7, #20]
 800197c:	f7ff ff78 	bl	8001870 <NVIC_EncodePriority>
 8001980:	4602      	mov	r2, r0
 8001982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001986:	4611      	mov	r1, r2
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff ff47 	bl	800181c <__NVIC_SetPriority>
}
 800198e:	bf00      	nop
 8001990:	3718      	adds	r7, #24
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b082      	sub	sp, #8
 800199a:	af00      	add	r7, sp, #0
 800199c:	4603      	mov	r3, r0
 800199e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff ff1b 	bl	80017e0 <__NVIC_EnableIRQ>
}
 80019aa:	bf00      	nop
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80019b6:	f7ff ff8f 	bl	80018d8 <__NVIC_SystemReset>

080019ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f7ff ff9e 	bl	8001904 <SysTick_Config>
 80019c8:	4603      	mov	r3, r0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
	...

080019d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80019e0:	f7ff fe9c 	bl	800171c <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e099      	b.n	8001b24 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2202      	movs	r2, #2
 80019f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2200      	movs	r2, #0
 80019fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f022 0201 	bic.w	r2, r2, #1
 8001a0e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a10:	e00f      	b.n	8001a32 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a12:	f7ff fe83 	bl	800171c <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b05      	cmp	r3, #5
 8001a1e:	d908      	bls.n	8001a32 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2220      	movs	r2, #32
 8001a24:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2203      	movs	r2, #3
 8001a2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e078      	b.n	8001b24 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0301 	and.w	r3, r3, #1
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d1e8      	bne.n	8001a12 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a48:	697a      	ldr	r2, [r7, #20]
 8001a4a:	4b38      	ldr	r3, [pc, #224]	@ (8001b2c <HAL_DMA_Init+0x158>)
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685a      	ldr	r2, [r3, #4]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	691b      	ldr	r3, [r3, #16]
 8001a64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a88:	2b04      	cmp	r3, #4
 8001a8a:	d107      	bne.n	8001a9c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a94:	4313      	orrs	r3, r2
 8001a96:	697a      	ldr	r2, [r7, #20]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	697a      	ldr	r2, [r7, #20]
 8001aa2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	f023 0307 	bic.w	r3, r3, #7
 8001ab2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab8:	697a      	ldr	r2, [r7, #20]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac2:	2b04      	cmp	r3, #4
 8001ac4:	d117      	bne.n	8001af6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d00e      	beq.n	8001af6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f000 fb01 	bl	80020e0 <DMA_CheckFifoParam>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d008      	beq.n	8001af6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2240      	movs	r2, #64	@ 0x40
 8001ae8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2201      	movs	r2, #1
 8001aee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001af2:	2301      	movs	r3, #1
 8001af4:	e016      	b.n	8001b24 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	697a      	ldr	r2, [r7, #20]
 8001afc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f000 fab8 	bl	8002074 <DMA_CalcBaseAndBitshift>
 8001b04:	4603      	mov	r3, r0
 8001b06:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b0c:	223f      	movs	r2, #63	@ 0x3f
 8001b0e:	409a      	lsls	r2, r3
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3718      	adds	r7, #24
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	f010803f 	.word	0xf010803f

08001b30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
 8001b3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b46:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d101      	bne.n	8001b56 <HAL_DMA_Start_IT+0x26>
 8001b52:	2302      	movs	r3, #2
 8001b54:	e040      	b.n	8001bd8 <HAL_DMA_Start_IT+0xa8>
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	2201      	movs	r2, #1
 8001b5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d12f      	bne.n	8001bca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2202      	movs	r2, #2
 8001b6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2200      	movs	r2, #0
 8001b76:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	68b9      	ldr	r1, [r7, #8]
 8001b7e:	68f8      	ldr	r0, [r7, #12]
 8001b80:	f000 fa4a 	bl	8002018 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b88:	223f      	movs	r2, #63	@ 0x3f
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f042 0216 	orr.w	r2, r2, #22
 8001b9e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d007      	beq.n	8001bb8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f042 0208 	orr.w	r2, r2, #8
 8001bb6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f042 0201 	orr.w	r2, r2, #1
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	e005      	b.n	8001bd6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001bd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3718      	adds	r7, #24
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bec:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001bee:	f7ff fd95 	bl	800171c <HAL_GetTick>
 8001bf2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d008      	beq.n	8001c12 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2280      	movs	r2, #128	@ 0x80
 8001c04:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e052      	b.n	8001cb8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f022 0216 	bic.w	r2, r2, #22
 8001c20:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	695a      	ldr	r2, [r3, #20]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c30:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d103      	bne.n	8001c42 <HAL_DMA_Abort+0x62>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d007      	beq.n	8001c52 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f022 0208 	bic.w	r2, r2, #8
 8001c50:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f022 0201 	bic.w	r2, r2, #1
 8001c60:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c62:	e013      	b.n	8001c8c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c64:	f7ff fd5a 	bl	800171c <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b05      	cmp	r3, #5
 8001c70:	d90c      	bls.n	8001c8c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2220      	movs	r2, #32
 8001c76:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2203      	movs	r2, #3
 8001c7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e015      	b.n	8001cb8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1e4      	bne.n	8001c64 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c9e:	223f      	movs	r2, #63	@ 0x3f
 8001ca0:	409a      	lsls	r2, r3
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001cb6:	2300      	movs	r3, #0
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3710      	adds	r7, #16
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d004      	beq.n	8001cde <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2280      	movs	r2, #128	@ 0x80
 8001cd8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e00c      	b.n	8001cf8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2205      	movs	r2, #5
 8001ce2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f022 0201 	bic.w	r2, r2, #1
 8001cf4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001cf6:	2300      	movs	r3, #0
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b086      	sub	sp, #24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001d10:	4b8e      	ldr	r3, [pc, #568]	@ (8001f4c <HAL_DMA_IRQHandler+0x248>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a8e      	ldr	r2, [pc, #568]	@ (8001f50 <HAL_DMA_IRQHandler+0x24c>)
 8001d16:	fba2 2303 	umull	r2, r3, r2, r3
 8001d1a:	0a9b      	lsrs	r3, r3, #10
 8001d1c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d22:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d2e:	2208      	movs	r2, #8
 8001d30:	409a      	lsls	r2, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	4013      	ands	r3, r2
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d01a      	beq.n	8001d70 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0304 	and.w	r3, r3, #4
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d013      	beq.n	8001d70 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f022 0204 	bic.w	r2, r2, #4
 8001d56:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d5c:	2208      	movs	r2, #8
 8001d5e:	409a      	lsls	r2, r3
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d68:	f043 0201 	orr.w	r2, r3, #1
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d74:	2201      	movs	r2, #1
 8001d76:	409a      	lsls	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d012      	beq.n	8001da6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	695b      	ldr	r3, [r3, #20]
 8001d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d00b      	beq.n	8001da6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d92:	2201      	movs	r2, #1
 8001d94:	409a      	lsls	r2, r3
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d9e:	f043 0202 	orr.w	r2, r3, #2
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001daa:	2204      	movs	r2, #4
 8001dac:	409a      	lsls	r2, r3
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	4013      	ands	r3, r2
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d012      	beq.n	8001ddc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d00b      	beq.n	8001ddc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dc8:	2204      	movs	r2, #4
 8001dca:	409a      	lsls	r2, r3
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd4:	f043 0204 	orr.w	r2, r3, #4
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001de0:	2210      	movs	r2, #16
 8001de2:	409a      	lsls	r2, r3
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	4013      	ands	r3, r2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d043      	beq.n	8001e74 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d03c      	beq.n	8001e74 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dfe:	2210      	movs	r2, #16
 8001e00:	409a      	lsls	r2, r3
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d018      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d108      	bne.n	8001e34 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d024      	beq.n	8001e74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	4798      	blx	r3
 8001e32:	e01f      	b.n	8001e74 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d01b      	beq.n	8001e74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	4798      	blx	r3
 8001e44:	e016      	b.n	8001e74 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d107      	bne.n	8001e64 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 0208 	bic.w	r2, r2, #8
 8001e62:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e78:	2220      	movs	r2, #32
 8001e7a:	409a      	lsls	r2, r3
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	f000 808f 	beq.w	8001fa4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0310 	and.w	r3, r3, #16
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	f000 8087 	beq.w	8001fa4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e9a:	2220      	movs	r2, #32
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b05      	cmp	r3, #5
 8001eac:	d136      	bne.n	8001f1c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f022 0216 	bic.w	r2, r2, #22
 8001ebc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	695a      	ldr	r2, [r3, #20]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ecc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d103      	bne.n	8001ede <HAL_DMA_IRQHandler+0x1da>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d007      	beq.n	8001eee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f022 0208 	bic.w	r2, r2, #8
 8001eec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ef2:	223f      	movs	r2, #63	@ 0x3f
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2201      	movs	r2, #1
 8001efe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d07e      	beq.n	8002010 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	4798      	blx	r3
        }
        return;
 8001f1a:	e079      	b.n	8002010 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d01d      	beq.n	8001f66 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d10d      	bne.n	8001f54 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d031      	beq.n	8001fa4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	4798      	blx	r3
 8001f48:	e02c      	b.n	8001fa4 <HAL_DMA_IRQHandler+0x2a0>
 8001f4a:	bf00      	nop
 8001f4c:	20000000 	.word	0x20000000
 8001f50:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d023      	beq.n	8001fa4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	4798      	blx	r3
 8001f64:	e01e      	b.n	8001fa4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d10f      	bne.n	8001f94 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f022 0210 	bic.w	r2, r2, #16
 8001f82:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d032      	beq.n	8002012 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fb0:	f003 0301 	and.w	r3, r3, #1
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d022      	beq.n	8001ffe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2205      	movs	r2, #5
 8001fbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f022 0201 	bic.w	r2, r2, #1
 8001fce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	60bb      	str	r3, [r7, #8]
 8001fd6:	697a      	ldr	r2, [r7, #20]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d307      	bcc.n	8001fec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1f2      	bne.n	8001fd0 <HAL_DMA_IRQHandler+0x2cc>
 8001fea:	e000      	b.n	8001fee <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001fec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002002:	2b00      	cmp	r3, #0
 8002004:	d005      	beq.n	8002012 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	4798      	blx	r3
 800200e:	e000      	b.n	8002012 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002010:	bf00      	nop
    }
  }
}
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
 8002024:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002034:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	683a      	ldr	r2, [r7, #0]
 800203c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	2b40      	cmp	r3, #64	@ 0x40
 8002044:	d108      	bne.n	8002058 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	68ba      	ldr	r2, [r7, #8]
 8002054:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002056:	e007      	b.n	8002068 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68ba      	ldr	r2, [r7, #8]
 800205e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	60da      	str	r2, [r3, #12]
}
 8002068:	bf00      	nop
 800206a:	3714      	adds	r7, #20
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002074:	b480      	push	{r7}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	3b10      	subs	r3, #16
 8002084:	4a14      	ldr	r2, [pc, #80]	@ (80020d8 <DMA_CalcBaseAndBitshift+0x64>)
 8002086:	fba2 2303 	umull	r2, r3, r2, r3
 800208a:	091b      	lsrs	r3, r3, #4
 800208c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800208e:	4a13      	ldr	r2, [pc, #76]	@ (80020dc <DMA_CalcBaseAndBitshift+0x68>)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	4413      	add	r3, r2
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	461a      	mov	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2b03      	cmp	r3, #3
 80020a0:	d909      	bls.n	80020b6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80020aa:	f023 0303 	bic.w	r3, r3, #3
 80020ae:	1d1a      	adds	r2, r3, #4
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	659a      	str	r2, [r3, #88]	@ 0x58
 80020b4:	e007      	b.n	80020c6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80020be:	f023 0303 	bic.w	r3, r3, #3
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	aaaaaaab 	.word	0xaaaaaaab
 80020dc:	0800b2f4 	.word	0x0800b2f4

080020e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020e8:	2300      	movs	r3, #0
 80020ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d11f      	bne.n	800213a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	2b03      	cmp	r3, #3
 80020fe:	d856      	bhi.n	80021ae <DMA_CheckFifoParam+0xce>
 8002100:	a201      	add	r2, pc, #4	@ (adr r2, 8002108 <DMA_CheckFifoParam+0x28>)
 8002102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002106:	bf00      	nop
 8002108:	08002119 	.word	0x08002119
 800210c:	0800212b 	.word	0x0800212b
 8002110:	08002119 	.word	0x08002119
 8002114:	080021af 	.word	0x080021af
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d046      	beq.n	80021b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002128:	e043      	b.n	80021b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800212e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002132:	d140      	bne.n	80021b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002138:	e03d      	b.n	80021b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002142:	d121      	bne.n	8002188 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	2b03      	cmp	r3, #3
 8002148:	d837      	bhi.n	80021ba <DMA_CheckFifoParam+0xda>
 800214a:	a201      	add	r2, pc, #4	@ (adr r2, 8002150 <DMA_CheckFifoParam+0x70>)
 800214c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002150:	08002161 	.word	0x08002161
 8002154:	08002167 	.word	0x08002167
 8002158:	08002161 	.word	0x08002161
 800215c:	08002179 	.word	0x08002179
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	73fb      	strb	r3, [r7, #15]
      break;
 8002164:	e030      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800216a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d025      	beq.n	80021be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002176:	e022      	b.n	80021be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800217c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002180:	d11f      	bne.n	80021c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002186:	e01c      	b.n	80021c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	2b02      	cmp	r3, #2
 800218c:	d903      	bls.n	8002196 <DMA_CheckFifoParam+0xb6>
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	2b03      	cmp	r3, #3
 8002192:	d003      	beq.n	800219c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002194:	e018      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	73fb      	strb	r3, [r7, #15]
      break;
 800219a:	e015      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00e      	beq.n	80021c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	73fb      	strb	r3, [r7, #15]
      break;
 80021ac:	e00b      	b.n	80021c6 <DMA_CheckFifoParam+0xe6>
      break;
 80021ae:	bf00      	nop
 80021b0:	e00a      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      break;
 80021b2:	bf00      	nop
 80021b4:	e008      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      break;
 80021b6:	bf00      	nop
 80021b8:	e006      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      break;
 80021ba:	bf00      	nop
 80021bc:	e004      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      break;
 80021be:	bf00      	nop
 80021c0:	e002      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80021c2:	bf00      	nop
 80021c4:	e000      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      break;
 80021c6:	bf00      	nop
    }
  } 
  
  return status; 
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3714      	adds	r7, #20
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop

080021d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021d8:	b480      	push	{r7}
 80021da:	b089      	sub	sp, #36	@ 0x24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021ee:	2300      	movs	r3, #0
 80021f0:	61fb      	str	r3, [r7, #28]
 80021f2:	e177      	b.n	80024e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021f4:	2201      	movs	r2, #1
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	697a      	ldr	r2, [r7, #20]
 8002204:	4013      	ands	r3, r2
 8002206:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002208:	693a      	ldr	r2, [r7, #16]
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	429a      	cmp	r2, r3
 800220e:	f040 8166 	bne.w	80024de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f003 0303 	and.w	r3, r3, #3
 800221a:	2b01      	cmp	r3, #1
 800221c:	d005      	beq.n	800222a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002226:	2b02      	cmp	r3, #2
 8002228:	d130      	bne.n	800228c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	2203      	movs	r2, #3
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	43db      	mvns	r3, r3
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	4013      	ands	r3, r2
 8002240:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	68da      	ldr	r2, [r3, #12]
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	69ba      	ldr	r2, [r7, #24]
 8002250:	4313      	orrs	r3, r2
 8002252:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002260:	2201      	movs	r2, #1
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	43db      	mvns	r3, r3
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4013      	ands	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	091b      	lsrs	r3, r3, #4
 8002276:	f003 0201 	and.w	r2, r3, #1
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4313      	orrs	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f003 0303 	and.w	r3, r3, #3
 8002294:	2b03      	cmp	r3, #3
 8002296:	d017      	beq.n	80022c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	2203      	movs	r2, #3
 80022a4:	fa02 f303 	lsl.w	r3, r2, r3
 80022a8:	43db      	mvns	r3, r3
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4013      	ands	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4313      	orrs	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 0303 	and.w	r3, r3, #3
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d123      	bne.n	800231c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	08da      	lsrs	r2, r3, #3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3208      	adds	r2, #8
 80022dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	f003 0307 	and.w	r3, r3, #7
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	220f      	movs	r2, #15
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	691a      	ldr	r2, [r3, #16]
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4313      	orrs	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	08da      	lsrs	r2, r3, #3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	3208      	adds	r2, #8
 8002316:	69b9      	ldr	r1, [r7, #24]
 8002318:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	2203      	movs	r2, #3
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f003 0203 	and.w	r2, r3, #3
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002358:	2b00      	cmp	r3, #0
 800235a:	f000 80c0 	beq.w	80024de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	60fb      	str	r3, [r7, #12]
 8002362:	4b66      	ldr	r3, [pc, #408]	@ (80024fc <HAL_GPIO_Init+0x324>)
 8002364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002366:	4a65      	ldr	r2, [pc, #404]	@ (80024fc <HAL_GPIO_Init+0x324>)
 8002368:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800236c:	6453      	str	r3, [r2, #68]	@ 0x44
 800236e:	4b63      	ldr	r3, [pc, #396]	@ (80024fc <HAL_GPIO_Init+0x324>)
 8002370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002372:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800237a:	4a61      	ldr	r2, [pc, #388]	@ (8002500 <HAL_GPIO_Init+0x328>)
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	089b      	lsrs	r3, r3, #2
 8002380:	3302      	adds	r3, #2
 8002382:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002386:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	f003 0303 	and.w	r3, r3, #3
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	220f      	movs	r2, #15
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	43db      	mvns	r3, r3
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	4013      	ands	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a58      	ldr	r2, [pc, #352]	@ (8002504 <HAL_GPIO_Init+0x32c>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d037      	beq.n	8002416 <HAL_GPIO_Init+0x23e>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a57      	ldr	r2, [pc, #348]	@ (8002508 <HAL_GPIO_Init+0x330>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d031      	beq.n	8002412 <HAL_GPIO_Init+0x23a>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a56      	ldr	r2, [pc, #344]	@ (800250c <HAL_GPIO_Init+0x334>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d02b      	beq.n	800240e <HAL_GPIO_Init+0x236>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a55      	ldr	r2, [pc, #340]	@ (8002510 <HAL_GPIO_Init+0x338>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d025      	beq.n	800240a <HAL_GPIO_Init+0x232>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a54      	ldr	r2, [pc, #336]	@ (8002514 <HAL_GPIO_Init+0x33c>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d01f      	beq.n	8002406 <HAL_GPIO_Init+0x22e>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a53      	ldr	r2, [pc, #332]	@ (8002518 <HAL_GPIO_Init+0x340>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d019      	beq.n	8002402 <HAL_GPIO_Init+0x22a>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a52      	ldr	r2, [pc, #328]	@ (800251c <HAL_GPIO_Init+0x344>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d013      	beq.n	80023fe <HAL_GPIO_Init+0x226>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a51      	ldr	r2, [pc, #324]	@ (8002520 <HAL_GPIO_Init+0x348>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d00d      	beq.n	80023fa <HAL_GPIO_Init+0x222>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a50      	ldr	r2, [pc, #320]	@ (8002524 <HAL_GPIO_Init+0x34c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d007      	beq.n	80023f6 <HAL_GPIO_Init+0x21e>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a4f      	ldr	r2, [pc, #316]	@ (8002528 <HAL_GPIO_Init+0x350>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d101      	bne.n	80023f2 <HAL_GPIO_Init+0x21a>
 80023ee:	2309      	movs	r3, #9
 80023f0:	e012      	b.n	8002418 <HAL_GPIO_Init+0x240>
 80023f2:	230a      	movs	r3, #10
 80023f4:	e010      	b.n	8002418 <HAL_GPIO_Init+0x240>
 80023f6:	2308      	movs	r3, #8
 80023f8:	e00e      	b.n	8002418 <HAL_GPIO_Init+0x240>
 80023fa:	2307      	movs	r3, #7
 80023fc:	e00c      	b.n	8002418 <HAL_GPIO_Init+0x240>
 80023fe:	2306      	movs	r3, #6
 8002400:	e00a      	b.n	8002418 <HAL_GPIO_Init+0x240>
 8002402:	2305      	movs	r3, #5
 8002404:	e008      	b.n	8002418 <HAL_GPIO_Init+0x240>
 8002406:	2304      	movs	r3, #4
 8002408:	e006      	b.n	8002418 <HAL_GPIO_Init+0x240>
 800240a:	2303      	movs	r3, #3
 800240c:	e004      	b.n	8002418 <HAL_GPIO_Init+0x240>
 800240e:	2302      	movs	r3, #2
 8002410:	e002      	b.n	8002418 <HAL_GPIO_Init+0x240>
 8002412:	2301      	movs	r3, #1
 8002414:	e000      	b.n	8002418 <HAL_GPIO_Init+0x240>
 8002416:	2300      	movs	r3, #0
 8002418:	69fa      	ldr	r2, [r7, #28]
 800241a:	f002 0203 	and.w	r2, r2, #3
 800241e:	0092      	lsls	r2, r2, #2
 8002420:	4093      	lsls	r3, r2
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	4313      	orrs	r3, r2
 8002426:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002428:	4935      	ldr	r1, [pc, #212]	@ (8002500 <HAL_GPIO_Init+0x328>)
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	089b      	lsrs	r3, r3, #2
 800242e:	3302      	adds	r3, #2
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002436:	4b3d      	ldr	r3, [pc, #244]	@ (800252c <HAL_GPIO_Init+0x354>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	43db      	mvns	r3, r3
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4013      	ands	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	4313      	orrs	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800245a:	4a34      	ldr	r2, [pc, #208]	@ (800252c <HAL_GPIO_Init+0x354>)
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002460:	4b32      	ldr	r3, [pc, #200]	@ (800252c <HAL_GPIO_Init+0x354>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	43db      	mvns	r3, r3
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	4013      	ands	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d003      	beq.n	8002484 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	4313      	orrs	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002484:	4a29      	ldr	r2, [pc, #164]	@ (800252c <HAL_GPIO_Init+0x354>)
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800248a:	4b28      	ldr	r3, [pc, #160]	@ (800252c <HAL_GPIO_Init+0x354>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	43db      	mvns	r3, r3
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	4013      	ands	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d003      	beq.n	80024ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024ae:	4a1f      	ldr	r2, [pc, #124]	@ (800252c <HAL_GPIO_Init+0x354>)
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024b4:	4b1d      	ldr	r3, [pc, #116]	@ (800252c <HAL_GPIO_Init+0x354>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	43db      	mvns	r3, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4013      	ands	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d003      	beq.n	80024d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024d8:	4a14      	ldr	r2, [pc, #80]	@ (800252c <HAL_GPIO_Init+0x354>)
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	3301      	adds	r3, #1
 80024e2:	61fb      	str	r3, [r7, #28]
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	2b0f      	cmp	r3, #15
 80024e8:	f67f ae84 	bls.w	80021f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024ec:	bf00      	nop
 80024ee:	bf00      	nop
 80024f0:	3724      	adds	r7, #36	@ 0x24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	40023800 	.word	0x40023800
 8002500:	40013800 	.word	0x40013800
 8002504:	40020000 	.word	0x40020000
 8002508:	40020400 	.word	0x40020400
 800250c:	40020800 	.word	0x40020800
 8002510:	40020c00 	.word	0x40020c00
 8002514:	40021000 	.word	0x40021000
 8002518:	40021400 	.word	0x40021400
 800251c:	40021800 	.word	0x40021800
 8002520:	40021c00 	.word	0x40021c00
 8002524:	40022000 	.word	0x40022000
 8002528:	40022400 	.word	0x40022400
 800252c:	40013c00 	.word	0x40013c00

08002530 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	807b      	strh	r3, [r7, #2]
 800253c:	4613      	mov	r3, r2
 800253e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002540:	787b      	ldrb	r3, [r7, #1]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002546:	887a      	ldrh	r2, [r7, #2]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800254c:	e003      	b.n	8002556 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800254e:	887b      	ldrh	r3, [r7, #2]
 8002550:	041a      	lsls	r2, r3, #16
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	619a      	str	r2, [r3, #24]
}
 8002556:	bf00      	nop
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002562:	b480      	push	{r7}
 8002564:	b085      	sub	sp, #20
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
 800256a:	460b      	mov	r3, r1
 800256c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	695b      	ldr	r3, [r3, #20]
 8002572:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002574:	887a      	ldrh	r2, [r7, #2]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	4013      	ands	r3, r2
 800257a:	041a      	lsls	r2, r3, #16
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	43d9      	mvns	r1, r3
 8002580:	887b      	ldrh	r3, [r7, #2]
 8002582:	400b      	ands	r3, r1
 8002584:	431a      	orrs	r2, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	619a      	str	r2, [r3, #24]
}
 800258a:	bf00      	nop
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr

08002596 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b086      	sub	sp, #24
 800259a:	af02      	add	r7, sp, #8
 800259c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d101      	bne.n	80025a8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e101      	b.n	80027ac <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d106      	bne.n	80025c8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f007 f9e6 	bl	8009994 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2203      	movs	r2, #3
 80025cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025d6:	d102      	bne.n	80025de <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f003 fdaf 	bl	8006146 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6818      	ldr	r0, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	7c1a      	ldrb	r2, [r3, #16]
 80025f0:	f88d 2000 	strb.w	r2, [sp]
 80025f4:	3304      	adds	r3, #4
 80025f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025f8:	f003 fc8e 	bl	8005f18 <USB_CoreInit>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d005      	beq.n	800260e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2202      	movs	r2, #2
 8002606:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e0ce      	b.n	80027ac <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2100      	movs	r1, #0
 8002614:	4618      	mov	r0, r3
 8002616:	f003 fda7 	bl	8006168 <USB_SetCurrentMode>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d005      	beq.n	800262c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2202      	movs	r2, #2
 8002624:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e0bf      	b.n	80027ac <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800262c:	2300      	movs	r3, #0
 800262e:	73fb      	strb	r3, [r7, #15]
 8002630:	e04a      	b.n	80026c8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002632:	7bfa      	ldrb	r2, [r7, #15]
 8002634:	6879      	ldr	r1, [r7, #4]
 8002636:	4613      	mov	r3, r2
 8002638:	00db      	lsls	r3, r3, #3
 800263a:	4413      	add	r3, r2
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	440b      	add	r3, r1
 8002640:	3315      	adds	r3, #21
 8002642:	2201      	movs	r2, #1
 8002644:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002646:	7bfa      	ldrb	r2, [r7, #15]
 8002648:	6879      	ldr	r1, [r7, #4]
 800264a:	4613      	mov	r3, r2
 800264c:	00db      	lsls	r3, r3, #3
 800264e:	4413      	add	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	440b      	add	r3, r1
 8002654:	3314      	adds	r3, #20
 8002656:	7bfa      	ldrb	r2, [r7, #15]
 8002658:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800265a:	7bfa      	ldrb	r2, [r7, #15]
 800265c:	7bfb      	ldrb	r3, [r7, #15]
 800265e:	b298      	uxth	r0, r3
 8002660:	6879      	ldr	r1, [r7, #4]
 8002662:	4613      	mov	r3, r2
 8002664:	00db      	lsls	r3, r3, #3
 8002666:	4413      	add	r3, r2
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	440b      	add	r3, r1
 800266c:	332e      	adds	r3, #46	@ 0x2e
 800266e:	4602      	mov	r2, r0
 8002670:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002672:	7bfa      	ldrb	r2, [r7, #15]
 8002674:	6879      	ldr	r1, [r7, #4]
 8002676:	4613      	mov	r3, r2
 8002678:	00db      	lsls	r3, r3, #3
 800267a:	4413      	add	r3, r2
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	440b      	add	r3, r1
 8002680:	3318      	adds	r3, #24
 8002682:	2200      	movs	r2, #0
 8002684:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002686:	7bfa      	ldrb	r2, [r7, #15]
 8002688:	6879      	ldr	r1, [r7, #4]
 800268a:	4613      	mov	r3, r2
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	4413      	add	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	440b      	add	r3, r1
 8002694:	331c      	adds	r3, #28
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800269a:	7bfa      	ldrb	r2, [r7, #15]
 800269c:	6879      	ldr	r1, [r7, #4]
 800269e:	4613      	mov	r3, r2
 80026a0:	00db      	lsls	r3, r3, #3
 80026a2:	4413      	add	r3, r2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	440b      	add	r3, r1
 80026a8:	3320      	adds	r3, #32
 80026aa:	2200      	movs	r2, #0
 80026ac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80026ae:	7bfa      	ldrb	r2, [r7, #15]
 80026b0:	6879      	ldr	r1, [r7, #4]
 80026b2:	4613      	mov	r3, r2
 80026b4:	00db      	lsls	r3, r3, #3
 80026b6:	4413      	add	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	440b      	add	r3, r1
 80026bc:	3324      	adds	r3, #36	@ 0x24
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	3301      	adds	r3, #1
 80026c6:	73fb      	strb	r3, [r7, #15]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	791b      	ldrb	r3, [r3, #4]
 80026cc:	7bfa      	ldrb	r2, [r7, #15]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d3af      	bcc.n	8002632 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026d2:	2300      	movs	r3, #0
 80026d4:	73fb      	strb	r3, [r7, #15]
 80026d6:	e044      	b.n	8002762 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80026d8:	7bfa      	ldrb	r2, [r7, #15]
 80026da:	6879      	ldr	r1, [r7, #4]
 80026dc:	4613      	mov	r3, r2
 80026de:	00db      	lsls	r3, r3, #3
 80026e0:	4413      	add	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	440b      	add	r3, r1
 80026e6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80026ea:	2200      	movs	r2, #0
 80026ec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80026ee:	7bfa      	ldrb	r2, [r7, #15]
 80026f0:	6879      	ldr	r1, [r7, #4]
 80026f2:	4613      	mov	r3, r2
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	4413      	add	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	440b      	add	r3, r1
 80026fc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002700:	7bfa      	ldrb	r2, [r7, #15]
 8002702:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002704:	7bfa      	ldrb	r2, [r7, #15]
 8002706:	6879      	ldr	r1, [r7, #4]
 8002708:	4613      	mov	r3, r2
 800270a:	00db      	lsls	r3, r3, #3
 800270c:	4413      	add	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	440b      	add	r3, r1
 8002712:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002716:	2200      	movs	r2, #0
 8002718:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800271a:	7bfa      	ldrb	r2, [r7, #15]
 800271c:	6879      	ldr	r1, [r7, #4]
 800271e:	4613      	mov	r3, r2
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	4413      	add	r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	440b      	add	r3, r1
 8002728:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002730:	7bfa      	ldrb	r2, [r7, #15]
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	4413      	add	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	440b      	add	r3, r1
 800273e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002742:	2200      	movs	r2, #0
 8002744:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002746:	7bfa      	ldrb	r2, [r7, #15]
 8002748:	6879      	ldr	r1, [r7, #4]
 800274a:	4613      	mov	r3, r2
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	4413      	add	r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	440b      	add	r3, r1
 8002754:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800275c:	7bfb      	ldrb	r3, [r7, #15]
 800275e:	3301      	adds	r3, #1
 8002760:	73fb      	strb	r3, [r7, #15]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	791b      	ldrb	r3, [r3, #4]
 8002766:	7bfa      	ldrb	r2, [r7, #15]
 8002768:	429a      	cmp	r2, r3
 800276a:	d3b5      	bcc.n	80026d8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6818      	ldr	r0, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	7c1a      	ldrb	r2, [r3, #16]
 8002774:	f88d 2000 	strb.w	r2, [sp]
 8002778:	3304      	adds	r3, #4
 800277a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800277c:	f003 fd40 	bl	8006200 <USB_DevInit>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d005      	beq.n	8002792 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2202      	movs	r2, #2
 800278a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e00c      	b.n	80027ac <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f004 fd84 	bl	80072b2 <USB_DevDisconnect>

  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d101      	bne.n	80027d0 <HAL_PCD_Start+0x1c>
 80027cc:	2302      	movs	r3, #2
 80027ce:	e022      	b.n	8002816 <HAL_PCD_Start+0x62>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d009      	beq.n	80027f8 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d105      	bne.n	80027f8 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027f0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f003 fc91 	bl	8006124 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f004 fd32 	bl	8007270 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800281e:	b590      	push	{r4, r7, lr}
 8002820:	b08d      	sub	sp, #52	@ 0x34
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800282c:	6a3b      	ldr	r3, [r7, #32]
 800282e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f004 fdf0 	bl	800741a <USB_GetMode>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	f040 848c 	bne.w	800315a <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4618      	mov	r0, r3
 8002848:	f004 fd54 	bl	80072f4 <USB_ReadInterrupts>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	f000 8482 	beq.w	8003158 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	0a1b      	lsrs	r3, r3, #8
 800285e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4618      	mov	r0, r3
 800286e:	f004 fd41 	bl	80072f4 <USB_ReadInterrupts>
 8002872:	4603      	mov	r3, r0
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	2b02      	cmp	r3, #2
 800287a:	d107      	bne.n	800288c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	695a      	ldr	r2, [r3, #20]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f002 0202 	and.w	r2, r2, #2
 800288a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4618      	mov	r0, r3
 8002892:	f004 fd2f 	bl	80072f4 <USB_ReadInterrupts>
 8002896:	4603      	mov	r3, r0
 8002898:	f003 0310 	and.w	r3, r3, #16
 800289c:	2b10      	cmp	r3, #16
 800289e:	d161      	bne.n	8002964 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	699a      	ldr	r2, [r3, #24]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f022 0210 	bic.w	r2, r2, #16
 80028ae:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80028b0:	6a3b      	ldr	r3, [r7, #32]
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	f003 020f 	and.w	r2, r3, #15
 80028bc:	4613      	mov	r3, r2
 80028be:	00db      	lsls	r3, r3, #3
 80028c0:	4413      	add	r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	4413      	add	r3, r2
 80028cc:	3304      	adds	r3, #4
 80028ce:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	0c5b      	lsrs	r3, r3, #17
 80028d4:	f003 030f 	and.w	r3, r3, #15
 80028d8:	2b02      	cmp	r3, #2
 80028da:	d124      	bne.n	8002926 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80028e2:	4013      	ands	r3, r2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d035      	beq.n	8002954 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	091b      	lsrs	r3, r3, #4
 80028f0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80028f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	461a      	mov	r2, r3
 80028fa:	6a38      	ldr	r0, [r7, #32]
 80028fc:	f004 fb66 	bl	8006fcc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	68da      	ldr	r2, [r3, #12]
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	091b      	lsrs	r3, r3, #4
 8002908:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800290c:	441a      	add	r2, r3
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	695a      	ldr	r2, [r3, #20]
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	091b      	lsrs	r3, r3, #4
 800291a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800291e:	441a      	add	r2, r3
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	615a      	str	r2, [r3, #20]
 8002924:	e016      	b.n	8002954 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	0c5b      	lsrs	r3, r3, #17
 800292a:	f003 030f 	and.w	r3, r3, #15
 800292e:	2b06      	cmp	r3, #6
 8002930:	d110      	bne.n	8002954 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002938:	2208      	movs	r2, #8
 800293a:	4619      	mov	r1, r3
 800293c:	6a38      	ldr	r0, [r7, #32]
 800293e:	f004 fb45 	bl	8006fcc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	695a      	ldr	r2, [r3, #20]
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	091b      	lsrs	r3, r3, #4
 800294a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800294e:	441a      	add	r2, r3
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	699a      	ldr	r2, [r3, #24]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f042 0210 	orr.w	r2, r2, #16
 8002962:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4618      	mov	r0, r3
 800296a:	f004 fcc3 	bl	80072f4 <USB_ReadInterrupts>
 800296e:	4603      	mov	r3, r0
 8002970:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002974:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002978:	f040 80a7 	bne.w	8002aca <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800297c:	2300      	movs	r3, #0
 800297e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4618      	mov	r0, r3
 8002986:	f004 fcc8 	bl	800731a <USB_ReadDevAllOutEpInterrupt>
 800298a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800298c:	e099      	b.n	8002ac2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800298e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	2b00      	cmp	r3, #0
 8002996:	f000 808e 	beq.w	8002ab6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029a0:	b2d2      	uxtb	r2, r2
 80029a2:	4611      	mov	r1, r2
 80029a4:	4618      	mov	r0, r3
 80029a6:	f004 fcec 	bl	8007382 <USB_ReadDevOutEPInterrupt>
 80029aa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d00c      	beq.n	80029d0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80029b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b8:	015a      	lsls	r2, r3, #5
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	4413      	add	r3, r2
 80029be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029c2:	461a      	mov	r2, r3
 80029c4:	2301      	movs	r3, #1
 80029c6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80029c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f000 fea2 	bl	8003714 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	f003 0308 	and.w	r3, r3, #8
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d00c      	beq.n	80029f4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80029da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029dc:	015a      	lsls	r2, r3, #5
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	4413      	add	r3, r2
 80029e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029e6:	461a      	mov	r2, r3
 80029e8:	2308      	movs	r3, #8
 80029ea:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80029ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 ff78 	bl	80038e4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	f003 0310 	and.w	r3, r3, #16
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d008      	beq.n	8002a10 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80029fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a00:	015a      	lsls	r2, r3, #5
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	4413      	add	r3, r2
 8002a06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	2310      	movs	r3, #16
 8002a0e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d030      	beq.n	8002a7c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002a1a:	6a3b      	ldr	r3, [r7, #32]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a22:	2b80      	cmp	r3, #128	@ 0x80
 8002a24:	d109      	bne.n	8002a3a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	69fa      	ldr	r2, [r7, #28]
 8002a30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a34:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a38:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002a3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	4413      	add	r3, r2
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	3304      	adds	r3, #4
 8002a4e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	78db      	ldrb	r3, [r3, #3]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d108      	bne.n	8002a6a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	4619      	mov	r1, r3
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f007 f89b 	bl	8009ba0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6c:	015a      	lsls	r2, r3, #5
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	4413      	add	r3, r2
 8002a72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a76:	461a      	mov	r2, r3
 8002a78:	2302      	movs	r3, #2
 8002a7a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	f003 0320 	and.w	r3, r3, #32
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d008      	beq.n	8002a98 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a88:	015a      	lsls	r2, r3, #5
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a92:	461a      	mov	r2, r3
 8002a94:	2320      	movs	r3, #32
 8002a96:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d009      	beq.n	8002ab6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa4:	015a      	lsls	r2, r3, #5
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002aae:	461a      	mov	r2, r3
 8002ab0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ab4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab8:	3301      	adds	r3, #1
 8002aba:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002abe:	085b      	lsrs	r3, r3, #1
 8002ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	f47f af62 	bne.w	800298e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f004 fc10 	bl	80072f4 <USB_ReadInterrupts>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ada:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002ade:	f040 80db 	bne.w	8002c98 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f004 fc31 	bl	800734e <USB_ReadDevAllInEpInterrupt>
 8002aec:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002af2:	e0cd      	b.n	8002c90 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 80c2 	beq.w	8002c84 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b06:	b2d2      	uxtb	r2, r2
 8002b08:	4611      	mov	r1, r2
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f004 fc57 	bl	80073be <USB_ReadDevInEPInterrupt>
 8002b10:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d057      	beq.n	8002bcc <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	2201      	movs	r2, #1
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	43db      	mvns	r3, r3
 8002b36:	69f9      	ldr	r1, [r7, #28]
 8002b38:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b42:	015a      	lsls	r2, r3, #5
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	4413      	add	r3, r2
 8002b48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	2301      	movs	r3, #1
 8002b50:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	799b      	ldrb	r3, [r3, #6]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d132      	bne.n	8002bc0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002b5a:	6879      	ldr	r1, [r7, #4]
 8002b5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b5e:	4613      	mov	r3, r2
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	4413      	add	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	440b      	add	r3, r1
 8002b68:	3320      	adds	r3, #32
 8002b6a:	6819      	ldr	r1, [r3, #0]
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b70:	4613      	mov	r3, r2
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	4413      	add	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	4403      	add	r3, r0
 8002b7a:	331c      	adds	r3, #28
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4419      	add	r1, r3
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b84:	4613      	mov	r3, r2
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	4413      	add	r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	4403      	add	r3, r0
 8002b8e:	3320      	adds	r3, #32
 8002b90:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d113      	bne.n	8002bc0 <HAL_PCD_IRQHandler+0x3a2>
 8002b98:	6879      	ldr	r1, [r7, #4]
 8002b9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	4413      	add	r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	3324      	adds	r3, #36	@ 0x24
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d108      	bne.n	8002bc0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6818      	ldr	r0, [r3, #0]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002bb8:	461a      	mov	r2, r3
 8002bba:	2101      	movs	r1, #1
 8002bbc:	f004 fc5e 	bl	800747c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f006 ff65 	bl	8009a96 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	f003 0308 	and.w	r3, r3, #8
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d008      	beq.n	8002be8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd8:	015a      	lsls	r2, r3, #5
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	4413      	add	r3, r2
 8002bde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002be2:	461a      	mov	r2, r3
 8002be4:	2308      	movs	r3, #8
 8002be6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	f003 0310 	and.w	r3, r3, #16
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d008      	beq.n	8002c04 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf4:	015a      	lsls	r2, r3, #5
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	4413      	add	r3, r2
 8002bfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002bfe:	461a      	mov	r2, r3
 8002c00:	2310      	movs	r3, #16
 8002c02:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d008      	beq.n	8002c20 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c10:	015a      	lsls	r2, r3, #5
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	4413      	add	r3, r2
 8002c16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	2340      	movs	r3, #64	@ 0x40
 8002c1e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d023      	beq.n	8002c72 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002c2a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c2c:	6a38      	ldr	r0, [r7, #32]
 8002c2e:	f003 fc4b 	bl	80064c8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002c32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c34:	4613      	mov	r3, r2
 8002c36:	00db      	lsls	r3, r3, #3
 8002c38:	4413      	add	r3, r2
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	3310      	adds	r3, #16
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	4413      	add	r3, r2
 8002c42:	3304      	adds	r3, #4
 8002c44:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	78db      	ldrb	r3, [r3, #3]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d108      	bne.n	8002c60 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	2200      	movs	r2, #0
 8002c52:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	4619      	mov	r1, r3
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f006 ffb2 	bl	8009bc4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c62:	015a      	lsls	r2, r3, #5
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	4413      	add	r3, r2
 8002c68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	2302      	movs	r3, #2
 8002c70:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002c7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 fcbb 	bl	80035fa <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c86:	3301      	adds	r3, #1
 8002c88:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c8c:	085b      	lsrs	r3, r3, #1
 8002c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	f47f af2e 	bne.w	8002af4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f004 fb29 	bl	80072f4 <USB_ReadInterrupts>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002ca8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002cac:	d122      	bne.n	8002cf4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	69fa      	ldr	r2, [r7, #28]
 8002cb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002cbc:	f023 0301 	bic.w	r3, r3, #1
 8002cc0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d108      	bne.n	8002cde <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 fea2 	bl	8003a20 <HAL_PCDEx_LPM_Callback>
 8002cdc:	e002      	b.n	8002ce4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f006 ff50 	bl	8009b84 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	695a      	ldr	r2, [r3, #20]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002cf2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f004 fafb 	bl	80072f4 <USB_ReadInterrupts>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d08:	d112      	bne.n	8002d30 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d102      	bne.n	8002d20 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f006 ff0c 	bl	8009b38 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	695a      	ldr	r2, [r3, #20]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002d2e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f004 fadd 	bl	80072f4 <USB_ReadInterrupts>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d44:	f040 80b7 	bne.w	8002eb6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	69fa      	ldr	r2, [r7, #28]
 8002d52:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d56:	f023 0301 	bic.w	r3, r3, #1
 8002d5a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2110      	movs	r1, #16
 8002d62:	4618      	mov	r0, r3
 8002d64:	f003 fbb0 	bl	80064c8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d68:	2300      	movs	r3, #0
 8002d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d6c:	e046      	b.n	8002dfc <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d70:	015a      	lsls	r2, r3, #5
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	4413      	add	r3, r2
 8002d76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002d80:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d84:	015a      	lsls	r2, r3, #5
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	4413      	add	r3, r2
 8002d8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d92:	0151      	lsls	r1, r2, #5
 8002d94:	69fa      	ldr	r2, [r7, #28]
 8002d96:	440a      	add	r2, r1
 8002d98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002d9c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002da0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002da4:	015a      	lsls	r2, r3, #5
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	4413      	add	r3, r2
 8002daa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dae:	461a      	mov	r2, r3
 8002db0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002db4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002db8:	015a      	lsls	r2, r3, #5
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dc6:	0151      	lsls	r1, r2, #5
 8002dc8:	69fa      	ldr	r2, [r7, #28]
 8002dca:	440a      	add	r2, r1
 8002dcc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002dd0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002dd4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dd8:	015a      	lsls	r2, r3, #5
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	4413      	add	r3, r2
 8002dde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002de6:	0151      	lsls	r1, r2, #5
 8002de8:	69fa      	ldr	r2, [r7, #28]
 8002dea:	440a      	add	r2, r1
 8002dec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002df0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002df4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df8:	3301      	adds	r3, #1
 8002dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	791b      	ldrb	r3, [r3, #4]
 8002e00:	461a      	mov	r2, r3
 8002e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d3b2      	bcc.n	8002d6e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e0e:	69db      	ldr	r3, [r3, #28]
 8002e10:	69fa      	ldr	r2, [r7, #28]
 8002e12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e16:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002e1a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	7bdb      	ldrb	r3, [r3, #15]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d016      	beq.n	8002e52 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e2e:	69fa      	ldr	r2, [r7, #28]
 8002e30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e34:	f043 030b 	orr.w	r3, r3, #11
 8002e38:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e44:	69fa      	ldr	r2, [r7, #28]
 8002e46:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e4a:	f043 030b 	orr.w	r3, r3, #11
 8002e4e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e50:	e015      	b.n	8002e7e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	69fa      	ldr	r2, [r7, #28]
 8002e5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e60:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e64:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002e68:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	69fa      	ldr	r2, [r7, #28]
 8002e74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e78:	f043 030b 	orr.w	r3, r3, #11
 8002e7c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	69fa      	ldr	r2, [r7, #28]
 8002e88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e8c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002e90:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6818      	ldr	r0, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	f004 faeb 	bl	800747c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	695a      	ldr	r2, [r3, #20]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002eb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f004 fa1a 	bl	80072f4 <USB_ReadInterrupts>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ec6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002eca:	d123      	bne.n	8002f14 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f004 fab0 	bl	8007436 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f003 fb6d 	bl	80065ba <USB_GetDevSpeed>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681c      	ldr	r4, [r3, #0]
 8002eec:	f001 fa70 	bl	80043d0 <HAL_RCC_GetHCLKFreq>
 8002ef0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	4620      	mov	r0, r4
 8002efa:	f003 f871 	bl	8005fe0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f006 fdf1 	bl	8009ae6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	695a      	ldr	r2, [r3, #20]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002f12:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f004 f9eb 	bl	80072f4 <USB_ReadInterrupts>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	f003 0308 	and.w	r3, r3, #8
 8002f24:	2b08      	cmp	r3, #8
 8002f26:	d10a      	bne.n	8002f3e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f006 fdce 	bl	8009aca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	695a      	ldr	r2, [r3, #20]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f002 0208 	and.w	r2, r2, #8
 8002f3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f004 f9d6 	bl	80072f4 <USB_ReadInterrupts>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f4e:	2b80      	cmp	r3, #128	@ 0x80
 8002f50:	d123      	bne.n	8002f9a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002f52:	6a3b      	ldr	r3, [r7, #32]
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f5a:	6a3b      	ldr	r3, [r7, #32]
 8002f5c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f5e:	2301      	movs	r3, #1
 8002f60:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f62:	e014      	b.n	8002f8e <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002f64:	6879      	ldr	r1, [r7, #4]
 8002f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f68:	4613      	mov	r3, r2
 8002f6a:	00db      	lsls	r3, r3, #3
 8002f6c:	4413      	add	r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d105      	bne.n	8002f88 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	4619      	mov	r1, r3
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 fb08 	bl	8003598 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	791b      	ldrb	r3, [r3, #4]
 8002f92:	461a      	mov	r2, r3
 8002f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d3e4      	bcc.n	8002f64 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f004 f9a8 	bl	80072f4 <USB_ReadInterrupts>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002faa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fae:	d13c      	bne.n	800302a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fb4:	e02b      	b.n	800300e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb8:	015a      	lsls	r2, r3, #5
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002fc6:	6879      	ldr	r1, [r7, #4]
 8002fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fca:	4613      	mov	r3, r2
 8002fcc:	00db      	lsls	r3, r3, #3
 8002fce:	4413      	add	r3, r2
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	440b      	add	r3, r1
 8002fd4:	3318      	adds	r3, #24
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d115      	bne.n	8003008 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002fdc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	da12      	bge.n	8003008 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	00db      	lsls	r3, r3, #3
 8002fea:	4413      	add	r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	440b      	add	r3, r1
 8002ff0:	3317      	adds	r3, #23
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	4619      	mov	r1, r3
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 fac8 	bl	8003598 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300a:	3301      	adds	r3, #1
 800300c:	627b      	str	r3, [r7, #36]	@ 0x24
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	791b      	ldrb	r3, [r3, #4]
 8003012:	461a      	mov	r2, r3
 8003014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003016:	4293      	cmp	r3, r2
 8003018:	d3cd      	bcc.n	8002fb6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	695a      	ldr	r2, [r3, #20]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003028:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4618      	mov	r0, r3
 8003030:	f004 f960 	bl	80072f4 <USB_ReadInterrupts>
 8003034:	4603      	mov	r3, r0
 8003036:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800303a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800303e:	d156      	bne.n	80030ee <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003040:	2301      	movs	r3, #1
 8003042:	627b      	str	r3, [r7, #36]	@ 0x24
 8003044:	e045      	b.n	80030d2 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003048:	015a      	lsls	r2, r3, #5
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	4413      	add	r3, r2
 800304e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800305a:	4613      	mov	r3, r2
 800305c:	00db      	lsls	r3, r3, #3
 800305e:	4413      	add	r3, r2
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	440b      	add	r3, r1
 8003064:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d12e      	bne.n	80030cc <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800306e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003070:	2b00      	cmp	r3, #0
 8003072:	da2b      	bge.n	80030cc <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003080:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003084:	429a      	cmp	r2, r3
 8003086:	d121      	bne.n	80030cc <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800308c:	4613      	mov	r3, r2
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	4413      	add	r3, r2
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	440b      	add	r3, r1
 8003096:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800309a:	2201      	movs	r2, #1
 800309c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800309e:	6a3b      	ldr	r3, [r7, #32]
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80030a6:	6a3b      	ldr	r3, [r7, #32]
 80030a8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80030aa:	6a3b      	ldr	r3, [r7, #32]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10a      	bne.n	80030cc <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	69fa      	ldr	r2, [r7, #28]
 80030c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80030c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030c8:	6053      	str	r3, [r2, #4]
            break;
 80030ca:	e008      	b.n	80030de <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ce:	3301      	adds	r3, #1
 80030d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	791b      	ldrb	r3, [r3, #4]
 80030d6:	461a      	mov	r2, r3
 80030d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030da:	4293      	cmp	r3, r2
 80030dc:	d3b3      	bcc.n	8003046 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	695a      	ldr	r2, [r3, #20]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80030ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f004 f8fe 	bl	80072f4 <USB_ReadInterrupts>
 80030f8:	4603      	mov	r3, r0
 80030fa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80030fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003102:	d10a      	bne.n	800311a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f006 fd6f 	bl	8009be8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	695a      	ldr	r2, [r3, #20]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003118:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f004 f8e8 	bl	80072f4 <USB_ReadInterrupts>
 8003124:	4603      	mov	r3, r0
 8003126:	f003 0304 	and.w	r3, r3, #4
 800312a:	2b04      	cmp	r3, #4
 800312c:	d115      	bne.n	800315a <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	f003 0304 	and.w	r3, r3, #4
 800313c:	2b00      	cmp	r3, #0
 800313e:	d002      	beq.n	8003146 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f006 fd5f 	bl	8009c04 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	6859      	ldr	r1, [r3, #4]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	430a      	orrs	r2, r1
 8003154:	605a      	str	r2, [r3, #4]
 8003156:	e000      	b.n	800315a <HAL_PCD_IRQHandler+0x93c>
      return;
 8003158:	bf00      	nop
    }
  }
}
 800315a:	3734      	adds	r7, #52	@ 0x34
 800315c:	46bd      	mov	sp, r7
 800315e:	bd90      	pop	{r4, r7, pc}

08003160 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	460b      	mov	r3, r1
 800316a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003172:	2b01      	cmp	r3, #1
 8003174:	d101      	bne.n	800317a <HAL_PCD_SetAddress+0x1a>
 8003176:	2302      	movs	r3, #2
 8003178:	e012      	b.n	80031a0 <HAL_PCD_SetAddress+0x40>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	78fa      	ldrb	r2, [r7, #3]
 8003186:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	78fa      	ldrb	r2, [r7, #3]
 800318e:	4611      	mov	r1, r2
 8003190:	4618      	mov	r0, r3
 8003192:	f004 f847 	bl	8007224 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800319e:	2300      	movs	r3, #0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3708      	adds	r7, #8
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	4608      	mov	r0, r1
 80031b2:	4611      	mov	r1, r2
 80031b4:	461a      	mov	r2, r3
 80031b6:	4603      	mov	r3, r0
 80031b8:	70fb      	strb	r3, [r7, #3]
 80031ba:	460b      	mov	r3, r1
 80031bc:	803b      	strh	r3, [r7, #0]
 80031be:	4613      	mov	r3, r2
 80031c0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80031c2:	2300      	movs	r3, #0
 80031c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80031c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	da0f      	bge.n	80031ee <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031ce:	78fb      	ldrb	r3, [r7, #3]
 80031d0:	f003 020f 	and.w	r2, r3, #15
 80031d4:	4613      	mov	r3, r2
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	4413      	add	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	3310      	adds	r3, #16
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	4413      	add	r3, r2
 80031e2:	3304      	adds	r3, #4
 80031e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2201      	movs	r2, #1
 80031ea:	705a      	strb	r2, [r3, #1]
 80031ec:	e00f      	b.n	800320e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031ee:	78fb      	ldrb	r3, [r7, #3]
 80031f0:	f003 020f 	and.w	r2, r3, #15
 80031f4:	4613      	mov	r3, r2
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	4413      	add	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	4413      	add	r3, r2
 8003204:	3304      	adds	r3, #4
 8003206:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2200      	movs	r2, #0
 800320c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800320e:	78fb      	ldrb	r3, [r7, #3]
 8003210:	f003 030f 	and.w	r3, r3, #15
 8003214:	b2da      	uxtb	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800321a:	883a      	ldrh	r2, [r7, #0]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	78ba      	ldrb	r2, [r7, #2]
 8003224:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	785b      	ldrb	r3, [r3, #1]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d004      	beq.n	8003238 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	461a      	mov	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003238:	78bb      	ldrb	r3, [r7, #2]
 800323a:	2b02      	cmp	r3, #2
 800323c:	d102      	bne.n	8003244 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2200      	movs	r2, #0
 8003242:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800324a:	2b01      	cmp	r3, #1
 800324c:	d101      	bne.n	8003252 <HAL_PCD_EP_Open+0xaa>
 800324e:	2302      	movs	r3, #2
 8003250:	e00e      	b.n	8003270 <HAL_PCD_EP_Open+0xc8>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68f9      	ldr	r1, [r7, #12]
 8003260:	4618      	mov	r0, r3
 8003262:	f003 f9cf 	bl	8006604 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800326e:	7afb      	ldrb	r3, [r7, #11]
}
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	460b      	mov	r3, r1
 8003282:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003284:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003288:	2b00      	cmp	r3, #0
 800328a:	da0f      	bge.n	80032ac <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800328c:	78fb      	ldrb	r3, [r7, #3]
 800328e:	f003 020f 	and.w	r2, r3, #15
 8003292:	4613      	mov	r3, r2
 8003294:	00db      	lsls	r3, r3, #3
 8003296:	4413      	add	r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	3310      	adds	r3, #16
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	4413      	add	r3, r2
 80032a0:	3304      	adds	r3, #4
 80032a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2201      	movs	r2, #1
 80032a8:	705a      	strb	r2, [r3, #1]
 80032aa:	e00f      	b.n	80032cc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032ac:	78fb      	ldrb	r3, [r7, #3]
 80032ae:	f003 020f 	and.w	r2, r3, #15
 80032b2:	4613      	mov	r3, r2
 80032b4:	00db      	lsls	r3, r3, #3
 80032b6:	4413      	add	r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	4413      	add	r3, r2
 80032c2:	3304      	adds	r3, #4
 80032c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2200      	movs	r2, #0
 80032ca:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80032cc:	78fb      	ldrb	r3, [r7, #3]
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	b2da      	uxtb	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d101      	bne.n	80032e6 <HAL_PCD_EP_Close+0x6e>
 80032e2:	2302      	movs	r3, #2
 80032e4:	e00e      	b.n	8003304 <HAL_PCD_EP_Close+0x8c>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68f9      	ldr	r1, [r7, #12]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f003 fa0d 	bl	8006714 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	607a      	str	r2, [r7, #4]
 8003316:	603b      	str	r3, [r7, #0]
 8003318:	460b      	mov	r3, r1
 800331a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800331c:	7afb      	ldrb	r3, [r7, #11]
 800331e:	f003 020f 	and.w	r2, r3, #15
 8003322:	4613      	mov	r3, r2
 8003324:	00db      	lsls	r3, r3, #3
 8003326:	4413      	add	r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	4413      	add	r3, r2
 8003332:	3304      	adds	r3, #4
 8003334:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	683a      	ldr	r2, [r7, #0]
 8003340:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	2200      	movs	r2, #0
 8003346:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	2200      	movs	r2, #0
 800334c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800334e:	7afb      	ldrb	r3, [r7, #11]
 8003350:	f003 030f 	and.w	r3, r3, #15
 8003354:	b2da      	uxtb	r2, r3
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	799b      	ldrb	r3, [r3, #6]
 800335e:	2b01      	cmp	r3, #1
 8003360:	d102      	bne.n	8003368 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6818      	ldr	r0, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	799b      	ldrb	r3, [r3, #6]
 8003370:	461a      	mov	r2, r3
 8003372:	6979      	ldr	r1, [r7, #20]
 8003374:	f003 faaa 	bl	80068cc <USB_EPStartXfer>

  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3718      	adds	r7, #24
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003382:	b480      	push	{r7}
 8003384:	b083      	sub	sp, #12
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
 800338a:	460b      	mov	r3, r1
 800338c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800338e:	78fb      	ldrb	r3, [r7, #3]
 8003390:	f003 020f 	and.w	r2, r3, #15
 8003394:	6879      	ldr	r1, [r7, #4]
 8003396:	4613      	mov	r3, r2
 8003398:	00db      	lsls	r3, r3, #3
 800339a:	4413      	add	r3, r2
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	440b      	add	r3, r1
 80033a0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80033a4:	681b      	ldr	r3, [r3, #0]
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr

080033b2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	b086      	sub	sp, #24
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	60f8      	str	r0, [r7, #12]
 80033ba:	607a      	str	r2, [r7, #4]
 80033bc:	603b      	str	r3, [r7, #0]
 80033be:	460b      	mov	r3, r1
 80033c0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033c2:	7afb      	ldrb	r3, [r7, #11]
 80033c4:	f003 020f 	and.w	r2, r3, #15
 80033c8:	4613      	mov	r3, r2
 80033ca:	00db      	lsls	r3, r3, #3
 80033cc:	4413      	add	r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	3310      	adds	r3, #16
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	4413      	add	r3, r2
 80033d6:	3304      	adds	r3, #4
 80033d8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	683a      	ldr	r2, [r7, #0]
 80033e4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	2200      	movs	r2, #0
 80033ea:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	2201      	movs	r2, #1
 80033f0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033f2:	7afb      	ldrb	r3, [r7, #11]
 80033f4:	f003 030f 	and.w	r3, r3, #15
 80033f8:	b2da      	uxtb	r2, r3
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	799b      	ldrb	r3, [r3, #6]
 8003402:	2b01      	cmp	r3, #1
 8003404:	d102      	bne.n	800340c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6818      	ldr	r0, [r3, #0]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	799b      	ldrb	r3, [r3, #6]
 8003414:	461a      	mov	r2, r3
 8003416:	6979      	ldr	r1, [r7, #20]
 8003418:	f003 fa58 	bl	80068cc <USB_EPStartXfer>

  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3718      	adds	r7, #24
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b084      	sub	sp, #16
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
 800342e:	460b      	mov	r3, r1
 8003430:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003432:	78fb      	ldrb	r3, [r7, #3]
 8003434:	f003 030f 	and.w	r3, r3, #15
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	7912      	ldrb	r2, [r2, #4]
 800343c:	4293      	cmp	r3, r2
 800343e:	d901      	bls.n	8003444 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e04f      	b.n	80034e4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003444:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003448:	2b00      	cmp	r3, #0
 800344a:	da0f      	bge.n	800346c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800344c:	78fb      	ldrb	r3, [r7, #3]
 800344e:	f003 020f 	and.w	r2, r3, #15
 8003452:	4613      	mov	r3, r2
 8003454:	00db      	lsls	r3, r3, #3
 8003456:	4413      	add	r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	3310      	adds	r3, #16
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	4413      	add	r3, r2
 8003460:	3304      	adds	r3, #4
 8003462:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2201      	movs	r2, #1
 8003468:	705a      	strb	r2, [r3, #1]
 800346a:	e00d      	b.n	8003488 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800346c:	78fa      	ldrb	r2, [r7, #3]
 800346e:	4613      	mov	r3, r2
 8003470:	00db      	lsls	r3, r3, #3
 8003472:	4413      	add	r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	4413      	add	r3, r2
 800347e:	3304      	adds	r3, #4
 8003480:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2200      	movs	r2, #0
 8003486:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2201      	movs	r2, #1
 800348c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800348e:	78fb      	ldrb	r3, [r7, #3]
 8003490:	f003 030f 	and.w	r3, r3, #15
 8003494:	b2da      	uxtb	r2, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d101      	bne.n	80034a8 <HAL_PCD_EP_SetStall+0x82>
 80034a4:	2302      	movs	r3, #2
 80034a6:	e01d      	b.n	80034e4 <HAL_PCD_EP_SetStall+0xbe>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68f9      	ldr	r1, [r7, #12]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f003 fde0 	bl	800707c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80034bc:	78fb      	ldrb	r3, [r7, #3]
 80034be:	f003 030f 	and.w	r3, r3, #15
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d109      	bne.n	80034da <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6818      	ldr	r0, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	7999      	ldrb	r1, [r3, #6]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034d4:	461a      	mov	r2, r3
 80034d6:	f003 ffd1 	bl	800747c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	460b      	mov	r3, r1
 80034f6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80034f8:	78fb      	ldrb	r3, [r7, #3]
 80034fa:	f003 030f 	and.w	r3, r3, #15
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	7912      	ldrb	r2, [r2, #4]
 8003502:	4293      	cmp	r3, r2
 8003504:	d901      	bls.n	800350a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e042      	b.n	8003590 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800350a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800350e:	2b00      	cmp	r3, #0
 8003510:	da0f      	bge.n	8003532 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003512:	78fb      	ldrb	r3, [r7, #3]
 8003514:	f003 020f 	and.w	r2, r3, #15
 8003518:	4613      	mov	r3, r2
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	4413      	add	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	3310      	adds	r3, #16
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	4413      	add	r3, r2
 8003526:	3304      	adds	r3, #4
 8003528:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2201      	movs	r2, #1
 800352e:	705a      	strb	r2, [r3, #1]
 8003530:	e00f      	b.n	8003552 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003532:	78fb      	ldrb	r3, [r7, #3]
 8003534:	f003 020f 	and.w	r2, r3, #15
 8003538:	4613      	mov	r3, r2
 800353a:	00db      	lsls	r3, r3, #3
 800353c:	4413      	add	r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	4413      	add	r3, r2
 8003548:	3304      	adds	r3, #4
 800354a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2200      	movs	r2, #0
 8003556:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003558:	78fb      	ldrb	r3, [r7, #3]
 800355a:	f003 030f 	and.w	r3, r3, #15
 800355e:	b2da      	uxtb	r2, r3
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800356a:	2b01      	cmp	r3, #1
 800356c:	d101      	bne.n	8003572 <HAL_PCD_EP_ClrStall+0x86>
 800356e:	2302      	movs	r3, #2
 8003570:	e00e      	b.n	8003590 <HAL_PCD_EP_ClrStall+0xa4>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	68f9      	ldr	r1, [r7, #12]
 8003580:	4618      	mov	r0, r3
 8003582:	f003 fde9 	bl	8007158 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	460b      	mov	r3, r1
 80035a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80035a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	da0c      	bge.n	80035c6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035ac:	78fb      	ldrb	r3, [r7, #3]
 80035ae:	f003 020f 	and.w	r2, r3, #15
 80035b2:	4613      	mov	r3, r2
 80035b4:	00db      	lsls	r3, r3, #3
 80035b6:	4413      	add	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	3310      	adds	r3, #16
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	4413      	add	r3, r2
 80035c0:	3304      	adds	r3, #4
 80035c2:	60fb      	str	r3, [r7, #12]
 80035c4:	e00c      	b.n	80035e0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035c6:	78fb      	ldrb	r3, [r7, #3]
 80035c8:	f003 020f 	and.w	r2, r3, #15
 80035cc:	4613      	mov	r3, r2
 80035ce:	00db      	lsls	r3, r3, #3
 80035d0:	4413      	add	r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	4413      	add	r3, r2
 80035dc:	3304      	adds	r3, #4
 80035de:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68f9      	ldr	r1, [r7, #12]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f003 fc08 	bl	8006dfc <USB_EPStopXfer>
 80035ec:	4603      	mov	r3, r0
 80035ee:	72fb      	strb	r3, [r7, #11]

  return ret;
 80035f0:	7afb      	ldrb	r3, [r7, #11]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}

080035fa <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80035fa:	b580      	push	{r7, lr}
 80035fc:	b08a      	sub	sp, #40	@ 0x28
 80035fe:	af02      	add	r7, sp, #8
 8003600:	6078      	str	r0, [r7, #4]
 8003602:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800360e:	683a      	ldr	r2, [r7, #0]
 8003610:	4613      	mov	r3, r2
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	3310      	adds	r3, #16
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	4413      	add	r3, r2
 800361e:	3304      	adds	r3, #4
 8003620:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	695a      	ldr	r2, [r3, #20]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	429a      	cmp	r2, r3
 800362c:	d901      	bls.n	8003632 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e06b      	b.n	800370a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	691a      	ldr	r2, [r3, #16]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	695b      	ldr	r3, [r3, #20]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	69fa      	ldr	r2, [r7, #28]
 8003644:	429a      	cmp	r2, r3
 8003646:	d902      	bls.n	800364e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	3303      	adds	r3, #3
 8003652:	089b      	lsrs	r3, r3, #2
 8003654:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003656:	e02a      	b.n	80036ae <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	691a      	ldr	r2, [r3, #16]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	695b      	ldr	r3, [r3, #20]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	69fa      	ldr	r2, [r7, #28]
 800366a:	429a      	cmp	r2, r3
 800366c:	d902      	bls.n	8003674 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	3303      	adds	r3, #3
 8003678:	089b      	lsrs	r3, r3, #2
 800367a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	68d9      	ldr	r1, [r3, #12]
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	b2da      	uxtb	r2, r3
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800368c:	9300      	str	r3, [sp, #0]
 800368e:	4603      	mov	r3, r0
 8003690:	6978      	ldr	r0, [r7, #20]
 8003692:	f003 fc5d 	bl	8006f50 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	68da      	ldr	r2, [r3, #12]
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	441a      	add	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	695a      	ldr	r2, [r3, #20]
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	441a      	add	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	015a      	lsls	r2, r3, #5
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	4413      	add	r3, r2
 80036b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80036be:	69ba      	ldr	r2, [r7, #24]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d809      	bhi.n	80036d8 <PCD_WriteEmptyTxFifo+0xde>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	695a      	ldr	r2, [r3, #20]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d203      	bcs.n	80036d8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1bf      	bne.n	8003658 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	691a      	ldr	r2, [r3, #16]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d811      	bhi.n	8003708 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	2201      	movs	r2, #1
 80036ec:	fa02 f303 	lsl.w	r3, r2, r3
 80036f0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	43db      	mvns	r3, r3
 80036fe:	6939      	ldr	r1, [r7, #16]
 8003700:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003704:	4013      	ands	r3, r2
 8003706:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3720      	adds	r7, #32
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
	...

08003714 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b088      	sub	sp, #32
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	333c      	adds	r3, #60	@ 0x3c
 800372c:	3304      	adds	r3, #4
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	015a      	lsls	r2, r3, #5
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	4413      	add	r3, r2
 800373a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	799b      	ldrb	r3, [r3, #6]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d17b      	bne.n	8003842 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	f003 0308 	and.w	r3, r3, #8
 8003750:	2b00      	cmp	r3, #0
 8003752:	d015      	beq.n	8003780 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	4a61      	ldr	r2, [pc, #388]	@ (80038dc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003758:	4293      	cmp	r3, r2
 800375a:	f240 80b9 	bls.w	80038d0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003764:	2b00      	cmp	r3, #0
 8003766:	f000 80b3 	beq.w	80038d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	015a      	lsls	r2, r3, #5
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	4413      	add	r3, r2
 8003772:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003776:	461a      	mov	r2, r3
 8003778:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800377c:	6093      	str	r3, [r2, #8]
 800377e:	e0a7      	b.n	80038d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	f003 0320 	and.w	r3, r3, #32
 8003786:	2b00      	cmp	r3, #0
 8003788:	d009      	beq.n	800379e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	015a      	lsls	r2, r3, #5
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	4413      	add	r3, r2
 8003792:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003796:	461a      	mov	r2, r3
 8003798:	2320      	movs	r3, #32
 800379a:	6093      	str	r3, [r2, #8]
 800379c:	e098      	b.n	80038d0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f040 8093 	bne.w	80038d0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	4a4b      	ldr	r2, [pc, #300]	@ (80038dc <PCD_EP_OutXfrComplete_int+0x1c8>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d90f      	bls.n	80037d2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00a      	beq.n	80037d2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	015a      	lsls	r2, r3, #5
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	4413      	add	r3, r2
 80037c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037c8:	461a      	mov	r2, r3
 80037ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037ce:	6093      	str	r3, [r2, #8]
 80037d0:	e07e      	b.n	80038d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80037d2:	683a      	ldr	r2, [r7, #0]
 80037d4:	4613      	mov	r3, r2
 80037d6:	00db      	lsls	r3, r3, #3
 80037d8:	4413      	add	r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	4413      	add	r3, r2
 80037e4:	3304      	adds	r3, #4
 80037e6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6a1a      	ldr	r2, [r3, #32]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	0159      	lsls	r1, r3, #5
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	440b      	add	r3, r1
 80037f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037fe:	1ad2      	subs	r2, r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d114      	bne.n	8003834 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d109      	bne.n	8003826 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6818      	ldr	r0, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800381c:	461a      	mov	r2, r3
 800381e:	2101      	movs	r1, #1
 8003820:	f003 fe2c 	bl	800747c <USB_EP0_OutStart>
 8003824:	e006      	b.n	8003834 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	441a      	add	r2, r3
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	b2db      	uxtb	r3, r3
 8003838:	4619      	mov	r1, r3
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f006 f910 	bl	8009a60 <HAL_PCD_DataOutStageCallback>
 8003840:	e046      	b.n	80038d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	4a26      	ldr	r2, [pc, #152]	@ (80038e0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d124      	bne.n	8003894 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00a      	beq.n	800386a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	015a      	lsls	r2, r3, #5
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	4413      	add	r3, r2
 800385c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003860:	461a      	mov	r2, r3
 8003862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003866:	6093      	str	r3, [r2, #8]
 8003868:	e032      	b.n	80038d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	f003 0320 	and.w	r3, r3, #32
 8003870:	2b00      	cmp	r3, #0
 8003872:	d008      	beq.n	8003886 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	015a      	lsls	r2, r3, #5
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	4413      	add	r3, r2
 800387c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003880:	461a      	mov	r2, r3
 8003882:	2320      	movs	r3, #32
 8003884:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	b2db      	uxtb	r3, r3
 800388a:	4619      	mov	r1, r3
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f006 f8e7 	bl	8009a60 <HAL_PCD_DataOutStageCallback>
 8003892:	e01d      	b.n	80038d0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d114      	bne.n	80038c4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800389a:	6879      	ldr	r1, [r7, #4]
 800389c:	683a      	ldr	r2, [r7, #0]
 800389e:	4613      	mov	r3, r2
 80038a0:	00db      	lsls	r3, r3, #3
 80038a2:	4413      	add	r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	440b      	add	r3, r1
 80038a8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d108      	bne.n	80038c4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6818      	ldr	r0, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80038bc:	461a      	mov	r2, r3
 80038be:	2100      	movs	r1, #0
 80038c0:	f003 fddc 	bl	800747c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	4619      	mov	r1, r3
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f006 f8c8 	bl	8009a60 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3720      	adds	r7, #32
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	4f54300a 	.word	0x4f54300a
 80038e0:	4f54310a 	.word	0x4f54310a

080038e4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b086      	sub	sp, #24
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	333c      	adds	r3, #60	@ 0x3c
 80038fc:	3304      	adds	r3, #4
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	015a      	lsls	r2, r3, #5
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	4413      	add	r3, r2
 800390a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	4a15      	ldr	r2, [pc, #84]	@ (800396c <PCD_EP_OutSetupPacket_int+0x88>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d90e      	bls.n	8003938 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003920:	2b00      	cmp	r3, #0
 8003922:	d009      	beq.n	8003938 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	015a      	lsls	r2, r3, #5
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	4413      	add	r3, r2
 800392c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003930:	461a      	mov	r2, r3
 8003932:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003936:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f006 f87f 	bl	8009a3c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	4a0a      	ldr	r2, [pc, #40]	@ (800396c <PCD_EP_OutSetupPacket_int+0x88>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d90c      	bls.n	8003960 <PCD_EP_OutSetupPacket_int+0x7c>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	799b      	ldrb	r3, [r3, #6]
 800394a:	2b01      	cmp	r3, #1
 800394c:	d108      	bne.n	8003960 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6818      	ldr	r0, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003958:	461a      	mov	r2, r3
 800395a:	2101      	movs	r1, #1
 800395c:	f003 fd8e 	bl	800747c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3718      	adds	r7, #24
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	4f54300a 	.word	0x4f54300a

08003970 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	460b      	mov	r3, r1
 800397a:	70fb      	strb	r3, [r7, #3]
 800397c:	4613      	mov	r3, r2
 800397e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003986:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003988:	78fb      	ldrb	r3, [r7, #3]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d107      	bne.n	800399e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800398e:	883b      	ldrh	r3, [r7, #0]
 8003990:	0419      	lsls	r1, r3, #16
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	68ba      	ldr	r2, [r7, #8]
 8003998:	430a      	orrs	r2, r1
 800399a:	629a      	str	r2, [r3, #40]	@ 0x28
 800399c:	e028      	b.n	80039f0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a4:	0c1b      	lsrs	r3, r3, #16
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	4413      	add	r3, r2
 80039aa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80039ac:	2300      	movs	r3, #0
 80039ae:	73fb      	strb	r3, [r7, #15]
 80039b0:	e00d      	b.n	80039ce <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
 80039b8:	3340      	adds	r3, #64	@ 0x40
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	4413      	add	r3, r2
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	0c1b      	lsrs	r3, r3, #16
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	4413      	add	r3, r2
 80039c6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80039c8:	7bfb      	ldrb	r3, [r7, #15]
 80039ca:	3301      	adds	r3, #1
 80039cc:	73fb      	strb	r3, [r7, #15]
 80039ce:	7bfa      	ldrb	r2, [r7, #15]
 80039d0:	78fb      	ldrb	r3, [r7, #3]
 80039d2:	3b01      	subs	r3, #1
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d3ec      	bcc.n	80039b2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80039d8:	883b      	ldrh	r3, [r7, #0]
 80039da:	0418      	lsls	r0, r3, #16
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6819      	ldr	r1, [r3, #0]
 80039e0:	78fb      	ldrb	r3, [r7, #3]
 80039e2:	3b01      	subs	r3, #1
 80039e4:	68ba      	ldr	r2, [r7, #8]
 80039e6:	4302      	orrs	r2, r0
 80039e8:	3340      	adds	r3, #64	@ 0x40
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	440b      	add	r3, r1
 80039ee:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3714      	adds	r7, #20
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr

080039fe <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80039fe:	b480      	push	{r7}
 8003a00:	b083      	sub	sp, #12
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
 8003a06:	460b      	mov	r3, r1
 8003a08:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	887a      	ldrh	r2, [r7, #2]
 8003a10:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	460b      	mov	r3, r1
 8003a2a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e267      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d075      	beq.n	8003b42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a56:	4b88      	ldr	r3, [pc, #544]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f003 030c 	and.w	r3, r3, #12
 8003a5e:	2b04      	cmp	r3, #4
 8003a60:	d00c      	beq.n	8003a7c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a62:	4b85      	ldr	r3, [pc, #532]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a6a:	2b08      	cmp	r3, #8
 8003a6c:	d112      	bne.n	8003a94 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a6e:	4b82      	ldr	r3, [pc, #520]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a7a:	d10b      	bne.n	8003a94 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a7c:	4b7e      	ldr	r3, [pc, #504]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d05b      	beq.n	8003b40 <HAL_RCC_OscConfig+0x108>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d157      	bne.n	8003b40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e242      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a9c:	d106      	bne.n	8003aac <HAL_RCC_OscConfig+0x74>
 8003a9e:	4b76      	ldr	r3, [pc, #472]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a75      	ldr	r2, [pc, #468]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aa8:	6013      	str	r3, [r2, #0]
 8003aaa:	e01d      	b.n	8003ae8 <HAL_RCC_OscConfig+0xb0>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ab4:	d10c      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x98>
 8003ab6:	4b70      	ldr	r3, [pc, #448]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a6f      	ldr	r2, [pc, #444]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003abc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ac0:	6013      	str	r3, [r2, #0]
 8003ac2:	4b6d      	ldr	r3, [pc, #436]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a6c      	ldr	r2, [pc, #432]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003ac8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003acc:	6013      	str	r3, [r2, #0]
 8003ace:	e00b      	b.n	8003ae8 <HAL_RCC_OscConfig+0xb0>
 8003ad0:	4b69      	ldr	r3, [pc, #420]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a68      	ldr	r2, [pc, #416]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003ad6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ada:	6013      	str	r3, [r2, #0]
 8003adc:	4b66      	ldr	r3, [pc, #408]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a65      	ldr	r2, [pc, #404]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003ae2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ae6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d013      	beq.n	8003b18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af0:	f7fd fe14 	bl	800171c <HAL_GetTick>
 8003af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003af8:	f7fd fe10 	bl	800171c <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b64      	cmp	r3, #100	@ 0x64
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e207      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b0a:	4b5b      	ldr	r3, [pc, #364]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d0f0      	beq.n	8003af8 <HAL_RCC_OscConfig+0xc0>
 8003b16:	e014      	b.n	8003b42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b18:	f7fd fe00 	bl	800171c <HAL_GetTick>
 8003b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b1e:	e008      	b.n	8003b32 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b20:	f7fd fdfc 	bl	800171c <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b64      	cmp	r3, #100	@ 0x64
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e1f3      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b32:	4b51      	ldr	r3, [pc, #324]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1f0      	bne.n	8003b20 <HAL_RCC_OscConfig+0xe8>
 8003b3e:	e000      	b.n	8003b42 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d063      	beq.n	8003c16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b4e:	4b4a      	ldr	r3, [pc, #296]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 030c 	and.w	r3, r3, #12
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00b      	beq.n	8003b72 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b5a:	4b47      	ldr	r3, [pc, #284]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b62:	2b08      	cmp	r3, #8
 8003b64:	d11c      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b66:	4b44      	ldr	r3, [pc, #272]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d116      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b72:	4b41      	ldr	r3, [pc, #260]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d005      	beq.n	8003b8a <HAL_RCC_OscConfig+0x152>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d001      	beq.n	8003b8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e1c7      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b8a:	4b3b      	ldr	r3, [pc, #236]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	4937      	ldr	r1, [pc, #220]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b9e:	e03a      	b.n	8003c16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d020      	beq.n	8003bea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ba8:	4b34      	ldr	r3, [pc, #208]	@ (8003c7c <HAL_RCC_OscConfig+0x244>)
 8003baa:	2201      	movs	r2, #1
 8003bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bae:	f7fd fdb5 	bl	800171c <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb4:	e008      	b.n	8003bc8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bb6:	f7fd fdb1 	bl	800171c <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e1a8      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bc8:	4b2b      	ldr	r3, [pc, #172]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d0f0      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bd4:	4b28      	ldr	r3, [pc, #160]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	4925      	ldr	r1, [pc, #148]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	600b      	str	r3, [r1, #0]
 8003be8:	e015      	b.n	8003c16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bea:	4b24      	ldr	r3, [pc, #144]	@ (8003c7c <HAL_RCC_OscConfig+0x244>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf0:	f7fd fd94 	bl	800171c <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bf8:	f7fd fd90 	bl	800171c <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e187      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1f0      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0308 	and.w	r3, r3, #8
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d036      	beq.n	8003c90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d016      	beq.n	8003c58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c2a:	4b15      	ldr	r3, [pc, #84]	@ (8003c80 <HAL_RCC_OscConfig+0x248>)
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c30:	f7fd fd74 	bl	800171c <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c38:	f7fd fd70 	bl	800171c <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e167      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c78 <HAL_RCC_OscConfig+0x240>)
 8003c4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0f0      	beq.n	8003c38 <HAL_RCC_OscConfig+0x200>
 8003c56:	e01b      	b.n	8003c90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c58:	4b09      	ldr	r3, [pc, #36]	@ (8003c80 <HAL_RCC_OscConfig+0x248>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c5e:	f7fd fd5d 	bl	800171c <HAL_GetTick>
 8003c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c64:	e00e      	b.n	8003c84 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c66:	f7fd fd59 	bl	800171c <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d907      	bls.n	8003c84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e150      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
 8003c78:	40023800 	.word	0x40023800
 8003c7c:	42470000 	.word	0x42470000
 8003c80:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c84:	4b88      	ldr	r3, [pc, #544]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003c86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c88:	f003 0302 	and.w	r3, r3, #2
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1ea      	bne.n	8003c66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0304 	and.w	r3, r3, #4
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f000 8097 	beq.w	8003dcc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ca2:	4b81      	ldr	r3, [pc, #516]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10f      	bne.n	8003cce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cae:	2300      	movs	r3, #0
 8003cb0:	60bb      	str	r3, [r7, #8]
 8003cb2:	4b7d      	ldr	r3, [pc, #500]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb6:	4a7c      	ldr	r2, [pc, #496]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003cb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cbe:	4b7a      	ldr	r3, [pc, #488]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cc6:	60bb      	str	r3, [r7, #8]
 8003cc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cce:	4b77      	ldr	r3, [pc, #476]	@ (8003eac <HAL_RCC_OscConfig+0x474>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d118      	bne.n	8003d0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cda:	4b74      	ldr	r3, [pc, #464]	@ (8003eac <HAL_RCC_OscConfig+0x474>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a73      	ldr	r2, [pc, #460]	@ (8003eac <HAL_RCC_OscConfig+0x474>)
 8003ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ce4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ce6:	f7fd fd19 	bl	800171c <HAL_GetTick>
 8003cea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cec:	e008      	b.n	8003d00 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cee:	f7fd fd15 	bl	800171c <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e10c      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d00:	4b6a      	ldr	r3, [pc, #424]	@ (8003eac <HAL_RCC_OscConfig+0x474>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d0f0      	beq.n	8003cee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d106      	bne.n	8003d22 <HAL_RCC_OscConfig+0x2ea>
 8003d14:	4b64      	ldr	r3, [pc, #400]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d18:	4a63      	ldr	r2, [pc, #396]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003d1a:	f043 0301 	orr.w	r3, r3, #1
 8003d1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d20:	e01c      	b.n	8003d5c <HAL_RCC_OscConfig+0x324>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	2b05      	cmp	r3, #5
 8003d28:	d10c      	bne.n	8003d44 <HAL_RCC_OscConfig+0x30c>
 8003d2a:	4b5f      	ldr	r3, [pc, #380]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d2e:	4a5e      	ldr	r2, [pc, #376]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003d30:	f043 0304 	orr.w	r3, r3, #4
 8003d34:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d36:	4b5c      	ldr	r3, [pc, #368]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d3a:	4a5b      	ldr	r2, [pc, #364]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003d3c:	f043 0301 	orr.w	r3, r3, #1
 8003d40:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d42:	e00b      	b.n	8003d5c <HAL_RCC_OscConfig+0x324>
 8003d44:	4b58      	ldr	r3, [pc, #352]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d48:	4a57      	ldr	r2, [pc, #348]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003d4a:	f023 0301 	bic.w	r3, r3, #1
 8003d4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d50:	4b55      	ldr	r3, [pc, #340]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d54:	4a54      	ldr	r2, [pc, #336]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003d56:	f023 0304 	bic.w	r3, r3, #4
 8003d5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d015      	beq.n	8003d90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d64:	f7fd fcda 	bl	800171c <HAL_GetTick>
 8003d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d6a:	e00a      	b.n	8003d82 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d6c:	f7fd fcd6 	bl	800171c <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e0cb      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d82:	4b49      	ldr	r3, [pc, #292]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0ee      	beq.n	8003d6c <HAL_RCC_OscConfig+0x334>
 8003d8e:	e014      	b.n	8003dba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d90:	f7fd fcc4 	bl	800171c <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d96:	e00a      	b.n	8003dae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d98:	f7fd fcc0 	bl	800171c <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e0b5      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dae:	4b3e      	ldr	r3, [pc, #248]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003db0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003db2:	f003 0302 	and.w	r3, r3, #2
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1ee      	bne.n	8003d98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dba:	7dfb      	ldrb	r3, [r7, #23]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d105      	bne.n	8003dcc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dc0:	4b39      	ldr	r3, [pc, #228]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc4:	4a38      	ldr	r2, [pc, #224]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003dc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	f000 80a1 	beq.w	8003f18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dd6:	4b34      	ldr	r3, [pc, #208]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f003 030c 	and.w	r3, r3, #12
 8003dde:	2b08      	cmp	r3, #8
 8003de0:	d05c      	beq.n	8003e9c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	699b      	ldr	r3, [r3, #24]
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d141      	bne.n	8003e6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dea:	4b31      	ldr	r3, [pc, #196]	@ (8003eb0 <HAL_RCC_OscConfig+0x478>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df0:	f7fd fc94 	bl	800171c <HAL_GetTick>
 8003df4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003df6:	e008      	b.n	8003e0a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003df8:	f7fd fc90 	bl	800171c <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e087      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e0a:	4b27      	ldr	r3, [pc, #156]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1f0      	bne.n	8003df8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	69da      	ldr	r2, [r3, #28]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a1b      	ldr	r3, [r3, #32]
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e24:	019b      	lsls	r3, r3, #6
 8003e26:	431a      	orrs	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e2c:	085b      	lsrs	r3, r3, #1
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	041b      	lsls	r3, r3, #16
 8003e32:	431a      	orrs	r2, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e38:	061b      	lsls	r3, r3, #24
 8003e3a:	491b      	ldr	r1, [pc, #108]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e40:	4b1b      	ldr	r3, [pc, #108]	@ (8003eb0 <HAL_RCC_OscConfig+0x478>)
 8003e42:	2201      	movs	r2, #1
 8003e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e46:	f7fd fc69 	bl	800171c <HAL_GetTick>
 8003e4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e4c:	e008      	b.n	8003e60 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e4e:	f7fd fc65 	bl	800171c <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d901      	bls.n	8003e60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e05c      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e60:	4b11      	ldr	r3, [pc, #68]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d0f0      	beq.n	8003e4e <HAL_RCC_OscConfig+0x416>
 8003e6c:	e054      	b.n	8003f18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e6e:	4b10      	ldr	r3, [pc, #64]	@ (8003eb0 <HAL_RCC_OscConfig+0x478>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e74:	f7fd fc52 	bl	800171c <HAL_GetTick>
 8003e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e7a:	e008      	b.n	8003e8e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e7c:	f7fd fc4e 	bl	800171c <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d901      	bls.n	8003e8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e045      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e8e:	4b06      	ldr	r3, [pc, #24]	@ (8003ea8 <HAL_RCC_OscConfig+0x470>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d1f0      	bne.n	8003e7c <HAL_RCC_OscConfig+0x444>
 8003e9a:	e03d      	b.n	8003f18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	699b      	ldr	r3, [r3, #24]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d107      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e038      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	40007000 	.word	0x40007000
 8003eb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8003f24 <HAL_RCC_OscConfig+0x4ec>)
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	699b      	ldr	r3, [r3, #24]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d028      	beq.n	8003f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d121      	bne.n	8003f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d11a      	bne.n	8003f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003eea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d111      	bne.n	8003f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003efa:	085b      	lsrs	r3, r3, #1
 8003efc:	3b01      	subs	r3, #1
 8003efe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d107      	bne.n	8003f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d001      	beq.n	8003f18 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e000      	b.n	8003f1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3718      	adds	r7, #24
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	40023800 	.word	0x40023800

08003f28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d101      	bne.n	8003f3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e0cc      	b.n	80040d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f3c:	4b68      	ldr	r3, [pc, #416]	@ (80040e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 030f 	and.w	r3, r3, #15
 8003f44:	683a      	ldr	r2, [r7, #0]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d90c      	bls.n	8003f64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f4a:	4b65      	ldr	r3, [pc, #404]	@ (80040e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	b2d2      	uxtb	r2, r2
 8003f50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f52:	4b63      	ldr	r3, [pc, #396]	@ (80040e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 030f 	and.w	r3, r3, #15
 8003f5a:	683a      	ldr	r2, [r7, #0]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d001      	beq.n	8003f64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e0b8      	b.n	80040d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0302 	and.w	r3, r3, #2
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d020      	beq.n	8003fb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0304 	and.w	r3, r3, #4
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d005      	beq.n	8003f88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f7c:	4b59      	ldr	r3, [pc, #356]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	4a58      	ldr	r2, [pc, #352]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f82:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f86:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0308 	and.w	r3, r3, #8
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d005      	beq.n	8003fa0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f94:	4b53      	ldr	r3, [pc, #332]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	4a52      	ldr	r2, [pc, #328]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fa0:	4b50      	ldr	r3, [pc, #320]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	494d      	ldr	r1, [pc, #308]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d044      	beq.n	8004048 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d107      	bne.n	8003fd6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fc6:	4b47      	ldr	r3, [pc, #284]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d119      	bne.n	8004006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e07f      	b.n	80040d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d003      	beq.n	8003fe6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fe2:	2b03      	cmp	r3, #3
 8003fe4:	d107      	bne.n	8003ff6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fe6:	4b3f      	ldr	r3, [pc, #252]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d109      	bne.n	8004006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e06f      	b.n	80040d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ff6:	4b3b      	ldr	r3, [pc, #236]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d101      	bne.n	8004006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e067      	b.n	80040d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004006:	4b37      	ldr	r3, [pc, #220]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f023 0203 	bic.w	r2, r3, #3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	4934      	ldr	r1, [pc, #208]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004014:	4313      	orrs	r3, r2
 8004016:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004018:	f7fd fb80 	bl	800171c <HAL_GetTick>
 800401c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800401e:	e00a      	b.n	8004036 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004020:	f7fd fb7c 	bl	800171c <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800402e:	4293      	cmp	r3, r2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e04f      	b.n	80040d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004036:	4b2b      	ldr	r3, [pc, #172]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 020c 	and.w	r2, r3, #12
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	429a      	cmp	r2, r3
 8004046:	d1eb      	bne.n	8004020 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004048:	4b25      	ldr	r3, [pc, #148]	@ (80040e0 <HAL_RCC_ClockConfig+0x1b8>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 030f 	and.w	r3, r3, #15
 8004050:	683a      	ldr	r2, [r7, #0]
 8004052:	429a      	cmp	r2, r3
 8004054:	d20c      	bcs.n	8004070 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004056:	4b22      	ldr	r3, [pc, #136]	@ (80040e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004058:	683a      	ldr	r2, [r7, #0]
 800405a:	b2d2      	uxtb	r2, r2
 800405c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800405e:	4b20      	ldr	r3, [pc, #128]	@ (80040e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 030f 	and.w	r3, r3, #15
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	429a      	cmp	r2, r3
 800406a:	d001      	beq.n	8004070 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e032      	b.n	80040d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0304 	and.w	r3, r3, #4
 8004078:	2b00      	cmp	r3, #0
 800407a:	d008      	beq.n	800408e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800407c:	4b19      	ldr	r3, [pc, #100]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	4916      	ldr	r1, [pc, #88]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 800408a:	4313      	orrs	r3, r2
 800408c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0308 	and.w	r3, r3, #8
 8004096:	2b00      	cmp	r3, #0
 8004098:	d009      	beq.n	80040ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800409a:	4b12      	ldr	r3, [pc, #72]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	490e      	ldr	r1, [pc, #56]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 80040aa:	4313      	orrs	r3, r2
 80040ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80040ae:	f000 f889 	bl	80041c4 <HAL_RCC_GetSysClockFreq>
 80040b2:	4602      	mov	r2, r0
 80040b4:	4b0b      	ldr	r3, [pc, #44]	@ (80040e4 <HAL_RCC_ClockConfig+0x1bc>)
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	091b      	lsrs	r3, r3, #4
 80040ba:	f003 030f 	and.w	r3, r3, #15
 80040be:	490a      	ldr	r1, [pc, #40]	@ (80040e8 <HAL_RCC_ClockConfig+0x1c0>)
 80040c0:	5ccb      	ldrb	r3, [r1, r3]
 80040c2:	fa22 f303 	lsr.w	r3, r2, r3
 80040c6:	4a09      	ldr	r2, [pc, #36]	@ (80040ec <HAL_RCC_ClockConfig+0x1c4>)
 80040c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040ca:	4b09      	ldr	r3, [pc, #36]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c8>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7fd fae0 	bl	8001694 <HAL_InitTick>

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	40023c00 	.word	0x40023c00
 80040e4:	40023800 	.word	0x40023800
 80040e8:	0800b2dc 	.word	0x0800b2dc
 80040ec:	20000000 	.word	0x20000000
 80040f0:	20000004 	.word	0x20000004

080040f4 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b08c      	sub	sp, #48	@ 0x30
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d129      	bne.n	800415a <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8004106:	2300      	movs	r3, #0
 8004108:	61bb      	str	r3, [r7, #24]
 800410a:	4b2b      	ldr	r3, [pc, #172]	@ (80041b8 <HAL_RCC_MCOConfig+0xc4>)
 800410c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800410e:	4a2a      	ldr	r2, [pc, #168]	@ (80041b8 <HAL_RCC_MCOConfig+0xc4>)
 8004110:	f043 0301 	orr.w	r3, r3, #1
 8004114:	6313      	str	r3, [r2, #48]	@ 0x30
 8004116:	4b28      	ldr	r3, [pc, #160]	@ (80041b8 <HAL_RCC_MCOConfig+0xc4>)
 8004118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	61bb      	str	r3, [r7, #24]
 8004120:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8004122:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004128:	2302      	movs	r3, #2
 800412a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800412c:	2303      	movs	r3, #3
 800412e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004130:	2300      	movs	r3, #0
 8004132:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004134:	2300      	movs	r3, #0
 8004136:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004138:	f107 031c 	add.w	r3, r7, #28
 800413c:	4619      	mov	r1, r3
 800413e:	481f      	ldr	r0, [pc, #124]	@ (80041bc <HAL_RCC_MCOConfig+0xc8>)
 8004140:	f7fe f84a 	bl	80021d8 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8004144:	4b1c      	ldr	r3, [pc, #112]	@ (80041b8 <HAL_RCC_MCOConfig+0xc4>)
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 800414c:	68b9      	ldr	r1, [r7, #8]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	430b      	orrs	r3, r1
 8004152:	4919      	ldr	r1, [pc, #100]	@ (80041b8 <HAL_RCC_MCOConfig+0xc4>)
 8004154:	4313      	orrs	r3, r2
 8004156:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004158:	e029      	b.n	80041ae <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 800415a:	2300      	movs	r3, #0
 800415c:	617b      	str	r3, [r7, #20]
 800415e:	4b16      	ldr	r3, [pc, #88]	@ (80041b8 <HAL_RCC_MCOConfig+0xc4>)
 8004160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004162:	4a15      	ldr	r2, [pc, #84]	@ (80041b8 <HAL_RCC_MCOConfig+0xc4>)
 8004164:	f043 0304 	orr.w	r3, r3, #4
 8004168:	6313      	str	r3, [r2, #48]	@ 0x30
 800416a:	4b13      	ldr	r3, [pc, #76]	@ (80041b8 <HAL_RCC_MCOConfig+0xc4>)
 800416c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800416e:	f003 0304 	and.w	r3, r3, #4
 8004172:	617b      	str	r3, [r7, #20]
 8004174:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8004176:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800417a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800417c:	2302      	movs	r3, #2
 800417e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004180:	2303      	movs	r3, #3
 8004182:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004184:	2300      	movs	r3, #0
 8004186:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004188:	2300      	movs	r3, #0
 800418a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800418c:	f107 031c 	add.w	r3, r7, #28
 8004190:	4619      	mov	r1, r3
 8004192:	480b      	ldr	r0, [pc, #44]	@ (80041c0 <HAL_RCC_MCOConfig+0xcc>)
 8004194:	f7fe f820 	bl	80021d8 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004198:	4b07      	ldr	r3, [pc, #28]	@ (80041b8 <HAL_RCC_MCOConfig+0xc4>)
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	00d9      	lsls	r1, r3, #3
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	430b      	orrs	r3, r1
 80041a8:	4903      	ldr	r1, [pc, #12]	@ (80041b8 <HAL_RCC_MCOConfig+0xc4>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	608b      	str	r3, [r1, #8]
}
 80041ae:	bf00      	nop
 80041b0:	3730      	adds	r7, #48	@ 0x30
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	40023800 	.word	0x40023800
 80041bc:	40020000 	.word	0x40020000
 80041c0:	40020800 	.word	0x40020800

080041c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041c8:	b094      	sub	sp, #80	@ 0x50
 80041ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80041cc:	2300      	movs	r3, #0
 80041ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80041d0:	2300      	movs	r3, #0
 80041d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041d4:	2300      	movs	r3, #0
 80041d6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041dc:	4b79      	ldr	r3, [pc, #484]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f003 030c 	and.w	r3, r3, #12
 80041e4:	2b08      	cmp	r3, #8
 80041e6:	d00d      	beq.n	8004204 <HAL_RCC_GetSysClockFreq+0x40>
 80041e8:	2b08      	cmp	r3, #8
 80041ea:	f200 80e1 	bhi.w	80043b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d002      	beq.n	80041f8 <HAL_RCC_GetSysClockFreq+0x34>
 80041f2:	2b04      	cmp	r3, #4
 80041f4:	d003      	beq.n	80041fe <HAL_RCC_GetSysClockFreq+0x3a>
 80041f6:	e0db      	b.n	80043b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041f8:	4b73      	ldr	r3, [pc, #460]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80041fa:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80041fc:	e0db      	b.n	80043b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041fe:	4b73      	ldr	r3, [pc, #460]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x208>)
 8004200:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004202:	e0d8      	b.n	80043b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004204:	4b6f      	ldr	r3, [pc, #444]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800420c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800420e:	4b6d      	ldr	r3, [pc, #436]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d063      	beq.n	80042e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800421a:	4b6a      	ldr	r3, [pc, #424]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	099b      	lsrs	r3, r3, #6
 8004220:	2200      	movs	r2, #0
 8004222:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004224:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004228:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800422c:	633b      	str	r3, [r7, #48]	@ 0x30
 800422e:	2300      	movs	r3, #0
 8004230:	637b      	str	r3, [r7, #52]	@ 0x34
 8004232:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004236:	4622      	mov	r2, r4
 8004238:	462b      	mov	r3, r5
 800423a:	f04f 0000 	mov.w	r0, #0
 800423e:	f04f 0100 	mov.w	r1, #0
 8004242:	0159      	lsls	r1, r3, #5
 8004244:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004248:	0150      	lsls	r0, r2, #5
 800424a:	4602      	mov	r2, r0
 800424c:	460b      	mov	r3, r1
 800424e:	4621      	mov	r1, r4
 8004250:	1a51      	subs	r1, r2, r1
 8004252:	6139      	str	r1, [r7, #16]
 8004254:	4629      	mov	r1, r5
 8004256:	eb63 0301 	sbc.w	r3, r3, r1
 800425a:	617b      	str	r3, [r7, #20]
 800425c:	f04f 0200 	mov.w	r2, #0
 8004260:	f04f 0300 	mov.w	r3, #0
 8004264:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004268:	4659      	mov	r1, fp
 800426a:	018b      	lsls	r3, r1, #6
 800426c:	4651      	mov	r1, sl
 800426e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004272:	4651      	mov	r1, sl
 8004274:	018a      	lsls	r2, r1, #6
 8004276:	4651      	mov	r1, sl
 8004278:	ebb2 0801 	subs.w	r8, r2, r1
 800427c:	4659      	mov	r1, fp
 800427e:	eb63 0901 	sbc.w	r9, r3, r1
 8004282:	f04f 0200 	mov.w	r2, #0
 8004286:	f04f 0300 	mov.w	r3, #0
 800428a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800428e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004292:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004296:	4690      	mov	r8, r2
 8004298:	4699      	mov	r9, r3
 800429a:	4623      	mov	r3, r4
 800429c:	eb18 0303 	adds.w	r3, r8, r3
 80042a0:	60bb      	str	r3, [r7, #8]
 80042a2:	462b      	mov	r3, r5
 80042a4:	eb49 0303 	adc.w	r3, r9, r3
 80042a8:	60fb      	str	r3, [r7, #12]
 80042aa:	f04f 0200 	mov.w	r2, #0
 80042ae:	f04f 0300 	mov.w	r3, #0
 80042b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80042b6:	4629      	mov	r1, r5
 80042b8:	024b      	lsls	r3, r1, #9
 80042ba:	4621      	mov	r1, r4
 80042bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042c0:	4621      	mov	r1, r4
 80042c2:	024a      	lsls	r2, r1, #9
 80042c4:	4610      	mov	r0, r2
 80042c6:	4619      	mov	r1, r3
 80042c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042ca:	2200      	movs	r2, #0
 80042cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042d4:	f7fb ffe4 	bl	80002a0 <__aeabi_uldivmod>
 80042d8:	4602      	mov	r2, r0
 80042da:	460b      	mov	r3, r1
 80042dc:	4613      	mov	r3, r2
 80042de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042e0:	e058      	b.n	8004394 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042e2:	4b38      	ldr	r3, [pc, #224]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	099b      	lsrs	r3, r3, #6
 80042e8:	2200      	movs	r2, #0
 80042ea:	4618      	mov	r0, r3
 80042ec:	4611      	mov	r1, r2
 80042ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042f2:	623b      	str	r3, [r7, #32]
 80042f4:	2300      	movs	r3, #0
 80042f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80042f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80042fc:	4642      	mov	r2, r8
 80042fe:	464b      	mov	r3, r9
 8004300:	f04f 0000 	mov.w	r0, #0
 8004304:	f04f 0100 	mov.w	r1, #0
 8004308:	0159      	lsls	r1, r3, #5
 800430a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800430e:	0150      	lsls	r0, r2, #5
 8004310:	4602      	mov	r2, r0
 8004312:	460b      	mov	r3, r1
 8004314:	4641      	mov	r1, r8
 8004316:	ebb2 0a01 	subs.w	sl, r2, r1
 800431a:	4649      	mov	r1, r9
 800431c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004320:	f04f 0200 	mov.w	r2, #0
 8004324:	f04f 0300 	mov.w	r3, #0
 8004328:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800432c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004330:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004334:	ebb2 040a 	subs.w	r4, r2, sl
 8004338:	eb63 050b 	sbc.w	r5, r3, fp
 800433c:	f04f 0200 	mov.w	r2, #0
 8004340:	f04f 0300 	mov.w	r3, #0
 8004344:	00eb      	lsls	r3, r5, #3
 8004346:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800434a:	00e2      	lsls	r2, r4, #3
 800434c:	4614      	mov	r4, r2
 800434e:	461d      	mov	r5, r3
 8004350:	4643      	mov	r3, r8
 8004352:	18e3      	adds	r3, r4, r3
 8004354:	603b      	str	r3, [r7, #0]
 8004356:	464b      	mov	r3, r9
 8004358:	eb45 0303 	adc.w	r3, r5, r3
 800435c:	607b      	str	r3, [r7, #4]
 800435e:	f04f 0200 	mov.w	r2, #0
 8004362:	f04f 0300 	mov.w	r3, #0
 8004366:	e9d7 4500 	ldrd	r4, r5, [r7]
 800436a:	4629      	mov	r1, r5
 800436c:	028b      	lsls	r3, r1, #10
 800436e:	4621      	mov	r1, r4
 8004370:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004374:	4621      	mov	r1, r4
 8004376:	028a      	lsls	r2, r1, #10
 8004378:	4610      	mov	r0, r2
 800437a:	4619      	mov	r1, r3
 800437c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800437e:	2200      	movs	r2, #0
 8004380:	61bb      	str	r3, [r7, #24]
 8004382:	61fa      	str	r2, [r7, #28]
 8004384:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004388:	f7fb ff8a 	bl	80002a0 <__aeabi_uldivmod>
 800438c:	4602      	mov	r2, r0
 800438e:	460b      	mov	r3, r1
 8004390:	4613      	mov	r3, r2
 8004392:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004394:	4b0b      	ldr	r3, [pc, #44]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	0c1b      	lsrs	r3, r3, #16
 800439a:	f003 0303 	and.w	r3, r3, #3
 800439e:	3301      	adds	r3, #1
 80043a0:	005b      	lsls	r3, r3, #1
 80043a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80043a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043ae:	e002      	b.n	80043b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043b0:	4b05      	ldr	r3, [pc, #20]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80043b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3750      	adds	r7, #80	@ 0x50
 80043bc:	46bd      	mov	sp, r7
 80043be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043c2:	bf00      	nop
 80043c4:	40023800 	.word	0x40023800
 80043c8:	00f42400 	.word	0x00f42400
 80043cc:	007a1200 	.word	0x007a1200

080043d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043d4:	4b03      	ldr	r3, [pc, #12]	@ (80043e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80043d6:	681b      	ldr	r3, [r3, #0]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	20000000 	.word	0x20000000

080043e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80043ec:	f7ff fff0 	bl	80043d0 <HAL_RCC_GetHCLKFreq>
 80043f0:	4602      	mov	r2, r0
 80043f2:	4b05      	ldr	r3, [pc, #20]	@ (8004408 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	0a9b      	lsrs	r3, r3, #10
 80043f8:	f003 0307 	and.w	r3, r3, #7
 80043fc:	4903      	ldr	r1, [pc, #12]	@ (800440c <HAL_RCC_GetPCLK1Freq+0x24>)
 80043fe:	5ccb      	ldrb	r3, [r1, r3]
 8004400:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004404:	4618      	mov	r0, r3
 8004406:	bd80      	pop	{r7, pc}
 8004408:	40023800 	.word	0x40023800
 800440c:	0800b2ec 	.word	0x0800b2ec

08004410 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004414:	f7ff ffdc 	bl	80043d0 <HAL_RCC_GetHCLKFreq>
 8004418:	4602      	mov	r2, r0
 800441a:	4b05      	ldr	r3, [pc, #20]	@ (8004430 <HAL_RCC_GetPCLK2Freq+0x20>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	0b5b      	lsrs	r3, r3, #13
 8004420:	f003 0307 	and.w	r3, r3, #7
 8004424:	4903      	ldr	r1, [pc, #12]	@ (8004434 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004426:	5ccb      	ldrb	r3, [r1, r3]
 8004428:	fa22 f303 	lsr.w	r3, r2, r3
}
 800442c:	4618      	mov	r0, r3
 800442e:	bd80      	pop	{r7, pc}
 8004430:	40023800 	.word	0x40023800
 8004434:	0800b2ec 	.word	0x0800b2ec

08004438 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d101      	bne.n	800444a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e041      	b.n	80044ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d106      	bne.n	8004464 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7fc fdf0 	bl	8001044 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2202      	movs	r2, #2
 8004468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	3304      	adds	r3, #4
 8004474:	4619      	mov	r1, r3
 8004476:	4610      	mov	r0, r2
 8004478:	f000 fa7e 	bl	8004978 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2201      	movs	r2, #1
 8004480:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3708      	adds	r7, #8
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
	...

080044d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044d8:	b480      	push	{r7}
 80044da:	b085      	sub	sp, #20
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d001      	beq.n	80044f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e04e      	b.n	800458e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2202      	movs	r2, #2
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68da      	ldr	r2, [r3, #12]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f042 0201 	orr.w	r2, r2, #1
 8004506:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a23      	ldr	r2, [pc, #140]	@ (800459c <HAL_TIM_Base_Start_IT+0xc4>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d022      	beq.n	8004558 <HAL_TIM_Base_Start_IT+0x80>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800451a:	d01d      	beq.n	8004558 <HAL_TIM_Base_Start_IT+0x80>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a1f      	ldr	r2, [pc, #124]	@ (80045a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d018      	beq.n	8004558 <HAL_TIM_Base_Start_IT+0x80>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a1e      	ldr	r2, [pc, #120]	@ (80045a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d013      	beq.n	8004558 <HAL_TIM_Base_Start_IT+0x80>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a1c      	ldr	r2, [pc, #112]	@ (80045a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d00e      	beq.n	8004558 <HAL_TIM_Base_Start_IT+0x80>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a1b      	ldr	r2, [pc, #108]	@ (80045ac <HAL_TIM_Base_Start_IT+0xd4>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d009      	beq.n	8004558 <HAL_TIM_Base_Start_IT+0x80>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a19      	ldr	r2, [pc, #100]	@ (80045b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d004      	beq.n	8004558 <HAL_TIM_Base_Start_IT+0x80>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a18      	ldr	r2, [pc, #96]	@ (80045b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d111      	bne.n	800457c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f003 0307 	and.w	r3, r3, #7
 8004562:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2b06      	cmp	r3, #6
 8004568:	d010      	beq.n	800458c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f042 0201 	orr.w	r2, r2, #1
 8004578:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800457a:	e007      	b.n	800458c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f042 0201 	orr.w	r2, r2, #1
 800458a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3714      	adds	r7, #20
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	40010000 	.word	0x40010000
 80045a0:	40000400 	.word	0x40000400
 80045a4:	40000800 	.word	0x40000800
 80045a8:	40000c00 	.word	0x40000c00
 80045ac:	40010400 	.word	0x40010400
 80045b0:	40014000 	.word	0x40014000
 80045b4:	40001800 	.word	0x40001800

080045b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d020      	beq.n	800461c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f003 0302 	and.w	r3, r3, #2
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d01b      	beq.n	800461c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f06f 0202 	mvn.w	r2, #2
 80045ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d003      	beq.n	800460a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 f999 	bl	800493a <HAL_TIM_IC_CaptureCallback>
 8004608:	e005      	b.n	8004616 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 f98b 	bl	8004926 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 f99c 	bl	800494e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	f003 0304 	and.w	r3, r3, #4
 8004622:	2b00      	cmp	r3, #0
 8004624:	d020      	beq.n	8004668 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	d01b      	beq.n	8004668 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f06f 0204 	mvn.w	r2, #4
 8004638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2202      	movs	r2, #2
 800463e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800464a:	2b00      	cmp	r3, #0
 800464c:	d003      	beq.n	8004656 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 f973 	bl	800493a <HAL_TIM_IC_CaptureCallback>
 8004654:	e005      	b.n	8004662 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 f965 	bl	8004926 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f000 f976 	bl	800494e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	f003 0308 	and.w	r3, r3, #8
 800466e:	2b00      	cmp	r3, #0
 8004670:	d020      	beq.n	80046b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f003 0308 	and.w	r3, r3, #8
 8004678:	2b00      	cmp	r3, #0
 800467a:	d01b      	beq.n	80046b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f06f 0208 	mvn.w	r2, #8
 8004684:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2204      	movs	r2, #4
 800468a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	69db      	ldr	r3, [r3, #28]
 8004692:	f003 0303 	and.w	r3, r3, #3
 8004696:	2b00      	cmp	r3, #0
 8004698:	d003      	beq.n	80046a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f000 f94d 	bl	800493a <HAL_TIM_IC_CaptureCallback>
 80046a0:	e005      	b.n	80046ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 f93f 	bl	8004926 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f000 f950 	bl	800494e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	f003 0310 	and.w	r3, r3, #16
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d020      	beq.n	8004700 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f003 0310 	and.w	r3, r3, #16
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d01b      	beq.n	8004700 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f06f 0210 	mvn.w	r2, #16
 80046d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2208      	movs	r2, #8
 80046d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	69db      	ldr	r3, [r3, #28]
 80046de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d003      	beq.n	80046ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f000 f927 	bl	800493a <HAL_TIM_IC_CaptureCallback>
 80046ec:	e005      	b.n	80046fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 f919 	bl	8004926 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f000 f92a 	bl	800494e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00c      	beq.n	8004724 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f003 0301 	and.w	r3, r3, #1
 8004710:	2b00      	cmp	r3, #0
 8004712:	d007      	beq.n	8004724 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f06f 0201 	mvn.w	r2, #1
 800471c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f7fc fa60 	bl	8000be4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00c      	beq.n	8004748 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004734:	2b00      	cmp	r3, #0
 8004736:	d007      	beq.n	8004748 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 fae4 	bl	8004d10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00c      	beq.n	800476c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004758:	2b00      	cmp	r3, #0
 800475a:	d007      	beq.n	800476c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f8fb 	bl	8004962 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	f003 0320 	and.w	r3, r3, #32
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00c      	beq.n	8004790 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f003 0320 	and.w	r3, r3, #32
 800477c:	2b00      	cmp	r3, #0
 800477e:	d007      	beq.n	8004790 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f06f 0220 	mvn.w	r2, #32
 8004788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 fab6 	bl	8004cfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004790:	bf00      	nop
 8004792:	3710      	adds	r7, #16
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047a2:	2300      	movs	r3, #0
 80047a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d101      	bne.n	80047b4 <HAL_TIM_ConfigClockSource+0x1c>
 80047b0:	2302      	movs	r3, #2
 80047b2:	e0b4      	b.n	800491e <HAL_TIM_ConfigClockSource+0x186>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2202      	movs	r2, #2
 80047c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68ba      	ldr	r2, [r7, #8]
 80047e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047ec:	d03e      	beq.n	800486c <HAL_TIM_ConfigClockSource+0xd4>
 80047ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047f2:	f200 8087 	bhi.w	8004904 <HAL_TIM_ConfigClockSource+0x16c>
 80047f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047fa:	f000 8086 	beq.w	800490a <HAL_TIM_ConfigClockSource+0x172>
 80047fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004802:	d87f      	bhi.n	8004904 <HAL_TIM_ConfigClockSource+0x16c>
 8004804:	2b70      	cmp	r3, #112	@ 0x70
 8004806:	d01a      	beq.n	800483e <HAL_TIM_ConfigClockSource+0xa6>
 8004808:	2b70      	cmp	r3, #112	@ 0x70
 800480a:	d87b      	bhi.n	8004904 <HAL_TIM_ConfigClockSource+0x16c>
 800480c:	2b60      	cmp	r3, #96	@ 0x60
 800480e:	d050      	beq.n	80048b2 <HAL_TIM_ConfigClockSource+0x11a>
 8004810:	2b60      	cmp	r3, #96	@ 0x60
 8004812:	d877      	bhi.n	8004904 <HAL_TIM_ConfigClockSource+0x16c>
 8004814:	2b50      	cmp	r3, #80	@ 0x50
 8004816:	d03c      	beq.n	8004892 <HAL_TIM_ConfigClockSource+0xfa>
 8004818:	2b50      	cmp	r3, #80	@ 0x50
 800481a:	d873      	bhi.n	8004904 <HAL_TIM_ConfigClockSource+0x16c>
 800481c:	2b40      	cmp	r3, #64	@ 0x40
 800481e:	d058      	beq.n	80048d2 <HAL_TIM_ConfigClockSource+0x13a>
 8004820:	2b40      	cmp	r3, #64	@ 0x40
 8004822:	d86f      	bhi.n	8004904 <HAL_TIM_ConfigClockSource+0x16c>
 8004824:	2b30      	cmp	r3, #48	@ 0x30
 8004826:	d064      	beq.n	80048f2 <HAL_TIM_ConfigClockSource+0x15a>
 8004828:	2b30      	cmp	r3, #48	@ 0x30
 800482a:	d86b      	bhi.n	8004904 <HAL_TIM_ConfigClockSource+0x16c>
 800482c:	2b20      	cmp	r3, #32
 800482e:	d060      	beq.n	80048f2 <HAL_TIM_ConfigClockSource+0x15a>
 8004830:	2b20      	cmp	r3, #32
 8004832:	d867      	bhi.n	8004904 <HAL_TIM_ConfigClockSource+0x16c>
 8004834:	2b00      	cmp	r3, #0
 8004836:	d05c      	beq.n	80048f2 <HAL_TIM_ConfigClockSource+0x15a>
 8004838:	2b10      	cmp	r3, #16
 800483a:	d05a      	beq.n	80048f2 <HAL_TIM_ConfigClockSource+0x15a>
 800483c:	e062      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800484e:	f000 f9b9 	bl	8004bc4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004860:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68ba      	ldr	r2, [r7, #8]
 8004868:	609a      	str	r2, [r3, #8]
      break;
 800486a:	e04f      	b.n	800490c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800487c:	f000 f9a2 	bl	8004bc4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689a      	ldr	r2, [r3, #8]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800488e:	609a      	str	r2, [r3, #8]
      break;
 8004890:	e03c      	b.n	800490c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800489e:	461a      	mov	r2, r3
 80048a0:	f000 f916 	bl	8004ad0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2150      	movs	r1, #80	@ 0x50
 80048aa:	4618      	mov	r0, r3
 80048ac:	f000 f96f 	bl	8004b8e <TIM_ITRx_SetConfig>
      break;
 80048b0:	e02c      	b.n	800490c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048be:	461a      	mov	r2, r3
 80048c0:	f000 f935 	bl	8004b2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2160      	movs	r1, #96	@ 0x60
 80048ca:	4618      	mov	r0, r3
 80048cc:	f000 f95f 	bl	8004b8e <TIM_ITRx_SetConfig>
      break;
 80048d0:	e01c      	b.n	800490c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048de:	461a      	mov	r2, r3
 80048e0:	f000 f8f6 	bl	8004ad0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2140      	movs	r1, #64	@ 0x40
 80048ea:	4618      	mov	r0, r3
 80048ec:	f000 f94f 	bl	8004b8e <TIM_ITRx_SetConfig>
      break;
 80048f0:	e00c      	b.n	800490c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4619      	mov	r1, r3
 80048fc:	4610      	mov	r0, r2
 80048fe:	f000 f946 	bl	8004b8e <TIM_ITRx_SetConfig>
      break;
 8004902:	e003      	b.n	800490c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	73fb      	strb	r3, [r7, #15]
      break;
 8004908:	e000      	b.n	800490c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800490a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800491c:	7bfb      	ldrb	r3, [r7, #15]
}
 800491e:	4618      	mov	r0, r3
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}

08004926 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004926:	b480      	push	{r7}
 8004928:	b083      	sub	sp, #12
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800492e:	bf00      	nop
 8004930:	370c      	adds	r7, #12
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr

0800493a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800493a:	b480      	push	{r7}
 800493c:	b083      	sub	sp, #12
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800494e:	b480      	push	{r7}
 8004950:	b083      	sub	sp, #12
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004956:	bf00      	nop
 8004958:	370c      	adds	r7, #12
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr

08004962 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004962:	b480      	push	{r7}
 8004964:	b083      	sub	sp, #12
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800496a:	bf00      	nop
 800496c:	370c      	adds	r7, #12
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
	...

08004978 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a46      	ldr	r2, [pc, #280]	@ (8004aa4 <TIM_Base_SetConfig+0x12c>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d013      	beq.n	80049b8 <TIM_Base_SetConfig+0x40>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004996:	d00f      	beq.n	80049b8 <TIM_Base_SetConfig+0x40>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a43      	ldr	r2, [pc, #268]	@ (8004aa8 <TIM_Base_SetConfig+0x130>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d00b      	beq.n	80049b8 <TIM_Base_SetConfig+0x40>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a42      	ldr	r2, [pc, #264]	@ (8004aac <TIM_Base_SetConfig+0x134>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d007      	beq.n	80049b8 <TIM_Base_SetConfig+0x40>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a41      	ldr	r2, [pc, #260]	@ (8004ab0 <TIM_Base_SetConfig+0x138>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d003      	beq.n	80049b8 <TIM_Base_SetConfig+0x40>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a40      	ldr	r2, [pc, #256]	@ (8004ab4 <TIM_Base_SetConfig+0x13c>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d108      	bne.n	80049ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a35      	ldr	r2, [pc, #212]	@ (8004aa4 <TIM_Base_SetConfig+0x12c>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d02b      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049d8:	d027      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a32      	ldr	r2, [pc, #200]	@ (8004aa8 <TIM_Base_SetConfig+0x130>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d023      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a31      	ldr	r2, [pc, #196]	@ (8004aac <TIM_Base_SetConfig+0x134>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d01f      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a30      	ldr	r2, [pc, #192]	@ (8004ab0 <TIM_Base_SetConfig+0x138>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d01b      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a2f      	ldr	r2, [pc, #188]	@ (8004ab4 <TIM_Base_SetConfig+0x13c>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d017      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a2e      	ldr	r2, [pc, #184]	@ (8004ab8 <TIM_Base_SetConfig+0x140>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d013      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a2d      	ldr	r2, [pc, #180]	@ (8004abc <TIM_Base_SetConfig+0x144>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d00f      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a2c      	ldr	r2, [pc, #176]	@ (8004ac0 <TIM_Base_SetConfig+0x148>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d00b      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a2b      	ldr	r2, [pc, #172]	@ (8004ac4 <TIM_Base_SetConfig+0x14c>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d007      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a2a      	ldr	r2, [pc, #168]	@ (8004ac8 <TIM_Base_SetConfig+0x150>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d003      	beq.n	8004a2a <TIM_Base_SetConfig+0xb2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a29      	ldr	r2, [pc, #164]	@ (8004acc <TIM_Base_SetConfig+0x154>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d108      	bne.n	8004a3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	689a      	ldr	r2, [r3, #8]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a10      	ldr	r2, [pc, #64]	@ (8004aa4 <TIM_Base_SetConfig+0x12c>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d003      	beq.n	8004a70 <TIM_Base_SetConfig+0xf8>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a12      	ldr	r2, [pc, #72]	@ (8004ab4 <TIM_Base_SetConfig+0x13c>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d103      	bne.n	8004a78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	691a      	ldr	r2, [r3, #16]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d105      	bne.n	8004a96 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	f023 0201 	bic.w	r2, r3, #1
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	611a      	str	r2, [r3, #16]
  }
}
 8004a96:	bf00      	nop
 8004a98:	3714      	adds	r7, #20
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
 8004aa2:	bf00      	nop
 8004aa4:	40010000 	.word	0x40010000
 8004aa8:	40000400 	.word	0x40000400
 8004aac:	40000800 	.word	0x40000800
 8004ab0:	40000c00 	.word	0x40000c00
 8004ab4:	40010400 	.word	0x40010400
 8004ab8:	40014000 	.word	0x40014000
 8004abc:	40014400 	.word	0x40014400
 8004ac0:	40014800 	.word	0x40014800
 8004ac4:	40001800 	.word	0x40001800
 8004ac8:	40001c00 	.word	0x40001c00
 8004acc:	40002000 	.word	0x40002000

08004ad0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b087      	sub	sp, #28
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6a1b      	ldr	r3, [r3, #32]
 8004ae6:	f023 0201 	bic.w	r2, r3, #1
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004afa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	011b      	lsls	r3, r3, #4
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	f023 030a 	bic.w	r3, r3, #10
 8004b0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	621a      	str	r2, [r3, #32]
}
 8004b22:	bf00      	nop
 8004b24:	371c      	adds	r7, #28
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr

08004b2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b087      	sub	sp, #28
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	60f8      	str	r0, [r7, #12]
 8004b36:	60b9      	str	r1, [r7, #8]
 8004b38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6a1b      	ldr	r3, [r3, #32]
 8004b44:	f023 0210 	bic.w	r2, r3, #16
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	031b      	lsls	r3, r3, #12
 8004b5e:	693a      	ldr	r2, [r7, #16]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b6a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	011b      	lsls	r3, r3, #4
 8004b70:	697a      	ldr	r2, [r7, #20]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	621a      	str	r2, [r3, #32]
}
 8004b82:	bf00      	nop
 8004b84:	371c      	adds	r7, #28
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr

08004b8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b085      	sub	sp, #20
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
 8004b96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ba4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ba6:	683a      	ldr	r2, [r7, #0]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	f043 0307 	orr.w	r3, r3, #7
 8004bb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	609a      	str	r2, [r3, #8]
}
 8004bb8:	bf00      	nop
 8004bba:	3714      	adds	r7, #20
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b087      	sub	sp, #28
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
 8004bd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004bde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	021a      	lsls	r2, r3, #8
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	431a      	orrs	r2, r3
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	697a      	ldr	r2, [r7, #20]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	609a      	str	r2, [r3, #8]
}
 8004bf8:	bf00      	nop
 8004bfa:	371c      	adds	r7, #28
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b085      	sub	sp, #20
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d101      	bne.n	8004c1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c18:	2302      	movs	r3, #2
 8004c1a:	e05a      	b.n	8004cd2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2202      	movs	r2, #2
 8004c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68fa      	ldr	r2, [r7, #12]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	68fa      	ldr	r2, [r7, #12]
 8004c54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a21      	ldr	r2, [pc, #132]	@ (8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d022      	beq.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c68:	d01d      	beq.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d018      	beq.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d013      	beq.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a1a      	ldr	r2, [pc, #104]	@ (8004cec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d00e      	beq.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a18      	ldr	r2, [pc, #96]	@ (8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d009      	beq.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a17      	ldr	r2, [pc, #92]	@ (8004cf4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d004      	beq.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a15      	ldr	r2, [pc, #84]	@ (8004cf8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d10c      	bne.n	8004cc0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68ba      	ldr	r2, [r7, #8]
 8004cbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3714      	adds	r7, #20
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	40010000 	.word	0x40010000
 8004ce4:	40000400 	.word	0x40000400
 8004ce8:	40000800 	.word	0x40000800
 8004cec:	40000c00 	.word	0x40000c00
 8004cf0:	40010400 	.word	0x40010400
 8004cf4:	40014000 	.word	0x40014000
 8004cf8:	40001800 	.word	0x40001800

08004cfc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b083      	sub	sp, #12
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d04:	bf00      	nop
 8004d06:	370c      	adds	r7, #12
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d18:	bf00      	nop
 8004d1a:	370c      	adds	r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e042      	b.n	8004dbc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d106      	bne.n	8004d50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f7fc f9fa 	bl	8001144 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2224      	movs	r2, #36	@ 0x24
 8004d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68da      	ldr	r2, [r3, #12]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 fe61 	bl	8005a30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	691a      	ldr	r2, [r3, #16]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	695a      	ldr	r2, [r3, #20]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68da      	ldr	r2, [r3, #12]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2220      	movs	r2, #32
 8004da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2220      	movs	r2, #32
 8004db0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3708      	adds	r7, #8
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	4613      	mov	r3, r2
 8004dd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	2b20      	cmp	r3, #32
 8004ddc:	d112      	bne.n	8004e04 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d002      	beq.n	8004dea <HAL_UART_Receive_DMA+0x26>
 8004de4:	88fb      	ldrh	r3, [r7, #6]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e00b      	b.n	8004e06 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2200      	movs	r2, #0
 8004df2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004df4:	88fb      	ldrh	r3, [r7, #6]
 8004df6:	461a      	mov	r2, r3
 8004df8:	68b9      	ldr	r1, [r7, #8]
 8004dfa:	68f8      	ldr	r0, [r7, #12]
 8004dfc:	f000 fbb8 	bl	8005570 <UART_Start_Receive_DMA>
 8004e00:	4603      	mov	r3, r0
 8004e02:	e000      	b.n	8004e06 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004e04:	2302      	movs	r3, #2
  }
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3710      	adds	r7, #16
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
	...

08004e10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b0ba      	sub	sp, #232	@ 0xe8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	68db      	ldr	r3, [r3, #12]
 8004e28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004e36:	2300      	movs	r3, #0
 8004e38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e46:	f003 030f 	and.w	r3, r3, #15
 8004e4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004e4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d10f      	bne.n	8004e76 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e5a:	f003 0320 	and.w	r3, r3, #32
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d009      	beq.n	8004e76 <HAL_UART_IRQHandler+0x66>
 8004e62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e66:	f003 0320 	and.w	r3, r3, #32
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d003      	beq.n	8004e76 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 fd1f 	bl	80058b2 <UART_Receive_IT>
      return;
 8004e74:	e25b      	b.n	800532e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004e76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	f000 80de 	beq.w	800503c <HAL_UART_IRQHandler+0x22c>
 8004e80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e84:	f003 0301 	and.w	r3, r3, #1
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d106      	bne.n	8004e9a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e90:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	f000 80d1 	beq.w	800503c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00b      	beq.n	8004ebe <HAL_UART_IRQHandler+0xae>
 8004ea6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d005      	beq.n	8004ebe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eb6:	f043 0201 	orr.w	r2, r3, #1
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ec2:	f003 0304 	and.w	r3, r3, #4
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00b      	beq.n	8004ee2 <HAL_UART_IRQHandler+0xd2>
 8004eca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d005      	beq.n	8004ee2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eda:	f043 0202 	orr.w	r2, r3, #2
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ee6:	f003 0302 	and.w	r3, r3, #2
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d00b      	beq.n	8004f06 <HAL_UART_IRQHandler+0xf6>
 8004eee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d005      	beq.n	8004f06 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004efe:	f043 0204 	orr.w	r2, r3, #4
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f0a:	f003 0308 	and.w	r3, r3, #8
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d011      	beq.n	8004f36 <HAL_UART_IRQHandler+0x126>
 8004f12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f16:	f003 0320 	and.w	r3, r3, #32
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d105      	bne.n	8004f2a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f22:	f003 0301 	and.w	r3, r3, #1
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d005      	beq.n	8004f36 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f2e:	f043 0208 	orr.w	r2, r3, #8
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	f000 81f2 	beq.w	8005324 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f44:	f003 0320 	and.w	r3, r3, #32
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d008      	beq.n	8004f5e <HAL_UART_IRQHandler+0x14e>
 8004f4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f50:	f003 0320 	and.w	r3, r3, #32
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d002      	beq.n	8004f5e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f000 fcaa 	bl	80058b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f68:	2b40      	cmp	r3, #64	@ 0x40
 8004f6a:	bf0c      	ite	eq
 8004f6c:	2301      	moveq	r3, #1
 8004f6e:	2300      	movne	r3, #0
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f7a:	f003 0308 	and.w	r3, r3, #8
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d103      	bne.n	8004f8a <HAL_UART_IRQHandler+0x17a>
 8004f82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d04f      	beq.n	800502a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 fbb2 	bl	80056f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	695b      	ldr	r3, [r3, #20]
 8004f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f9a:	2b40      	cmp	r3, #64	@ 0x40
 8004f9c:	d141      	bne.n	8005022 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	3314      	adds	r3, #20
 8004fa4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004fac:	e853 3f00 	ldrex	r3, [r3]
 8004fb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004fb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004fb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	3314      	adds	r3, #20
 8004fc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004fca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004fce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004fd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004fda:	e841 2300 	strex	r3, r2, [r1]
 8004fde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004fe2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d1d9      	bne.n	8004f9e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d013      	beq.n	800501a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ff6:	4a7e      	ldr	r2, [pc, #504]	@ (80051f0 <HAL_UART_IRQHandler+0x3e0>)
 8004ff8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7fc fe5e 	bl	8001cc0 <HAL_DMA_Abort_IT>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d016      	beq.n	8005038 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800500e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005010:	687a      	ldr	r2, [r7, #4]
 8005012:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005014:	4610      	mov	r0, r2
 8005016:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005018:	e00e      	b.n	8005038 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f7fb fece 	bl	8000dbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005020:	e00a      	b.n	8005038 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f7fb feca 	bl	8000dbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005028:	e006      	b.n	8005038 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f7fb fec6 	bl	8000dbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005036:	e175      	b.n	8005324 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005038:	bf00      	nop
    return;
 800503a:	e173      	b.n	8005324 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005040:	2b01      	cmp	r3, #1
 8005042:	f040 814f 	bne.w	80052e4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800504a:	f003 0310 	and.w	r3, r3, #16
 800504e:	2b00      	cmp	r3, #0
 8005050:	f000 8148 	beq.w	80052e4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005054:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005058:	f003 0310 	and.w	r3, r3, #16
 800505c:	2b00      	cmp	r3, #0
 800505e:	f000 8141 	beq.w	80052e4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005062:	2300      	movs	r3, #0
 8005064:	60bb      	str	r3, [r7, #8]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	60bb      	str	r3, [r7, #8]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	60bb      	str	r3, [r7, #8]
 8005076:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	695b      	ldr	r3, [r3, #20]
 800507e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005082:	2b40      	cmp	r3, #64	@ 0x40
 8005084:	f040 80b6 	bne.w	80051f4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005094:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005098:	2b00      	cmp	r3, #0
 800509a:	f000 8145 	beq.w	8005328 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80050a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80050a6:	429a      	cmp	r2, r3
 80050a8:	f080 813e 	bcs.w	8005328 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80050b2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050b8:	69db      	ldr	r3, [r3, #28]
 80050ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050be:	f000 8088 	beq.w	80051d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	330c      	adds	r3, #12
 80050c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80050d0:	e853 3f00 	ldrex	r3, [r3]
 80050d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80050d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80050dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	330c      	adds	r3, #12
 80050ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80050ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80050fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80050fe:	e841 2300 	strex	r3, r2, [r1]
 8005102:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005106:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1d9      	bne.n	80050c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	3314      	adds	r3, #20
 8005114:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005116:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005118:	e853 3f00 	ldrex	r3, [r3]
 800511c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800511e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005120:	f023 0301 	bic.w	r3, r3, #1
 8005124:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	3314      	adds	r3, #20
 800512e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005132:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005136:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005138:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800513a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800513e:	e841 2300 	strex	r3, r2, [r1]
 8005142:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005144:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1e1      	bne.n	800510e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	3314      	adds	r3, #20
 8005150:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005152:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005154:	e853 3f00 	ldrex	r3, [r3]
 8005158:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800515a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800515c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005160:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	3314      	adds	r3, #20
 800516a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800516e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005170:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005172:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005174:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005176:	e841 2300 	strex	r3, r2, [r1]
 800517a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800517c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1e3      	bne.n	800514a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2220      	movs	r2, #32
 8005186:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	330c      	adds	r3, #12
 8005196:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005198:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800519a:	e853 3f00 	ldrex	r3, [r3]
 800519e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80051a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051a2:	f023 0310 	bic.w	r3, r3, #16
 80051a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	330c      	adds	r3, #12
 80051b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80051b4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80051b6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80051ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80051bc:	e841 2300 	strex	r3, r2, [r1]
 80051c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80051c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1e3      	bne.n	8005190 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051cc:	4618      	mov	r0, r3
 80051ce:	f7fc fd07 	bl	8001be0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2202      	movs	r2, #2
 80051d6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	4619      	mov	r1, r3
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 f8b7 	bl	800535c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80051ee:	e09b      	b.n	8005328 <HAL_UART_IRQHandler+0x518>
 80051f0:	080057bb 	.word	0x080057bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005208:	b29b      	uxth	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	f000 808e 	beq.w	800532c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005210:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005214:	2b00      	cmp	r3, #0
 8005216:	f000 8089 	beq.w	800532c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	330c      	adds	r3, #12
 8005220:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005224:	e853 3f00 	ldrex	r3, [r3]
 8005228:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800522a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800522c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005230:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	330c      	adds	r3, #12
 800523a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800523e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005240:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005242:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005244:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005246:	e841 2300 	strex	r3, r2, [r1]
 800524a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800524c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1e3      	bne.n	800521a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	3314      	adds	r3, #20
 8005258:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800525a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525c:	e853 3f00 	ldrex	r3, [r3]
 8005260:	623b      	str	r3, [r7, #32]
   return(result);
 8005262:	6a3b      	ldr	r3, [r7, #32]
 8005264:	f023 0301 	bic.w	r3, r3, #1
 8005268:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	3314      	adds	r3, #20
 8005272:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005276:	633a      	str	r2, [r7, #48]	@ 0x30
 8005278:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800527a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800527c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800527e:	e841 2300 	strex	r3, r2, [r1]
 8005282:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005286:	2b00      	cmp	r3, #0
 8005288:	d1e3      	bne.n	8005252 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2220      	movs	r2, #32
 800528e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	330c      	adds	r3, #12
 800529e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	e853 3f00 	ldrex	r3, [r3]
 80052a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f023 0310 	bic.w	r3, r3, #16
 80052ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	330c      	adds	r3, #12
 80052b8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80052bc:	61fa      	str	r2, [r7, #28]
 80052be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c0:	69b9      	ldr	r1, [r7, #24]
 80052c2:	69fa      	ldr	r2, [r7, #28]
 80052c4:	e841 2300 	strex	r3, r2, [r1]
 80052c8:	617b      	str	r3, [r7, #20]
   return(result);
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1e3      	bne.n	8005298 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80052da:	4619      	mov	r1, r3
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 f83d 	bl	800535c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052e2:	e023      	b.n	800532c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80052e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d009      	beq.n	8005304 <HAL_UART_IRQHandler+0x4f4>
 80052f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d003      	beq.n	8005304 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 fa70 	bl	80057e2 <UART_Transmit_IT>
    return;
 8005302:	e014      	b.n	800532e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00e      	beq.n	800532e <HAL_UART_IRQHandler+0x51e>
 8005310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005318:	2b00      	cmp	r3, #0
 800531a:	d008      	beq.n	800532e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 fab0 	bl	8005882 <UART_EndTransmit_IT>
    return;
 8005322:	e004      	b.n	800532e <HAL_UART_IRQHandler+0x51e>
    return;
 8005324:	bf00      	nop
 8005326:	e002      	b.n	800532e <HAL_UART_IRQHandler+0x51e>
      return;
 8005328:	bf00      	nop
 800532a:	e000      	b.n	800532e <HAL_UART_IRQHandler+0x51e>
      return;
 800532c:	bf00      	nop
  }
}
 800532e:	37e8      	adds	r7, #232	@ 0xe8
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800533c:	bf00      	nop
 800533e:	370c      	adds	r7, #12
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr

08005348 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005348:	b480      	push	{r7}
 800534a:	b083      	sub	sp, #12
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005350:	bf00      	nop
 8005352:	370c      	adds	r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	460b      	mov	r3, r1
 8005366:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b09c      	sub	sp, #112	@ 0x70
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005380:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800538c:	2b00      	cmp	r3, #0
 800538e:	d172      	bne.n	8005476 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005390:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005392:	2200      	movs	r2, #0
 8005394:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005396:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	330c      	adds	r3, #12
 800539c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800539e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053a0:	e853 3f00 	ldrex	r3, [r3]
 80053a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80053a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	330c      	adds	r3, #12
 80053b4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80053b6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80053b8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80053bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80053be:	e841 2300 	strex	r3, r2, [r1]
 80053c2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80053c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1e5      	bne.n	8005396 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	3314      	adds	r3, #20
 80053d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d4:	e853 3f00 	ldrex	r3, [r3]
 80053d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053dc:	f023 0301 	bic.w	r3, r3, #1
 80053e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80053e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	3314      	adds	r3, #20
 80053e8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80053ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80053ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053f2:	e841 2300 	strex	r3, r2, [r1]
 80053f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d1e5      	bne.n	80053ca <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	3314      	adds	r3, #20
 8005404:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005408:	e853 3f00 	ldrex	r3, [r3]
 800540c:	623b      	str	r3, [r7, #32]
   return(result);
 800540e:	6a3b      	ldr	r3, [r7, #32]
 8005410:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005414:	663b      	str	r3, [r7, #96]	@ 0x60
 8005416:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	3314      	adds	r3, #20
 800541c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800541e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005420:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005422:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005424:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005426:	e841 2300 	strex	r3, r2, [r1]
 800542a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800542c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800542e:	2b00      	cmp	r3, #0
 8005430:	d1e5      	bne.n	80053fe <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005432:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005434:	2220      	movs	r2, #32
 8005436:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800543a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800543c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800543e:	2b01      	cmp	r3, #1
 8005440:	d119      	bne.n	8005476 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005442:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	330c      	adds	r3, #12
 8005448:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	e853 3f00 	ldrex	r3, [r3]
 8005450:	60fb      	str	r3, [r7, #12]
   return(result);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f023 0310 	bic.w	r3, r3, #16
 8005458:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800545a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	330c      	adds	r3, #12
 8005460:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005462:	61fa      	str	r2, [r7, #28]
 8005464:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005466:	69b9      	ldr	r1, [r7, #24]
 8005468:	69fa      	ldr	r2, [r7, #28]
 800546a:	e841 2300 	strex	r3, r2, [r1]
 800546e:	617b      	str	r3, [r7, #20]
   return(result);
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1e5      	bne.n	8005442 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005476:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005478:	2200      	movs	r2, #0
 800547a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800547c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800547e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005480:	2b01      	cmp	r3, #1
 8005482:	d106      	bne.n	8005492 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005484:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005486:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005488:	4619      	mov	r1, r3
 800548a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800548c:	f7ff ff66 	bl	800535c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005490:	e002      	b.n	8005498 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005492:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005494:	f7fb fbea 	bl	8000c6c <HAL_UART_RxCpltCallback>
}
 8005498:	bf00      	nop
 800549a:	3770      	adds	r7, #112	@ 0x70
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ac:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2201      	movs	r2, #1
 80054b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d108      	bne.n	80054ce <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80054c0:	085b      	lsrs	r3, r3, #1
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	4619      	mov	r1, r3
 80054c6:	68f8      	ldr	r0, [r7, #12]
 80054c8:	f7ff ff48 	bl	800535c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80054cc:	e002      	b.n	80054d4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	f7ff ff3a 	bl	8005348 <HAL_UART_RxHalfCpltCallback>
}
 80054d4:	bf00      	nop
 80054d6:	3710      	adds	r7, #16
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}

080054dc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80054e4:	2300      	movs	r3, #0
 80054e6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ec:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054f8:	2b80      	cmp	r3, #128	@ 0x80
 80054fa:	bf0c      	ite	eq
 80054fc:	2301      	moveq	r3, #1
 80054fe:	2300      	movne	r3, #0
 8005500:	b2db      	uxtb	r3, r3
 8005502:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800550a:	b2db      	uxtb	r3, r3
 800550c:	2b21      	cmp	r3, #33	@ 0x21
 800550e:	d108      	bne.n	8005522 <UART_DMAError+0x46>
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d005      	beq.n	8005522 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	2200      	movs	r2, #0
 800551a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800551c:	68b8      	ldr	r0, [r7, #8]
 800551e:	f000 f8c1 	bl	80056a4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	695b      	ldr	r3, [r3, #20]
 8005528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800552c:	2b40      	cmp	r3, #64	@ 0x40
 800552e:	bf0c      	ite	eq
 8005530:	2301      	moveq	r3, #1
 8005532:	2300      	movne	r3, #0
 8005534:	b2db      	uxtb	r3, r3
 8005536:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800553e:	b2db      	uxtb	r3, r3
 8005540:	2b22      	cmp	r3, #34	@ 0x22
 8005542:	d108      	bne.n	8005556 <UART_DMAError+0x7a>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d005      	beq.n	8005556 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	2200      	movs	r2, #0
 800554e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005550:	68b8      	ldr	r0, [r7, #8]
 8005552:	f000 f8cf 	bl	80056f4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800555a:	f043 0210 	orr.w	r2, r3, #16
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005562:	68b8      	ldr	r0, [r7, #8]
 8005564:	f7fb fc2a 	bl	8000dbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005568:	bf00      	nop
 800556a:	3710      	adds	r7, #16
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b098      	sub	sp, #96	@ 0x60
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	4613      	mov	r3, r2
 800557c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800557e:	68ba      	ldr	r2, [r7, #8]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	88fa      	ldrh	r2, [r7, #6]
 8005588:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2222      	movs	r2, #34	@ 0x22
 8005594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800559c:	4a3e      	ldr	r2, [pc, #248]	@ (8005698 <UART_Start_Receive_DMA+0x128>)
 800559e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055a4:	4a3d      	ldr	r2, [pc, #244]	@ (800569c <UART_Start_Receive_DMA+0x12c>)
 80055a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ac:	4a3c      	ldr	r2, [pc, #240]	@ (80056a0 <UART_Start_Receive_DMA+0x130>)
 80055ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b4:	2200      	movs	r2, #0
 80055b6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80055b8:	f107 0308 	add.w	r3, r7, #8
 80055bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	3304      	adds	r3, #4
 80055c8:	4619      	mov	r1, r3
 80055ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	88fb      	ldrh	r3, [r7, #6]
 80055d0:	f7fc faae 	bl	8001b30 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80055d4:	2300      	movs	r3, #0
 80055d6:	613b      	str	r3, [r7, #16]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	613b      	str	r3, [r7, #16]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	613b      	str	r3, [r7, #16]
 80055e8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d019      	beq.n	8005626 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	330c      	adds	r3, #12
 80055f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055fc:	e853 3f00 	ldrex	r3, [r3]
 8005600:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005604:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005608:	65bb      	str	r3, [r7, #88]	@ 0x58
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	330c      	adds	r3, #12
 8005610:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005612:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005614:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005616:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005618:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800561a:	e841 2300 	strex	r3, r2, [r1]
 800561e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005620:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1e5      	bne.n	80055f2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	3314      	adds	r3, #20
 800562c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005630:	e853 3f00 	ldrex	r3, [r3]
 8005634:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005638:	f043 0301 	orr.w	r3, r3, #1
 800563c:	657b      	str	r3, [r7, #84]	@ 0x54
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	3314      	adds	r3, #20
 8005644:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005646:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005648:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800564c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800564e:	e841 2300 	strex	r3, r2, [r1]
 8005652:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1e5      	bne.n	8005626 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	3314      	adds	r3, #20
 8005660:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	e853 3f00 	ldrex	r3, [r3]
 8005668:	617b      	str	r3, [r7, #20]
   return(result);
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005670:	653b      	str	r3, [r7, #80]	@ 0x50
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	3314      	adds	r3, #20
 8005678:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800567a:	627a      	str	r2, [r7, #36]	@ 0x24
 800567c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567e:	6a39      	ldr	r1, [r7, #32]
 8005680:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005682:	e841 2300 	strex	r3, r2, [r1]
 8005686:	61fb      	str	r3, [r7, #28]
   return(result);
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1e5      	bne.n	800565a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	3760      	adds	r7, #96	@ 0x60
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}
 8005698:	08005375 	.word	0x08005375
 800569c:	080054a1 	.word	0x080054a1
 80056a0:	080054dd 	.word	0x080054dd

080056a4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b089      	sub	sp, #36	@ 0x24
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	330c      	adds	r3, #12
 80056b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	e853 3f00 	ldrex	r3, [r3]
 80056ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80056c2:	61fb      	str	r3, [r7, #28]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	330c      	adds	r3, #12
 80056ca:	69fa      	ldr	r2, [r7, #28]
 80056cc:	61ba      	str	r2, [r7, #24]
 80056ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d0:	6979      	ldr	r1, [r7, #20]
 80056d2:	69ba      	ldr	r2, [r7, #24]
 80056d4:	e841 2300 	strex	r3, r2, [r1]
 80056d8:	613b      	str	r3, [r7, #16]
   return(result);
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d1e5      	bne.n	80056ac <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2220      	movs	r2, #32
 80056e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80056e8:	bf00      	nop
 80056ea:	3724      	adds	r7, #36	@ 0x24
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b095      	sub	sp, #84	@ 0x54
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	330c      	adds	r3, #12
 8005702:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005706:	e853 3f00 	ldrex	r3, [r3]
 800570a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800570c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005712:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	330c      	adds	r3, #12
 800571a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800571c:	643a      	str	r2, [r7, #64]	@ 0x40
 800571e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005720:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005722:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005724:	e841 2300 	strex	r3, r2, [r1]
 8005728:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800572a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800572c:	2b00      	cmp	r3, #0
 800572e:	d1e5      	bne.n	80056fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	3314      	adds	r3, #20
 8005736:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005738:	6a3b      	ldr	r3, [r7, #32]
 800573a:	e853 3f00 	ldrex	r3, [r3]
 800573e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	f023 0301 	bic.w	r3, r3, #1
 8005746:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	3314      	adds	r3, #20
 800574e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005750:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005752:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005754:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005756:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005758:	e841 2300 	strex	r3, r2, [r1]
 800575c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800575e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005760:	2b00      	cmp	r3, #0
 8005762:	d1e5      	bne.n	8005730 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005768:	2b01      	cmp	r3, #1
 800576a:	d119      	bne.n	80057a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	330c      	adds	r3, #12
 8005772:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	e853 3f00 	ldrex	r3, [r3]
 800577a:	60bb      	str	r3, [r7, #8]
   return(result);
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	f023 0310 	bic.w	r3, r3, #16
 8005782:	647b      	str	r3, [r7, #68]	@ 0x44
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	330c      	adds	r3, #12
 800578a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800578c:	61ba      	str	r2, [r7, #24]
 800578e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005790:	6979      	ldr	r1, [r7, #20]
 8005792:	69ba      	ldr	r2, [r7, #24]
 8005794:	e841 2300 	strex	r3, r2, [r1]
 8005798:	613b      	str	r3, [r7, #16]
   return(result);
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d1e5      	bne.n	800576c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2220      	movs	r2, #32
 80057a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2200      	movs	r2, #0
 80057ac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80057ae:	bf00      	nop
 80057b0:	3754      	adds	r7, #84	@ 0x54
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b084      	sub	sp, #16
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f7fb faf1 	bl	8000dbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057da:	bf00      	nop
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b085      	sub	sp, #20
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	2b21      	cmp	r3, #33	@ 0x21
 80057f4:	d13e      	bne.n	8005874 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057fe:	d114      	bne.n	800582a <UART_Transmit_IT+0x48>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d110      	bne.n	800582a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a1b      	ldr	r3, [r3, #32]
 800580c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	881b      	ldrh	r3, [r3, #0]
 8005812:	461a      	mov	r2, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800581c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a1b      	ldr	r3, [r3, #32]
 8005822:	1c9a      	adds	r2, r3, #2
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	621a      	str	r2, [r3, #32]
 8005828:	e008      	b.n	800583c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	1c59      	adds	r1, r3, #1
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	6211      	str	r1, [r2, #32]
 8005834:	781a      	ldrb	r2, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005840:	b29b      	uxth	r3, r3
 8005842:	3b01      	subs	r3, #1
 8005844:	b29b      	uxth	r3, r3
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	4619      	mov	r1, r3
 800584a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800584c:	2b00      	cmp	r3, #0
 800584e:	d10f      	bne.n	8005870 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68da      	ldr	r2, [r3, #12]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800585e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68da      	ldr	r2, [r3, #12]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800586e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005870:	2300      	movs	r3, #0
 8005872:	e000      	b.n	8005876 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005874:	2302      	movs	r3, #2
  }
}
 8005876:	4618      	mov	r0, r3
 8005878:	3714      	adds	r7, #20
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr

08005882 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005882:	b580      	push	{r7, lr}
 8005884:	b082      	sub	sp, #8
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68da      	ldr	r2, [r3, #12]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005898:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2220      	movs	r2, #32
 800589e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f7ff fd46 	bl	8005334 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3708      	adds	r7, #8
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}

080058b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058b2:	b580      	push	{r7, lr}
 80058b4:	b08c      	sub	sp, #48	@ 0x30
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	2b22      	cmp	r3, #34	@ 0x22
 80058c4:	f040 80ae 	bne.w	8005a24 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058d0:	d117      	bne.n	8005902 <UART_Receive_IT+0x50>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d113      	bne.n	8005902 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80058da:	2300      	movs	r3, #0
 80058dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058f0:	b29a      	uxth	r2, r3
 80058f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058fa:	1c9a      	adds	r2, r3, #2
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8005900:	e026      	b.n	8005950 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005906:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005908:	2300      	movs	r3, #0
 800590a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005914:	d007      	beq.n	8005926 <UART_Receive_IT+0x74>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d10a      	bne.n	8005934 <UART_Receive_IT+0x82>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d106      	bne.n	8005934 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	b2da      	uxtb	r2, r3
 800592e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005930:	701a      	strb	r2, [r3, #0]
 8005932:	e008      	b.n	8005946 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	b2db      	uxtb	r3, r3
 800593c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005940:	b2da      	uxtb	r2, r3
 8005942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005944:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800594a:	1c5a      	adds	r2, r3, #1
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005954:	b29b      	uxth	r3, r3
 8005956:	3b01      	subs	r3, #1
 8005958:	b29b      	uxth	r3, r3
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	4619      	mov	r1, r3
 800595e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005960:	2b00      	cmp	r3, #0
 8005962:	d15d      	bne.n	8005a20 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68da      	ldr	r2, [r3, #12]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f022 0220 	bic.w	r2, r2, #32
 8005972:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68da      	ldr	r2, [r3, #12]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005982:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	695a      	ldr	r2, [r3, #20]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f022 0201 	bic.w	r2, r2, #1
 8005992:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2220      	movs	r2, #32
 8005998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d135      	bne.n	8005a16 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	330c      	adds	r3, #12
 80059b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	e853 3f00 	ldrex	r3, [r3]
 80059be:	613b      	str	r3, [r7, #16]
   return(result);
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	f023 0310 	bic.w	r3, r3, #16
 80059c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	330c      	adds	r3, #12
 80059ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059d0:	623a      	str	r2, [r7, #32]
 80059d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d4:	69f9      	ldr	r1, [r7, #28]
 80059d6:	6a3a      	ldr	r2, [r7, #32]
 80059d8:	e841 2300 	strex	r3, r2, [r1]
 80059dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1e5      	bne.n	80059b0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 0310 	and.w	r3, r3, #16
 80059ee:	2b10      	cmp	r3, #16
 80059f0:	d10a      	bne.n	8005a08 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059f2:	2300      	movs	r3, #0
 80059f4:	60fb      	str	r3, [r7, #12]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	60fb      	str	r3, [r7, #12]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	60fb      	str	r3, [r7, #12]
 8005a06:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f7ff fca4 	bl	800535c <HAL_UARTEx_RxEventCallback>
 8005a14:	e002      	b.n	8005a1c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f7fb f928 	bl	8000c6c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	e002      	b.n	8005a26 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005a20:	2300      	movs	r3, #0
 8005a22:	e000      	b.n	8005a26 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005a24:	2302      	movs	r3, #2
  }
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3730      	adds	r7, #48	@ 0x30
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
	...

08005a30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a34:	b0c0      	sub	sp, #256	@ 0x100
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	691b      	ldr	r3, [r3, #16]
 8005a44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a4c:	68d9      	ldr	r1, [r3, #12]
 8005a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	ea40 0301 	orr.w	r3, r0, r1
 8005a58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a5e:	689a      	ldr	r2, [r3, #8]
 8005a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	431a      	orrs	r2, r3
 8005a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	431a      	orrs	r2, r3
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005a88:	f021 010c 	bic.w	r1, r1, #12
 8005a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a96:	430b      	orrs	r3, r1
 8005a98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aaa:	6999      	ldr	r1, [r3, #24]
 8005aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	ea40 0301 	orr.w	r3, r0, r1
 8005ab6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	4b8f      	ldr	r3, [pc, #572]	@ (8005cfc <UART_SetConfig+0x2cc>)
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d005      	beq.n	8005ad0 <UART_SetConfig+0xa0>
 8005ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	4b8d      	ldr	r3, [pc, #564]	@ (8005d00 <UART_SetConfig+0x2d0>)
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d104      	bne.n	8005ada <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ad0:	f7fe fc9e 	bl	8004410 <HAL_RCC_GetPCLK2Freq>
 8005ad4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ad8:	e003      	b.n	8005ae2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ada:	f7fe fc85 	bl	80043e8 <HAL_RCC_GetPCLK1Freq>
 8005ade:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae6:	69db      	ldr	r3, [r3, #28]
 8005ae8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005aec:	f040 810c 	bne.w	8005d08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005af0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005af4:	2200      	movs	r2, #0
 8005af6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005afa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005afe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005b02:	4622      	mov	r2, r4
 8005b04:	462b      	mov	r3, r5
 8005b06:	1891      	adds	r1, r2, r2
 8005b08:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005b0a:	415b      	adcs	r3, r3
 8005b0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005b12:	4621      	mov	r1, r4
 8005b14:	eb12 0801 	adds.w	r8, r2, r1
 8005b18:	4629      	mov	r1, r5
 8005b1a:	eb43 0901 	adc.w	r9, r3, r1
 8005b1e:	f04f 0200 	mov.w	r2, #0
 8005b22:	f04f 0300 	mov.w	r3, #0
 8005b26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b32:	4690      	mov	r8, r2
 8005b34:	4699      	mov	r9, r3
 8005b36:	4623      	mov	r3, r4
 8005b38:	eb18 0303 	adds.w	r3, r8, r3
 8005b3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b40:	462b      	mov	r3, r5
 8005b42:	eb49 0303 	adc.w	r3, r9, r3
 8005b46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b56:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b5e:	460b      	mov	r3, r1
 8005b60:	18db      	adds	r3, r3, r3
 8005b62:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b64:	4613      	mov	r3, r2
 8005b66:	eb42 0303 	adc.w	r3, r2, r3
 8005b6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b74:	f7fa fb94 	bl	80002a0 <__aeabi_uldivmod>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	4b61      	ldr	r3, [pc, #388]	@ (8005d04 <UART_SetConfig+0x2d4>)
 8005b7e:	fba3 2302 	umull	r2, r3, r3, r2
 8005b82:	095b      	lsrs	r3, r3, #5
 8005b84:	011c      	lsls	r4, r3, #4
 8005b86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b90:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005b94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005b98:	4642      	mov	r2, r8
 8005b9a:	464b      	mov	r3, r9
 8005b9c:	1891      	adds	r1, r2, r2
 8005b9e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005ba0:	415b      	adcs	r3, r3
 8005ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ba4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005ba8:	4641      	mov	r1, r8
 8005baa:	eb12 0a01 	adds.w	sl, r2, r1
 8005bae:	4649      	mov	r1, r9
 8005bb0:	eb43 0b01 	adc.w	fp, r3, r1
 8005bb4:	f04f 0200 	mov.w	r2, #0
 8005bb8:	f04f 0300 	mov.w	r3, #0
 8005bbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005bc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005bc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bc8:	4692      	mov	sl, r2
 8005bca:	469b      	mov	fp, r3
 8005bcc:	4643      	mov	r3, r8
 8005bce:	eb1a 0303 	adds.w	r3, sl, r3
 8005bd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005bd6:	464b      	mov	r3, r9
 8005bd8:	eb4b 0303 	adc.w	r3, fp, r3
 8005bdc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005bf0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	18db      	adds	r3, r3, r3
 8005bf8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	eb42 0303 	adc.w	r3, r2, r3
 8005c00:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005c06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005c0a:	f7fa fb49 	bl	80002a0 <__aeabi_uldivmod>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	460b      	mov	r3, r1
 8005c12:	4611      	mov	r1, r2
 8005c14:	4b3b      	ldr	r3, [pc, #236]	@ (8005d04 <UART_SetConfig+0x2d4>)
 8005c16:	fba3 2301 	umull	r2, r3, r3, r1
 8005c1a:	095b      	lsrs	r3, r3, #5
 8005c1c:	2264      	movs	r2, #100	@ 0x64
 8005c1e:	fb02 f303 	mul.w	r3, r2, r3
 8005c22:	1acb      	subs	r3, r1, r3
 8005c24:	00db      	lsls	r3, r3, #3
 8005c26:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c2a:	4b36      	ldr	r3, [pc, #216]	@ (8005d04 <UART_SetConfig+0x2d4>)
 8005c2c:	fba3 2302 	umull	r2, r3, r3, r2
 8005c30:	095b      	lsrs	r3, r3, #5
 8005c32:	005b      	lsls	r3, r3, #1
 8005c34:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c38:	441c      	add	r4, r3
 8005c3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c44:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c4c:	4642      	mov	r2, r8
 8005c4e:	464b      	mov	r3, r9
 8005c50:	1891      	adds	r1, r2, r2
 8005c52:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c54:	415b      	adcs	r3, r3
 8005c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c5c:	4641      	mov	r1, r8
 8005c5e:	1851      	adds	r1, r2, r1
 8005c60:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c62:	4649      	mov	r1, r9
 8005c64:	414b      	adcs	r3, r1
 8005c66:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c68:	f04f 0200 	mov.w	r2, #0
 8005c6c:	f04f 0300 	mov.w	r3, #0
 8005c70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c74:	4659      	mov	r1, fp
 8005c76:	00cb      	lsls	r3, r1, #3
 8005c78:	4651      	mov	r1, sl
 8005c7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c7e:	4651      	mov	r1, sl
 8005c80:	00ca      	lsls	r2, r1, #3
 8005c82:	4610      	mov	r0, r2
 8005c84:	4619      	mov	r1, r3
 8005c86:	4603      	mov	r3, r0
 8005c88:	4642      	mov	r2, r8
 8005c8a:	189b      	adds	r3, r3, r2
 8005c8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c90:	464b      	mov	r3, r9
 8005c92:	460a      	mov	r2, r1
 8005c94:	eb42 0303 	adc.w	r3, r2, r3
 8005c98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005ca8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005cac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	18db      	adds	r3, r3, r3
 8005cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cb6:	4613      	mov	r3, r2
 8005cb8:	eb42 0303 	adc.w	r3, r2, r3
 8005cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005cc2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005cc6:	f7fa faeb 	bl	80002a0 <__aeabi_uldivmod>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	460b      	mov	r3, r1
 8005cce:	4b0d      	ldr	r3, [pc, #52]	@ (8005d04 <UART_SetConfig+0x2d4>)
 8005cd0:	fba3 1302 	umull	r1, r3, r3, r2
 8005cd4:	095b      	lsrs	r3, r3, #5
 8005cd6:	2164      	movs	r1, #100	@ 0x64
 8005cd8:	fb01 f303 	mul.w	r3, r1, r3
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	00db      	lsls	r3, r3, #3
 8005ce0:	3332      	adds	r3, #50	@ 0x32
 8005ce2:	4a08      	ldr	r2, [pc, #32]	@ (8005d04 <UART_SetConfig+0x2d4>)
 8005ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ce8:	095b      	lsrs	r3, r3, #5
 8005cea:	f003 0207 	and.w	r2, r3, #7
 8005cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4422      	add	r2, r4
 8005cf6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005cf8:	e106      	b.n	8005f08 <UART_SetConfig+0x4d8>
 8005cfa:	bf00      	nop
 8005cfc:	40011000 	.word	0x40011000
 8005d00:	40011400 	.word	0x40011400
 8005d04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005d16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005d1a:	4642      	mov	r2, r8
 8005d1c:	464b      	mov	r3, r9
 8005d1e:	1891      	adds	r1, r2, r2
 8005d20:	6239      	str	r1, [r7, #32]
 8005d22:	415b      	adcs	r3, r3
 8005d24:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d2a:	4641      	mov	r1, r8
 8005d2c:	1854      	adds	r4, r2, r1
 8005d2e:	4649      	mov	r1, r9
 8005d30:	eb43 0501 	adc.w	r5, r3, r1
 8005d34:	f04f 0200 	mov.w	r2, #0
 8005d38:	f04f 0300 	mov.w	r3, #0
 8005d3c:	00eb      	lsls	r3, r5, #3
 8005d3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d42:	00e2      	lsls	r2, r4, #3
 8005d44:	4614      	mov	r4, r2
 8005d46:	461d      	mov	r5, r3
 8005d48:	4643      	mov	r3, r8
 8005d4a:	18e3      	adds	r3, r4, r3
 8005d4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d50:	464b      	mov	r3, r9
 8005d52:	eb45 0303 	adc.w	r3, r5, r3
 8005d56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d6a:	f04f 0200 	mov.w	r2, #0
 8005d6e:	f04f 0300 	mov.w	r3, #0
 8005d72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d76:	4629      	mov	r1, r5
 8005d78:	008b      	lsls	r3, r1, #2
 8005d7a:	4621      	mov	r1, r4
 8005d7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d80:	4621      	mov	r1, r4
 8005d82:	008a      	lsls	r2, r1, #2
 8005d84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005d88:	f7fa fa8a 	bl	80002a0 <__aeabi_uldivmod>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	460b      	mov	r3, r1
 8005d90:	4b60      	ldr	r3, [pc, #384]	@ (8005f14 <UART_SetConfig+0x4e4>)
 8005d92:	fba3 2302 	umull	r2, r3, r3, r2
 8005d96:	095b      	lsrs	r3, r3, #5
 8005d98:	011c      	lsls	r4, r3, #4
 8005d9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005da4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005da8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005dac:	4642      	mov	r2, r8
 8005dae:	464b      	mov	r3, r9
 8005db0:	1891      	adds	r1, r2, r2
 8005db2:	61b9      	str	r1, [r7, #24]
 8005db4:	415b      	adcs	r3, r3
 8005db6:	61fb      	str	r3, [r7, #28]
 8005db8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005dbc:	4641      	mov	r1, r8
 8005dbe:	1851      	adds	r1, r2, r1
 8005dc0:	6139      	str	r1, [r7, #16]
 8005dc2:	4649      	mov	r1, r9
 8005dc4:	414b      	adcs	r3, r1
 8005dc6:	617b      	str	r3, [r7, #20]
 8005dc8:	f04f 0200 	mov.w	r2, #0
 8005dcc:	f04f 0300 	mov.w	r3, #0
 8005dd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005dd4:	4659      	mov	r1, fp
 8005dd6:	00cb      	lsls	r3, r1, #3
 8005dd8:	4651      	mov	r1, sl
 8005dda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dde:	4651      	mov	r1, sl
 8005de0:	00ca      	lsls	r2, r1, #3
 8005de2:	4610      	mov	r0, r2
 8005de4:	4619      	mov	r1, r3
 8005de6:	4603      	mov	r3, r0
 8005de8:	4642      	mov	r2, r8
 8005dea:	189b      	adds	r3, r3, r2
 8005dec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005df0:	464b      	mov	r3, r9
 8005df2:	460a      	mov	r2, r1
 8005df4:	eb42 0303 	adc.w	r3, r2, r3
 8005df8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e08:	f04f 0200 	mov.w	r2, #0
 8005e0c:	f04f 0300 	mov.w	r3, #0
 8005e10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005e14:	4649      	mov	r1, r9
 8005e16:	008b      	lsls	r3, r1, #2
 8005e18:	4641      	mov	r1, r8
 8005e1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e1e:	4641      	mov	r1, r8
 8005e20:	008a      	lsls	r2, r1, #2
 8005e22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e26:	f7fa fa3b 	bl	80002a0 <__aeabi_uldivmod>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	4611      	mov	r1, r2
 8005e30:	4b38      	ldr	r3, [pc, #224]	@ (8005f14 <UART_SetConfig+0x4e4>)
 8005e32:	fba3 2301 	umull	r2, r3, r3, r1
 8005e36:	095b      	lsrs	r3, r3, #5
 8005e38:	2264      	movs	r2, #100	@ 0x64
 8005e3a:	fb02 f303 	mul.w	r3, r2, r3
 8005e3e:	1acb      	subs	r3, r1, r3
 8005e40:	011b      	lsls	r3, r3, #4
 8005e42:	3332      	adds	r3, #50	@ 0x32
 8005e44:	4a33      	ldr	r2, [pc, #204]	@ (8005f14 <UART_SetConfig+0x4e4>)
 8005e46:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4a:	095b      	lsrs	r3, r3, #5
 8005e4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e50:	441c      	add	r4, r3
 8005e52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e56:	2200      	movs	r2, #0
 8005e58:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e5a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005e60:	4642      	mov	r2, r8
 8005e62:	464b      	mov	r3, r9
 8005e64:	1891      	adds	r1, r2, r2
 8005e66:	60b9      	str	r1, [r7, #8]
 8005e68:	415b      	adcs	r3, r3
 8005e6a:	60fb      	str	r3, [r7, #12]
 8005e6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e70:	4641      	mov	r1, r8
 8005e72:	1851      	adds	r1, r2, r1
 8005e74:	6039      	str	r1, [r7, #0]
 8005e76:	4649      	mov	r1, r9
 8005e78:	414b      	adcs	r3, r1
 8005e7a:	607b      	str	r3, [r7, #4]
 8005e7c:	f04f 0200 	mov.w	r2, #0
 8005e80:	f04f 0300 	mov.w	r3, #0
 8005e84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e88:	4659      	mov	r1, fp
 8005e8a:	00cb      	lsls	r3, r1, #3
 8005e8c:	4651      	mov	r1, sl
 8005e8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e92:	4651      	mov	r1, sl
 8005e94:	00ca      	lsls	r2, r1, #3
 8005e96:	4610      	mov	r0, r2
 8005e98:	4619      	mov	r1, r3
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	4642      	mov	r2, r8
 8005e9e:	189b      	adds	r3, r3, r2
 8005ea0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ea2:	464b      	mov	r3, r9
 8005ea4:	460a      	mov	r2, r1
 8005ea6:	eb42 0303 	adc.w	r3, r2, r3
 8005eaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005eb6:	667a      	str	r2, [r7, #100]	@ 0x64
 8005eb8:	f04f 0200 	mov.w	r2, #0
 8005ebc:	f04f 0300 	mov.w	r3, #0
 8005ec0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ec4:	4649      	mov	r1, r9
 8005ec6:	008b      	lsls	r3, r1, #2
 8005ec8:	4641      	mov	r1, r8
 8005eca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ece:	4641      	mov	r1, r8
 8005ed0:	008a      	lsls	r2, r1, #2
 8005ed2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005ed6:	f7fa f9e3 	bl	80002a0 <__aeabi_uldivmod>
 8005eda:	4602      	mov	r2, r0
 8005edc:	460b      	mov	r3, r1
 8005ede:	4b0d      	ldr	r3, [pc, #52]	@ (8005f14 <UART_SetConfig+0x4e4>)
 8005ee0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ee4:	095b      	lsrs	r3, r3, #5
 8005ee6:	2164      	movs	r1, #100	@ 0x64
 8005ee8:	fb01 f303 	mul.w	r3, r1, r3
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	011b      	lsls	r3, r3, #4
 8005ef0:	3332      	adds	r3, #50	@ 0x32
 8005ef2:	4a08      	ldr	r2, [pc, #32]	@ (8005f14 <UART_SetConfig+0x4e4>)
 8005ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef8:	095b      	lsrs	r3, r3, #5
 8005efa:	f003 020f 	and.w	r2, r3, #15
 8005efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4422      	add	r2, r4
 8005f06:	609a      	str	r2, [r3, #8]
}
 8005f08:	bf00      	nop
 8005f0a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f14:	51eb851f 	.word	0x51eb851f

08005f18 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f18:	b084      	sub	sp, #16
 8005f1a:	b580      	push	{r7, lr}
 8005f1c:	b084      	sub	sp, #16
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
 8005f22:	f107 001c 	add.w	r0, r7, #28
 8005f26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005f2a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d123      	bne.n	8005f7a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f36:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005f46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f4a:	687a      	ldr	r2, [r7, #4]
 8005f4c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005f5a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d105      	bne.n	8005f6e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f001 fae2 	bl	8007538 <USB_CoreReset>
 8005f74:	4603      	mov	r3, r0
 8005f76:	73fb      	strb	r3, [r7, #15]
 8005f78:	e01b      	b.n	8005fb2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f001 fad6 	bl	8007538 <USB_CoreReset>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005f90:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d106      	bne.n	8005fa6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f9c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	639a      	str	r2, [r3, #56]	@ 0x38
 8005fa4:	e005      	b.n	8005fb2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005faa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005fb2:	7fbb      	ldrb	r3, [r7, #30]
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d10b      	bne.n	8005fd0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f043 0206 	orr.w	r2, r3, #6
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f043 0220 	orr.w	r2, r3, #32
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3710      	adds	r7, #16
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fdc:	b004      	add	sp, #16
 8005fde:	4770      	bx	lr

08005fe0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b087      	sub	sp, #28
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	60b9      	str	r1, [r7, #8]
 8005fea:	4613      	mov	r3, r2
 8005fec:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005fee:	79fb      	ldrb	r3, [r7, #7]
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	d165      	bne.n	80060c0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	4a41      	ldr	r2, [pc, #260]	@ (80060fc <USB_SetTurnaroundTime+0x11c>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d906      	bls.n	800600a <USB_SetTurnaroundTime+0x2a>
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	4a40      	ldr	r2, [pc, #256]	@ (8006100 <USB_SetTurnaroundTime+0x120>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d202      	bcs.n	800600a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006004:	230f      	movs	r3, #15
 8006006:	617b      	str	r3, [r7, #20]
 8006008:	e062      	b.n	80060d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	4a3c      	ldr	r2, [pc, #240]	@ (8006100 <USB_SetTurnaroundTime+0x120>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d306      	bcc.n	8006020 <USB_SetTurnaroundTime+0x40>
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	4a3b      	ldr	r2, [pc, #236]	@ (8006104 <USB_SetTurnaroundTime+0x124>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d202      	bcs.n	8006020 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800601a:	230e      	movs	r3, #14
 800601c:	617b      	str	r3, [r7, #20]
 800601e:	e057      	b.n	80060d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	4a38      	ldr	r2, [pc, #224]	@ (8006104 <USB_SetTurnaroundTime+0x124>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d306      	bcc.n	8006036 <USB_SetTurnaroundTime+0x56>
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	4a37      	ldr	r2, [pc, #220]	@ (8006108 <USB_SetTurnaroundTime+0x128>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d202      	bcs.n	8006036 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006030:	230d      	movs	r3, #13
 8006032:	617b      	str	r3, [r7, #20]
 8006034:	e04c      	b.n	80060d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	4a33      	ldr	r2, [pc, #204]	@ (8006108 <USB_SetTurnaroundTime+0x128>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d306      	bcc.n	800604c <USB_SetTurnaroundTime+0x6c>
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	4a32      	ldr	r2, [pc, #200]	@ (800610c <USB_SetTurnaroundTime+0x12c>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d802      	bhi.n	800604c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006046:	230c      	movs	r3, #12
 8006048:	617b      	str	r3, [r7, #20]
 800604a:	e041      	b.n	80060d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	4a2f      	ldr	r2, [pc, #188]	@ (800610c <USB_SetTurnaroundTime+0x12c>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d906      	bls.n	8006062 <USB_SetTurnaroundTime+0x82>
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	4a2e      	ldr	r2, [pc, #184]	@ (8006110 <USB_SetTurnaroundTime+0x130>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d802      	bhi.n	8006062 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800605c:	230b      	movs	r3, #11
 800605e:	617b      	str	r3, [r7, #20]
 8006060:	e036      	b.n	80060d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	4a2a      	ldr	r2, [pc, #168]	@ (8006110 <USB_SetTurnaroundTime+0x130>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d906      	bls.n	8006078 <USB_SetTurnaroundTime+0x98>
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	4a29      	ldr	r2, [pc, #164]	@ (8006114 <USB_SetTurnaroundTime+0x134>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d802      	bhi.n	8006078 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006072:	230a      	movs	r3, #10
 8006074:	617b      	str	r3, [r7, #20]
 8006076:	e02b      	b.n	80060d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	4a26      	ldr	r2, [pc, #152]	@ (8006114 <USB_SetTurnaroundTime+0x134>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d906      	bls.n	800608e <USB_SetTurnaroundTime+0xae>
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	4a25      	ldr	r2, [pc, #148]	@ (8006118 <USB_SetTurnaroundTime+0x138>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d202      	bcs.n	800608e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006088:	2309      	movs	r3, #9
 800608a:	617b      	str	r3, [r7, #20]
 800608c:	e020      	b.n	80060d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	4a21      	ldr	r2, [pc, #132]	@ (8006118 <USB_SetTurnaroundTime+0x138>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d306      	bcc.n	80060a4 <USB_SetTurnaroundTime+0xc4>
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	4a20      	ldr	r2, [pc, #128]	@ (800611c <USB_SetTurnaroundTime+0x13c>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d802      	bhi.n	80060a4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800609e:	2308      	movs	r3, #8
 80060a0:	617b      	str	r3, [r7, #20]
 80060a2:	e015      	b.n	80060d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	4a1d      	ldr	r2, [pc, #116]	@ (800611c <USB_SetTurnaroundTime+0x13c>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d906      	bls.n	80060ba <USB_SetTurnaroundTime+0xda>
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	4a1c      	ldr	r2, [pc, #112]	@ (8006120 <USB_SetTurnaroundTime+0x140>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d202      	bcs.n	80060ba <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80060b4:	2307      	movs	r3, #7
 80060b6:	617b      	str	r3, [r7, #20]
 80060b8:	e00a      	b.n	80060d0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80060ba:	2306      	movs	r3, #6
 80060bc:	617b      	str	r3, [r7, #20]
 80060be:	e007      	b.n	80060d0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80060c0:	79fb      	ldrb	r3, [r7, #7]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d102      	bne.n	80060cc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80060c6:	2309      	movs	r3, #9
 80060c8:	617b      	str	r3, [r7, #20]
 80060ca:	e001      	b.n	80060d0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80060cc:	2309      	movs	r3, #9
 80060ce:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	68da      	ldr	r2, [r3, #12]
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	029b      	lsls	r3, r3, #10
 80060e4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80060e8:	431a      	orrs	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	371c      	adds	r7, #28
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr
 80060fc:	00d8acbf 	.word	0x00d8acbf
 8006100:	00e4e1c0 	.word	0x00e4e1c0
 8006104:	00f42400 	.word	0x00f42400
 8006108:	01067380 	.word	0x01067380
 800610c:	011a499f 	.word	0x011a499f
 8006110:	01312cff 	.word	0x01312cff
 8006114:	014ca43f 	.word	0x014ca43f
 8006118:	016e3600 	.word	0x016e3600
 800611c:	01a6ab1f 	.word	0x01a6ab1f
 8006120:	01e84800 	.word	0x01e84800

08006124 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	f043 0201 	orr.w	r2, r3, #1
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006138:	2300      	movs	r3, #0
}
 800613a:	4618      	mov	r0, r3
 800613c:	370c      	adds	r7, #12
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr

08006146 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006146:	b480      	push	{r7}
 8006148:	b083      	sub	sp, #12
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f023 0201 	bic.w	r2, r3, #1
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800615a:	2300      	movs	r3, #0
}
 800615c:	4618      	mov	r0, r3
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	460b      	mov	r3, r1
 8006172:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006174:	2300      	movs	r3, #0
 8006176:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006184:	78fb      	ldrb	r3, [r7, #3]
 8006186:	2b01      	cmp	r3, #1
 8006188:	d115      	bne.n	80061b6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006196:	200a      	movs	r0, #10
 8006198:	f7fb facc 	bl	8001734 <HAL_Delay>
      ms += 10U;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	330a      	adds	r3, #10
 80061a0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f001 f939 	bl	800741a <USB_GetMode>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d01e      	beq.n	80061ec <USB_SetCurrentMode+0x84>
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2bc7      	cmp	r3, #199	@ 0xc7
 80061b2:	d9f0      	bls.n	8006196 <USB_SetCurrentMode+0x2e>
 80061b4:	e01a      	b.n	80061ec <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80061b6:	78fb      	ldrb	r3, [r7, #3]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d115      	bne.n	80061e8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80061c8:	200a      	movs	r0, #10
 80061ca:	f7fb fab3 	bl	8001734 <HAL_Delay>
      ms += 10U;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	330a      	adds	r3, #10
 80061d2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f001 f920 	bl	800741a <USB_GetMode>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d005      	beq.n	80061ec <USB_SetCurrentMode+0x84>
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2bc7      	cmp	r3, #199	@ 0xc7
 80061e4:	d9f0      	bls.n	80061c8 <USB_SetCurrentMode+0x60>
 80061e6:	e001      	b.n	80061ec <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e005      	b.n	80061f8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2bc8      	cmp	r3, #200	@ 0xc8
 80061f0:	d101      	bne.n	80061f6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80061f2:	2301      	movs	r3, #1
 80061f4:	e000      	b.n	80061f8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3710      	adds	r7, #16
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}

08006200 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006200:	b084      	sub	sp, #16
 8006202:	b580      	push	{r7, lr}
 8006204:	b086      	sub	sp, #24
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]
 800620a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800620e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006212:	2300      	movs	r3, #0
 8006214:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800621a:	2300      	movs	r3, #0
 800621c:	613b      	str	r3, [r7, #16]
 800621e:	e009      	b.n	8006234 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	3340      	adds	r3, #64	@ 0x40
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	4413      	add	r3, r2
 800622a:	2200      	movs	r2, #0
 800622c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	3301      	adds	r3, #1
 8006232:	613b      	str	r3, [r7, #16]
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	2b0e      	cmp	r3, #14
 8006238:	d9f2      	bls.n	8006220 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800623a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800623e:	2b00      	cmp	r3, #0
 8006240:	d11c      	bne.n	800627c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006250:	f043 0302 	orr.w	r3, r3, #2
 8006254:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800625a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006266:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006272:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	639a      	str	r2, [r3, #56]	@ 0x38
 800627a:	e00b      	b.n	8006294 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006280:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800628c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800629a:	461a      	mov	r2, r3
 800629c:	2300      	movs	r3, #0
 800629e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80062a0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d10d      	bne.n	80062c4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80062a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d104      	bne.n	80062ba <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80062b0:	2100      	movs	r1, #0
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 f968 	bl	8006588 <USB_SetDevSpeed>
 80062b8:	e008      	b.n	80062cc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80062ba:	2101      	movs	r1, #1
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f000 f963 	bl	8006588 <USB_SetDevSpeed>
 80062c2:	e003      	b.n	80062cc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80062c4:	2103      	movs	r1, #3
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 f95e 	bl	8006588 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80062cc:	2110      	movs	r1, #16
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 f8fa 	bl	80064c8 <USB_FlushTxFifo>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d001      	beq.n	80062de <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 f924 	bl	800652c <USB_FlushRxFifo>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d001      	beq.n	80062ee <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062f4:	461a      	mov	r2, r3
 80062f6:	2300      	movs	r3, #0
 80062f8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006300:	461a      	mov	r2, r3
 8006302:	2300      	movs	r3, #0
 8006304:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800630c:	461a      	mov	r2, r3
 800630e:	2300      	movs	r3, #0
 8006310:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006312:	2300      	movs	r3, #0
 8006314:	613b      	str	r3, [r7, #16]
 8006316:	e043      	b.n	80063a0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	015a      	lsls	r2, r3, #5
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	4413      	add	r3, r2
 8006320:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800632a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800632e:	d118      	bne.n	8006362 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10a      	bne.n	800634c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	015a      	lsls	r2, r3, #5
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	4413      	add	r3, r2
 800633e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006342:	461a      	mov	r2, r3
 8006344:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006348:	6013      	str	r3, [r2, #0]
 800634a:	e013      	b.n	8006374 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	015a      	lsls	r2, r3, #5
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	4413      	add	r3, r2
 8006354:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006358:	461a      	mov	r2, r3
 800635a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800635e:	6013      	str	r3, [r2, #0]
 8006360:	e008      	b.n	8006374 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	015a      	lsls	r2, r3, #5
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	4413      	add	r3, r2
 800636a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800636e:	461a      	mov	r2, r3
 8006370:	2300      	movs	r3, #0
 8006372:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	015a      	lsls	r2, r3, #5
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	4413      	add	r3, r2
 800637c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006380:	461a      	mov	r2, r3
 8006382:	2300      	movs	r3, #0
 8006384:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	015a      	lsls	r2, r3, #5
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	4413      	add	r3, r2
 800638e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006392:	461a      	mov	r2, r3
 8006394:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006398:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	3301      	adds	r3, #1
 800639e:	613b      	str	r3, [r7, #16]
 80063a0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063a4:	461a      	mov	r2, r3
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d3b5      	bcc.n	8006318 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063ac:	2300      	movs	r3, #0
 80063ae:	613b      	str	r3, [r7, #16]
 80063b0:	e043      	b.n	800643a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	015a      	lsls	r2, r3, #5
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	4413      	add	r3, r2
 80063ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80063c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80063c8:	d118      	bne.n	80063fc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d10a      	bne.n	80063e6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	015a      	lsls	r2, r3, #5
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	4413      	add	r3, r2
 80063d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063dc:	461a      	mov	r2, r3
 80063de:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80063e2:	6013      	str	r3, [r2, #0]
 80063e4:	e013      	b.n	800640e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	015a      	lsls	r2, r3, #5
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	4413      	add	r3, r2
 80063ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063f2:	461a      	mov	r2, r3
 80063f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80063f8:	6013      	str	r3, [r2, #0]
 80063fa:	e008      	b.n	800640e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	015a      	lsls	r2, r3, #5
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	4413      	add	r3, r2
 8006404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006408:	461a      	mov	r2, r3
 800640a:	2300      	movs	r3, #0
 800640c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	015a      	lsls	r2, r3, #5
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	4413      	add	r3, r2
 8006416:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800641a:	461a      	mov	r2, r3
 800641c:	2300      	movs	r3, #0
 800641e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	015a      	lsls	r2, r3, #5
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	4413      	add	r3, r2
 8006428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800642c:	461a      	mov	r2, r3
 800642e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006432:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	3301      	adds	r3, #1
 8006438:	613b      	str	r3, [r7, #16]
 800643a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800643e:	461a      	mov	r2, r3
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	4293      	cmp	r3, r2
 8006444:	d3b5      	bcc.n	80063b2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006454:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006458:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006466:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006468:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800646c:	2b00      	cmp	r3, #0
 800646e:	d105      	bne.n	800647c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	699b      	ldr	r3, [r3, #24]
 8006474:	f043 0210 	orr.w	r2, r3, #16
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	699a      	ldr	r2, [r3, #24]
 8006480:	4b10      	ldr	r3, [pc, #64]	@ (80064c4 <USB_DevInit+0x2c4>)
 8006482:	4313      	orrs	r3, r2
 8006484:	687a      	ldr	r2, [r7, #4]
 8006486:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006488:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800648c:	2b00      	cmp	r3, #0
 800648e:	d005      	beq.n	800649c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	699b      	ldr	r3, [r3, #24]
 8006494:	f043 0208 	orr.w	r2, r3, #8
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800649c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d107      	bne.n	80064b4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	699b      	ldr	r3, [r3, #24]
 80064a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80064ac:	f043 0304 	orr.w	r3, r3, #4
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80064b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3718      	adds	r7, #24
 80064ba:	46bd      	mov	sp, r7
 80064bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064c0:	b004      	add	sp, #16
 80064c2:	4770      	bx	lr
 80064c4:	803c3800 	.word	0x803c3800

080064c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80064d2:	2300      	movs	r3, #0
 80064d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	3301      	adds	r3, #1
 80064da:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064e2:	d901      	bls.n	80064e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80064e4:	2303      	movs	r3, #3
 80064e6:	e01b      	b.n	8006520 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	daf2      	bge.n	80064d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80064f0:	2300      	movs	r3, #0
 80064f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	019b      	lsls	r3, r3, #6
 80064f8:	f043 0220 	orr.w	r2, r3, #32
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	3301      	adds	r3, #1
 8006504:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800650c:	d901      	bls.n	8006512 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800650e:	2303      	movs	r3, #3
 8006510:	e006      	b.n	8006520 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	f003 0320 	and.w	r3, r3, #32
 800651a:	2b20      	cmp	r3, #32
 800651c:	d0f0      	beq.n	8006500 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800651e:	2300      	movs	r3, #0
}
 8006520:	4618      	mov	r0, r3
 8006522:	3714      	adds	r7, #20
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800652c:	b480      	push	{r7}
 800652e:	b085      	sub	sp, #20
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006534:	2300      	movs	r3, #0
 8006536:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	3301      	adds	r3, #1
 800653c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006544:	d901      	bls.n	800654a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	e018      	b.n	800657c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	2b00      	cmp	r3, #0
 8006550:	daf2      	bge.n	8006538 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006552:	2300      	movs	r3, #0
 8006554:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2210      	movs	r2, #16
 800655a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	3301      	adds	r3, #1
 8006560:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006568:	d901      	bls.n	800656e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e006      	b.n	800657c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	f003 0310 	and.w	r3, r3, #16
 8006576:	2b10      	cmp	r3, #16
 8006578:	d0f0      	beq.n	800655c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800657a:	2300      	movs	r3, #0
}
 800657c:	4618      	mov	r0, r3
 800657e:	3714      	adds	r7, #20
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006588:	b480      	push	{r7}
 800658a:	b085      	sub	sp, #20
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
 8006590:	460b      	mov	r3, r1
 8006592:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	78fb      	ldrb	r3, [r7, #3]
 80065a2:	68f9      	ldr	r1, [r7, #12]
 80065a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80065a8:	4313      	orrs	r3, r2
 80065aa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3714      	adds	r7, #20
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b087      	sub	sp, #28
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	f003 0306 	and.w	r3, r3, #6
 80065d2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d102      	bne.n	80065e0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80065da:	2300      	movs	r3, #0
 80065dc:	75fb      	strb	r3, [r7, #23]
 80065de:	e00a      	b.n	80065f6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2b02      	cmp	r3, #2
 80065e4:	d002      	beq.n	80065ec <USB_GetDevSpeed+0x32>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2b06      	cmp	r3, #6
 80065ea:	d102      	bne.n	80065f2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80065ec:	2302      	movs	r3, #2
 80065ee:	75fb      	strb	r3, [r7, #23]
 80065f0:	e001      	b.n	80065f6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80065f2:	230f      	movs	r3, #15
 80065f4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80065f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	371c      	adds	r7, #28
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	785b      	ldrb	r3, [r3, #1]
 800661c:	2b01      	cmp	r3, #1
 800661e:	d13a      	bne.n	8006696 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006626:	69da      	ldr	r2, [r3, #28]
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	781b      	ldrb	r3, [r3, #0]
 800662c:	f003 030f 	and.w	r3, r3, #15
 8006630:	2101      	movs	r1, #1
 8006632:	fa01 f303 	lsl.w	r3, r1, r3
 8006636:	b29b      	uxth	r3, r3
 8006638:	68f9      	ldr	r1, [r7, #12]
 800663a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800663e:	4313      	orrs	r3, r2
 8006640:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	015a      	lsls	r2, r3, #5
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	4413      	add	r3, r2
 800664a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006654:	2b00      	cmp	r3, #0
 8006656:	d155      	bne.n	8006704 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	015a      	lsls	r2, r3, #5
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	4413      	add	r3, r2
 8006660:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	791b      	ldrb	r3, [r3, #4]
 8006672:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006674:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	059b      	lsls	r3, r3, #22
 800667a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800667c:	4313      	orrs	r3, r2
 800667e:	68ba      	ldr	r2, [r7, #8]
 8006680:	0151      	lsls	r1, r2, #5
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	440a      	add	r2, r1
 8006686:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800668a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800668e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006692:	6013      	str	r3, [r2, #0]
 8006694:	e036      	b.n	8006704 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800669c:	69da      	ldr	r2, [r3, #28]
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	781b      	ldrb	r3, [r3, #0]
 80066a2:	f003 030f 	and.w	r3, r3, #15
 80066a6:	2101      	movs	r1, #1
 80066a8:	fa01 f303 	lsl.w	r3, r1, r3
 80066ac:	041b      	lsls	r3, r3, #16
 80066ae:	68f9      	ldr	r1, [r7, #12]
 80066b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80066b4:	4313      	orrs	r3, r2
 80066b6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	015a      	lsls	r2, r3, #5
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	4413      	add	r3, r2
 80066c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d11a      	bne.n	8006704 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	015a      	lsls	r2, r3, #5
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	4413      	add	r3, r2
 80066d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	791b      	ldrb	r3, [r3, #4]
 80066e8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80066ea:	430b      	orrs	r3, r1
 80066ec:	4313      	orrs	r3, r2
 80066ee:	68ba      	ldr	r2, [r7, #8]
 80066f0:	0151      	lsls	r1, r2, #5
 80066f2:	68fa      	ldr	r2, [r7, #12]
 80066f4:	440a      	add	r2, r1
 80066f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006702:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3714      	adds	r7, #20
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr
	...

08006714 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	781b      	ldrb	r3, [r3, #0]
 8006726:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	785b      	ldrb	r3, [r3, #1]
 800672c:	2b01      	cmp	r3, #1
 800672e:	d161      	bne.n	80067f4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	015a      	lsls	r2, r3, #5
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	4413      	add	r3, r2
 8006738:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006742:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006746:	d11f      	bne.n	8006788 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	015a      	lsls	r2, r3, #5
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	4413      	add	r3, r2
 8006750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68ba      	ldr	r2, [r7, #8]
 8006758:	0151      	lsls	r1, r2, #5
 800675a:	68fa      	ldr	r2, [r7, #12]
 800675c:	440a      	add	r2, r1
 800675e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006762:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006766:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	015a      	lsls	r2, r3, #5
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	4413      	add	r3, r2
 8006770:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	68ba      	ldr	r2, [r7, #8]
 8006778:	0151      	lsls	r1, r2, #5
 800677a:	68fa      	ldr	r2, [r7, #12]
 800677c:	440a      	add	r2, r1
 800677e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006782:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006786:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800678e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	781b      	ldrb	r3, [r3, #0]
 8006794:	f003 030f 	and.w	r3, r3, #15
 8006798:	2101      	movs	r1, #1
 800679a:	fa01 f303 	lsl.w	r3, r1, r3
 800679e:	b29b      	uxth	r3, r3
 80067a0:	43db      	mvns	r3, r3
 80067a2:	68f9      	ldr	r1, [r7, #12]
 80067a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80067a8:	4013      	ands	r3, r2
 80067aa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067b2:	69da      	ldr	r2, [r3, #28]
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	f003 030f 	and.w	r3, r3, #15
 80067bc:	2101      	movs	r1, #1
 80067be:	fa01 f303 	lsl.w	r3, r1, r3
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	43db      	mvns	r3, r3
 80067c6:	68f9      	ldr	r1, [r7, #12]
 80067c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80067cc:	4013      	ands	r3, r2
 80067ce:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	015a      	lsls	r2, r3, #5
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	4413      	add	r3, r2
 80067d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	0159      	lsls	r1, r3, #5
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	440b      	add	r3, r1
 80067e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067ea:	4619      	mov	r1, r3
 80067ec:	4b35      	ldr	r3, [pc, #212]	@ (80068c4 <USB_DeactivateEndpoint+0x1b0>)
 80067ee:	4013      	ands	r3, r2
 80067f0:	600b      	str	r3, [r1, #0]
 80067f2:	e060      	b.n	80068b6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	015a      	lsls	r2, r3, #5
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	4413      	add	r3, r2
 80067fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006806:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800680a:	d11f      	bne.n	800684c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	015a      	lsls	r2, r3, #5
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	4413      	add	r3, r2
 8006814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68ba      	ldr	r2, [r7, #8]
 800681c:	0151      	lsls	r1, r2, #5
 800681e:	68fa      	ldr	r2, [r7, #12]
 8006820:	440a      	add	r2, r1
 8006822:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006826:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800682a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	015a      	lsls	r2, r3, #5
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	4413      	add	r3, r2
 8006834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	0151      	lsls	r1, r2, #5
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	440a      	add	r2, r1
 8006842:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006846:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800684a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006852:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	781b      	ldrb	r3, [r3, #0]
 8006858:	f003 030f 	and.w	r3, r3, #15
 800685c:	2101      	movs	r1, #1
 800685e:	fa01 f303 	lsl.w	r3, r1, r3
 8006862:	041b      	lsls	r3, r3, #16
 8006864:	43db      	mvns	r3, r3
 8006866:	68f9      	ldr	r1, [r7, #12]
 8006868:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800686c:	4013      	ands	r3, r2
 800686e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006876:	69da      	ldr	r2, [r3, #28]
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	f003 030f 	and.w	r3, r3, #15
 8006880:	2101      	movs	r1, #1
 8006882:	fa01 f303 	lsl.w	r3, r1, r3
 8006886:	041b      	lsls	r3, r3, #16
 8006888:	43db      	mvns	r3, r3
 800688a:	68f9      	ldr	r1, [r7, #12]
 800688c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006890:	4013      	ands	r3, r2
 8006892:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	015a      	lsls	r2, r3, #5
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	4413      	add	r3, r2
 800689c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	0159      	lsls	r1, r3, #5
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	440b      	add	r3, r1
 80068aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068ae:	4619      	mov	r1, r3
 80068b0:	4b05      	ldr	r3, [pc, #20]	@ (80068c8 <USB_DeactivateEndpoint+0x1b4>)
 80068b2:	4013      	ands	r3, r2
 80068b4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80068b6:	2300      	movs	r3, #0
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3714      	adds	r7, #20
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr
 80068c4:	ec337800 	.word	0xec337800
 80068c8:	eff37800 	.word	0xeff37800

080068cc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b08a      	sub	sp, #40	@ 0x28
 80068d0:	af02      	add	r7, sp, #8
 80068d2:	60f8      	str	r0, [r7, #12]
 80068d4:	60b9      	str	r1, [r7, #8]
 80068d6:	4613      	mov	r3, r2
 80068d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	785b      	ldrb	r3, [r3, #1]
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	f040 817a 	bne.w	8006be2 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d132      	bne.n	800695c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	015a      	lsls	r2, r3, #5
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	4413      	add	r3, r2
 80068fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	69ba      	ldr	r2, [r7, #24]
 8006906:	0151      	lsls	r1, r2, #5
 8006908:	69fa      	ldr	r2, [r7, #28]
 800690a:	440a      	add	r2, r1
 800690c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006910:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006914:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006918:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800691a:	69bb      	ldr	r3, [r7, #24]
 800691c:	015a      	lsls	r2, r3, #5
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	4413      	add	r3, r2
 8006922:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	69ba      	ldr	r2, [r7, #24]
 800692a:	0151      	lsls	r1, r2, #5
 800692c:	69fa      	ldr	r2, [r7, #28]
 800692e:	440a      	add	r2, r1
 8006930:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006934:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006938:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800693a:	69bb      	ldr	r3, [r7, #24]
 800693c:	015a      	lsls	r2, r3, #5
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	4413      	add	r3, r2
 8006942:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006946:	691b      	ldr	r3, [r3, #16]
 8006948:	69ba      	ldr	r2, [r7, #24]
 800694a:	0151      	lsls	r1, r2, #5
 800694c:	69fa      	ldr	r2, [r7, #28]
 800694e:	440a      	add	r2, r1
 8006950:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006954:	0cdb      	lsrs	r3, r3, #19
 8006956:	04db      	lsls	r3, r3, #19
 8006958:	6113      	str	r3, [r2, #16]
 800695a:	e092      	b.n	8006a82 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800695c:	69bb      	ldr	r3, [r7, #24]
 800695e:	015a      	lsls	r2, r3, #5
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	4413      	add	r3, r2
 8006964:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006968:	691b      	ldr	r3, [r3, #16]
 800696a:	69ba      	ldr	r2, [r7, #24]
 800696c:	0151      	lsls	r1, r2, #5
 800696e:	69fa      	ldr	r2, [r7, #28]
 8006970:	440a      	add	r2, r1
 8006972:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006976:	0cdb      	lsrs	r3, r3, #19
 8006978:	04db      	lsls	r3, r3, #19
 800697a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800697c:	69bb      	ldr	r3, [r7, #24]
 800697e:	015a      	lsls	r2, r3, #5
 8006980:	69fb      	ldr	r3, [r7, #28]
 8006982:	4413      	add	r3, r2
 8006984:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	69ba      	ldr	r2, [r7, #24]
 800698c:	0151      	lsls	r1, r2, #5
 800698e:	69fa      	ldr	r2, [r7, #28]
 8006990:	440a      	add	r2, r1
 8006992:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006996:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800699a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800699e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d11a      	bne.n	80069dc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	691a      	ldr	r2, [r3, #16]
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d903      	bls.n	80069ba <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	689a      	ldr	r2, [r3, #8]
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	015a      	lsls	r2, r3, #5
 80069be:	69fb      	ldr	r3, [r7, #28]
 80069c0:	4413      	add	r3, r2
 80069c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069c6:	691b      	ldr	r3, [r3, #16]
 80069c8:	69ba      	ldr	r2, [r7, #24]
 80069ca:	0151      	lsls	r1, r2, #5
 80069cc:	69fa      	ldr	r2, [r7, #28]
 80069ce:	440a      	add	r2, r1
 80069d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80069d8:	6113      	str	r3, [r2, #16]
 80069da:	e01b      	b.n	8006a14 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	015a      	lsls	r2, r3, #5
 80069e0:	69fb      	ldr	r3, [r7, #28]
 80069e2:	4413      	add	r3, r2
 80069e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069e8:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	6919      	ldr	r1, [r3, #16]
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	440b      	add	r3, r1
 80069f4:	1e59      	subs	r1, r3, #1
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80069fe:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006a00:	4ba2      	ldr	r3, [pc, #648]	@ (8006c8c <USB_EPStartXfer+0x3c0>)
 8006a02:	400b      	ands	r3, r1
 8006a04:	69b9      	ldr	r1, [r7, #24]
 8006a06:	0148      	lsls	r0, r1, #5
 8006a08:	69f9      	ldr	r1, [r7, #28]
 8006a0a:	4401      	add	r1, r0
 8006a0c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006a10:	4313      	orrs	r3, r2
 8006a12:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006a14:	69bb      	ldr	r3, [r7, #24]
 8006a16:	015a      	lsls	r2, r3, #5
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	4413      	add	r3, r2
 8006a1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a20:	691a      	ldr	r2, [r3, #16]
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a2a:	69b9      	ldr	r1, [r7, #24]
 8006a2c:	0148      	lsls	r0, r1, #5
 8006a2e:	69f9      	ldr	r1, [r7, #28]
 8006a30:	4401      	add	r1, r0
 8006a32:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006a36:	4313      	orrs	r3, r2
 8006a38:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	791b      	ldrb	r3, [r3, #4]
 8006a3e:	2b01      	cmp	r3, #1
 8006a40:	d11f      	bne.n	8006a82 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	015a      	lsls	r2, r3, #5
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	4413      	add	r3, r2
 8006a4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a4e:	691b      	ldr	r3, [r3, #16]
 8006a50:	69ba      	ldr	r2, [r7, #24]
 8006a52:	0151      	lsls	r1, r2, #5
 8006a54:	69fa      	ldr	r2, [r7, #28]
 8006a56:	440a      	add	r2, r1
 8006a58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a5c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006a60:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	015a      	lsls	r2, r3, #5
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	4413      	add	r3, r2
 8006a6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a6e:	691b      	ldr	r3, [r3, #16]
 8006a70:	69ba      	ldr	r2, [r7, #24]
 8006a72:	0151      	lsls	r1, r2, #5
 8006a74:	69fa      	ldr	r2, [r7, #28]
 8006a76:	440a      	add	r2, r1
 8006a78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a7c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006a80:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006a82:	79fb      	ldrb	r3, [r7, #7]
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d14b      	bne.n	8006b20 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	69db      	ldr	r3, [r3, #28]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d009      	beq.n	8006aa4 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006a90:	69bb      	ldr	r3, [r7, #24]
 8006a92:	015a      	lsls	r2, r3, #5
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	4413      	add	r3, r2
 8006a98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	69db      	ldr	r3, [r3, #28]
 8006aa2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	791b      	ldrb	r3, [r3, #4]
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d128      	bne.n	8006afe <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d110      	bne.n	8006ade <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	015a      	lsls	r2, r3, #5
 8006ac0:	69fb      	ldr	r3, [r7, #28]
 8006ac2:	4413      	add	r3, r2
 8006ac4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	69ba      	ldr	r2, [r7, #24]
 8006acc:	0151      	lsls	r1, r2, #5
 8006ace:	69fa      	ldr	r2, [r7, #28]
 8006ad0:	440a      	add	r2, r1
 8006ad2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ad6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006ada:	6013      	str	r3, [r2, #0]
 8006adc:	e00f      	b.n	8006afe <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006ade:	69bb      	ldr	r3, [r7, #24]
 8006ae0:	015a      	lsls	r2, r3, #5
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	4413      	add	r3, r2
 8006ae6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	69ba      	ldr	r2, [r7, #24]
 8006aee:	0151      	lsls	r1, r2, #5
 8006af0:	69fa      	ldr	r2, [r7, #28]
 8006af2:	440a      	add	r2, r1
 8006af4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006af8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006afc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	015a      	lsls	r2, r3, #5
 8006b02:	69fb      	ldr	r3, [r7, #28]
 8006b04:	4413      	add	r3, r2
 8006b06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	69ba      	ldr	r2, [r7, #24]
 8006b0e:	0151      	lsls	r1, r2, #5
 8006b10:	69fa      	ldr	r2, [r7, #28]
 8006b12:	440a      	add	r2, r1
 8006b14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b18:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006b1c:	6013      	str	r3, [r2, #0]
 8006b1e:	e165      	b.n	8006dec <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	015a      	lsls	r2, r3, #5
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	4413      	add	r3, r2
 8006b28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	69ba      	ldr	r2, [r7, #24]
 8006b30:	0151      	lsls	r1, r2, #5
 8006b32:	69fa      	ldr	r2, [r7, #28]
 8006b34:	440a      	add	r2, r1
 8006b36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b3a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006b3e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	791b      	ldrb	r3, [r3, #4]
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d015      	beq.n	8006b74 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	691b      	ldr	r3, [r3, #16]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 814d 	beq.w	8006dec <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	781b      	ldrb	r3, [r3, #0]
 8006b5e:	f003 030f 	and.w	r3, r3, #15
 8006b62:	2101      	movs	r1, #1
 8006b64:	fa01 f303 	lsl.w	r3, r1, r3
 8006b68:	69f9      	ldr	r1, [r7, #28]
 8006b6a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	634b      	str	r3, [r1, #52]	@ 0x34
 8006b72:	e13b      	b.n	8006dec <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d110      	bne.n	8006ba6 <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006b84:	69bb      	ldr	r3, [r7, #24]
 8006b86:	015a      	lsls	r2, r3, #5
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	69ba      	ldr	r2, [r7, #24]
 8006b94:	0151      	lsls	r1, r2, #5
 8006b96:	69fa      	ldr	r2, [r7, #28]
 8006b98:	440a      	add	r2, r1
 8006b9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b9e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006ba2:	6013      	str	r3, [r2, #0]
 8006ba4:	e00f      	b.n	8006bc6 <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	015a      	lsls	r2, r3, #5
 8006baa:	69fb      	ldr	r3, [r7, #28]
 8006bac:	4413      	add	r3, r2
 8006bae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	69ba      	ldr	r2, [r7, #24]
 8006bb6:	0151      	lsls	r1, r2, #5
 8006bb8:	69fa      	ldr	r2, [r7, #28]
 8006bba:	440a      	add	r2, r1
 8006bbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bc4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	68d9      	ldr	r1, [r3, #12]
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	781a      	ldrb	r2, [r3, #0]
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	b298      	uxth	r0, r3
 8006bd4:	79fb      	ldrb	r3, [r7, #7]
 8006bd6:	9300      	str	r3, [sp, #0]
 8006bd8:	4603      	mov	r3, r0
 8006bda:	68f8      	ldr	r0, [r7, #12]
 8006bdc:	f000 f9b8 	bl	8006f50 <USB_WritePacket>
 8006be0:	e104      	b.n	8006dec <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006be2:	69bb      	ldr	r3, [r7, #24]
 8006be4:	015a      	lsls	r2, r3, #5
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	4413      	add	r3, r2
 8006bea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bee:	691b      	ldr	r3, [r3, #16]
 8006bf0:	69ba      	ldr	r2, [r7, #24]
 8006bf2:	0151      	lsls	r1, r2, #5
 8006bf4:	69fa      	ldr	r2, [r7, #28]
 8006bf6:	440a      	add	r2, r1
 8006bf8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bfc:	0cdb      	lsrs	r3, r3, #19
 8006bfe:	04db      	lsls	r3, r3, #19
 8006c00:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006c02:	69bb      	ldr	r3, [r7, #24]
 8006c04:	015a      	lsls	r2, r3, #5
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	4413      	add	r3, r2
 8006c0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	69ba      	ldr	r2, [r7, #24]
 8006c12:	0151      	lsls	r1, r2, #5
 8006c14:	69fa      	ldr	r2, [r7, #28]
 8006c16:	440a      	add	r2, r1
 8006c18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c1c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006c20:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006c24:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d131      	bne.n	8006c90 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	691b      	ldr	r3, [r3, #16]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d003      	beq.n	8006c3c <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	689a      	ldr	r2, [r3, #8]
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	689a      	ldr	r2, [r3, #8]
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	015a      	lsls	r2, r3, #5
 8006c48:	69fb      	ldr	r3, [r7, #28]
 8006c4a:	4413      	add	r3, r2
 8006c4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c50:	691a      	ldr	r2, [r3, #16]
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	6a1b      	ldr	r3, [r3, #32]
 8006c56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c5a:	69b9      	ldr	r1, [r7, #24]
 8006c5c:	0148      	lsls	r0, r1, #5
 8006c5e:	69f9      	ldr	r1, [r7, #28]
 8006c60:	4401      	add	r1, r0
 8006c62:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006c66:	4313      	orrs	r3, r2
 8006c68:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006c6a:	69bb      	ldr	r3, [r7, #24]
 8006c6c:	015a      	lsls	r2, r3, #5
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	4413      	add	r3, r2
 8006c72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c76:	691b      	ldr	r3, [r3, #16]
 8006c78:	69ba      	ldr	r2, [r7, #24]
 8006c7a:	0151      	lsls	r1, r2, #5
 8006c7c:	69fa      	ldr	r2, [r7, #28]
 8006c7e:	440a      	add	r2, r1
 8006c80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c84:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006c88:	6113      	str	r3, [r2, #16]
 8006c8a:	e061      	b.n	8006d50 <USB_EPStartXfer+0x484>
 8006c8c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	691b      	ldr	r3, [r3, #16]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d123      	bne.n	8006ce0 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	015a      	lsls	r2, r3, #5
 8006c9c:	69fb      	ldr	r3, [r7, #28]
 8006c9e:	4413      	add	r3, r2
 8006ca0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ca4:	691a      	ldr	r2, [r3, #16]
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cae:	69b9      	ldr	r1, [r7, #24]
 8006cb0:	0148      	lsls	r0, r1, #5
 8006cb2:	69f9      	ldr	r1, [r7, #28]
 8006cb4:	4401      	add	r1, r0
 8006cb6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	015a      	lsls	r2, r3, #5
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cca:	691b      	ldr	r3, [r3, #16]
 8006ccc:	69ba      	ldr	r2, [r7, #24]
 8006cce:	0151      	lsls	r1, r2, #5
 8006cd0:	69fa      	ldr	r2, [r7, #28]
 8006cd2:	440a      	add	r2, r1
 8006cd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006cd8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006cdc:	6113      	str	r3, [r2, #16]
 8006cde:	e037      	b.n	8006d50 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	691a      	ldr	r2, [r3, #16]
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	4413      	add	r3, r2
 8006cea:	1e5a      	subs	r2, r3, #1
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cf4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	8afa      	ldrh	r2, [r7, #22]
 8006cfc:	fb03 f202 	mul.w	r2, r3, r2
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006d04:	69bb      	ldr	r3, [r7, #24]
 8006d06:	015a      	lsls	r2, r3, #5
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	4413      	add	r3, r2
 8006d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d10:	691a      	ldr	r2, [r3, #16]
 8006d12:	8afb      	ldrh	r3, [r7, #22]
 8006d14:	04d9      	lsls	r1, r3, #19
 8006d16:	4b38      	ldr	r3, [pc, #224]	@ (8006df8 <USB_EPStartXfer+0x52c>)
 8006d18:	400b      	ands	r3, r1
 8006d1a:	69b9      	ldr	r1, [r7, #24]
 8006d1c:	0148      	lsls	r0, r1, #5
 8006d1e:	69f9      	ldr	r1, [r7, #28]
 8006d20:	4401      	add	r1, r0
 8006d22:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006d26:	4313      	orrs	r3, r2
 8006d28:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006d2a:	69bb      	ldr	r3, [r7, #24]
 8006d2c:	015a      	lsls	r2, r3, #5
 8006d2e:	69fb      	ldr	r3, [r7, #28]
 8006d30:	4413      	add	r3, r2
 8006d32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d36:	691a      	ldr	r2, [r3, #16]
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	6a1b      	ldr	r3, [r3, #32]
 8006d3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d40:	69b9      	ldr	r1, [r7, #24]
 8006d42:	0148      	lsls	r0, r1, #5
 8006d44:	69f9      	ldr	r1, [r7, #28]
 8006d46:	4401      	add	r1, r0
 8006d48:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006d50:	79fb      	ldrb	r3, [r7, #7]
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d10d      	bne.n	8006d72 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d009      	beq.n	8006d72 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	68d9      	ldr	r1, [r3, #12]
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	015a      	lsls	r2, r3, #5
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	4413      	add	r3, r2
 8006d6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d6e:	460a      	mov	r2, r1
 8006d70:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	791b      	ldrb	r3, [r3, #4]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d128      	bne.n	8006dcc <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006d7a:	69fb      	ldr	r3, [r7, #28]
 8006d7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d110      	bne.n	8006dac <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	015a      	lsls	r2, r3, #5
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	4413      	add	r3, r2
 8006d92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	69ba      	ldr	r2, [r7, #24]
 8006d9a:	0151      	lsls	r1, r2, #5
 8006d9c:	69fa      	ldr	r2, [r7, #28]
 8006d9e:	440a      	add	r2, r1
 8006da0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006da4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006da8:	6013      	str	r3, [r2, #0]
 8006daa:	e00f      	b.n	8006dcc <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	015a      	lsls	r2, r3, #5
 8006db0:	69fb      	ldr	r3, [r7, #28]
 8006db2:	4413      	add	r3, r2
 8006db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	69ba      	ldr	r2, [r7, #24]
 8006dbc:	0151      	lsls	r1, r2, #5
 8006dbe:	69fa      	ldr	r2, [r7, #28]
 8006dc0:	440a      	add	r2, r1
 8006dc2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006dc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dca:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006dcc:	69bb      	ldr	r3, [r7, #24]
 8006dce:	015a      	lsls	r2, r3, #5
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	69ba      	ldr	r2, [r7, #24]
 8006ddc:	0151      	lsls	r1, r2, #5
 8006dde:	69fa      	ldr	r2, [r7, #28]
 8006de0:	440a      	add	r2, r1
 8006de2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006de6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006dea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006dec:	2300      	movs	r3, #0
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3720      	adds	r7, #32
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	1ff80000 	.word	0x1ff80000

08006dfc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b087      	sub	sp, #28
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006e06:	2300      	movs	r3, #0
 8006e08:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	785b      	ldrb	r3, [r3, #1]
 8006e16:	2b01      	cmp	r3, #1
 8006e18:	d14a      	bne.n	8006eb0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	015a      	lsls	r2, r3, #5
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	4413      	add	r3, r2
 8006e24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e32:	f040 8086 	bne.w	8006f42 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	015a      	lsls	r2, r3, #5
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	4413      	add	r3, r2
 8006e40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	683a      	ldr	r2, [r7, #0]
 8006e48:	7812      	ldrb	r2, [r2, #0]
 8006e4a:	0151      	lsls	r1, r2, #5
 8006e4c:	693a      	ldr	r2, [r7, #16]
 8006e4e:	440a      	add	r2, r1
 8006e50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e54:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006e58:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	015a      	lsls	r2, r3, #5
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	4413      	add	r3, r2
 8006e64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	683a      	ldr	r2, [r7, #0]
 8006e6c:	7812      	ldrb	r2, [r2, #0]
 8006e6e:	0151      	lsls	r1, r2, #5
 8006e70:	693a      	ldr	r2, [r7, #16]
 8006e72:	440a      	add	r2, r1
 8006e74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e7c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	3301      	adds	r3, #1
 8006e82:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d902      	bls.n	8006e94 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	75fb      	strb	r3, [r7, #23]
          break;
 8006e92:	e056      	b.n	8006f42 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	781b      	ldrb	r3, [r3, #0]
 8006e98:	015a      	lsls	r2, r3, #5
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	4413      	add	r3, r2
 8006e9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ea8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006eac:	d0e7      	beq.n	8006e7e <USB_EPStopXfer+0x82>
 8006eae:	e048      	b.n	8006f42 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	015a      	lsls	r2, r3, #5
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	4413      	add	r3, r2
 8006eba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ec4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ec8:	d13b      	bne.n	8006f42 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	015a      	lsls	r2, r3, #5
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	4413      	add	r3, r2
 8006ed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	683a      	ldr	r2, [r7, #0]
 8006edc:	7812      	ldrb	r2, [r2, #0]
 8006ede:	0151      	lsls	r1, r2, #5
 8006ee0:	693a      	ldr	r2, [r7, #16]
 8006ee2:	440a      	add	r2, r1
 8006ee4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ee8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006eec:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	015a      	lsls	r2, r3, #5
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	4413      	add	r3, r2
 8006ef8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	683a      	ldr	r2, [r7, #0]
 8006f00:	7812      	ldrb	r2, [r2, #0]
 8006f02:	0151      	lsls	r1, r2, #5
 8006f04:	693a      	ldr	r2, [r7, #16]
 8006f06:	440a      	add	r2, r1
 8006f08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006f10:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	3301      	adds	r3, #1
 8006f16:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d902      	bls.n	8006f28 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	75fb      	strb	r3, [r7, #23]
          break;
 8006f26:	e00c      	b.n	8006f42 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	781b      	ldrb	r3, [r3, #0]
 8006f2c:	015a      	lsls	r2, r3, #5
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	4413      	add	r3, r2
 8006f32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f40:	d0e7      	beq.n	8006f12 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	371c      	adds	r7, #28
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b089      	sub	sp, #36	@ 0x24
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	4611      	mov	r1, r2
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	460b      	mov	r3, r1
 8006f60:	71fb      	strb	r3, [r7, #7]
 8006f62:	4613      	mov	r3, r2
 8006f64:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006f6e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d123      	bne.n	8006fbe <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006f76:	88bb      	ldrh	r3, [r7, #4]
 8006f78:	3303      	adds	r3, #3
 8006f7a:	089b      	lsrs	r3, r3, #2
 8006f7c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006f7e:	2300      	movs	r3, #0
 8006f80:	61bb      	str	r3, [r7, #24]
 8006f82:	e018      	b.n	8006fb6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006f84:	79fb      	ldrb	r3, [r7, #7]
 8006f86:	031a      	lsls	r2, r3, #12
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	4413      	add	r3, r2
 8006f8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f90:	461a      	mov	r2, r3
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006f98:	69fb      	ldr	r3, [r7, #28]
 8006f9a:	3301      	adds	r3, #1
 8006f9c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006f9e:	69fb      	ldr	r3, [r7, #28]
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	3301      	adds	r3, #1
 8006fa8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	3301      	adds	r3, #1
 8006fae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	61bb      	str	r3, [r7, #24]
 8006fb6:	69ba      	ldr	r2, [r7, #24]
 8006fb8:	693b      	ldr	r3, [r7, #16]
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d3e2      	bcc.n	8006f84 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3724      	adds	r7, #36	@ 0x24
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b08b      	sub	sp, #44	@ 0x2c
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	4613      	mov	r3, r2
 8006fd8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006fe2:	88fb      	ldrh	r3, [r7, #6]
 8006fe4:	089b      	lsrs	r3, r3, #2
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006fea:	88fb      	ldrh	r3, [r7, #6]
 8006fec:	f003 0303 	and.w	r3, r3, #3
 8006ff0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	623b      	str	r3, [r7, #32]
 8006ff6:	e014      	b.n	8007022 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007002:	601a      	str	r2, [r3, #0]
    pDest++;
 8007004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007006:	3301      	adds	r3, #1
 8007008:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800700a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800700c:	3301      	adds	r3, #1
 800700e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007012:	3301      	adds	r3, #1
 8007014:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007018:	3301      	adds	r3, #1
 800701a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800701c:	6a3b      	ldr	r3, [r7, #32]
 800701e:	3301      	adds	r3, #1
 8007020:	623b      	str	r3, [r7, #32]
 8007022:	6a3a      	ldr	r2, [r7, #32]
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	429a      	cmp	r2, r3
 8007028:	d3e6      	bcc.n	8006ff8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800702a:	8bfb      	ldrh	r3, [r7, #30]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d01e      	beq.n	800706e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007030:	2300      	movs	r3, #0
 8007032:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007034:	69bb      	ldr	r3, [r7, #24]
 8007036:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800703a:	461a      	mov	r2, r3
 800703c:	f107 0310 	add.w	r3, r7, #16
 8007040:	6812      	ldr	r2, [r2, #0]
 8007042:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007044:	693a      	ldr	r2, [r7, #16]
 8007046:	6a3b      	ldr	r3, [r7, #32]
 8007048:	b2db      	uxtb	r3, r3
 800704a:	00db      	lsls	r3, r3, #3
 800704c:	fa22 f303 	lsr.w	r3, r2, r3
 8007050:	b2da      	uxtb	r2, r3
 8007052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007054:	701a      	strb	r2, [r3, #0]
      i++;
 8007056:	6a3b      	ldr	r3, [r7, #32]
 8007058:	3301      	adds	r3, #1
 800705a:	623b      	str	r3, [r7, #32]
      pDest++;
 800705c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705e:	3301      	adds	r3, #1
 8007060:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007062:	8bfb      	ldrh	r3, [r7, #30]
 8007064:	3b01      	subs	r3, #1
 8007066:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007068:	8bfb      	ldrh	r3, [r7, #30]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1ea      	bne.n	8007044 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800706e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007070:	4618      	mov	r0, r3
 8007072:	372c      	adds	r7, #44	@ 0x2c
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr

0800707c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
 8007084:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	781b      	ldrb	r3, [r3, #0]
 800708e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	785b      	ldrb	r3, [r3, #1]
 8007094:	2b01      	cmp	r3, #1
 8007096:	d12c      	bne.n	80070f2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	015a      	lsls	r2, r3, #5
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	4413      	add	r3, r2
 80070a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	db12      	blt.n	80070d0 <USB_EPSetStall+0x54>
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d00f      	beq.n	80070d0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	015a      	lsls	r2, r3, #5
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	4413      	add	r3, r2
 80070b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	68ba      	ldr	r2, [r7, #8]
 80070c0:	0151      	lsls	r1, r2, #5
 80070c2:	68fa      	ldr	r2, [r7, #12]
 80070c4:	440a      	add	r2, r1
 80070c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070ca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80070ce:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	015a      	lsls	r2, r3, #5
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	4413      	add	r3, r2
 80070d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	68ba      	ldr	r2, [r7, #8]
 80070e0:	0151      	lsls	r1, r2, #5
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	440a      	add	r2, r1
 80070e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070ea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80070ee:	6013      	str	r3, [r2, #0]
 80070f0:	e02b      	b.n	800714a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	015a      	lsls	r2, r3, #5
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	4413      	add	r3, r2
 80070fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	db12      	blt.n	800712a <USB_EPSetStall+0xae>
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d00f      	beq.n	800712a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	015a      	lsls	r2, r3, #5
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	4413      	add	r3, r2
 8007112:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	68ba      	ldr	r2, [r7, #8]
 800711a:	0151      	lsls	r1, r2, #5
 800711c:	68fa      	ldr	r2, [r7, #12]
 800711e:	440a      	add	r2, r1
 8007120:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007124:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007128:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	015a      	lsls	r2, r3, #5
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	4413      	add	r3, r2
 8007132:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	68ba      	ldr	r2, [r7, #8]
 800713a:	0151      	lsls	r1, r2, #5
 800713c:	68fa      	ldr	r2, [r7, #12]
 800713e:	440a      	add	r2, r1
 8007140:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007144:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007148:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800714a:	2300      	movs	r3, #0
}
 800714c:	4618      	mov	r0, r3
 800714e:	3714      	adds	r7, #20
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	785b      	ldrb	r3, [r3, #1]
 8007170:	2b01      	cmp	r3, #1
 8007172:	d128      	bne.n	80071c6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	015a      	lsls	r2, r3, #5
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	4413      	add	r3, r2
 800717c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	68ba      	ldr	r2, [r7, #8]
 8007184:	0151      	lsls	r1, r2, #5
 8007186:	68fa      	ldr	r2, [r7, #12]
 8007188:	440a      	add	r2, r1
 800718a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800718e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007192:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	791b      	ldrb	r3, [r3, #4]
 8007198:	2b03      	cmp	r3, #3
 800719a:	d003      	beq.n	80071a4 <USB_EPClearStall+0x4c>
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	791b      	ldrb	r3, [r3, #4]
 80071a0:	2b02      	cmp	r3, #2
 80071a2:	d138      	bne.n	8007216 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	015a      	lsls	r2, r3, #5
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	4413      	add	r3, r2
 80071ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68ba      	ldr	r2, [r7, #8]
 80071b4:	0151      	lsls	r1, r2, #5
 80071b6:	68fa      	ldr	r2, [r7, #12]
 80071b8:	440a      	add	r2, r1
 80071ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071c2:	6013      	str	r3, [r2, #0]
 80071c4:	e027      	b.n	8007216 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	015a      	lsls	r2, r3, #5
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	4413      	add	r3, r2
 80071ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68ba      	ldr	r2, [r7, #8]
 80071d6:	0151      	lsls	r1, r2, #5
 80071d8:	68fa      	ldr	r2, [r7, #12]
 80071da:	440a      	add	r2, r1
 80071dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80071e0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80071e4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	791b      	ldrb	r3, [r3, #4]
 80071ea:	2b03      	cmp	r3, #3
 80071ec:	d003      	beq.n	80071f6 <USB_EPClearStall+0x9e>
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	791b      	ldrb	r3, [r3, #4]
 80071f2:	2b02      	cmp	r3, #2
 80071f4:	d10f      	bne.n	8007216 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	015a      	lsls	r2, r3, #5
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	4413      	add	r3, r2
 80071fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68ba      	ldr	r2, [r7, #8]
 8007206:	0151      	lsls	r1, r2, #5
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	440a      	add	r2, r1
 800720c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007210:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007214:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007216:	2300      	movs	r3, #0
}
 8007218:	4618      	mov	r0, r3
 800721a:	3714      	adds	r7, #20
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007224:	b480      	push	{r7}
 8007226:	b085      	sub	sp, #20
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	460b      	mov	r3, r1
 800722e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68fa      	ldr	r2, [r7, #12]
 800723e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007242:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007246:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	78fb      	ldrb	r3, [r7, #3]
 8007252:	011b      	lsls	r3, r3, #4
 8007254:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007258:	68f9      	ldr	r1, [r7, #12]
 800725a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800725e:	4313      	orrs	r3, r2
 8007260:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007262:	2300      	movs	r3, #0
}
 8007264:	4618      	mov	r0, r3
 8007266:	3714      	adds	r7, #20
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007270:	b480      	push	{r7}
 8007272:	b085      	sub	sp, #20
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	68fa      	ldr	r2, [r7, #12]
 8007286:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800728a:	f023 0303 	bic.w	r3, r3, #3
 800728e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	68fa      	ldr	r2, [r7, #12]
 800729a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800729e:	f023 0302 	bic.w	r3, r3, #2
 80072a2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80072a4:	2300      	movs	r3, #0
}
 80072a6:	4618      	mov	r0, r3
 80072a8:	3714      	adds	r7, #20
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr

080072b2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80072b2:	b480      	push	{r7}
 80072b4:	b085      	sub	sp, #20
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	68fa      	ldr	r2, [r7, #12]
 80072c8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80072cc:	f023 0303 	bic.w	r3, r3, #3
 80072d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	68fa      	ldr	r2, [r7, #12]
 80072dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072e0:	f043 0302 	orr.w	r3, r3, #2
 80072e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80072e6:	2300      	movs	r3, #0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3714      	adds	r7, #20
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b085      	sub	sp, #20
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	695b      	ldr	r3, [r3, #20]
 8007300:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	699b      	ldr	r3, [r3, #24]
 8007306:	68fa      	ldr	r2, [r7, #12]
 8007308:	4013      	ands	r3, r2
 800730a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800730c:	68fb      	ldr	r3, [r7, #12]
}
 800730e:	4618      	mov	r0, r3
 8007310:	3714      	adds	r7, #20
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr

0800731a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800731a:	b480      	push	{r7}
 800731c:	b085      	sub	sp, #20
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800732c:	699b      	ldr	r3, [r3, #24]
 800732e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007336:	69db      	ldr	r3, [r3, #28]
 8007338:	68ba      	ldr	r2, [r7, #8]
 800733a:	4013      	ands	r3, r2
 800733c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	0c1b      	lsrs	r3, r3, #16
}
 8007342:	4618      	mov	r0, r3
 8007344:	3714      	adds	r7, #20
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr

0800734e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800734e:	b480      	push	{r7}
 8007350:	b085      	sub	sp, #20
 8007352:	af00      	add	r7, sp, #0
 8007354:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007360:	699b      	ldr	r3, [r3, #24]
 8007362:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800736a:	69db      	ldr	r3, [r3, #28]
 800736c:	68ba      	ldr	r2, [r7, #8]
 800736e:	4013      	ands	r3, r2
 8007370:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	b29b      	uxth	r3, r3
}
 8007376:	4618      	mov	r0, r3
 8007378:	3714      	adds	r7, #20
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr

08007382 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007382:	b480      	push	{r7}
 8007384:	b085      	sub	sp, #20
 8007386:	af00      	add	r7, sp, #0
 8007388:	6078      	str	r0, [r7, #4]
 800738a:	460b      	mov	r3, r1
 800738c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007392:	78fb      	ldrb	r3, [r7, #3]
 8007394:	015a      	lsls	r2, r3, #5
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	4413      	add	r3, r2
 800739a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073a8:	695b      	ldr	r3, [r3, #20]
 80073aa:	68ba      	ldr	r2, [r7, #8]
 80073ac:	4013      	ands	r3, r2
 80073ae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80073b0:	68bb      	ldr	r3, [r7, #8]
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3714      	adds	r7, #20
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr

080073be <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80073be:	b480      	push	{r7}
 80073c0:	b087      	sub	sp, #28
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
 80073c6:	460b      	mov	r3, r1
 80073c8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073e0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80073e2:	78fb      	ldrb	r3, [r7, #3]
 80073e4:	f003 030f 	and.w	r3, r3, #15
 80073e8:	68fa      	ldr	r2, [r7, #12]
 80073ea:	fa22 f303 	lsr.w	r3, r2, r3
 80073ee:	01db      	lsls	r3, r3, #7
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	693a      	ldr	r2, [r7, #16]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80073f8:	78fb      	ldrb	r3, [r7, #3]
 80073fa:	015a      	lsls	r2, r3, #5
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	4413      	add	r3, r2
 8007400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	693a      	ldr	r2, [r7, #16]
 8007408:	4013      	ands	r3, r2
 800740a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800740c:	68bb      	ldr	r3, [r7, #8]
}
 800740e:	4618      	mov	r0, r3
 8007410:	371c      	adds	r7, #28
 8007412:	46bd      	mov	sp, r7
 8007414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007418:	4770      	bx	lr

0800741a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800741a:	b480      	push	{r7}
 800741c:	b083      	sub	sp, #12
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	695b      	ldr	r3, [r3, #20]
 8007426:	f003 0301 	and.w	r3, r3, #1
}
 800742a:	4618      	mov	r0, r3
 800742c:	370c      	adds	r7, #12
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr

08007436 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007436:	b480      	push	{r7}
 8007438:	b085      	sub	sp, #20
 800743a:	af00      	add	r7, sp, #0
 800743c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007450:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007454:	f023 0307 	bic.w	r3, r3, #7
 8007458:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	68fa      	ldr	r2, [r7, #12]
 8007464:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007468:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800746c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800746e:	2300      	movs	r3, #0
}
 8007470:	4618      	mov	r0, r3
 8007472:	3714      	adds	r7, #20
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr

0800747c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800747c:	b480      	push	{r7}
 800747e:	b087      	sub	sp, #28
 8007480:	af00      	add	r7, sp, #0
 8007482:	60f8      	str	r0, [r7, #12]
 8007484:	460b      	mov	r3, r1
 8007486:	607a      	str	r2, [r7, #4]
 8007488:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	333c      	adds	r3, #60	@ 0x3c
 8007492:	3304      	adds	r3, #4
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	4a26      	ldr	r2, [pc, #152]	@ (8007534 <USB_EP0_OutStart+0xb8>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d90a      	bls.n	80074b6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074b0:	d101      	bne.n	80074b6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80074b2:	2300      	movs	r3, #0
 80074b4:	e037      	b.n	8007526 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074bc:	461a      	mov	r2, r3
 80074be:	2300      	movs	r3, #0
 80074c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	697a      	ldr	r2, [r7, #20]
 80074cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80074d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074dc:	691b      	ldr	r3, [r3, #16]
 80074de:	697a      	ldr	r2, [r7, #20]
 80074e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074e4:	f043 0318 	orr.w	r3, r3, #24
 80074e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074f0:	691b      	ldr	r3, [r3, #16]
 80074f2:	697a      	ldr	r2, [r7, #20]
 80074f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074f8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80074fc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80074fe:	7afb      	ldrb	r3, [r7, #11]
 8007500:	2b01      	cmp	r3, #1
 8007502:	d10f      	bne.n	8007524 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800750a:	461a      	mov	r2, r3
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	697a      	ldr	r2, [r7, #20]
 800751a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800751e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007522:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	371c      	adds	r7, #28
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr
 8007532:	bf00      	nop
 8007534:	4f54300a 	.word	0x4f54300a

08007538 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007538:	b480      	push	{r7}
 800753a:	b085      	sub	sp, #20
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007540:	2300      	movs	r3, #0
 8007542:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	3301      	adds	r3, #1
 8007548:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007550:	d901      	bls.n	8007556 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007552:	2303      	movs	r3, #3
 8007554:	e01b      	b.n	800758e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	2b00      	cmp	r3, #0
 800755c:	daf2      	bge.n	8007544 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800755e:	2300      	movs	r3, #0
 8007560:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	f043 0201 	orr.w	r2, r3, #1
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	3301      	adds	r3, #1
 8007572:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800757a:	d901      	bls.n	8007580 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800757c:	2303      	movs	r3, #3
 800757e:	e006      	b.n	800758e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	691b      	ldr	r3, [r3, #16]
 8007584:	f003 0301 	and.w	r3, r3, #1
 8007588:	2b01      	cmp	r3, #1
 800758a:	d0f0      	beq.n	800756e <USB_CoreReset+0x36>

  return HAL_OK;
 800758c:	2300      	movs	r3, #0
}
 800758e:	4618      	mov	r0, r3
 8007590:	3714      	adds	r7, #20
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr
	...

0800759c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b084      	sub	sp, #16
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
 80075a4:	460b      	mov	r3, r1
 80075a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80075a8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80075ac:	f002 fcc2 	bl	8009f34 <USBD_static_malloc>
 80075b0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d109      	bne.n	80075cc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	32b0      	adds	r2, #176	@ 0xb0
 80075c2:	2100      	movs	r1, #0
 80075c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80075c8:	2302      	movs	r3, #2
 80075ca:	e0d4      	b.n	8007776 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80075cc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80075d0:	2100      	movs	r1, #0
 80075d2:	68f8      	ldr	r0, [r7, #12]
 80075d4:	f002 fe29 	bl	800a22a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	32b0      	adds	r2, #176	@ 0xb0
 80075e2:	68f9      	ldr	r1, [r7, #12]
 80075e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	32b0      	adds	r2, #176	@ 0xb0
 80075f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	7c1b      	ldrb	r3, [r3, #16]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d138      	bne.n	8007676 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007604:	4b5e      	ldr	r3, [pc, #376]	@ (8007780 <USBD_CDC_Init+0x1e4>)
 8007606:	7819      	ldrb	r1, [r3, #0]
 8007608:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800760c:	2202      	movs	r2, #2
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f002 fb6d 	bl	8009cee <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007614:	4b5a      	ldr	r3, [pc, #360]	@ (8007780 <USBD_CDC_Init+0x1e4>)
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	f003 020f 	and.w	r2, r3, #15
 800761c:	6879      	ldr	r1, [r7, #4]
 800761e:	4613      	mov	r3, r2
 8007620:	009b      	lsls	r3, r3, #2
 8007622:	4413      	add	r3, r2
 8007624:	009b      	lsls	r3, r3, #2
 8007626:	440b      	add	r3, r1
 8007628:	3324      	adds	r3, #36	@ 0x24
 800762a:	2201      	movs	r2, #1
 800762c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800762e:	4b55      	ldr	r3, [pc, #340]	@ (8007784 <USBD_CDC_Init+0x1e8>)
 8007630:	7819      	ldrb	r1, [r3, #0]
 8007632:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007636:	2202      	movs	r2, #2
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f002 fb58 	bl	8009cee <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800763e:	4b51      	ldr	r3, [pc, #324]	@ (8007784 <USBD_CDC_Init+0x1e8>)
 8007640:	781b      	ldrb	r3, [r3, #0]
 8007642:	f003 020f 	and.w	r2, r3, #15
 8007646:	6879      	ldr	r1, [r7, #4]
 8007648:	4613      	mov	r3, r2
 800764a:	009b      	lsls	r3, r3, #2
 800764c:	4413      	add	r3, r2
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	440b      	add	r3, r1
 8007652:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007656:	2201      	movs	r2, #1
 8007658:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800765a:	4b4b      	ldr	r3, [pc, #300]	@ (8007788 <USBD_CDC_Init+0x1ec>)
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	f003 020f 	and.w	r2, r3, #15
 8007662:	6879      	ldr	r1, [r7, #4]
 8007664:	4613      	mov	r3, r2
 8007666:	009b      	lsls	r3, r3, #2
 8007668:	4413      	add	r3, r2
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	440b      	add	r3, r1
 800766e:	3326      	adds	r3, #38	@ 0x26
 8007670:	2210      	movs	r2, #16
 8007672:	801a      	strh	r2, [r3, #0]
 8007674:	e035      	b.n	80076e2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007676:	4b42      	ldr	r3, [pc, #264]	@ (8007780 <USBD_CDC_Init+0x1e4>)
 8007678:	7819      	ldrb	r1, [r3, #0]
 800767a:	2340      	movs	r3, #64	@ 0x40
 800767c:	2202      	movs	r2, #2
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f002 fb35 	bl	8009cee <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007684:	4b3e      	ldr	r3, [pc, #248]	@ (8007780 <USBD_CDC_Init+0x1e4>)
 8007686:	781b      	ldrb	r3, [r3, #0]
 8007688:	f003 020f 	and.w	r2, r3, #15
 800768c:	6879      	ldr	r1, [r7, #4]
 800768e:	4613      	mov	r3, r2
 8007690:	009b      	lsls	r3, r3, #2
 8007692:	4413      	add	r3, r2
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	440b      	add	r3, r1
 8007698:	3324      	adds	r3, #36	@ 0x24
 800769a:	2201      	movs	r2, #1
 800769c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800769e:	4b39      	ldr	r3, [pc, #228]	@ (8007784 <USBD_CDC_Init+0x1e8>)
 80076a0:	7819      	ldrb	r1, [r3, #0]
 80076a2:	2340      	movs	r3, #64	@ 0x40
 80076a4:	2202      	movs	r2, #2
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f002 fb21 	bl	8009cee <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80076ac:	4b35      	ldr	r3, [pc, #212]	@ (8007784 <USBD_CDC_Init+0x1e8>)
 80076ae:	781b      	ldrb	r3, [r3, #0]
 80076b0:	f003 020f 	and.w	r2, r3, #15
 80076b4:	6879      	ldr	r1, [r7, #4]
 80076b6:	4613      	mov	r3, r2
 80076b8:	009b      	lsls	r3, r3, #2
 80076ba:	4413      	add	r3, r2
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	440b      	add	r3, r1
 80076c0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80076c4:	2201      	movs	r2, #1
 80076c6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80076c8:	4b2f      	ldr	r3, [pc, #188]	@ (8007788 <USBD_CDC_Init+0x1ec>)
 80076ca:	781b      	ldrb	r3, [r3, #0]
 80076cc:	f003 020f 	and.w	r2, r3, #15
 80076d0:	6879      	ldr	r1, [r7, #4]
 80076d2:	4613      	mov	r3, r2
 80076d4:	009b      	lsls	r3, r3, #2
 80076d6:	4413      	add	r3, r2
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	440b      	add	r3, r1
 80076dc:	3326      	adds	r3, #38	@ 0x26
 80076de:	2210      	movs	r2, #16
 80076e0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80076e2:	4b29      	ldr	r3, [pc, #164]	@ (8007788 <USBD_CDC_Init+0x1ec>)
 80076e4:	7819      	ldrb	r1, [r3, #0]
 80076e6:	2308      	movs	r3, #8
 80076e8:	2203      	movs	r2, #3
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f002 faff 	bl	8009cee <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80076f0:	4b25      	ldr	r3, [pc, #148]	@ (8007788 <USBD_CDC_Init+0x1ec>)
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	f003 020f 	and.w	r2, r3, #15
 80076f8:	6879      	ldr	r1, [r7, #4]
 80076fa:	4613      	mov	r3, r2
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	4413      	add	r3, r2
 8007700:	009b      	lsls	r3, r3, #2
 8007702:	440b      	add	r3, r1
 8007704:	3324      	adds	r3, #36	@ 0x24
 8007706:	2201      	movs	r2, #1
 8007708:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	33b0      	adds	r3, #176	@ 0xb0
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	4413      	add	r3, r2
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2200      	movs	r2, #0
 800772a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2200      	movs	r2, #0
 8007732:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800773c:	2b00      	cmp	r3, #0
 800773e:	d101      	bne.n	8007744 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007740:	2302      	movs	r3, #2
 8007742:	e018      	b.n	8007776 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	7c1b      	ldrb	r3, [r3, #16]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d10a      	bne.n	8007762 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800774c:	4b0d      	ldr	r3, [pc, #52]	@ (8007784 <USBD_CDC_Init+0x1e8>)
 800774e:	7819      	ldrb	r1, [r3, #0]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007756:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f002 fbb6 	bl	8009ecc <USBD_LL_PrepareReceive>
 8007760:	e008      	b.n	8007774 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007762:	4b08      	ldr	r3, [pc, #32]	@ (8007784 <USBD_CDC_Init+0x1e8>)
 8007764:	7819      	ldrb	r1, [r3, #0]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800776c:	2340      	movs	r3, #64	@ 0x40
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f002 fbac 	bl	8009ecc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3710      	adds	r7, #16
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	20000093 	.word	0x20000093
 8007784:	20000094 	.word	0x20000094
 8007788:	20000095 	.word	0x20000095

0800778c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b082      	sub	sp, #8
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	460b      	mov	r3, r1
 8007796:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007798:	4b3a      	ldr	r3, [pc, #232]	@ (8007884 <USBD_CDC_DeInit+0xf8>)
 800779a:	781b      	ldrb	r3, [r3, #0]
 800779c:	4619      	mov	r1, r3
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f002 facb 	bl	8009d3a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80077a4:	4b37      	ldr	r3, [pc, #220]	@ (8007884 <USBD_CDC_DeInit+0xf8>)
 80077a6:	781b      	ldrb	r3, [r3, #0]
 80077a8:	f003 020f 	and.w	r2, r3, #15
 80077ac:	6879      	ldr	r1, [r7, #4]
 80077ae:	4613      	mov	r3, r2
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	4413      	add	r3, r2
 80077b4:	009b      	lsls	r3, r3, #2
 80077b6:	440b      	add	r3, r1
 80077b8:	3324      	adds	r3, #36	@ 0x24
 80077ba:	2200      	movs	r2, #0
 80077bc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80077be:	4b32      	ldr	r3, [pc, #200]	@ (8007888 <USBD_CDC_DeInit+0xfc>)
 80077c0:	781b      	ldrb	r3, [r3, #0]
 80077c2:	4619      	mov	r1, r3
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f002 fab8 	bl	8009d3a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80077ca:	4b2f      	ldr	r3, [pc, #188]	@ (8007888 <USBD_CDC_DeInit+0xfc>)
 80077cc:	781b      	ldrb	r3, [r3, #0]
 80077ce:	f003 020f 	and.w	r2, r3, #15
 80077d2:	6879      	ldr	r1, [r7, #4]
 80077d4:	4613      	mov	r3, r2
 80077d6:	009b      	lsls	r3, r3, #2
 80077d8:	4413      	add	r3, r2
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	440b      	add	r3, r1
 80077de:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80077e2:	2200      	movs	r2, #0
 80077e4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80077e6:	4b29      	ldr	r3, [pc, #164]	@ (800788c <USBD_CDC_DeInit+0x100>)
 80077e8:	781b      	ldrb	r3, [r3, #0]
 80077ea:	4619      	mov	r1, r3
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f002 faa4 	bl	8009d3a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80077f2:	4b26      	ldr	r3, [pc, #152]	@ (800788c <USBD_CDC_DeInit+0x100>)
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	f003 020f 	and.w	r2, r3, #15
 80077fa:	6879      	ldr	r1, [r7, #4]
 80077fc:	4613      	mov	r3, r2
 80077fe:	009b      	lsls	r3, r3, #2
 8007800:	4413      	add	r3, r2
 8007802:	009b      	lsls	r3, r3, #2
 8007804:	440b      	add	r3, r1
 8007806:	3324      	adds	r3, #36	@ 0x24
 8007808:	2200      	movs	r2, #0
 800780a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800780c:	4b1f      	ldr	r3, [pc, #124]	@ (800788c <USBD_CDC_DeInit+0x100>)
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	f003 020f 	and.w	r2, r3, #15
 8007814:	6879      	ldr	r1, [r7, #4]
 8007816:	4613      	mov	r3, r2
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	440b      	add	r3, r1
 8007820:	3326      	adds	r3, #38	@ 0x26
 8007822:	2200      	movs	r2, #0
 8007824:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	32b0      	adds	r2, #176	@ 0xb0
 8007830:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d01f      	beq.n	8007878 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	33b0      	adds	r3, #176	@ 0xb0
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	4413      	add	r3, r2
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	32b0      	adds	r2, #176	@ 0xb0
 8007856:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800785a:	4618      	mov	r0, r3
 800785c:	f002 fb78 	bl	8009f50 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	32b0      	adds	r2, #176	@ 0xb0
 800786a:	2100      	movs	r1, #0
 800786c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	3708      	adds	r7, #8
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	20000093 	.word	0x20000093
 8007888:	20000094 	.word	0x20000094
 800788c:	20000095 	.word	0x20000095

08007890 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b086      	sub	sp, #24
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	32b0      	adds	r2, #176	@ 0xb0
 80078a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078a8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80078aa:	2300      	movs	r3, #0
 80078ac:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80078ae:	2300      	movs	r3, #0
 80078b0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80078b2:	2300      	movs	r3, #0
 80078b4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d101      	bne.n	80078c0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80078bc:	2303      	movs	r3, #3
 80078be:	e0bf      	b.n	8007a40 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d050      	beq.n	800796e <USBD_CDC_Setup+0xde>
 80078cc:	2b20      	cmp	r3, #32
 80078ce:	f040 80af 	bne.w	8007a30 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	88db      	ldrh	r3, [r3, #6]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d03a      	beq.n	8007950 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	781b      	ldrb	r3, [r3, #0]
 80078de:	b25b      	sxtb	r3, r3
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	da1b      	bge.n	800791c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80078ea:	687a      	ldr	r2, [r7, #4]
 80078ec:	33b0      	adds	r3, #176	@ 0xb0
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	4413      	add	r3, r2
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	689b      	ldr	r3, [r3, #8]
 80078f6:	683a      	ldr	r2, [r7, #0]
 80078f8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80078fa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80078fc:	683a      	ldr	r2, [r7, #0]
 80078fe:	88d2      	ldrh	r2, [r2, #6]
 8007900:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	88db      	ldrh	r3, [r3, #6]
 8007906:	2b07      	cmp	r3, #7
 8007908:	bf28      	it	cs
 800790a:	2307      	movcs	r3, #7
 800790c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	89fa      	ldrh	r2, [r7, #14]
 8007912:	4619      	mov	r1, r3
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f001 fd87 	bl	8009428 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800791a:	e090      	b.n	8007a3e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	785a      	ldrb	r2, [r3, #1]
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	88db      	ldrh	r3, [r3, #6]
 800792a:	2b3f      	cmp	r3, #63	@ 0x3f
 800792c:	d803      	bhi.n	8007936 <USBD_CDC_Setup+0xa6>
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	88db      	ldrh	r3, [r3, #6]
 8007932:	b2da      	uxtb	r2, r3
 8007934:	e000      	b.n	8007938 <USBD_CDC_Setup+0xa8>
 8007936:	2240      	movs	r2, #64	@ 0x40
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800793e:	6939      	ldr	r1, [r7, #16]
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007946:	461a      	mov	r2, r3
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f001 fd99 	bl	8009480 <USBD_CtlPrepareRx>
      break;
 800794e:	e076      	b.n	8007a3e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	33b0      	adds	r3, #176	@ 0xb0
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	4413      	add	r3, r2
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	683a      	ldr	r2, [r7, #0]
 8007964:	7850      	ldrb	r0, [r2, #1]
 8007966:	2200      	movs	r2, #0
 8007968:	6839      	ldr	r1, [r7, #0]
 800796a:	4798      	blx	r3
      break;
 800796c:	e067      	b.n	8007a3e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	785b      	ldrb	r3, [r3, #1]
 8007972:	2b0b      	cmp	r3, #11
 8007974:	d851      	bhi.n	8007a1a <USBD_CDC_Setup+0x18a>
 8007976:	a201      	add	r2, pc, #4	@ (adr r2, 800797c <USBD_CDC_Setup+0xec>)
 8007978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800797c:	080079ad 	.word	0x080079ad
 8007980:	08007a29 	.word	0x08007a29
 8007984:	08007a1b 	.word	0x08007a1b
 8007988:	08007a1b 	.word	0x08007a1b
 800798c:	08007a1b 	.word	0x08007a1b
 8007990:	08007a1b 	.word	0x08007a1b
 8007994:	08007a1b 	.word	0x08007a1b
 8007998:	08007a1b 	.word	0x08007a1b
 800799c:	08007a1b 	.word	0x08007a1b
 80079a0:	08007a1b 	.word	0x08007a1b
 80079a4:	080079d7 	.word	0x080079d7
 80079a8:	08007a01 	.word	0x08007a01
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	2b03      	cmp	r3, #3
 80079b6:	d107      	bne.n	80079c8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80079b8:	f107 030a 	add.w	r3, r7, #10
 80079bc:	2202      	movs	r2, #2
 80079be:	4619      	mov	r1, r3
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f001 fd31 	bl	8009428 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80079c6:	e032      	b.n	8007a2e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80079c8:	6839      	ldr	r1, [r7, #0]
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f001 fcbb 	bl	8009346 <USBD_CtlError>
            ret = USBD_FAIL;
 80079d0:	2303      	movs	r3, #3
 80079d2:	75fb      	strb	r3, [r7, #23]
          break;
 80079d4:	e02b      	b.n	8007a2e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079dc:	b2db      	uxtb	r3, r3
 80079de:	2b03      	cmp	r3, #3
 80079e0:	d107      	bne.n	80079f2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80079e2:	f107 030d 	add.w	r3, r7, #13
 80079e6:	2201      	movs	r2, #1
 80079e8:	4619      	mov	r1, r3
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f001 fd1c 	bl	8009428 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80079f0:	e01d      	b.n	8007a2e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80079f2:	6839      	ldr	r1, [r7, #0]
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f001 fca6 	bl	8009346 <USBD_CtlError>
            ret = USBD_FAIL;
 80079fa:	2303      	movs	r3, #3
 80079fc:	75fb      	strb	r3, [r7, #23]
          break;
 80079fe:	e016      	b.n	8007a2e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a06:	b2db      	uxtb	r3, r3
 8007a08:	2b03      	cmp	r3, #3
 8007a0a:	d00f      	beq.n	8007a2c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007a0c:	6839      	ldr	r1, [r7, #0]
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f001 fc99 	bl	8009346 <USBD_CtlError>
            ret = USBD_FAIL;
 8007a14:	2303      	movs	r3, #3
 8007a16:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007a18:	e008      	b.n	8007a2c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007a1a:	6839      	ldr	r1, [r7, #0]
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f001 fc92 	bl	8009346 <USBD_CtlError>
          ret = USBD_FAIL;
 8007a22:	2303      	movs	r3, #3
 8007a24:	75fb      	strb	r3, [r7, #23]
          break;
 8007a26:	e002      	b.n	8007a2e <USBD_CDC_Setup+0x19e>
          break;
 8007a28:	bf00      	nop
 8007a2a:	e008      	b.n	8007a3e <USBD_CDC_Setup+0x1ae>
          break;
 8007a2c:	bf00      	nop
      }
      break;
 8007a2e:	e006      	b.n	8007a3e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007a30:	6839      	ldr	r1, [r7, #0]
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f001 fc87 	bl	8009346 <USBD_CtlError>
      ret = USBD_FAIL;
 8007a38:	2303      	movs	r3, #3
 8007a3a:	75fb      	strb	r3, [r7, #23]
      break;
 8007a3c:	bf00      	nop
  }

  return (uint8_t)ret;
 8007a3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3718      	adds	r7, #24
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	460b      	mov	r3, r1
 8007a52:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007a5a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	32b0      	adds	r2, #176	@ 0xb0
 8007a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d101      	bne.n	8007a72 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007a6e:	2303      	movs	r3, #3
 8007a70:	e065      	b.n	8007b3e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	32b0      	adds	r2, #176	@ 0xb0
 8007a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a80:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007a82:	78fb      	ldrb	r3, [r7, #3]
 8007a84:	f003 020f 	and.w	r2, r3, #15
 8007a88:	6879      	ldr	r1, [r7, #4]
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	4413      	add	r3, r2
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	440b      	add	r3, r1
 8007a94:	3318      	adds	r3, #24
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d02f      	beq.n	8007afc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007a9c:	78fb      	ldrb	r3, [r7, #3]
 8007a9e:	f003 020f 	and.w	r2, r3, #15
 8007aa2:	6879      	ldr	r1, [r7, #4]
 8007aa4:	4613      	mov	r3, r2
 8007aa6:	009b      	lsls	r3, r3, #2
 8007aa8:	4413      	add	r3, r2
 8007aaa:	009b      	lsls	r3, r3, #2
 8007aac:	440b      	add	r3, r1
 8007aae:	3318      	adds	r3, #24
 8007ab0:	681a      	ldr	r2, [r3, #0]
 8007ab2:	78fb      	ldrb	r3, [r7, #3]
 8007ab4:	f003 010f 	and.w	r1, r3, #15
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	460b      	mov	r3, r1
 8007abc:	00db      	lsls	r3, r3, #3
 8007abe:	440b      	add	r3, r1
 8007ac0:	009b      	lsls	r3, r3, #2
 8007ac2:	4403      	add	r3, r0
 8007ac4:	331c      	adds	r3, #28
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	fbb2 f1f3 	udiv	r1, r2, r3
 8007acc:	fb01 f303 	mul.w	r3, r1, r3
 8007ad0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d112      	bne.n	8007afc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007ad6:	78fb      	ldrb	r3, [r7, #3]
 8007ad8:	f003 020f 	and.w	r2, r3, #15
 8007adc:	6879      	ldr	r1, [r7, #4]
 8007ade:	4613      	mov	r3, r2
 8007ae0:	009b      	lsls	r3, r3, #2
 8007ae2:	4413      	add	r3, r2
 8007ae4:	009b      	lsls	r3, r3, #2
 8007ae6:	440b      	add	r3, r1
 8007ae8:	3318      	adds	r3, #24
 8007aea:	2200      	movs	r2, #0
 8007aec:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007aee:	78f9      	ldrb	r1, [r7, #3]
 8007af0:	2300      	movs	r3, #0
 8007af2:	2200      	movs	r2, #0
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f002 f9c8 	bl	8009e8a <USBD_LL_Transmit>
 8007afa:	e01f      	b.n	8007b3c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	33b0      	adds	r3, #176	@ 0xb0
 8007b0e:	009b      	lsls	r3, r3, #2
 8007b10:	4413      	add	r3, r2
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	691b      	ldr	r3, [r3, #16]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d010      	beq.n	8007b3c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	33b0      	adds	r3, #176	@ 0xb0
 8007b24:	009b      	lsls	r3, r3, #2
 8007b26:	4413      	add	r3, r2
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	691b      	ldr	r3, [r3, #16]
 8007b2c:	68ba      	ldr	r2, [r7, #8]
 8007b2e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007b32:	68ba      	ldr	r2, [r7, #8]
 8007b34:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007b38:	78fa      	ldrb	r2, [r7, #3]
 8007b3a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}

08007b46 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b084      	sub	sp, #16
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]
 8007b4e:	460b      	mov	r3, r1
 8007b50:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	32b0      	adds	r2, #176	@ 0xb0
 8007b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b60:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	32b0      	adds	r2, #176	@ 0xb0
 8007b6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d101      	bne.n	8007b78 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007b74:	2303      	movs	r3, #3
 8007b76:	e01a      	b.n	8007bae <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007b78:	78fb      	ldrb	r3, [r7, #3]
 8007b7a:	4619      	mov	r1, r3
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f002 f9c6 	bl	8009f0e <USBD_LL_GetRxDataSize>
 8007b82:	4602      	mov	r2, r0
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	33b0      	adds	r3, #176	@ 0xb0
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	4413      	add	r3, r2
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	68fa      	ldr	r2, [r7, #12]
 8007b9e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007ba8:	4611      	mov	r1, r2
 8007baa:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3710      	adds	r7, #16
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}

08007bb6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b084      	sub	sp, #16
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	32b0      	adds	r2, #176	@ 0xb0
 8007bc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bcc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d101      	bne.n	8007bd8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007bd4:	2303      	movs	r3, #3
 8007bd6:	e024      	b.n	8007c22 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	33b0      	adds	r3, #176	@ 0xb0
 8007be2:	009b      	lsls	r3, r3, #2
 8007be4:	4413      	add	r3, r2
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d019      	beq.n	8007c20 <USBD_CDC_EP0_RxReady+0x6a>
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007bf2:	2bff      	cmp	r3, #255	@ 0xff
 8007bf4:	d014      	beq.n	8007c20 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007bfc:	687a      	ldr	r2, [r7, #4]
 8007bfe:	33b0      	adds	r3, #176	@ 0xb0
 8007c00:	009b      	lsls	r3, r3, #2
 8007c02:	4413      	add	r3, r2
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	68fa      	ldr	r2, [r7, #12]
 8007c0a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007c0e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007c16:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	22ff      	movs	r2, #255	@ 0xff
 8007c1c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007c20:	2300      	movs	r3, #0
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3710      	adds	r7, #16
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
	...

08007c2c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b086      	sub	sp, #24
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007c34:	2182      	movs	r1, #130	@ 0x82
 8007c36:	4818      	ldr	r0, [pc, #96]	@ (8007c98 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007c38:	f000 fd4f 	bl	80086da <USBD_GetEpDesc>
 8007c3c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007c3e:	2101      	movs	r1, #1
 8007c40:	4815      	ldr	r0, [pc, #84]	@ (8007c98 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007c42:	f000 fd4a 	bl	80086da <USBD_GetEpDesc>
 8007c46:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007c48:	2181      	movs	r1, #129	@ 0x81
 8007c4a:	4813      	ldr	r0, [pc, #76]	@ (8007c98 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007c4c:	f000 fd45 	bl	80086da <USBD_GetEpDesc>
 8007c50:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d002      	beq.n	8007c5e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	2210      	movs	r2, #16
 8007c5c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d006      	beq.n	8007c72 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c6c:	711a      	strb	r2, [r3, #4]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d006      	beq.n	8007c86 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c80:	711a      	strb	r2, [r3, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2243      	movs	r2, #67	@ 0x43
 8007c8a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007c8c:	4b02      	ldr	r3, [pc, #8]	@ (8007c98 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3718      	adds	r7, #24
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	bf00      	nop
 8007c98:	20000050 	.word	0x20000050

08007c9c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b086      	sub	sp, #24
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007ca4:	2182      	movs	r1, #130	@ 0x82
 8007ca6:	4818      	ldr	r0, [pc, #96]	@ (8007d08 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007ca8:	f000 fd17 	bl	80086da <USBD_GetEpDesc>
 8007cac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007cae:	2101      	movs	r1, #1
 8007cb0:	4815      	ldr	r0, [pc, #84]	@ (8007d08 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007cb2:	f000 fd12 	bl	80086da <USBD_GetEpDesc>
 8007cb6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007cb8:	2181      	movs	r1, #129	@ 0x81
 8007cba:	4813      	ldr	r0, [pc, #76]	@ (8007d08 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007cbc:	f000 fd0d 	bl	80086da <USBD_GetEpDesc>
 8007cc0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d002      	beq.n	8007cce <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	2210      	movs	r2, #16
 8007ccc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d006      	beq.n	8007ce2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	711a      	strb	r2, [r3, #4]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f042 0202 	orr.w	r2, r2, #2
 8007ce0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d006      	beq.n	8007cf6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2200      	movs	r2, #0
 8007cec:	711a      	strb	r2, [r3, #4]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f042 0202 	orr.w	r2, r2, #2
 8007cf4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2243      	movs	r2, #67	@ 0x43
 8007cfa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007cfc:	4b02      	ldr	r3, [pc, #8]	@ (8007d08 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3718      	adds	r7, #24
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
 8007d06:	bf00      	nop
 8007d08:	20000050 	.word	0x20000050

08007d0c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b086      	sub	sp, #24
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007d14:	2182      	movs	r1, #130	@ 0x82
 8007d16:	4818      	ldr	r0, [pc, #96]	@ (8007d78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007d18:	f000 fcdf 	bl	80086da <USBD_GetEpDesc>
 8007d1c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007d1e:	2101      	movs	r1, #1
 8007d20:	4815      	ldr	r0, [pc, #84]	@ (8007d78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007d22:	f000 fcda 	bl	80086da <USBD_GetEpDesc>
 8007d26:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007d28:	2181      	movs	r1, #129	@ 0x81
 8007d2a:	4813      	ldr	r0, [pc, #76]	@ (8007d78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007d2c:	f000 fcd5 	bl	80086da <USBD_GetEpDesc>
 8007d30:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d002      	beq.n	8007d3e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	2210      	movs	r2, #16
 8007d3c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d006      	beq.n	8007d52 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	2200      	movs	r2, #0
 8007d48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d4c:	711a      	strb	r2, [r3, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d006      	beq.n	8007d66 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d60:	711a      	strb	r2, [r3, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2243      	movs	r2, #67	@ 0x43
 8007d6a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007d6c:	4b02      	ldr	r3, [pc, #8]	@ (8007d78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3718      	adds	r7, #24
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop
 8007d78:	20000050 	.word	0x20000050

08007d7c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	220a      	movs	r2, #10
 8007d88:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007d8a:	4b03      	ldr	r3, [pc, #12]	@ (8007d98 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	370c      	adds	r7, #12
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr
 8007d98:	2000000c 	.word	0x2000000c

08007d9c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b083      	sub	sp, #12
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d101      	bne.n	8007db0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007dac:	2303      	movs	r3, #3
 8007dae:	e009      	b.n	8007dc4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	33b0      	adds	r3, #176	@ 0xb0
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	4413      	add	r3, r2
 8007dbe:	683a      	ldr	r2, [r7, #0]
 8007dc0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007dc2:	2300      	movs	r3, #0
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	370c      	adds	r7, #12
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b087      	sub	sp, #28
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	60b9      	str	r1, [r7, #8]
 8007dda:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	32b0      	adds	r2, #176	@ 0xb0
 8007de6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dea:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d101      	bne.n	8007df6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007df2:	2303      	movs	r3, #3
 8007df4:	e008      	b.n	8007e08 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	68ba      	ldr	r2, [r7, #8]
 8007dfa:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007dfe:	697b      	ldr	r3, [r7, #20]
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007e06:	2300      	movs	r3, #0
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	371c      	adds	r7, #28
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr

08007e14 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b085      	sub	sp, #20
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	32b0      	adds	r2, #176	@ 0xb0
 8007e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e2c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d101      	bne.n	8007e38 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007e34:	2303      	movs	r3, #3
 8007e36:	e004      	b.n	8007e42 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	683a      	ldr	r2, [r7, #0]
 8007e3c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007e40:	2300      	movs	r3, #0
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3714      	adds	r7, #20
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr
	...

08007e50 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b084      	sub	sp, #16
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	32b0      	adds	r2, #176	@ 0xb0
 8007e62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e66:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d101      	bne.n	8007e76 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007e72:	2303      	movs	r3, #3
 8007e74:	e025      	b.n	8007ec2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d11f      	bne.n	8007ec0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007e88:	4b10      	ldr	r3, [pc, #64]	@ (8007ecc <USBD_CDC_TransmitPacket+0x7c>)
 8007e8a:	781b      	ldrb	r3, [r3, #0]
 8007e8c:	f003 020f 	and.w	r2, r3, #15
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	4613      	mov	r3, r2
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	4413      	add	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	4403      	add	r3, r0
 8007ea2:	3318      	adds	r3, #24
 8007ea4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007ea6:	4b09      	ldr	r3, [pc, #36]	@ (8007ecc <USBD_CDC_TransmitPacket+0x7c>)
 8007ea8:	7819      	ldrb	r1, [r3, #0]
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f001 ffe7 	bl	8009e8a <USBD_LL_Transmit>

    ret = USBD_OK;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	3710      	adds	r7, #16
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	bf00      	nop
 8007ecc:	20000093 	.word	0x20000093

08007ed0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	32b0      	adds	r2, #176	@ 0xb0
 8007ee2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ee6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	32b0      	adds	r2, #176	@ 0xb0
 8007ef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d101      	bne.n	8007efe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007efa:	2303      	movs	r3, #3
 8007efc:	e018      	b.n	8007f30 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	7c1b      	ldrb	r3, [r3, #16]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d10a      	bne.n	8007f1c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007f06:	4b0c      	ldr	r3, [pc, #48]	@ (8007f38 <USBD_CDC_ReceivePacket+0x68>)
 8007f08:	7819      	ldrb	r1, [r3, #0]
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007f10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f001 ffd9 	bl	8009ecc <USBD_LL_PrepareReceive>
 8007f1a:	e008      	b.n	8007f2e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007f1c:	4b06      	ldr	r3, [pc, #24]	@ (8007f38 <USBD_CDC_ReceivePacket+0x68>)
 8007f1e:	7819      	ldrb	r1, [r3, #0]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007f26:	2340      	movs	r3, #64	@ 0x40
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f001 ffcf 	bl	8009ecc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007f2e:	2300      	movs	r3, #0
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3710      	adds	r7, #16
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	20000094 	.word	0x20000094

08007f3c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b086      	sub	sp, #24
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	60f8      	str	r0, [r7, #12]
 8007f44:	60b9      	str	r1, [r7, #8]
 8007f46:	4613      	mov	r3, r2
 8007f48:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007f50:	2303      	movs	r3, #3
 8007f52:	e01f      	b.n	8007f94 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2200      	movs	r2, #0
 8007f68:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d003      	beq.n	8007f7a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	68ba      	ldr	r2, [r7, #8]
 8007f76:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	79fa      	ldrb	r2, [r7, #7]
 8007f86:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007f88:	68f8      	ldr	r0, [r7, #12]
 8007f8a:	f001 fe49 	bl	8009c20 <USBD_LL_Init>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007f92:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3718      	adds	r7, #24
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d101      	bne.n	8007fb4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007fb0:	2303      	movs	r3, #3
 8007fb2:	e025      	b.n	8008000 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	683a      	ldr	r2, [r7, #0]
 8007fb8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	32ae      	adds	r2, #174	@ 0xae
 8007fc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d00f      	beq.n	8007ff0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	32ae      	adds	r2, #174	@ 0xae
 8007fda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe0:	f107 020e 	add.w	r2, r7, #14
 8007fe4:	4610      	mov	r0, r2
 8007fe6:	4798      	blx	r3
 8007fe8:	4602      	mov	r2, r0
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007ff6:	1c5a      	adds	r2, r3, #1
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007ffe:	2300      	movs	r3, #0
}
 8008000:	4618      	mov	r0, r3
 8008002:	3710      	adds	r7, #16
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b082      	sub	sp, #8
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f001 fe51 	bl	8009cb8 <USBD_LL_Start>
 8008016:	4603      	mov	r3, r0
}
 8008018:	4618      	mov	r0, r3
 800801a:	3708      	adds	r7, #8
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008028:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800802a:	4618      	mov	r0, r3
 800802c:	370c      	adds	r7, #12
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr

08008036 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b084      	sub	sp, #16
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]
 800803e:	460b      	mov	r3, r1
 8008040:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008042:	2300      	movs	r3, #0
 8008044:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800804c:	2b00      	cmp	r3, #0
 800804e:	d009      	beq.n	8008064 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	78fa      	ldrb	r2, [r7, #3]
 800805a:	4611      	mov	r1, r2
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	4798      	blx	r3
 8008060:	4603      	mov	r3, r0
 8008062:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008064:	7bfb      	ldrb	r3, [r7, #15]
}
 8008066:	4618      	mov	r0, r3
 8008068:	3710      	adds	r7, #16
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}

0800806e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800806e:	b580      	push	{r7, lr}
 8008070:	b084      	sub	sp, #16
 8008072:	af00      	add	r7, sp, #0
 8008074:	6078      	str	r0, [r7, #4]
 8008076:	460b      	mov	r3, r1
 8008078:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800807a:	2300      	movs	r3, #0
 800807c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	78fa      	ldrb	r2, [r7, #3]
 8008088:	4611      	mov	r1, r2
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	4798      	blx	r3
 800808e:	4603      	mov	r3, r0
 8008090:	2b00      	cmp	r3, #0
 8008092:	d001      	beq.n	8008098 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008094:	2303      	movs	r3, #3
 8008096:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008098:	7bfb      	ldrb	r3, [r7, #15]
}
 800809a:	4618      	mov	r0, r3
 800809c:	3710      	adds	r7, #16
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}

080080a2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80080a2:	b580      	push	{r7, lr}
 80080a4:	b084      	sub	sp, #16
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]
 80080aa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80080b2:	6839      	ldr	r1, [r7, #0]
 80080b4:	4618      	mov	r0, r3
 80080b6:	f001 f90c 	bl	80092d2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2201      	movs	r2, #1
 80080be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80080c8:	461a      	mov	r2, r3
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80080d6:	f003 031f 	and.w	r3, r3, #31
 80080da:	2b02      	cmp	r3, #2
 80080dc:	d01a      	beq.n	8008114 <USBD_LL_SetupStage+0x72>
 80080de:	2b02      	cmp	r3, #2
 80080e0:	d822      	bhi.n	8008128 <USBD_LL_SetupStage+0x86>
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d002      	beq.n	80080ec <USBD_LL_SetupStage+0x4a>
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d00a      	beq.n	8008100 <USBD_LL_SetupStage+0x5e>
 80080ea:	e01d      	b.n	8008128 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80080f2:	4619      	mov	r1, r3
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 fb63 	bl	80087c0 <USBD_StdDevReq>
 80080fa:	4603      	mov	r3, r0
 80080fc:	73fb      	strb	r3, [r7, #15]
      break;
 80080fe:	e020      	b.n	8008142 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008106:	4619      	mov	r1, r3
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 fbcb 	bl	80088a4 <USBD_StdItfReq>
 800810e:	4603      	mov	r3, r0
 8008110:	73fb      	strb	r3, [r7, #15]
      break;
 8008112:	e016      	b.n	8008142 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800811a:	4619      	mov	r1, r3
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 fc2d 	bl	800897c <USBD_StdEPReq>
 8008122:	4603      	mov	r3, r0
 8008124:	73fb      	strb	r3, [r7, #15]
      break;
 8008126:	e00c      	b.n	8008142 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800812e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008132:	b2db      	uxtb	r3, r3
 8008134:	4619      	mov	r1, r3
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f001 fe1e 	bl	8009d78 <USBD_LL_StallEP>
 800813c:	4603      	mov	r3, r0
 800813e:	73fb      	strb	r3, [r7, #15]
      break;
 8008140:	bf00      	nop
  }

  return ret;
 8008142:	7bfb      	ldrb	r3, [r7, #15]
}
 8008144:	4618      	mov	r0, r3
 8008146:	3710      	adds	r7, #16
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}

0800814c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b086      	sub	sp, #24
 8008150:	af00      	add	r7, sp, #0
 8008152:	60f8      	str	r0, [r7, #12]
 8008154:	460b      	mov	r3, r1
 8008156:	607a      	str	r2, [r7, #4]
 8008158:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800815a:	2300      	movs	r3, #0
 800815c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800815e:	7afb      	ldrb	r3, [r7, #11]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d16e      	bne.n	8008242 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800816a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008172:	2b03      	cmp	r3, #3
 8008174:	f040 8098 	bne.w	80082a8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008178:	693b      	ldr	r3, [r7, #16]
 800817a:	689a      	ldr	r2, [r3, #8]
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	68db      	ldr	r3, [r3, #12]
 8008180:	429a      	cmp	r2, r3
 8008182:	d913      	bls.n	80081ac <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	689a      	ldr	r2, [r3, #8]
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	1ad2      	subs	r2, r2, r3
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	68da      	ldr	r2, [r3, #12]
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	689b      	ldr	r3, [r3, #8]
 800819a:	4293      	cmp	r3, r2
 800819c:	bf28      	it	cs
 800819e:	4613      	movcs	r3, r2
 80081a0:	461a      	mov	r2, r3
 80081a2:	6879      	ldr	r1, [r7, #4]
 80081a4:	68f8      	ldr	r0, [r7, #12]
 80081a6:	f001 f988 	bl	80094ba <USBD_CtlContinueRx>
 80081aa:	e07d      	b.n	80082a8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80081b2:	f003 031f 	and.w	r3, r3, #31
 80081b6:	2b02      	cmp	r3, #2
 80081b8:	d014      	beq.n	80081e4 <USBD_LL_DataOutStage+0x98>
 80081ba:	2b02      	cmp	r3, #2
 80081bc:	d81d      	bhi.n	80081fa <USBD_LL_DataOutStage+0xae>
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d002      	beq.n	80081c8 <USBD_LL_DataOutStage+0x7c>
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d003      	beq.n	80081ce <USBD_LL_DataOutStage+0x82>
 80081c6:	e018      	b.n	80081fa <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80081c8:	2300      	movs	r3, #0
 80081ca:	75bb      	strb	r3, [r7, #22]
            break;
 80081cc:	e018      	b.n	8008200 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	4619      	mov	r1, r3
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f000 fa64 	bl	80086a6 <USBD_CoreFindIF>
 80081de:	4603      	mov	r3, r0
 80081e0:	75bb      	strb	r3, [r7, #22]
            break;
 80081e2:	e00d      	b.n	8008200 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	4619      	mov	r1, r3
 80081ee:	68f8      	ldr	r0, [r7, #12]
 80081f0:	f000 fa66 	bl	80086c0 <USBD_CoreFindEP>
 80081f4:	4603      	mov	r3, r0
 80081f6:	75bb      	strb	r3, [r7, #22]
            break;
 80081f8:	e002      	b.n	8008200 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80081fa:	2300      	movs	r3, #0
 80081fc:	75bb      	strb	r3, [r7, #22]
            break;
 80081fe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008200:	7dbb      	ldrb	r3, [r7, #22]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d119      	bne.n	800823a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800820c:	b2db      	uxtb	r3, r3
 800820e:	2b03      	cmp	r3, #3
 8008210:	d113      	bne.n	800823a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008212:	7dba      	ldrb	r2, [r7, #22]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	32ae      	adds	r2, #174	@ 0xae
 8008218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800821c:	691b      	ldr	r3, [r3, #16]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00b      	beq.n	800823a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008222:	7dba      	ldrb	r2, [r7, #22]
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800822a:	7dba      	ldrb	r2, [r7, #22]
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	32ae      	adds	r2, #174	@ 0xae
 8008230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	68f8      	ldr	r0, [r7, #12]
 8008238:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800823a:	68f8      	ldr	r0, [r7, #12]
 800823c:	f001 f94e 	bl	80094dc <USBD_CtlSendStatus>
 8008240:	e032      	b.n	80082a8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008242:	7afb      	ldrb	r3, [r7, #11]
 8008244:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008248:	b2db      	uxtb	r3, r3
 800824a:	4619      	mov	r1, r3
 800824c:	68f8      	ldr	r0, [r7, #12]
 800824e:	f000 fa37 	bl	80086c0 <USBD_CoreFindEP>
 8008252:	4603      	mov	r3, r0
 8008254:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008256:	7dbb      	ldrb	r3, [r7, #22]
 8008258:	2bff      	cmp	r3, #255	@ 0xff
 800825a:	d025      	beq.n	80082a8 <USBD_LL_DataOutStage+0x15c>
 800825c:	7dbb      	ldrb	r3, [r7, #22]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d122      	bne.n	80082a8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008268:	b2db      	uxtb	r3, r3
 800826a:	2b03      	cmp	r3, #3
 800826c:	d117      	bne.n	800829e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800826e:	7dba      	ldrb	r2, [r7, #22]
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	32ae      	adds	r2, #174	@ 0xae
 8008274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008278:	699b      	ldr	r3, [r3, #24]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00f      	beq.n	800829e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800827e:	7dba      	ldrb	r2, [r7, #22]
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008286:	7dba      	ldrb	r2, [r7, #22]
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	32ae      	adds	r2, #174	@ 0xae
 800828c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008290:	699b      	ldr	r3, [r3, #24]
 8008292:	7afa      	ldrb	r2, [r7, #11]
 8008294:	4611      	mov	r1, r2
 8008296:	68f8      	ldr	r0, [r7, #12]
 8008298:	4798      	blx	r3
 800829a:	4603      	mov	r3, r0
 800829c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800829e:	7dfb      	ldrb	r3, [r7, #23]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d001      	beq.n	80082a8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80082a4:	7dfb      	ldrb	r3, [r7, #23]
 80082a6:	e000      	b.n	80082aa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80082a8:	2300      	movs	r3, #0
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3718      	adds	r7, #24
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}

080082b2 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80082b2:	b580      	push	{r7, lr}
 80082b4:	b086      	sub	sp, #24
 80082b6:	af00      	add	r7, sp, #0
 80082b8:	60f8      	str	r0, [r7, #12]
 80082ba:	460b      	mov	r3, r1
 80082bc:	607a      	str	r2, [r7, #4]
 80082be:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80082c0:	7afb      	ldrb	r3, [r7, #11]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d16f      	bne.n	80083a6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	3314      	adds	r3, #20
 80082ca:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80082d2:	2b02      	cmp	r3, #2
 80082d4:	d15a      	bne.n	800838c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	689a      	ldr	r2, [r3, #8]
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	68db      	ldr	r3, [r3, #12]
 80082de:	429a      	cmp	r2, r3
 80082e0:	d914      	bls.n	800830c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	689a      	ldr	r2, [r3, #8]
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	68db      	ldr	r3, [r3, #12]
 80082ea:	1ad2      	subs	r2, r2, r3
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	689b      	ldr	r3, [r3, #8]
 80082f4:	461a      	mov	r2, r3
 80082f6:	6879      	ldr	r1, [r7, #4]
 80082f8:	68f8      	ldr	r0, [r7, #12]
 80082fa:	f001 f8b0 	bl	800945e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80082fe:	2300      	movs	r3, #0
 8008300:	2200      	movs	r2, #0
 8008302:	2100      	movs	r1, #0
 8008304:	68f8      	ldr	r0, [r7, #12]
 8008306:	f001 fde1 	bl	8009ecc <USBD_LL_PrepareReceive>
 800830a:	e03f      	b.n	800838c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	68da      	ldr	r2, [r3, #12]
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	689b      	ldr	r3, [r3, #8]
 8008314:	429a      	cmp	r2, r3
 8008316:	d11c      	bne.n	8008352 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	685a      	ldr	r2, [r3, #4]
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008320:	429a      	cmp	r2, r3
 8008322:	d316      	bcc.n	8008352 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	685a      	ldr	r2, [r3, #4]
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800832e:	429a      	cmp	r2, r3
 8008330:	d20f      	bcs.n	8008352 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008332:	2200      	movs	r2, #0
 8008334:	2100      	movs	r1, #0
 8008336:	68f8      	ldr	r0, [r7, #12]
 8008338:	f001 f891 	bl	800945e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2200      	movs	r2, #0
 8008340:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008344:	2300      	movs	r3, #0
 8008346:	2200      	movs	r2, #0
 8008348:	2100      	movs	r1, #0
 800834a:	68f8      	ldr	r0, [r7, #12]
 800834c:	f001 fdbe 	bl	8009ecc <USBD_LL_PrepareReceive>
 8008350:	e01c      	b.n	800838c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008358:	b2db      	uxtb	r3, r3
 800835a:	2b03      	cmp	r3, #3
 800835c:	d10f      	bne.n	800837e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008364:	68db      	ldr	r3, [r3, #12]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d009      	beq.n	800837e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2200      	movs	r2, #0
 800836e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008378:	68db      	ldr	r3, [r3, #12]
 800837a:	68f8      	ldr	r0, [r7, #12]
 800837c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800837e:	2180      	movs	r1, #128	@ 0x80
 8008380:	68f8      	ldr	r0, [r7, #12]
 8008382:	f001 fcf9 	bl	8009d78 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008386:	68f8      	ldr	r0, [r7, #12]
 8008388:	f001 f8bb 	bl	8009502 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008392:	2b00      	cmp	r3, #0
 8008394:	d03a      	beq.n	800840c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008396:	68f8      	ldr	r0, [r7, #12]
 8008398:	f7ff fe42 	bl	8008020 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2200      	movs	r2, #0
 80083a0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80083a4:	e032      	b.n	800840c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80083a6:	7afb      	ldrb	r3, [r7, #11]
 80083a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80083ac:	b2db      	uxtb	r3, r3
 80083ae:	4619      	mov	r1, r3
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f000 f985 	bl	80086c0 <USBD_CoreFindEP>
 80083b6:	4603      	mov	r3, r0
 80083b8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80083ba:	7dfb      	ldrb	r3, [r7, #23]
 80083bc:	2bff      	cmp	r3, #255	@ 0xff
 80083be:	d025      	beq.n	800840c <USBD_LL_DataInStage+0x15a>
 80083c0:	7dfb      	ldrb	r3, [r7, #23]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d122      	bne.n	800840c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	2b03      	cmp	r3, #3
 80083d0:	d11c      	bne.n	800840c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80083d2:	7dfa      	ldrb	r2, [r7, #23]
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	32ae      	adds	r2, #174	@ 0xae
 80083d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083dc:	695b      	ldr	r3, [r3, #20]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d014      	beq.n	800840c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80083e2:	7dfa      	ldrb	r2, [r7, #23]
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80083ea:	7dfa      	ldrb	r2, [r7, #23]
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	32ae      	adds	r2, #174	@ 0xae
 80083f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083f4:	695b      	ldr	r3, [r3, #20]
 80083f6:	7afa      	ldrb	r2, [r7, #11]
 80083f8:	4611      	mov	r1, r2
 80083fa:	68f8      	ldr	r0, [r7, #12]
 80083fc:	4798      	blx	r3
 80083fe:	4603      	mov	r3, r0
 8008400:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008402:	7dbb      	ldrb	r3, [r7, #22]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d001      	beq.n	800840c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008408:	7dbb      	ldrb	r3, [r7, #22]
 800840a:	e000      	b.n	800840e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800840c:	2300      	movs	r3, #0
}
 800840e:	4618      	mov	r0, r3
 8008410:	3718      	adds	r7, #24
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}

08008416 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008416:	b580      	push	{r7, lr}
 8008418:	b084      	sub	sp, #16
 800841a:	af00      	add	r7, sp, #0
 800841c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800841e:	2300      	movs	r3, #0
 8008420:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2201      	movs	r2, #1
 8008426:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2200      	movs	r2, #0
 800842e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2200      	movs	r2, #0
 8008444:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800844e:	2b00      	cmp	r3, #0
 8008450:	d014      	beq.n	800847c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008458:	685b      	ldr	r3, [r3, #4]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d00e      	beq.n	800847c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	687a      	ldr	r2, [r7, #4]
 8008468:	6852      	ldr	r2, [r2, #4]
 800846a:	b2d2      	uxtb	r2, r2
 800846c:	4611      	mov	r1, r2
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	4798      	blx	r3
 8008472:	4603      	mov	r3, r0
 8008474:	2b00      	cmp	r3, #0
 8008476:	d001      	beq.n	800847c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008478:	2303      	movs	r3, #3
 800847a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800847c:	2340      	movs	r3, #64	@ 0x40
 800847e:	2200      	movs	r2, #0
 8008480:	2100      	movs	r1, #0
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f001 fc33 	bl	8009cee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2240      	movs	r2, #64	@ 0x40
 8008494:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008498:	2340      	movs	r3, #64	@ 0x40
 800849a:	2200      	movs	r2, #0
 800849c:	2180      	movs	r1, #128	@ 0x80
 800849e:	6878      	ldr	r0, [r7, #4]
 80084a0:	f001 fc25 	bl	8009cee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2201      	movs	r2, #1
 80084a8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2240      	movs	r2, #64	@ 0x40
 80084ae:	621a      	str	r2, [r3, #32]

  return ret;
 80084b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	3710      	adds	r7, #16
 80084b6:	46bd      	mov	sp, r7
 80084b8:	bd80      	pop	{r7, pc}

080084ba <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80084ba:	b480      	push	{r7}
 80084bc:	b083      	sub	sp, #12
 80084be:	af00      	add	r7, sp, #0
 80084c0:	6078      	str	r0, [r7, #4]
 80084c2:	460b      	mov	r3, r1
 80084c4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	78fa      	ldrb	r2, [r7, #3]
 80084ca:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80084cc:	2300      	movs	r3, #0
}
 80084ce:	4618      	mov	r0, r3
 80084d0:	370c      	adds	r7, #12
 80084d2:	46bd      	mov	sp, r7
 80084d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d8:	4770      	bx	lr

080084da <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80084da:	b480      	push	{r7}
 80084dc:	b083      	sub	sp, #12
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	2b04      	cmp	r3, #4
 80084ec:	d006      	beq.n	80084fc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084f4:	b2da      	uxtb	r2, r3
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2204      	movs	r2, #4
 8008500:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008504:	2300      	movs	r3, #0
}
 8008506:	4618      	mov	r0, r3
 8008508:	370c      	adds	r7, #12
 800850a:	46bd      	mov	sp, r7
 800850c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008510:	4770      	bx	lr

08008512 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008512:	b480      	push	{r7}
 8008514:	b083      	sub	sp, #12
 8008516:	af00      	add	r7, sp, #0
 8008518:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008520:	b2db      	uxtb	r3, r3
 8008522:	2b04      	cmp	r3, #4
 8008524:	d106      	bne.n	8008534 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800852c:	b2da      	uxtb	r2, r3
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008534:	2300      	movs	r3, #0
}
 8008536:	4618      	mov	r0, r3
 8008538:	370c      	adds	r7, #12
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr

08008542 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008542:	b580      	push	{r7, lr}
 8008544:	b082      	sub	sp, #8
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008550:	b2db      	uxtb	r3, r3
 8008552:	2b03      	cmp	r3, #3
 8008554:	d110      	bne.n	8008578 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800855c:	2b00      	cmp	r3, #0
 800855e:	d00b      	beq.n	8008578 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008566:	69db      	ldr	r3, [r3, #28]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d005      	beq.n	8008578 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008572:	69db      	ldr	r3, [r3, #28]
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008578:	2300      	movs	r3, #0
}
 800857a:	4618      	mov	r0, r3
 800857c:	3708      	adds	r7, #8
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}

08008582 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008582:	b580      	push	{r7, lr}
 8008584:	b082      	sub	sp, #8
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
 800858a:	460b      	mov	r3, r1
 800858c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	32ae      	adds	r2, #174	@ 0xae
 8008598:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d101      	bne.n	80085a4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80085a0:	2303      	movs	r3, #3
 80085a2:	e01c      	b.n	80085de <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	2b03      	cmp	r3, #3
 80085ae:	d115      	bne.n	80085dc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	32ae      	adds	r2, #174	@ 0xae
 80085ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085be:	6a1b      	ldr	r3, [r3, #32]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d00b      	beq.n	80085dc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	32ae      	adds	r2, #174	@ 0xae
 80085ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085d2:	6a1b      	ldr	r3, [r3, #32]
 80085d4:	78fa      	ldrb	r2, [r7, #3]
 80085d6:	4611      	mov	r1, r2
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80085dc:	2300      	movs	r3, #0
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3708      	adds	r7, #8
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}

080085e6 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80085e6:	b580      	push	{r7, lr}
 80085e8:	b082      	sub	sp, #8
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
 80085ee:	460b      	mov	r3, r1
 80085f0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	32ae      	adds	r2, #174	@ 0xae
 80085fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d101      	bne.n	8008608 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008604:	2303      	movs	r3, #3
 8008606:	e01c      	b.n	8008642 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800860e:	b2db      	uxtb	r3, r3
 8008610:	2b03      	cmp	r3, #3
 8008612:	d115      	bne.n	8008640 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	32ae      	adds	r2, #174	@ 0xae
 800861e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008624:	2b00      	cmp	r3, #0
 8008626:	d00b      	beq.n	8008640 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	32ae      	adds	r2, #174	@ 0xae
 8008632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008638:	78fa      	ldrb	r2, [r7, #3]
 800863a:	4611      	mov	r1, r2
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008640:	2300      	movs	r3, #0
}
 8008642:	4618      	mov	r0, r3
 8008644:	3708      	adds	r7, #8
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}

0800864a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800864a:	b480      	push	{r7}
 800864c:	b083      	sub	sp, #12
 800864e:	af00      	add	r7, sp, #0
 8008650:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008652:	2300      	movs	r3, #0
}
 8008654:	4618      	mov	r0, r3
 8008656:	370c      	adds	r7, #12
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr

08008660 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008668:	2300      	movs	r3, #0
 800866a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2201      	movs	r2, #1
 8008670:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800867a:	2b00      	cmp	r3, #0
 800867c:	d00e      	beq.n	800869c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	6852      	ldr	r2, [r2, #4]
 800868a:	b2d2      	uxtb	r2, r2
 800868c:	4611      	mov	r1, r2
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	4798      	blx	r3
 8008692:	4603      	mov	r3, r0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d001      	beq.n	800869c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008698:	2303      	movs	r3, #3
 800869a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800869c:	7bfb      	ldrb	r3, [r7, #15]
}
 800869e:	4618      	mov	r0, r3
 80086a0:	3710      	adds	r7, #16
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}

080086a6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80086a6:	b480      	push	{r7}
 80086a8:	b083      	sub	sp, #12
 80086aa:	af00      	add	r7, sp, #0
 80086ac:	6078      	str	r0, [r7, #4]
 80086ae:	460b      	mov	r3, r1
 80086b0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80086b2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	370c      	adds	r7, #12
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	460b      	mov	r3, r1
 80086ca:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80086cc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	370c      	adds	r7, #12
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr

080086da <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80086da:	b580      	push	{r7, lr}
 80086dc:	b086      	sub	sp, #24
 80086de:	af00      	add	r7, sp, #0
 80086e0:	6078      	str	r0, [r7, #4]
 80086e2:	460b      	mov	r3, r1
 80086e4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80086ee:	2300      	movs	r3, #0
 80086f0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	885b      	ldrh	r3, [r3, #2]
 80086f6:	b29b      	uxth	r3, r3
 80086f8:	68fa      	ldr	r2, [r7, #12]
 80086fa:	7812      	ldrb	r2, [r2, #0]
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d91f      	bls.n	8008740 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008706:	e013      	b.n	8008730 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008708:	f107 030a 	add.w	r3, r7, #10
 800870c:	4619      	mov	r1, r3
 800870e:	6978      	ldr	r0, [r7, #20]
 8008710:	f000 f81b 	bl	800874a <USBD_GetNextDesc>
 8008714:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	785b      	ldrb	r3, [r3, #1]
 800871a:	2b05      	cmp	r3, #5
 800871c:	d108      	bne.n	8008730 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	789b      	ldrb	r3, [r3, #2]
 8008726:	78fa      	ldrb	r2, [r7, #3]
 8008728:	429a      	cmp	r2, r3
 800872a:	d008      	beq.n	800873e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800872c:	2300      	movs	r3, #0
 800872e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	885b      	ldrh	r3, [r3, #2]
 8008734:	b29a      	uxth	r2, r3
 8008736:	897b      	ldrh	r3, [r7, #10]
 8008738:	429a      	cmp	r2, r3
 800873a:	d8e5      	bhi.n	8008708 <USBD_GetEpDesc+0x2e>
 800873c:	e000      	b.n	8008740 <USBD_GetEpDesc+0x66>
          break;
 800873e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008740:	693b      	ldr	r3, [r7, #16]
}
 8008742:	4618      	mov	r0, r3
 8008744:	3718      	adds	r7, #24
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}

0800874a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800874a:	b480      	push	{r7}
 800874c:	b085      	sub	sp, #20
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
 8008752:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	881b      	ldrh	r3, [r3, #0]
 800875c:	68fa      	ldr	r2, [r7, #12]
 800875e:	7812      	ldrb	r2, [r2, #0]
 8008760:	4413      	add	r3, r2
 8008762:	b29a      	uxth	r2, r3
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	461a      	mov	r2, r3
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	4413      	add	r3, r2
 8008772:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008774:	68fb      	ldr	r3, [r7, #12]
}
 8008776:	4618      	mov	r0, r3
 8008778:	3714      	adds	r7, #20
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr

08008782 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008782:	b480      	push	{r7}
 8008784:	b087      	sub	sp, #28
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	3301      	adds	r3, #1
 8008798:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	781b      	ldrb	r3, [r3, #0]
 800879e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80087a0:	8a3b      	ldrh	r3, [r7, #16]
 80087a2:	021b      	lsls	r3, r3, #8
 80087a4:	b21a      	sxth	r2, r3
 80087a6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	b21b      	sxth	r3, r3
 80087ae:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80087b0:	89fb      	ldrh	r3, [r7, #14]
}
 80087b2:	4618      	mov	r0, r3
 80087b4:	371c      	adds	r7, #28
 80087b6:	46bd      	mov	sp, r7
 80087b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087bc:	4770      	bx	lr
	...

080087c0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b084      	sub	sp, #16
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80087ca:	2300      	movs	r3, #0
 80087cc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	781b      	ldrb	r3, [r3, #0]
 80087d2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80087d6:	2b40      	cmp	r3, #64	@ 0x40
 80087d8:	d005      	beq.n	80087e6 <USBD_StdDevReq+0x26>
 80087da:	2b40      	cmp	r3, #64	@ 0x40
 80087dc:	d857      	bhi.n	800888e <USBD_StdDevReq+0xce>
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d00f      	beq.n	8008802 <USBD_StdDevReq+0x42>
 80087e2:	2b20      	cmp	r3, #32
 80087e4:	d153      	bne.n	800888e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	32ae      	adds	r2, #174	@ 0xae
 80087f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087f4:	689b      	ldr	r3, [r3, #8]
 80087f6:	6839      	ldr	r1, [r7, #0]
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	4798      	blx	r3
 80087fc:	4603      	mov	r3, r0
 80087fe:	73fb      	strb	r3, [r7, #15]
      break;
 8008800:	e04a      	b.n	8008898 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	785b      	ldrb	r3, [r3, #1]
 8008806:	2b09      	cmp	r3, #9
 8008808:	d83b      	bhi.n	8008882 <USBD_StdDevReq+0xc2>
 800880a:	a201      	add	r2, pc, #4	@ (adr r2, 8008810 <USBD_StdDevReq+0x50>)
 800880c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008810:	08008865 	.word	0x08008865
 8008814:	08008879 	.word	0x08008879
 8008818:	08008883 	.word	0x08008883
 800881c:	0800886f 	.word	0x0800886f
 8008820:	08008883 	.word	0x08008883
 8008824:	08008843 	.word	0x08008843
 8008828:	08008839 	.word	0x08008839
 800882c:	08008883 	.word	0x08008883
 8008830:	0800885b 	.word	0x0800885b
 8008834:	0800884d 	.word	0x0800884d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008838:	6839      	ldr	r1, [r7, #0]
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 fa3c 	bl	8008cb8 <USBD_GetDescriptor>
          break;
 8008840:	e024      	b.n	800888c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008842:	6839      	ldr	r1, [r7, #0]
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 fba1 	bl	8008f8c <USBD_SetAddress>
          break;
 800884a:	e01f      	b.n	800888c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800884c:	6839      	ldr	r1, [r7, #0]
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 fbe0 	bl	8009014 <USBD_SetConfig>
 8008854:	4603      	mov	r3, r0
 8008856:	73fb      	strb	r3, [r7, #15]
          break;
 8008858:	e018      	b.n	800888c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800885a:	6839      	ldr	r1, [r7, #0]
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 fc83 	bl	8009168 <USBD_GetConfig>
          break;
 8008862:	e013      	b.n	800888c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008864:	6839      	ldr	r1, [r7, #0]
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 fcb4 	bl	80091d4 <USBD_GetStatus>
          break;
 800886c:	e00e      	b.n	800888c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800886e:	6839      	ldr	r1, [r7, #0]
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f000 fce3 	bl	800923c <USBD_SetFeature>
          break;
 8008876:	e009      	b.n	800888c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008878:	6839      	ldr	r1, [r7, #0]
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fd07 	bl	800928e <USBD_ClrFeature>
          break;
 8008880:	e004      	b.n	800888c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008882:	6839      	ldr	r1, [r7, #0]
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 fd5e 	bl	8009346 <USBD_CtlError>
          break;
 800888a:	bf00      	nop
      }
      break;
 800888c:	e004      	b.n	8008898 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800888e:	6839      	ldr	r1, [r7, #0]
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 fd58 	bl	8009346 <USBD_CtlError>
      break;
 8008896:	bf00      	nop
  }

  return ret;
 8008898:	7bfb      	ldrb	r3, [r7, #15]
}
 800889a:	4618      	mov	r0, r3
 800889c:	3710      	adds	r7, #16
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	bf00      	nop

080088a4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b084      	sub	sp, #16
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80088ae:	2300      	movs	r3, #0
 80088b0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	781b      	ldrb	r3, [r3, #0]
 80088b6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80088ba:	2b40      	cmp	r3, #64	@ 0x40
 80088bc:	d005      	beq.n	80088ca <USBD_StdItfReq+0x26>
 80088be:	2b40      	cmp	r3, #64	@ 0x40
 80088c0:	d852      	bhi.n	8008968 <USBD_StdItfReq+0xc4>
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d001      	beq.n	80088ca <USBD_StdItfReq+0x26>
 80088c6:	2b20      	cmp	r3, #32
 80088c8:	d14e      	bne.n	8008968 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	3b01      	subs	r3, #1
 80088d4:	2b02      	cmp	r3, #2
 80088d6:	d840      	bhi.n	800895a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	889b      	ldrh	r3, [r3, #4]
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d836      	bhi.n	8008950 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	889b      	ldrh	r3, [r3, #4]
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	4619      	mov	r1, r3
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f7ff fedb 	bl	80086a6 <USBD_CoreFindIF>
 80088f0:	4603      	mov	r3, r0
 80088f2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088f4:	7bbb      	ldrb	r3, [r7, #14]
 80088f6:	2bff      	cmp	r3, #255	@ 0xff
 80088f8:	d01d      	beq.n	8008936 <USBD_StdItfReq+0x92>
 80088fa:	7bbb      	ldrb	r3, [r7, #14]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d11a      	bne.n	8008936 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008900:	7bba      	ldrb	r2, [r7, #14]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	32ae      	adds	r2, #174	@ 0xae
 8008906:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d00f      	beq.n	8008930 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008910:	7bba      	ldrb	r2, [r7, #14]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008918:	7bba      	ldrb	r2, [r7, #14]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	32ae      	adds	r2, #174	@ 0xae
 800891e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	6839      	ldr	r1, [r7, #0]
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	4798      	blx	r3
 800892a:	4603      	mov	r3, r0
 800892c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800892e:	e004      	b.n	800893a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008930:	2303      	movs	r3, #3
 8008932:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008934:	e001      	b.n	800893a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008936:	2303      	movs	r3, #3
 8008938:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	88db      	ldrh	r3, [r3, #6]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d110      	bne.n	8008964 <USBD_StdItfReq+0xc0>
 8008942:	7bfb      	ldrb	r3, [r7, #15]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d10d      	bne.n	8008964 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f000 fdc7 	bl	80094dc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800894e:	e009      	b.n	8008964 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008950:	6839      	ldr	r1, [r7, #0]
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f000 fcf7 	bl	8009346 <USBD_CtlError>
          break;
 8008958:	e004      	b.n	8008964 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800895a:	6839      	ldr	r1, [r7, #0]
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f000 fcf2 	bl	8009346 <USBD_CtlError>
          break;
 8008962:	e000      	b.n	8008966 <USBD_StdItfReq+0xc2>
          break;
 8008964:	bf00      	nop
      }
      break;
 8008966:	e004      	b.n	8008972 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008968:	6839      	ldr	r1, [r7, #0]
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f000 fceb 	bl	8009346 <USBD_CtlError>
      break;
 8008970:	bf00      	nop
  }

  return ret;
 8008972:	7bfb      	ldrb	r3, [r7, #15]
}
 8008974:	4618      	mov	r0, r3
 8008976:	3710      	adds	r7, #16
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008986:	2300      	movs	r3, #0
 8008988:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	889b      	ldrh	r3, [r3, #4]
 800898e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008998:	2b40      	cmp	r3, #64	@ 0x40
 800899a:	d007      	beq.n	80089ac <USBD_StdEPReq+0x30>
 800899c:	2b40      	cmp	r3, #64	@ 0x40
 800899e:	f200 817f 	bhi.w	8008ca0 <USBD_StdEPReq+0x324>
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d02a      	beq.n	80089fc <USBD_StdEPReq+0x80>
 80089a6:	2b20      	cmp	r3, #32
 80089a8:	f040 817a 	bne.w	8008ca0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80089ac:	7bbb      	ldrb	r3, [r7, #14]
 80089ae:	4619      	mov	r1, r3
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f7ff fe85 	bl	80086c0 <USBD_CoreFindEP>
 80089b6:	4603      	mov	r3, r0
 80089b8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80089ba:	7b7b      	ldrb	r3, [r7, #13]
 80089bc:	2bff      	cmp	r3, #255	@ 0xff
 80089be:	f000 8174 	beq.w	8008caa <USBD_StdEPReq+0x32e>
 80089c2:	7b7b      	ldrb	r3, [r7, #13]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	f040 8170 	bne.w	8008caa <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80089ca:	7b7a      	ldrb	r2, [r7, #13]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80089d2:	7b7a      	ldrb	r2, [r7, #13]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	32ae      	adds	r2, #174	@ 0xae
 80089d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089dc:	689b      	ldr	r3, [r3, #8]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	f000 8163 	beq.w	8008caa <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80089e4:	7b7a      	ldrb	r2, [r7, #13]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	32ae      	adds	r2, #174	@ 0xae
 80089ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089ee:	689b      	ldr	r3, [r3, #8]
 80089f0:	6839      	ldr	r1, [r7, #0]
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	4798      	blx	r3
 80089f6:	4603      	mov	r3, r0
 80089f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80089fa:	e156      	b.n	8008caa <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	785b      	ldrb	r3, [r3, #1]
 8008a00:	2b03      	cmp	r3, #3
 8008a02:	d008      	beq.n	8008a16 <USBD_StdEPReq+0x9a>
 8008a04:	2b03      	cmp	r3, #3
 8008a06:	f300 8145 	bgt.w	8008c94 <USBD_StdEPReq+0x318>
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	f000 809b 	beq.w	8008b46 <USBD_StdEPReq+0x1ca>
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d03c      	beq.n	8008a8e <USBD_StdEPReq+0x112>
 8008a14:	e13e      	b.n	8008c94 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	2b02      	cmp	r3, #2
 8008a20:	d002      	beq.n	8008a28 <USBD_StdEPReq+0xac>
 8008a22:	2b03      	cmp	r3, #3
 8008a24:	d016      	beq.n	8008a54 <USBD_StdEPReq+0xd8>
 8008a26:	e02c      	b.n	8008a82 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a28:	7bbb      	ldrb	r3, [r7, #14]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d00d      	beq.n	8008a4a <USBD_StdEPReq+0xce>
 8008a2e:	7bbb      	ldrb	r3, [r7, #14]
 8008a30:	2b80      	cmp	r3, #128	@ 0x80
 8008a32:	d00a      	beq.n	8008a4a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008a34:	7bbb      	ldrb	r3, [r7, #14]
 8008a36:	4619      	mov	r1, r3
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f001 f99d 	bl	8009d78 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a3e:	2180      	movs	r1, #128	@ 0x80
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f001 f999 	bl	8009d78 <USBD_LL_StallEP>
 8008a46:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008a48:	e020      	b.n	8008a8c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008a4a:	6839      	ldr	r1, [r7, #0]
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f000 fc7a 	bl	8009346 <USBD_CtlError>
              break;
 8008a52:	e01b      	b.n	8008a8c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	885b      	ldrh	r3, [r3, #2]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d10e      	bne.n	8008a7a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008a5c:	7bbb      	ldrb	r3, [r7, #14]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d00b      	beq.n	8008a7a <USBD_StdEPReq+0xfe>
 8008a62:	7bbb      	ldrb	r3, [r7, #14]
 8008a64:	2b80      	cmp	r3, #128	@ 0x80
 8008a66:	d008      	beq.n	8008a7a <USBD_StdEPReq+0xfe>
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	88db      	ldrh	r3, [r3, #6]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d104      	bne.n	8008a7a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008a70:	7bbb      	ldrb	r3, [r7, #14]
 8008a72:	4619      	mov	r1, r3
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f001 f97f 	bl	8009d78 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f000 fd2e 	bl	80094dc <USBD_CtlSendStatus>

              break;
 8008a80:	e004      	b.n	8008a8c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008a82:	6839      	ldr	r1, [r7, #0]
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 fc5e 	bl	8009346 <USBD_CtlError>
              break;
 8008a8a:	bf00      	nop
          }
          break;
 8008a8c:	e107      	b.n	8008c9e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	2b02      	cmp	r3, #2
 8008a98:	d002      	beq.n	8008aa0 <USBD_StdEPReq+0x124>
 8008a9a:	2b03      	cmp	r3, #3
 8008a9c:	d016      	beq.n	8008acc <USBD_StdEPReq+0x150>
 8008a9e:	e04b      	b.n	8008b38 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008aa0:	7bbb      	ldrb	r3, [r7, #14]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d00d      	beq.n	8008ac2 <USBD_StdEPReq+0x146>
 8008aa6:	7bbb      	ldrb	r3, [r7, #14]
 8008aa8:	2b80      	cmp	r3, #128	@ 0x80
 8008aaa:	d00a      	beq.n	8008ac2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008aac:	7bbb      	ldrb	r3, [r7, #14]
 8008aae:	4619      	mov	r1, r3
 8008ab0:	6878      	ldr	r0, [r7, #4]
 8008ab2:	f001 f961 	bl	8009d78 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008ab6:	2180      	movs	r1, #128	@ 0x80
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f001 f95d 	bl	8009d78 <USBD_LL_StallEP>
 8008abe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008ac0:	e040      	b.n	8008b44 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008ac2:	6839      	ldr	r1, [r7, #0]
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f000 fc3e 	bl	8009346 <USBD_CtlError>
              break;
 8008aca:	e03b      	b.n	8008b44 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	885b      	ldrh	r3, [r3, #2]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d136      	bne.n	8008b42 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008ad4:	7bbb      	ldrb	r3, [r7, #14]
 8008ad6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d004      	beq.n	8008ae8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008ade:	7bbb      	ldrb	r3, [r7, #14]
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f001 f967 	bl	8009db6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	f000 fcf7 	bl	80094dc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008aee:	7bbb      	ldrb	r3, [r7, #14]
 8008af0:	4619      	mov	r1, r3
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f7ff fde4 	bl	80086c0 <USBD_CoreFindEP>
 8008af8:	4603      	mov	r3, r0
 8008afa:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008afc:	7b7b      	ldrb	r3, [r7, #13]
 8008afe:	2bff      	cmp	r3, #255	@ 0xff
 8008b00:	d01f      	beq.n	8008b42 <USBD_StdEPReq+0x1c6>
 8008b02:	7b7b      	ldrb	r3, [r7, #13]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d11c      	bne.n	8008b42 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008b08:	7b7a      	ldrb	r2, [r7, #13]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008b10:	7b7a      	ldrb	r2, [r7, #13]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	32ae      	adds	r2, #174	@ 0xae
 8008b16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b1a:	689b      	ldr	r3, [r3, #8]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d010      	beq.n	8008b42 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008b20:	7b7a      	ldrb	r2, [r7, #13]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	32ae      	adds	r2, #174	@ 0xae
 8008b26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b2a:	689b      	ldr	r3, [r3, #8]
 8008b2c:	6839      	ldr	r1, [r7, #0]
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	4798      	blx	r3
 8008b32:	4603      	mov	r3, r0
 8008b34:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008b36:	e004      	b.n	8008b42 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008b38:	6839      	ldr	r1, [r7, #0]
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f000 fc03 	bl	8009346 <USBD_CtlError>
              break;
 8008b40:	e000      	b.n	8008b44 <USBD_StdEPReq+0x1c8>
              break;
 8008b42:	bf00      	nop
          }
          break;
 8008b44:	e0ab      	b.n	8008c9e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	2b02      	cmp	r3, #2
 8008b50:	d002      	beq.n	8008b58 <USBD_StdEPReq+0x1dc>
 8008b52:	2b03      	cmp	r3, #3
 8008b54:	d032      	beq.n	8008bbc <USBD_StdEPReq+0x240>
 8008b56:	e097      	b.n	8008c88 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b58:	7bbb      	ldrb	r3, [r7, #14]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d007      	beq.n	8008b6e <USBD_StdEPReq+0x1f2>
 8008b5e:	7bbb      	ldrb	r3, [r7, #14]
 8008b60:	2b80      	cmp	r3, #128	@ 0x80
 8008b62:	d004      	beq.n	8008b6e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008b64:	6839      	ldr	r1, [r7, #0]
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 fbed 	bl	8009346 <USBD_CtlError>
                break;
 8008b6c:	e091      	b.n	8008c92 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b6e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	da0b      	bge.n	8008b8e <USBD_StdEPReq+0x212>
 8008b76:	7bbb      	ldrb	r3, [r7, #14]
 8008b78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	009b      	lsls	r3, r3, #2
 8008b80:	4413      	add	r3, r2
 8008b82:	009b      	lsls	r3, r3, #2
 8008b84:	3310      	adds	r3, #16
 8008b86:	687a      	ldr	r2, [r7, #4]
 8008b88:	4413      	add	r3, r2
 8008b8a:	3304      	adds	r3, #4
 8008b8c:	e00b      	b.n	8008ba6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008b8e:	7bbb      	ldrb	r3, [r7, #14]
 8008b90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b94:	4613      	mov	r3, r2
 8008b96:	009b      	lsls	r3, r3, #2
 8008b98:	4413      	add	r3, r2
 8008b9a:	009b      	lsls	r3, r3, #2
 8008b9c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	4413      	add	r3, r2
 8008ba4:	3304      	adds	r3, #4
 8008ba6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	2200      	movs	r2, #0
 8008bac:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	2202      	movs	r2, #2
 8008bb2:	4619      	mov	r1, r3
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f000 fc37 	bl	8009428 <USBD_CtlSendData>
              break;
 8008bba:	e06a      	b.n	8008c92 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008bbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	da11      	bge.n	8008be8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008bc4:	7bbb      	ldrb	r3, [r7, #14]
 8008bc6:	f003 020f 	and.w	r2, r3, #15
 8008bca:	6879      	ldr	r1, [r7, #4]
 8008bcc:	4613      	mov	r3, r2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	4413      	add	r3, r2
 8008bd2:	009b      	lsls	r3, r3, #2
 8008bd4:	440b      	add	r3, r1
 8008bd6:	3324      	adds	r3, #36	@ 0x24
 8008bd8:	881b      	ldrh	r3, [r3, #0]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d117      	bne.n	8008c0e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008bde:	6839      	ldr	r1, [r7, #0]
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f000 fbb0 	bl	8009346 <USBD_CtlError>
                  break;
 8008be6:	e054      	b.n	8008c92 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008be8:	7bbb      	ldrb	r3, [r7, #14]
 8008bea:	f003 020f 	and.w	r2, r3, #15
 8008bee:	6879      	ldr	r1, [r7, #4]
 8008bf0:	4613      	mov	r3, r2
 8008bf2:	009b      	lsls	r3, r3, #2
 8008bf4:	4413      	add	r3, r2
 8008bf6:	009b      	lsls	r3, r3, #2
 8008bf8:	440b      	add	r3, r1
 8008bfa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008bfe:	881b      	ldrh	r3, [r3, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d104      	bne.n	8008c0e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008c04:	6839      	ldr	r1, [r7, #0]
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f000 fb9d 	bl	8009346 <USBD_CtlError>
                  break;
 8008c0c:	e041      	b.n	8008c92 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	da0b      	bge.n	8008c2e <USBD_StdEPReq+0x2b2>
 8008c16:	7bbb      	ldrb	r3, [r7, #14]
 8008c18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	009b      	lsls	r3, r3, #2
 8008c20:	4413      	add	r3, r2
 8008c22:	009b      	lsls	r3, r3, #2
 8008c24:	3310      	adds	r3, #16
 8008c26:	687a      	ldr	r2, [r7, #4]
 8008c28:	4413      	add	r3, r2
 8008c2a:	3304      	adds	r3, #4
 8008c2c:	e00b      	b.n	8008c46 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c2e:	7bbb      	ldrb	r3, [r7, #14]
 8008c30:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c34:	4613      	mov	r3, r2
 8008c36:	009b      	lsls	r3, r3, #2
 8008c38:	4413      	add	r3, r2
 8008c3a:	009b      	lsls	r3, r3, #2
 8008c3c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008c40:	687a      	ldr	r2, [r7, #4]
 8008c42:	4413      	add	r3, r2
 8008c44:	3304      	adds	r3, #4
 8008c46:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008c48:	7bbb      	ldrb	r3, [r7, #14]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d002      	beq.n	8008c54 <USBD_StdEPReq+0x2d8>
 8008c4e:	7bbb      	ldrb	r3, [r7, #14]
 8008c50:	2b80      	cmp	r3, #128	@ 0x80
 8008c52:	d103      	bne.n	8008c5c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	2200      	movs	r2, #0
 8008c58:	601a      	str	r2, [r3, #0]
 8008c5a:	e00e      	b.n	8008c7a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008c5c:	7bbb      	ldrb	r3, [r7, #14]
 8008c5e:	4619      	mov	r1, r3
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f001 f8c7 	bl	8009df4 <USBD_LL_IsStallEP>
 8008c66:	4603      	mov	r3, r0
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d003      	beq.n	8008c74 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	601a      	str	r2, [r3, #0]
 8008c72:	e002      	b.n	8008c7a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	2200      	movs	r2, #0
 8008c78:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	2202      	movs	r2, #2
 8008c7e:	4619      	mov	r1, r3
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f000 fbd1 	bl	8009428 <USBD_CtlSendData>
              break;
 8008c86:	e004      	b.n	8008c92 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008c88:	6839      	ldr	r1, [r7, #0]
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 fb5b 	bl	8009346 <USBD_CtlError>
              break;
 8008c90:	bf00      	nop
          }
          break;
 8008c92:	e004      	b.n	8008c9e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008c94:	6839      	ldr	r1, [r7, #0]
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 fb55 	bl	8009346 <USBD_CtlError>
          break;
 8008c9c:	bf00      	nop
      }
      break;
 8008c9e:	e005      	b.n	8008cac <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008ca0:	6839      	ldr	r1, [r7, #0]
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f000 fb4f 	bl	8009346 <USBD_CtlError>
      break;
 8008ca8:	e000      	b.n	8008cac <USBD_StdEPReq+0x330>
      break;
 8008caa:	bf00      	nop
  }

  return ret;
 8008cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3710      	adds	r7, #16
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
	...

08008cb8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b084      	sub	sp, #16
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	885b      	ldrh	r3, [r3, #2]
 8008cd2:	0a1b      	lsrs	r3, r3, #8
 8008cd4:	b29b      	uxth	r3, r3
 8008cd6:	3b01      	subs	r3, #1
 8008cd8:	2b06      	cmp	r3, #6
 8008cda:	f200 8128 	bhi.w	8008f2e <USBD_GetDescriptor+0x276>
 8008cde:	a201      	add	r2, pc, #4	@ (adr r2, 8008ce4 <USBD_GetDescriptor+0x2c>)
 8008ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ce4:	08008d01 	.word	0x08008d01
 8008ce8:	08008d19 	.word	0x08008d19
 8008cec:	08008d59 	.word	0x08008d59
 8008cf0:	08008f2f 	.word	0x08008f2f
 8008cf4:	08008f2f 	.word	0x08008f2f
 8008cf8:	08008ecf 	.word	0x08008ecf
 8008cfc:	08008efb 	.word	0x08008efb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	7c12      	ldrb	r2, [r2, #16]
 8008d0c:	f107 0108 	add.w	r1, r7, #8
 8008d10:	4610      	mov	r0, r2
 8008d12:	4798      	blx	r3
 8008d14:	60f8      	str	r0, [r7, #12]
      break;
 8008d16:	e112      	b.n	8008f3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	7c1b      	ldrb	r3, [r3, #16]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d10d      	bne.n	8008d3c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d28:	f107 0208 	add.w	r2, r7, #8
 8008d2c:	4610      	mov	r0, r2
 8008d2e:	4798      	blx	r3
 8008d30:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	3301      	adds	r3, #1
 8008d36:	2202      	movs	r2, #2
 8008d38:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008d3a:	e100      	b.n	8008f3e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d44:	f107 0208 	add.w	r2, r7, #8
 8008d48:	4610      	mov	r0, r2
 8008d4a:	4798      	blx	r3
 8008d4c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	3301      	adds	r3, #1
 8008d52:	2202      	movs	r2, #2
 8008d54:	701a      	strb	r2, [r3, #0]
      break;
 8008d56:	e0f2      	b.n	8008f3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	885b      	ldrh	r3, [r3, #2]
 8008d5c:	b2db      	uxtb	r3, r3
 8008d5e:	2b05      	cmp	r3, #5
 8008d60:	f200 80ac 	bhi.w	8008ebc <USBD_GetDescriptor+0x204>
 8008d64:	a201      	add	r2, pc, #4	@ (adr r2, 8008d6c <USBD_GetDescriptor+0xb4>)
 8008d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d6a:	bf00      	nop
 8008d6c:	08008d85 	.word	0x08008d85
 8008d70:	08008db9 	.word	0x08008db9
 8008d74:	08008ded 	.word	0x08008ded
 8008d78:	08008e21 	.word	0x08008e21
 8008d7c:	08008e55 	.word	0x08008e55
 8008d80:	08008e89 	.word	0x08008e89
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d00b      	beq.n	8008da8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	687a      	ldr	r2, [r7, #4]
 8008d9a:	7c12      	ldrb	r2, [r2, #16]
 8008d9c:	f107 0108 	add.w	r1, r7, #8
 8008da0:	4610      	mov	r0, r2
 8008da2:	4798      	blx	r3
 8008da4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008da6:	e091      	b.n	8008ecc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008da8:	6839      	ldr	r1, [r7, #0]
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f000 facb 	bl	8009346 <USBD_CtlError>
            err++;
 8008db0:	7afb      	ldrb	r3, [r7, #11]
 8008db2:	3301      	adds	r3, #1
 8008db4:	72fb      	strb	r3, [r7, #11]
          break;
 8008db6:	e089      	b.n	8008ecc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008dbe:	689b      	ldr	r3, [r3, #8]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d00b      	beq.n	8008ddc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	687a      	ldr	r2, [r7, #4]
 8008dce:	7c12      	ldrb	r2, [r2, #16]
 8008dd0:	f107 0108 	add.w	r1, r7, #8
 8008dd4:	4610      	mov	r0, r2
 8008dd6:	4798      	blx	r3
 8008dd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008dda:	e077      	b.n	8008ecc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ddc:	6839      	ldr	r1, [r7, #0]
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f000 fab1 	bl	8009346 <USBD_CtlError>
            err++;
 8008de4:	7afb      	ldrb	r3, [r7, #11]
 8008de6:	3301      	adds	r3, #1
 8008de8:	72fb      	strb	r3, [r7, #11]
          break;
 8008dea:	e06f      	b.n	8008ecc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008df2:	68db      	ldr	r3, [r3, #12]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d00b      	beq.n	8008e10 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008dfe:	68db      	ldr	r3, [r3, #12]
 8008e00:	687a      	ldr	r2, [r7, #4]
 8008e02:	7c12      	ldrb	r2, [r2, #16]
 8008e04:	f107 0108 	add.w	r1, r7, #8
 8008e08:	4610      	mov	r0, r2
 8008e0a:	4798      	blx	r3
 8008e0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e0e:	e05d      	b.n	8008ecc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e10:	6839      	ldr	r1, [r7, #0]
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 fa97 	bl	8009346 <USBD_CtlError>
            err++;
 8008e18:	7afb      	ldrb	r3, [r7, #11]
 8008e1a:	3301      	adds	r3, #1
 8008e1c:	72fb      	strb	r3, [r7, #11]
          break;
 8008e1e:	e055      	b.n	8008ecc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e26:	691b      	ldr	r3, [r3, #16]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d00b      	beq.n	8008e44 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e32:	691b      	ldr	r3, [r3, #16]
 8008e34:	687a      	ldr	r2, [r7, #4]
 8008e36:	7c12      	ldrb	r2, [r2, #16]
 8008e38:	f107 0108 	add.w	r1, r7, #8
 8008e3c:	4610      	mov	r0, r2
 8008e3e:	4798      	blx	r3
 8008e40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e42:	e043      	b.n	8008ecc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e44:	6839      	ldr	r1, [r7, #0]
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f000 fa7d 	bl	8009346 <USBD_CtlError>
            err++;
 8008e4c:	7afb      	ldrb	r3, [r7, #11]
 8008e4e:	3301      	adds	r3, #1
 8008e50:	72fb      	strb	r3, [r7, #11]
          break;
 8008e52:	e03b      	b.n	8008ecc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e5a:	695b      	ldr	r3, [r3, #20]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d00b      	beq.n	8008e78 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e66:	695b      	ldr	r3, [r3, #20]
 8008e68:	687a      	ldr	r2, [r7, #4]
 8008e6a:	7c12      	ldrb	r2, [r2, #16]
 8008e6c:	f107 0108 	add.w	r1, r7, #8
 8008e70:	4610      	mov	r0, r2
 8008e72:	4798      	blx	r3
 8008e74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e76:	e029      	b.n	8008ecc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e78:	6839      	ldr	r1, [r7, #0]
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f000 fa63 	bl	8009346 <USBD_CtlError>
            err++;
 8008e80:	7afb      	ldrb	r3, [r7, #11]
 8008e82:	3301      	adds	r3, #1
 8008e84:	72fb      	strb	r3, [r7, #11]
          break;
 8008e86:	e021      	b.n	8008ecc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e8e:	699b      	ldr	r3, [r3, #24]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d00b      	beq.n	8008eac <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e9a:	699b      	ldr	r3, [r3, #24]
 8008e9c:	687a      	ldr	r2, [r7, #4]
 8008e9e:	7c12      	ldrb	r2, [r2, #16]
 8008ea0:	f107 0108 	add.w	r1, r7, #8
 8008ea4:	4610      	mov	r0, r2
 8008ea6:	4798      	blx	r3
 8008ea8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008eaa:	e00f      	b.n	8008ecc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008eac:	6839      	ldr	r1, [r7, #0]
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 fa49 	bl	8009346 <USBD_CtlError>
            err++;
 8008eb4:	7afb      	ldrb	r3, [r7, #11]
 8008eb6:	3301      	adds	r3, #1
 8008eb8:	72fb      	strb	r3, [r7, #11]
          break;
 8008eba:	e007      	b.n	8008ecc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008ebc:	6839      	ldr	r1, [r7, #0]
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f000 fa41 	bl	8009346 <USBD_CtlError>
          err++;
 8008ec4:	7afb      	ldrb	r3, [r7, #11]
 8008ec6:	3301      	adds	r3, #1
 8008ec8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008eca:	bf00      	nop
      }
      break;
 8008ecc:	e037      	b.n	8008f3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	7c1b      	ldrb	r3, [r3, #16]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d109      	bne.n	8008eea <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ede:	f107 0208 	add.w	r2, r7, #8
 8008ee2:	4610      	mov	r0, r2
 8008ee4:	4798      	blx	r3
 8008ee6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ee8:	e029      	b.n	8008f3e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008eea:	6839      	ldr	r1, [r7, #0]
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 fa2a 	bl	8009346 <USBD_CtlError>
        err++;
 8008ef2:	7afb      	ldrb	r3, [r7, #11]
 8008ef4:	3301      	adds	r3, #1
 8008ef6:	72fb      	strb	r3, [r7, #11]
      break;
 8008ef8:	e021      	b.n	8008f3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	7c1b      	ldrb	r3, [r3, #16]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d10d      	bne.n	8008f1e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f0a:	f107 0208 	add.w	r2, r7, #8
 8008f0e:	4610      	mov	r0, r2
 8008f10:	4798      	blx	r3
 8008f12:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	3301      	adds	r3, #1
 8008f18:	2207      	movs	r2, #7
 8008f1a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f1c:	e00f      	b.n	8008f3e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008f1e:	6839      	ldr	r1, [r7, #0]
 8008f20:	6878      	ldr	r0, [r7, #4]
 8008f22:	f000 fa10 	bl	8009346 <USBD_CtlError>
        err++;
 8008f26:	7afb      	ldrb	r3, [r7, #11]
 8008f28:	3301      	adds	r3, #1
 8008f2a:	72fb      	strb	r3, [r7, #11]
      break;
 8008f2c:	e007      	b.n	8008f3e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008f2e:	6839      	ldr	r1, [r7, #0]
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f000 fa08 	bl	8009346 <USBD_CtlError>
      err++;
 8008f36:	7afb      	ldrb	r3, [r7, #11]
 8008f38:	3301      	adds	r3, #1
 8008f3a:	72fb      	strb	r3, [r7, #11]
      break;
 8008f3c:	bf00      	nop
  }

  if (err != 0U)
 8008f3e:	7afb      	ldrb	r3, [r7, #11]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d11e      	bne.n	8008f82 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	88db      	ldrh	r3, [r3, #6]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d016      	beq.n	8008f7a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008f4c:	893b      	ldrh	r3, [r7, #8]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d00e      	beq.n	8008f70 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	88da      	ldrh	r2, [r3, #6]
 8008f56:	893b      	ldrh	r3, [r7, #8]
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	bf28      	it	cs
 8008f5c:	4613      	movcs	r3, r2
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008f62:	893b      	ldrh	r3, [r7, #8]
 8008f64:	461a      	mov	r2, r3
 8008f66:	68f9      	ldr	r1, [r7, #12]
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f000 fa5d 	bl	8009428 <USBD_CtlSendData>
 8008f6e:	e009      	b.n	8008f84 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008f70:	6839      	ldr	r1, [r7, #0]
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 f9e7 	bl	8009346 <USBD_CtlError>
 8008f78:	e004      	b.n	8008f84 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f000 faae 	bl	80094dc <USBD_CtlSendStatus>
 8008f80:	e000      	b.n	8008f84 <USBD_GetDescriptor+0x2cc>
    return;
 8008f82:	bf00      	nop
  }
}
 8008f84:	3710      	adds	r7, #16
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}
 8008f8a:	bf00      	nop

08008f8c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b084      	sub	sp, #16
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	889b      	ldrh	r3, [r3, #4]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d131      	bne.n	8009002 <USBD_SetAddress+0x76>
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	88db      	ldrh	r3, [r3, #6]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d12d      	bne.n	8009002 <USBD_SetAddress+0x76>
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	885b      	ldrh	r3, [r3, #2]
 8008faa:	2b7f      	cmp	r3, #127	@ 0x7f
 8008fac:	d829      	bhi.n	8009002 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	885b      	ldrh	r3, [r3, #2]
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fb8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fc0:	b2db      	uxtb	r3, r3
 8008fc2:	2b03      	cmp	r3, #3
 8008fc4:	d104      	bne.n	8008fd0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008fc6:	6839      	ldr	r1, [r7, #0]
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f000 f9bc 	bl	8009346 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fce:	e01d      	b.n	800900c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	7bfa      	ldrb	r2, [r7, #15]
 8008fd4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008fd8:	7bfb      	ldrb	r3, [r7, #15]
 8008fda:	4619      	mov	r1, r3
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	f000 ff35 	bl	8009e4c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 fa7a 	bl	80094dc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008fe8:	7bfb      	ldrb	r3, [r7, #15]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d004      	beq.n	8008ff8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2202      	movs	r2, #2
 8008ff2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ff6:	e009      	b.n	800900c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009000:	e004      	b.n	800900c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009002:	6839      	ldr	r1, [r7, #0]
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f000 f99e 	bl	8009346 <USBD_CtlError>
  }
}
 800900a:	bf00      	nop
 800900c:	bf00      	nop
 800900e:	3710      	adds	r7, #16
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}

08009014 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b084      	sub	sp, #16
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
 800901c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800901e:	2300      	movs	r3, #0
 8009020:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	885b      	ldrh	r3, [r3, #2]
 8009026:	b2da      	uxtb	r2, r3
 8009028:	4b4e      	ldr	r3, [pc, #312]	@ (8009164 <USBD_SetConfig+0x150>)
 800902a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800902c:	4b4d      	ldr	r3, [pc, #308]	@ (8009164 <USBD_SetConfig+0x150>)
 800902e:	781b      	ldrb	r3, [r3, #0]
 8009030:	2b01      	cmp	r3, #1
 8009032:	d905      	bls.n	8009040 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009034:	6839      	ldr	r1, [r7, #0]
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f000 f985 	bl	8009346 <USBD_CtlError>
    return USBD_FAIL;
 800903c:	2303      	movs	r3, #3
 800903e:	e08c      	b.n	800915a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009046:	b2db      	uxtb	r3, r3
 8009048:	2b02      	cmp	r3, #2
 800904a:	d002      	beq.n	8009052 <USBD_SetConfig+0x3e>
 800904c:	2b03      	cmp	r3, #3
 800904e:	d029      	beq.n	80090a4 <USBD_SetConfig+0x90>
 8009050:	e075      	b.n	800913e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009052:	4b44      	ldr	r3, [pc, #272]	@ (8009164 <USBD_SetConfig+0x150>)
 8009054:	781b      	ldrb	r3, [r3, #0]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d020      	beq.n	800909c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800905a:	4b42      	ldr	r3, [pc, #264]	@ (8009164 <USBD_SetConfig+0x150>)
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	461a      	mov	r2, r3
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009064:	4b3f      	ldr	r3, [pc, #252]	@ (8009164 <USBD_SetConfig+0x150>)
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	4619      	mov	r1, r3
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f7fe ffe3 	bl	8008036 <USBD_SetClassConfig>
 8009070:	4603      	mov	r3, r0
 8009072:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009074:	7bfb      	ldrb	r3, [r7, #15]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d008      	beq.n	800908c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800907a:	6839      	ldr	r1, [r7, #0]
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 f962 	bl	8009346 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2202      	movs	r2, #2
 8009086:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800908a:	e065      	b.n	8009158 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f000 fa25 	bl	80094dc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2203      	movs	r2, #3
 8009096:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800909a:	e05d      	b.n	8009158 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f000 fa1d 	bl	80094dc <USBD_CtlSendStatus>
      break;
 80090a2:	e059      	b.n	8009158 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80090a4:	4b2f      	ldr	r3, [pc, #188]	@ (8009164 <USBD_SetConfig+0x150>)
 80090a6:	781b      	ldrb	r3, [r3, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d112      	bne.n	80090d2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2202      	movs	r2, #2
 80090b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80090b4:	4b2b      	ldr	r3, [pc, #172]	@ (8009164 <USBD_SetConfig+0x150>)
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	461a      	mov	r2, r3
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80090be:	4b29      	ldr	r3, [pc, #164]	@ (8009164 <USBD_SetConfig+0x150>)
 80090c0:	781b      	ldrb	r3, [r3, #0]
 80090c2:	4619      	mov	r1, r3
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f7fe ffd2 	bl	800806e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f000 fa06 	bl	80094dc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80090d0:	e042      	b.n	8009158 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80090d2:	4b24      	ldr	r3, [pc, #144]	@ (8009164 <USBD_SetConfig+0x150>)
 80090d4:	781b      	ldrb	r3, [r3, #0]
 80090d6:	461a      	mov	r2, r3
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	429a      	cmp	r2, r3
 80090de:	d02a      	beq.n	8009136 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	685b      	ldr	r3, [r3, #4]
 80090e4:	b2db      	uxtb	r3, r3
 80090e6:	4619      	mov	r1, r3
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f7fe ffc0 	bl	800806e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80090ee:	4b1d      	ldr	r3, [pc, #116]	@ (8009164 <USBD_SetConfig+0x150>)
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	461a      	mov	r2, r3
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80090f8:	4b1a      	ldr	r3, [pc, #104]	@ (8009164 <USBD_SetConfig+0x150>)
 80090fa:	781b      	ldrb	r3, [r3, #0]
 80090fc:	4619      	mov	r1, r3
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f7fe ff99 	bl	8008036 <USBD_SetClassConfig>
 8009104:	4603      	mov	r3, r0
 8009106:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009108:	7bfb      	ldrb	r3, [r7, #15]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d00f      	beq.n	800912e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800910e:	6839      	ldr	r1, [r7, #0]
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f000 f918 	bl	8009346 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	685b      	ldr	r3, [r3, #4]
 800911a:	b2db      	uxtb	r3, r3
 800911c:	4619      	mov	r1, r3
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f7fe ffa5 	bl	800806e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2202      	movs	r2, #2
 8009128:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800912c:	e014      	b.n	8009158 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f000 f9d4 	bl	80094dc <USBD_CtlSendStatus>
      break;
 8009134:	e010      	b.n	8009158 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f000 f9d0 	bl	80094dc <USBD_CtlSendStatus>
      break;
 800913c:	e00c      	b.n	8009158 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800913e:	6839      	ldr	r1, [r7, #0]
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 f900 	bl	8009346 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009146:	4b07      	ldr	r3, [pc, #28]	@ (8009164 <USBD_SetConfig+0x150>)
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	4619      	mov	r1, r3
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f7fe ff8e 	bl	800806e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009152:	2303      	movs	r3, #3
 8009154:	73fb      	strb	r3, [r7, #15]
      break;
 8009156:	bf00      	nop
  }

  return ret;
 8009158:	7bfb      	ldrb	r3, [r7, #15]
}
 800915a:	4618      	mov	r0, r3
 800915c:	3710      	adds	r7, #16
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
 8009162:	bf00      	nop
 8009164:	20001fe0 	.word	0x20001fe0

08009168 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b082      	sub	sp, #8
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
 8009170:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	88db      	ldrh	r3, [r3, #6]
 8009176:	2b01      	cmp	r3, #1
 8009178:	d004      	beq.n	8009184 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800917a:	6839      	ldr	r1, [r7, #0]
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f000 f8e2 	bl	8009346 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009182:	e023      	b.n	80091cc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800918a:	b2db      	uxtb	r3, r3
 800918c:	2b02      	cmp	r3, #2
 800918e:	dc02      	bgt.n	8009196 <USBD_GetConfig+0x2e>
 8009190:	2b00      	cmp	r3, #0
 8009192:	dc03      	bgt.n	800919c <USBD_GetConfig+0x34>
 8009194:	e015      	b.n	80091c2 <USBD_GetConfig+0x5a>
 8009196:	2b03      	cmp	r3, #3
 8009198:	d00b      	beq.n	80091b2 <USBD_GetConfig+0x4a>
 800919a:	e012      	b.n	80091c2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2200      	movs	r2, #0
 80091a0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	3308      	adds	r3, #8
 80091a6:	2201      	movs	r2, #1
 80091a8:	4619      	mov	r1, r3
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f000 f93c 	bl	8009428 <USBD_CtlSendData>
        break;
 80091b0:	e00c      	b.n	80091cc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	3304      	adds	r3, #4
 80091b6:	2201      	movs	r2, #1
 80091b8:	4619      	mov	r1, r3
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 f934 	bl	8009428 <USBD_CtlSendData>
        break;
 80091c0:	e004      	b.n	80091cc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80091c2:	6839      	ldr	r1, [r7, #0]
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f000 f8be 	bl	8009346 <USBD_CtlError>
        break;
 80091ca:	bf00      	nop
}
 80091cc:	bf00      	nop
 80091ce:	3708      	adds	r7, #8
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}

080091d4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b082      	sub	sp, #8
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	3b01      	subs	r3, #1
 80091e8:	2b02      	cmp	r3, #2
 80091ea:	d81e      	bhi.n	800922a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	88db      	ldrh	r3, [r3, #6]
 80091f0:	2b02      	cmp	r3, #2
 80091f2:	d004      	beq.n	80091fe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80091f4:	6839      	ldr	r1, [r7, #0]
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 f8a5 	bl	8009346 <USBD_CtlError>
        break;
 80091fc:	e01a      	b.n	8009234 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2201      	movs	r2, #1
 8009202:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800920a:	2b00      	cmp	r3, #0
 800920c:	d005      	beq.n	800921a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	68db      	ldr	r3, [r3, #12]
 8009212:	f043 0202 	orr.w	r2, r3, #2
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	330c      	adds	r3, #12
 800921e:	2202      	movs	r2, #2
 8009220:	4619      	mov	r1, r3
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f000 f900 	bl	8009428 <USBD_CtlSendData>
      break;
 8009228:	e004      	b.n	8009234 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800922a:	6839      	ldr	r1, [r7, #0]
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f000 f88a 	bl	8009346 <USBD_CtlError>
      break;
 8009232:	bf00      	nop
  }
}
 8009234:	bf00      	nop
 8009236:	3708      	adds	r7, #8
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b082      	sub	sp, #8
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
 8009244:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	885b      	ldrh	r3, [r3, #2]
 800924a:	2b01      	cmp	r3, #1
 800924c:	d107      	bne.n	800925e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2201      	movs	r2, #1
 8009252:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f000 f940 	bl	80094dc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800925c:	e013      	b.n	8009286 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	885b      	ldrh	r3, [r3, #2]
 8009262:	2b02      	cmp	r3, #2
 8009264:	d10b      	bne.n	800927e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	889b      	ldrh	r3, [r3, #4]
 800926a:	0a1b      	lsrs	r3, r3, #8
 800926c:	b29b      	uxth	r3, r3
 800926e:	b2da      	uxtb	r2, r3
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f000 f930 	bl	80094dc <USBD_CtlSendStatus>
}
 800927c:	e003      	b.n	8009286 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800927e:	6839      	ldr	r1, [r7, #0]
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 f860 	bl	8009346 <USBD_CtlError>
}
 8009286:	bf00      	nop
 8009288:	3708      	adds	r7, #8
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}

0800928e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800928e:	b580      	push	{r7, lr}
 8009290:	b082      	sub	sp, #8
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
 8009296:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800929e:	b2db      	uxtb	r3, r3
 80092a0:	3b01      	subs	r3, #1
 80092a2:	2b02      	cmp	r3, #2
 80092a4:	d80b      	bhi.n	80092be <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	885b      	ldrh	r3, [r3, #2]
 80092aa:	2b01      	cmp	r3, #1
 80092ac:	d10c      	bne.n	80092c8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2200      	movs	r2, #0
 80092b2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 f910 	bl	80094dc <USBD_CtlSendStatus>
      }
      break;
 80092bc:	e004      	b.n	80092c8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80092be:	6839      	ldr	r1, [r7, #0]
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f000 f840 	bl	8009346 <USBD_CtlError>
      break;
 80092c6:	e000      	b.n	80092ca <USBD_ClrFeature+0x3c>
      break;
 80092c8:	bf00      	nop
  }
}
 80092ca:	bf00      	nop
 80092cc:	3708      	adds	r7, #8
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}

080092d2 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80092d2:	b580      	push	{r7, lr}
 80092d4:	b084      	sub	sp, #16
 80092d6:	af00      	add	r7, sp, #0
 80092d8:	6078      	str	r0, [r7, #4]
 80092da:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	781a      	ldrb	r2, [r3, #0]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	3301      	adds	r3, #1
 80092ec:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	781a      	ldrb	r2, [r3, #0]
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	3301      	adds	r3, #1
 80092fa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80092fc:	68f8      	ldr	r0, [r7, #12]
 80092fe:	f7ff fa40 	bl	8008782 <SWAPBYTE>
 8009302:	4603      	mov	r3, r0
 8009304:	461a      	mov	r2, r3
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	3301      	adds	r3, #1
 800930e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	3301      	adds	r3, #1
 8009314:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009316:	68f8      	ldr	r0, [r7, #12]
 8009318:	f7ff fa33 	bl	8008782 <SWAPBYTE>
 800931c:	4603      	mov	r3, r0
 800931e:	461a      	mov	r2, r3
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	3301      	adds	r3, #1
 8009328:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	3301      	adds	r3, #1
 800932e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009330:	68f8      	ldr	r0, [r7, #12]
 8009332:	f7ff fa26 	bl	8008782 <SWAPBYTE>
 8009336:	4603      	mov	r3, r0
 8009338:	461a      	mov	r2, r3
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	80da      	strh	r2, [r3, #6]
}
 800933e:	bf00      	nop
 8009340:	3710      	adds	r7, #16
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009346:	b580      	push	{r7, lr}
 8009348:	b082      	sub	sp, #8
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
 800934e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009350:	2180      	movs	r1, #128	@ 0x80
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 fd10 	bl	8009d78 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009358:	2100      	movs	r1, #0
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f000 fd0c 	bl	8009d78 <USBD_LL_StallEP>
}
 8009360:	bf00      	nop
 8009362:	3708      	adds	r7, #8
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}

08009368 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b086      	sub	sp, #24
 800936c:	af00      	add	r7, sp, #0
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	60b9      	str	r1, [r7, #8]
 8009372:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009374:	2300      	movs	r3, #0
 8009376:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d036      	beq.n	80093ec <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009382:	6938      	ldr	r0, [r7, #16]
 8009384:	f000 f836 	bl	80093f4 <USBD_GetLen>
 8009388:	4603      	mov	r3, r0
 800938a:	3301      	adds	r3, #1
 800938c:	b29b      	uxth	r3, r3
 800938e:	005b      	lsls	r3, r3, #1
 8009390:	b29a      	uxth	r2, r3
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009396:	7dfb      	ldrb	r3, [r7, #23]
 8009398:	68ba      	ldr	r2, [r7, #8]
 800939a:	4413      	add	r3, r2
 800939c:	687a      	ldr	r2, [r7, #4]
 800939e:	7812      	ldrb	r2, [r2, #0]
 80093a0:	701a      	strb	r2, [r3, #0]
  idx++;
 80093a2:	7dfb      	ldrb	r3, [r7, #23]
 80093a4:	3301      	adds	r3, #1
 80093a6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80093a8:	7dfb      	ldrb	r3, [r7, #23]
 80093aa:	68ba      	ldr	r2, [r7, #8]
 80093ac:	4413      	add	r3, r2
 80093ae:	2203      	movs	r2, #3
 80093b0:	701a      	strb	r2, [r3, #0]
  idx++;
 80093b2:	7dfb      	ldrb	r3, [r7, #23]
 80093b4:	3301      	adds	r3, #1
 80093b6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80093b8:	e013      	b.n	80093e2 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80093ba:	7dfb      	ldrb	r3, [r7, #23]
 80093bc:	68ba      	ldr	r2, [r7, #8]
 80093be:	4413      	add	r3, r2
 80093c0:	693a      	ldr	r2, [r7, #16]
 80093c2:	7812      	ldrb	r2, [r2, #0]
 80093c4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	3301      	adds	r3, #1
 80093ca:	613b      	str	r3, [r7, #16]
    idx++;
 80093cc:	7dfb      	ldrb	r3, [r7, #23]
 80093ce:	3301      	adds	r3, #1
 80093d0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80093d2:	7dfb      	ldrb	r3, [r7, #23]
 80093d4:	68ba      	ldr	r2, [r7, #8]
 80093d6:	4413      	add	r3, r2
 80093d8:	2200      	movs	r2, #0
 80093da:	701a      	strb	r2, [r3, #0]
    idx++;
 80093dc:	7dfb      	ldrb	r3, [r7, #23]
 80093de:	3301      	adds	r3, #1
 80093e0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	781b      	ldrb	r3, [r3, #0]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d1e7      	bne.n	80093ba <USBD_GetString+0x52>
 80093ea:	e000      	b.n	80093ee <USBD_GetString+0x86>
    return;
 80093ec:	bf00      	nop
  }
}
 80093ee:	3718      	adds	r7, #24
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bd80      	pop	{r7, pc}

080093f4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b085      	sub	sp, #20
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80093fc:	2300      	movs	r3, #0
 80093fe:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009404:	e005      	b.n	8009412 <USBD_GetLen+0x1e>
  {
    len++;
 8009406:	7bfb      	ldrb	r3, [r7, #15]
 8009408:	3301      	adds	r3, #1
 800940a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	3301      	adds	r3, #1
 8009410:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	781b      	ldrb	r3, [r3, #0]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d1f5      	bne.n	8009406 <USBD_GetLen+0x12>
  }

  return len;
 800941a:	7bfb      	ldrb	r3, [r7, #15]
}
 800941c:	4618      	mov	r0, r3
 800941e:	3714      	adds	r7, #20
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr

08009428 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b084      	sub	sp, #16
 800942c:	af00      	add	r7, sp, #0
 800942e:	60f8      	str	r0, [r7, #12]
 8009430:	60b9      	str	r1, [r7, #8]
 8009432:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2202      	movs	r2, #2
 8009438:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	687a      	ldr	r2, [r7, #4]
 8009440:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	687a      	ldr	r2, [r7, #4]
 8009446:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	68ba      	ldr	r2, [r7, #8]
 800944c:	2100      	movs	r1, #0
 800944e:	68f8      	ldr	r0, [r7, #12]
 8009450:	f000 fd1b 	bl	8009e8a <USBD_LL_Transmit>

  return USBD_OK;
 8009454:	2300      	movs	r3, #0
}
 8009456:	4618      	mov	r0, r3
 8009458:	3710      	adds	r7, #16
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800945e:	b580      	push	{r7, lr}
 8009460:	b084      	sub	sp, #16
 8009462:	af00      	add	r7, sp, #0
 8009464:	60f8      	str	r0, [r7, #12]
 8009466:	60b9      	str	r1, [r7, #8]
 8009468:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	68ba      	ldr	r2, [r7, #8]
 800946e:	2100      	movs	r1, #0
 8009470:	68f8      	ldr	r0, [r7, #12]
 8009472:	f000 fd0a 	bl	8009e8a <USBD_LL_Transmit>

  return USBD_OK;
 8009476:	2300      	movs	r3, #0
}
 8009478:	4618      	mov	r0, r3
 800947a:	3710      	adds	r7, #16
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b084      	sub	sp, #16
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	2203      	movs	r2, #3
 8009490:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	687a      	ldr	r2, [r7, #4]
 8009498:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	687a      	ldr	r2, [r7, #4]
 80094a0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	68ba      	ldr	r2, [r7, #8]
 80094a8:	2100      	movs	r1, #0
 80094aa:	68f8      	ldr	r0, [r7, #12]
 80094ac:	f000 fd0e 	bl	8009ecc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80094b0:	2300      	movs	r3, #0
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3710      	adds	r7, #16
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}

080094ba <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80094ba:	b580      	push	{r7, lr}
 80094bc:	b084      	sub	sp, #16
 80094be:	af00      	add	r7, sp, #0
 80094c0:	60f8      	str	r0, [r7, #12]
 80094c2:	60b9      	str	r1, [r7, #8]
 80094c4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	68ba      	ldr	r2, [r7, #8]
 80094ca:	2100      	movs	r1, #0
 80094cc:	68f8      	ldr	r0, [r7, #12]
 80094ce:	f000 fcfd 	bl	8009ecc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80094d2:	2300      	movs	r3, #0
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	3710      	adds	r7, #16
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}

080094dc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b082      	sub	sp, #8
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2204      	movs	r2, #4
 80094e8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80094ec:	2300      	movs	r3, #0
 80094ee:	2200      	movs	r2, #0
 80094f0:	2100      	movs	r1, #0
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f000 fcc9 	bl	8009e8a <USBD_LL_Transmit>

  return USBD_OK;
 80094f8:	2300      	movs	r3, #0
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	3708      	adds	r7, #8
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}

08009502 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009502:	b580      	push	{r7, lr}
 8009504:	b082      	sub	sp, #8
 8009506:	af00      	add	r7, sp, #0
 8009508:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2205      	movs	r2, #5
 800950e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009512:	2300      	movs	r3, #0
 8009514:	2200      	movs	r2, #0
 8009516:	2100      	movs	r1, #0
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f000 fcd7 	bl	8009ecc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800951e:	2300      	movs	r3, #0
}
 8009520:	4618      	mov	r0, r3
 8009522:	3708      	adds	r7, #8
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}

08009528 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800952c:	2200      	movs	r2, #0
 800952e:	4912      	ldr	r1, [pc, #72]	@ (8009578 <MX_USB_DEVICE_Init+0x50>)
 8009530:	4812      	ldr	r0, [pc, #72]	@ (800957c <MX_USB_DEVICE_Init+0x54>)
 8009532:	f7fe fd03 	bl	8007f3c <USBD_Init>
 8009536:	4603      	mov	r3, r0
 8009538:	2b00      	cmp	r3, #0
 800953a:	d001      	beq.n	8009540 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800953c:	f7f7 f99a 	bl	8000874 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009540:	490f      	ldr	r1, [pc, #60]	@ (8009580 <MX_USB_DEVICE_Init+0x58>)
 8009542:	480e      	ldr	r0, [pc, #56]	@ (800957c <MX_USB_DEVICE_Init+0x54>)
 8009544:	f7fe fd2a 	bl	8007f9c <USBD_RegisterClass>
 8009548:	4603      	mov	r3, r0
 800954a:	2b00      	cmp	r3, #0
 800954c:	d001      	beq.n	8009552 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800954e:	f7f7 f991 	bl	8000874 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009552:	490c      	ldr	r1, [pc, #48]	@ (8009584 <MX_USB_DEVICE_Init+0x5c>)
 8009554:	4809      	ldr	r0, [pc, #36]	@ (800957c <MX_USB_DEVICE_Init+0x54>)
 8009556:	f7fe fc21 	bl	8007d9c <USBD_CDC_RegisterInterface>
 800955a:	4603      	mov	r3, r0
 800955c:	2b00      	cmp	r3, #0
 800955e:	d001      	beq.n	8009564 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009560:	f7f7 f988 	bl	8000874 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009564:	4805      	ldr	r0, [pc, #20]	@ (800957c <MX_USB_DEVICE_Init+0x54>)
 8009566:	f7fe fd4f 	bl	8008008 <USBD_Start>
 800956a:	4603      	mov	r3, r0
 800956c:	2b00      	cmp	r3, #0
 800956e:	d001      	beq.n	8009574 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009570:	f7f7 f980 	bl	8000874 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009574:	bf00      	nop
 8009576:	bd80      	pop	{r7, pc}
 8009578:	200000ac 	.word	0x200000ac
 800957c:	20001fe4 	.word	0x20001fe4
 8009580:	20000018 	.word	0x20000018
 8009584:	20000098 	.word	0x20000098

08009588 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800958c:	2200      	movs	r2, #0
 800958e:	4905      	ldr	r1, [pc, #20]	@ (80095a4 <CDC_Init_FS+0x1c>)
 8009590:	4805      	ldr	r0, [pc, #20]	@ (80095a8 <CDC_Init_FS+0x20>)
 8009592:	f7fe fc1d 	bl	8007dd0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009596:	4905      	ldr	r1, [pc, #20]	@ (80095ac <CDC_Init_FS+0x24>)
 8009598:	4803      	ldr	r0, [pc, #12]	@ (80095a8 <CDC_Init_FS+0x20>)
 800959a:	f7fe fc3b 	bl	8007e14 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800959e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	bd80      	pop	{r7, pc}
 80095a4:	20002ac0 	.word	0x20002ac0
 80095a8:	20001fe4 	.word	0x20001fe4
 80095ac:	200022c0 	.word	0x200022c0

080095b0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80095b0:	b480      	push	{r7}
 80095b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80095b4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	46bd      	mov	sp, r7
 80095ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095be:	4770      	bx	lr

080095c0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80095c0:	b480      	push	{r7}
 80095c2:	b083      	sub	sp, #12
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	4603      	mov	r3, r0
 80095c8:	6039      	str	r1, [r7, #0]
 80095ca:	71fb      	strb	r3, [r7, #7]
 80095cc:	4613      	mov	r3, r2
 80095ce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80095d0:	79fb      	ldrb	r3, [r7, #7]
 80095d2:	2b23      	cmp	r3, #35	@ 0x23
 80095d4:	d84a      	bhi.n	800966c <CDC_Control_FS+0xac>
 80095d6:	a201      	add	r2, pc, #4	@ (adr r2, 80095dc <CDC_Control_FS+0x1c>)
 80095d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095dc:	0800966d 	.word	0x0800966d
 80095e0:	0800966d 	.word	0x0800966d
 80095e4:	0800966d 	.word	0x0800966d
 80095e8:	0800966d 	.word	0x0800966d
 80095ec:	0800966d 	.word	0x0800966d
 80095f0:	0800966d 	.word	0x0800966d
 80095f4:	0800966d 	.word	0x0800966d
 80095f8:	0800966d 	.word	0x0800966d
 80095fc:	0800966d 	.word	0x0800966d
 8009600:	0800966d 	.word	0x0800966d
 8009604:	0800966d 	.word	0x0800966d
 8009608:	0800966d 	.word	0x0800966d
 800960c:	0800966d 	.word	0x0800966d
 8009610:	0800966d 	.word	0x0800966d
 8009614:	0800966d 	.word	0x0800966d
 8009618:	0800966d 	.word	0x0800966d
 800961c:	0800966d 	.word	0x0800966d
 8009620:	0800966d 	.word	0x0800966d
 8009624:	0800966d 	.word	0x0800966d
 8009628:	0800966d 	.word	0x0800966d
 800962c:	0800966d 	.word	0x0800966d
 8009630:	0800966d 	.word	0x0800966d
 8009634:	0800966d 	.word	0x0800966d
 8009638:	0800966d 	.word	0x0800966d
 800963c:	0800966d 	.word	0x0800966d
 8009640:	0800966d 	.word	0x0800966d
 8009644:	0800966d 	.word	0x0800966d
 8009648:	0800966d 	.word	0x0800966d
 800964c:	0800966d 	.word	0x0800966d
 8009650:	0800966d 	.word	0x0800966d
 8009654:	0800966d 	.word	0x0800966d
 8009658:	0800966d 	.word	0x0800966d
 800965c:	0800966d 	.word	0x0800966d
 8009660:	0800966d 	.word	0x0800966d
 8009664:	0800966d 	.word	0x0800966d
 8009668:	0800966d 	.word	0x0800966d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800966c:	bf00      	nop
  }

  return (USBD_OK);
 800966e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009670:	4618      	mov	r0, r3
 8009672:	370c      	adds	r7, #12
 8009674:	46bd      	mov	sp, r7
 8009676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967a:	4770      	bx	lr

0800967c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b082      	sub	sp, #8
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
 8009684:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USB_CdcRxBuffer_FS_cnt = *Len;
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	4a0a      	ldr	r2, [pc, #40]	@ (80096b4 <CDC_Receive_FS+0x38>)
 800968c:	6013      	str	r3, [r2, #0]
  strncpy(USB_CdcRxBuffer_FS, Buf, *Len);
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	461a      	mov	r2, r3
 8009694:	6879      	ldr	r1, [r7, #4]
 8009696:	4808      	ldr	r0, [pc, #32]	@ (80096b8 <CDC_Receive_FS+0x3c>)
 8009698:	f000 fde1 	bl	800a25e <strncpy>

  // memcpy((uint8_t *) USB_CdcRxBuffer_FS, (uint8_t *) Buf, sizeof(*Len));

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800969c:	6879      	ldr	r1, [r7, #4]
 800969e:	4807      	ldr	r0, [pc, #28]	@ (80096bc <CDC_Receive_FS+0x40>)
 80096a0:	f7fe fbb8 	bl	8007e14 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80096a4:	4805      	ldr	r0, [pc, #20]	@ (80096bc <CDC_Receive_FS+0x40>)
 80096a6:	f7fe fc13 	bl	8007ed0 <USBD_CDC_ReceivePacket>

  return (USBD_OK);
 80096aa:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3708      	adds	r7, #8
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}
 80096b4:	200017f0 	.word	0x200017f0
 80096b8:	200015f0 	.word	0x200015f0
 80096bc:	20001fe4 	.word	0x20001fe4

080096c0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b086      	sub	sp, #24
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	460b      	mov	r3, r1
 80096ca:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80096cc:	2300      	movs	r3, #0
 80096ce:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 7 */
  uint32_t startTick = HAL_GetTick();
 80096d0:	f7f8 f824 	bl	800171c <HAL_GetTick>
 80096d4:	6138      	str	r0, [r7, #16]
  uint32_t TIMEOUT_VALUE = 1U;
 80096d6:	2301      	movs	r3, #1
 80096d8:	60fb      	str	r3, [r7, #12]

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80096da:	4b10      	ldr	r3, [pc, #64]	@ (800971c <CDC_Transmit_FS+0x5c>)
 80096dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80096e0:	60bb      	str	r3, [r7, #8]
  #if 1
  if (hcdc == NULL)
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d101      	bne.n	80096ec <CDC_Transmit_FS+0x2c>
  {
    return USBD_FAIL;
 80096e8:	2303      	movs	r3, #3
 80096ea:	e012      	b.n	8009712 <CDC_Transmit_FS+0x52>
  }

  if (hcdc->TxState != 0)
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d001      	beq.n	80096fa <CDC_Transmit_FS+0x3a>
  {
      return USBD_BUSY;
 80096f6:	2301      	movs	r3, #1
 80096f8:	e00b      	b.n	8009712 <CDC_Transmit_FS+0x52>
  //       return USBD_BUSY;
  //   }
  // }
  #endif
  
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80096fa:	887b      	ldrh	r3, [r7, #2]
 80096fc:	461a      	mov	r2, r3
 80096fe:	6879      	ldr	r1, [r7, #4]
 8009700:	4806      	ldr	r0, [pc, #24]	@ (800971c <CDC_Transmit_FS+0x5c>)
 8009702:	f7fe fb65 	bl	8007dd0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009706:	4805      	ldr	r0, [pc, #20]	@ (800971c <CDC_Transmit_FS+0x5c>)
 8009708:	f7fe fba2 	bl	8007e50 <USBD_CDC_TransmitPacket>
 800970c:	4603      	mov	r3, r0
 800970e:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END 7 */
  return result;
 8009710:	7dfb      	ldrb	r3, [r7, #23]
}
 8009712:	4618      	mov	r0, r3
 8009714:	3718      	adds	r7, #24
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}
 800971a:	bf00      	nop
 800971c:	20001fe4 	.word	0x20001fe4

08009720 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009720:	b480      	push	{r7}
 8009722:	b087      	sub	sp, #28
 8009724:	af00      	add	r7, sp, #0
 8009726:	60f8      	str	r0, [r7, #12]
 8009728:	60b9      	str	r1, [r7, #8]
 800972a:	4613      	mov	r3, r2
 800972c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800972e:	2300      	movs	r3, #0
 8009730:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009732:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009736:	4618      	mov	r0, r3
 8009738:	371c      	adds	r7, #28
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr
	...

08009744 <CDC_Transmit_Is_Busy>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
uint8_t CDC_Transmit_Is_Busy(void){
 8009744:	b480      	push	{r7}
 8009746:	b083      	sub	sp, #12
 8009748:	af00      	add	r7, sp, #0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800974a:	4b09      	ldr	r3, [pc, #36]	@ (8009770 <CDC_Transmit_Is_Busy+0x2c>)
 800974c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009750:	607b      	str	r3, [r7, #4]
  if (hcdc->TxState != 0)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009758:	2b00      	cmp	r3, #0
 800975a:	d001      	beq.n	8009760 <CDC_Transmit_Is_Busy+0x1c>
    return USBD_BUSY;
 800975c:	2301      	movs	r3, #1
 800975e:	e000      	b.n	8009762 <CDC_Transmit_Is_Busy+0x1e>
  else
    return USBD_OK;
 8009760:	2300      	movs	r3, #0
}
 8009762:	4618      	mov	r0, r3
 8009764:	370c      	adds	r7, #12
 8009766:	46bd      	mov	sp, r7
 8009768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976c:	4770      	bx	lr
 800976e:	bf00      	nop
 8009770:	20001fe4 	.word	0x20001fe4

08009774 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009774:	b480      	push	{r7}
 8009776:	b083      	sub	sp, #12
 8009778:	af00      	add	r7, sp, #0
 800977a:	4603      	mov	r3, r0
 800977c:	6039      	str	r1, [r7, #0]
 800977e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	2212      	movs	r2, #18
 8009784:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009786:	4b03      	ldr	r3, [pc, #12]	@ (8009794 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009788:	4618      	mov	r0, r3
 800978a:	370c      	adds	r7, #12
 800978c:	46bd      	mov	sp, r7
 800978e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009792:	4770      	bx	lr
 8009794:	200000c8 	.word	0x200000c8

08009798 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009798:	b480      	push	{r7}
 800979a:	b083      	sub	sp, #12
 800979c:	af00      	add	r7, sp, #0
 800979e:	4603      	mov	r3, r0
 80097a0:	6039      	str	r1, [r7, #0]
 80097a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	2204      	movs	r2, #4
 80097a8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80097aa:	4b03      	ldr	r3, [pc, #12]	@ (80097b8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	370c      	adds	r7, #12
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr
 80097b8:	200000dc 	.word	0x200000dc

080097bc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	4603      	mov	r3, r0
 80097c4:	6039      	str	r1, [r7, #0]
 80097c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80097c8:	79fb      	ldrb	r3, [r7, #7]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d105      	bne.n	80097da <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80097ce:	683a      	ldr	r2, [r7, #0]
 80097d0:	4907      	ldr	r1, [pc, #28]	@ (80097f0 <USBD_FS_ProductStrDescriptor+0x34>)
 80097d2:	4808      	ldr	r0, [pc, #32]	@ (80097f4 <USBD_FS_ProductStrDescriptor+0x38>)
 80097d4:	f7ff fdc8 	bl	8009368 <USBD_GetString>
 80097d8:	e004      	b.n	80097e4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80097da:	683a      	ldr	r2, [r7, #0]
 80097dc:	4904      	ldr	r1, [pc, #16]	@ (80097f0 <USBD_FS_ProductStrDescriptor+0x34>)
 80097de:	4805      	ldr	r0, [pc, #20]	@ (80097f4 <USBD_FS_ProductStrDescriptor+0x38>)
 80097e0:	f7ff fdc2 	bl	8009368 <USBD_GetString>
  }
  return USBD_StrDesc;
 80097e4:	4b02      	ldr	r3, [pc, #8]	@ (80097f0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3708      	adds	r7, #8
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}
 80097ee:	bf00      	nop
 80097f0:	200032c0 	.word	0x200032c0
 80097f4:	0800b294 	.word	0x0800b294

080097f8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	4603      	mov	r3, r0
 8009800:	6039      	str	r1, [r7, #0]
 8009802:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009804:	683a      	ldr	r2, [r7, #0]
 8009806:	4904      	ldr	r1, [pc, #16]	@ (8009818 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009808:	4804      	ldr	r0, [pc, #16]	@ (800981c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800980a:	f7ff fdad 	bl	8009368 <USBD_GetString>
  return USBD_StrDesc;
 800980e:	4b02      	ldr	r3, [pc, #8]	@ (8009818 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009810:	4618      	mov	r0, r3
 8009812:	3708      	adds	r7, #8
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}
 8009818:	200032c0 	.word	0x200032c0
 800981c:	0800b2ac 	.word	0x0800b2ac

08009820 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b082      	sub	sp, #8
 8009824:	af00      	add	r7, sp, #0
 8009826:	4603      	mov	r3, r0
 8009828:	6039      	str	r1, [r7, #0]
 800982a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	221a      	movs	r2, #26
 8009830:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009832:	f000 f843 	bl	80098bc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009836:	4b02      	ldr	r3, [pc, #8]	@ (8009840 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009838:	4618      	mov	r0, r3
 800983a:	3708      	adds	r7, #8
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}
 8009840:	200000e0 	.word	0x200000e0

08009844 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b082      	sub	sp, #8
 8009848:	af00      	add	r7, sp, #0
 800984a:	4603      	mov	r3, r0
 800984c:	6039      	str	r1, [r7, #0]
 800984e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009850:	79fb      	ldrb	r3, [r7, #7]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d105      	bne.n	8009862 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009856:	683a      	ldr	r2, [r7, #0]
 8009858:	4907      	ldr	r1, [pc, #28]	@ (8009878 <USBD_FS_ConfigStrDescriptor+0x34>)
 800985a:	4808      	ldr	r0, [pc, #32]	@ (800987c <USBD_FS_ConfigStrDescriptor+0x38>)
 800985c:	f7ff fd84 	bl	8009368 <USBD_GetString>
 8009860:	e004      	b.n	800986c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009862:	683a      	ldr	r2, [r7, #0]
 8009864:	4904      	ldr	r1, [pc, #16]	@ (8009878 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009866:	4805      	ldr	r0, [pc, #20]	@ (800987c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009868:	f7ff fd7e 	bl	8009368 <USBD_GetString>
  }
  return USBD_StrDesc;
 800986c:	4b02      	ldr	r3, [pc, #8]	@ (8009878 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800986e:	4618      	mov	r0, r3
 8009870:	3708      	adds	r7, #8
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	200032c0 	.word	0x200032c0
 800987c:	0800b2c0 	.word	0x0800b2c0

08009880 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b082      	sub	sp, #8
 8009884:	af00      	add	r7, sp, #0
 8009886:	4603      	mov	r3, r0
 8009888:	6039      	str	r1, [r7, #0]
 800988a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800988c:	79fb      	ldrb	r3, [r7, #7]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d105      	bne.n	800989e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009892:	683a      	ldr	r2, [r7, #0]
 8009894:	4907      	ldr	r1, [pc, #28]	@ (80098b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009896:	4808      	ldr	r0, [pc, #32]	@ (80098b8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009898:	f7ff fd66 	bl	8009368 <USBD_GetString>
 800989c:	e004      	b.n	80098a8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800989e:	683a      	ldr	r2, [r7, #0]
 80098a0:	4904      	ldr	r1, [pc, #16]	@ (80098b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80098a2:	4805      	ldr	r0, [pc, #20]	@ (80098b8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80098a4:	f7ff fd60 	bl	8009368 <USBD_GetString>
  }
  return USBD_StrDesc;
 80098a8:	4b02      	ldr	r3, [pc, #8]	@ (80098b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3708      	adds	r7, #8
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	200032c0 	.word	0x200032c0
 80098b8:	0800b2cc 	.word	0x0800b2cc

080098bc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b084      	sub	sp, #16
 80098c0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80098c2:	4b0f      	ldr	r3, [pc, #60]	@ (8009900 <Get_SerialNum+0x44>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80098c8:	4b0e      	ldr	r3, [pc, #56]	@ (8009904 <Get_SerialNum+0x48>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80098ce:	4b0e      	ldr	r3, [pc, #56]	@ (8009908 <Get_SerialNum+0x4c>)
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80098d4:	68fa      	ldr	r2, [r7, #12]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	4413      	add	r3, r2
 80098da:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d009      	beq.n	80098f6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80098e2:	2208      	movs	r2, #8
 80098e4:	4909      	ldr	r1, [pc, #36]	@ (800990c <Get_SerialNum+0x50>)
 80098e6:	68f8      	ldr	r0, [r7, #12]
 80098e8:	f000 f814 	bl	8009914 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80098ec:	2204      	movs	r2, #4
 80098ee:	4908      	ldr	r1, [pc, #32]	@ (8009910 <Get_SerialNum+0x54>)
 80098f0:	68b8      	ldr	r0, [r7, #8]
 80098f2:	f000 f80f 	bl	8009914 <IntToUnicode>
  }
}
 80098f6:	bf00      	nop
 80098f8:	3710      	adds	r7, #16
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
 80098fe:	bf00      	nop
 8009900:	1fff7a10 	.word	0x1fff7a10
 8009904:	1fff7a14 	.word	0x1fff7a14
 8009908:	1fff7a18 	.word	0x1fff7a18
 800990c:	200000e2 	.word	0x200000e2
 8009910:	200000f2 	.word	0x200000f2

08009914 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009914:	b480      	push	{r7}
 8009916:	b087      	sub	sp, #28
 8009918:	af00      	add	r7, sp, #0
 800991a:	60f8      	str	r0, [r7, #12]
 800991c:	60b9      	str	r1, [r7, #8]
 800991e:	4613      	mov	r3, r2
 8009920:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009922:	2300      	movs	r3, #0
 8009924:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009926:	2300      	movs	r3, #0
 8009928:	75fb      	strb	r3, [r7, #23]
 800992a:	e027      	b.n	800997c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	0f1b      	lsrs	r3, r3, #28
 8009930:	2b09      	cmp	r3, #9
 8009932:	d80b      	bhi.n	800994c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	0f1b      	lsrs	r3, r3, #28
 8009938:	b2da      	uxtb	r2, r3
 800993a:	7dfb      	ldrb	r3, [r7, #23]
 800993c:	005b      	lsls	r3, r3, #1
 800993e:	4619      	mov	r1, r3
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	440b      	add	r3, r1
 8009944:	3230      	adds	r2, #48	@ 0x30
 8009946:	b2d2      	uxtb	r2, r2
 8009948:	701a      	strb	r2, [r3, #0]
 800994a:	e00a      	b.n	8009962 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	0f1b      	lsrs	r3, r3, #28
 8009950:	b2da      	uxtb	r2, r3
 8009952:	7dfb      	ldrb	r3, [r7, #23]
 8009954:	005b      	lsls	r3, r3, #1
 8009956:	4619      	mov	r1, r3
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	440b      	add	r3, r1
 800995c:	3237      	adds	r2, #55	@ 0x37
 800995e:	b2d2      	uxtb	r2, r2
 8009960:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	011b      	lsls	r3, r3, #4
 8009966:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009968:	7dfb      	ldrb	r3, [r7, #23]
 800996a:	005b      	lsls	r3, r3, #1
 800996c:	3301      	adds	r3, #1
 800996e:	68ba      	ldr	r2, [r7, #8]
 8009970:	4413      	add	r3, r2
 8009972:	2200      	movs	r2, #0
 8009974:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009976:	7dfb      	ldrb	r3, [r7, #23]
 8009978:	3301      	adds	r3, #1
 800997a:	75fb      	strb	r3, [r7, #23]
 800997c:	7dfa      	ldrb	r2, [r7, #23]
 800997e:	79fb      	ldrb	r3, [r7, #7]
 8009980:	429a      	cmp	r2, r3
 8009982:	d3d3      	bcc.n	800992c <IntToUnicode+0x18>
  }
}
 8009984:	bf00      	nop
 8009986:	bf00      	nop
 8009988:	371c      	adds	r7, #28
 800998a:	46bd      	mov	sp, r7
 800998c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009990:	4770      	bx	lr
	...

08009994 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b08a      	sub	sp, #40	@ 0x28
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800999c:	f107 0314 	add.w	r3, r7, #20
 80099a0:	2200      	movs	r2, #0
 80099a2:	601a      	str	r2, [r3, #0]
 80099a4:	605a      	str	r2, [r3, #4]
 80099a6:	609a      	str	r2, [r3, #8]
 80099a8:	60da      	str	r2, [r3, #12]
 80099aa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80099b4:	d13a      	bne.n	8009a2c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80099b6:	2300      	movs	r3, #0
 80099b8:	613b      	str	r3, [r7, #16]
 80099ba:	4b1e      	ldr	r3, [pc, #120]	@ (8009a34 <HAL_PCD_MspInit+0xa0>)
 80099bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099be:	4a1d      	ldr	r2, [pc, #116]	@ (8009a34 <HAL_PCD_MspInit+0xa0>)
 80099c0:	f043 0301 	orr.w	r3, r3, #1
 80099c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80099c6:	4b1b      	ldr	r3, [pc, #108]	@ (8009a34 <HAL_PCD_MspInit+0xa0>)
 80099c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099ca:	f003 0301 	and.w	r3, r3, #1
 80099ce:	613b      	str	r3, [r7, #16]
 80099d0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA8     ------> USB_OTG_FS_SOF
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80099d2:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80099d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80099d8:	2302      	movs	r3, #2
 80099da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099dc:	2300      	movs	r3, #0
 80099de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80099e0:	2303      	movs	r3, #3
 80099e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80099e4:	230a      	movs	r3, #10
 80099e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80099e8:	f107 0314 	add.w	r3, r7, #20
 80099ec:	4619      	mov	r1, r3
 80099ee:	4812      	ldr	r0, [pc, #72]	@ (8009a38 <HAL_PCD_MspInit+0xa4>)
 80099f0:	f7f8 fbf2 	bl	80021d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80099f4:	4b0f      	ldr	r3, [pc, #60]	@ (8009a34 <HAL_PCD_MspInit+0xa0>)
 80099f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099f8:	4a0e      	ldr	r2, [pc, #56]	@ (8009a34 <HAL_PCD_MspInit+0xa0>)
 80099fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099fe:	6353      	str	r3, [r2, #52]	@ 0x34
 8009a00:	2300      	movs	r3, #0
 8009a02:	60fb      	str	r3, [r7, #12]
 8009a04:	4b0b      	ldr	r3, [pc, #44]	@ (8009a34 <HAL_PCD_MspInit+0xa0>)
 8009a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a08:	4a0a      	ldr	r2, [pc, #40]	@ (8009a34 <HAL_PCD_MspInit+0xa0>)
 8009a0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009a0e:	6453      	str	r3, [r2, #68]	@ 0x44
 8009a10:	4b08      	ldr	r3, [pc, #32]	@ (8009a34 <HAL_PCD_MspInit+0xa0>)
 8009a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a18:	60fb      	str	r3, [r7, #12]
 8009a1a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	2100      	movs	r1, #0
 8009a20:	2043      	movs	r0, #67	@ 0x43
 8009a22:	f7f7 ff9c 	bl	800195e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009a26:	2043      	movs	r0, #67	@ 0x43
 8009a28:	f7f7 ffb5 	bl	8001996 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009a2c:	bf00      	nop
 8009a2e:	3728      	adds	r7, #40	@ 0x28
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bd80      	pop	{r7, pc}
 8009a34:	40023800 	.word	0x40023800
 8009a38:	40020000 	.word	0x40020000

08009a3c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b082      	sub	sp, #8
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009a50:	4619      	mov	r1, r3
 8009a52:	4610      	mov	r0, r2
 8009a54:	f7fe fb25 	bl	80080a2 <USBD_LL_SetupStage>
}
 8009a58:	bf00      	nop
 8009a5a:	3708      	adds	r7, #8
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
 8009a68:	460b      	mov	r3, r1
 8009a6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009a72:	78fa      	ldrb	r2, [r7, #3]
 8009a74:	6879      	ldr	r1, [r7, #4]
 8009a76:	4613      	mov	r3, r2
 8009a78:	00db      	lsls	r3, r3, #3
 8009a7a:	4413      	add	r3, r2
 8009a7c:	009b      	lsls	r3, r3, #2
 8009a7e:	440b      	add	r3, r1
 8009a80:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009a84:	681a      	ldr	r2, [r3, #0]
 8009a86:	78fb      	ldrb	r3, [r7, #3]
 8009a88:	4619      	mov	r1, r3
 8009a8a:	f7fe fb5f 	bl	800814c <USBD_LL_DataOutStage>
}
 8009a8e:	bf00      	nop
 8009a90:	3708      	adds	r7, #8
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}

08009a96 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a96:	b580      	push	{r7, lr}
 8009a98:	b082      	sub	sp, #8
 8009a9a:	af00      	add	r7, sp, #0
 8009a9c:	6078      	str	r0, [r7, #4]
 8009a9e:	460b      	mov	r3, r1
 8009aa0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009aa8:	78fa      	ldrb	r2, [r7, #3]
 8009aaa:	6879      	ldr	r1, [r7, #4]
 8009aac:	4613      	mov	r3, r2
 8009aae:	00db      	lsls	r3, r3, #3
 8009ab0:	4413      	add	r3, r2
 8009ab2:	009b      	lsls	r3, r3, #2
 8009ab4:	440b      	add	r3, r1
 8009ab6:	3320      	adds	r3, #32
 8009ab8:	681a      	ldr	r2, [r3, #0]
 8009aba:	78fb      	ldrb	r3, [r7, #3]
 8009abc:	4619      	mov	r1, r3
 8009abe:	f7fe fbf8 	bl	80082b2 <USBD_LL_DataInStage>
}
 8009ac2:	bf00      	nop
 8009ac4:	3708      	adds	r7, #8
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}

08009aca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b082      	sub	sp, #8
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f7fe fd32 	bl	8008542 <USBD_LL_SOF>
}
 8009ade:	bf00      	nop
 8009ae0:	3708      	adds	r7, #8
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}

08009ae6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ae6:	b580      	push	{r7, lr}
 8009ae8:	b084      	sub	sp, #16
 8009aea:	af00      	add	r7, sp, #0
 8009aec:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009aee:	2301      	movs	r3, #1
 8009af0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	79db      	ldrb	r3, [r3, #7]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d102      	bne.n	8009b00 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009afa:	2300      	movs	r3, #0
 8009afc:	73fb      	strb	r3, [r7, #15]
 8009afe:	e008      	b.n	8009b12 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	79db      	ldrb	r3, [r3, #7]
 8009b04:	2b02      	cmp	r3, #2
 8009b06:	d102      	bne.n	8009b0e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009b08:	2301      	movs	r3, #1
 8009b0a:	73fb      	strb	r3, [r7, #15]
 8009b0c:	e001      	b.n	8009b12 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009b0e:	f7f6 feb1 	bl	8000874 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b18:	7bfa      	ldrb	r2, [r7, #15]
 8009b1a:	4611      	mov	r1, r2
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f7fe fccc 	bl	80084ba <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b28:	4618      	mov	r0, r3
 8009b2a:	f7fe fc74 	bl	8008416 <USBD_LL_Reset>
}
 8009b2e:	bf00      	nop
 8009b30:	3710      	adds	r7, #16
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}
	...

08009b38 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b082      	sub	sp, #8
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7fe fcc7 	bl	80084da <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	687a      	ldr	r2, [r7, #4]
 8009b58:	6812      	ldr	r2, [r2, #0]
 8009b5a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009b5e:	f043 0301 	orr.w	r3, r3, #1
 8009b62:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	7adb      	ldrb	r3, [r3, #11]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d005      	beq.n	8009b78 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009b6c:	4b04      	ldr	r3, [pc, #16]	@ (8009b80 <HAL_PCD_SuspendCallback+0x48>)
 8009b6e:	691b      	ldr	r3, [r3, #16]
 8009b70:	4a03      	ldr	r2, [pc, #12]	@ (8009b80 <HAL_PCD_SuspendCallback+0x48>)
 8009b72:	f043 0306 	orr.w	r3, r3, #6
 8009b76:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009b78:	bf00      	nop
 8009b7a:	3708      	adds	r7, #8
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}
 8009b80:	e000ed00 	.word	0xe000ed00

08009b84 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b082      	sub	sp, #8
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b92:	4618      	mov	r0, r3
 8009b94:	f7fe fcbd 	bl	8008512 <USBD_LL_Resume>
}
 8009b98:	bf00      	nop
 8009b9a:	3708      	adds	r7, #8
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	460b      	mov	r3, r1
 8009baa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009bb2:	78fa      	ldrb	r2, [r7, #3]
 8009bb4:	4611      	mov	r1, r2
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	f7fe fd15 	bl	80085e6 <USBD_LL_IsoOUTIncomplete>
}
 8009bbc:	bf00      	nop
 8009bbe:	3708      	adds	r7, #8
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}

08009bc4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b082      	sub	sp, #8
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
 8009bcc:	460b      	mov	r3, r1
 8009bce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009bd6:	78fa      	ldrb	r2, [r7, #3]
 8009bd8:	4611      	mov	r1, r2
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f7fe fcd1 	bl	8008582 <USBD_LL_IsoINIncomplete>
}
 8009be0:	bf00      	nop
 8009be2:	3708      	adds	r7, #8
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b082      	sub	sp, #8
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f7fe fd27 	bl	800864a <USBD_LL_DevConnected>
}
 8009bfc:	bf00      	nop
 8009bfe:	3708      	adds	r7, #8
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b082      	sub	sp, #8
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009c12:	4618      	mov	r0, r3
 8009c14:	f7fe fd24 	bl	8008660 <USBD_LL_DevDisconnected>
}
 8009c18:	bf00      	nop
 8009c1a:	3708      	adds	r7, #8
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd80      	pop	{r7, pc}

08009c20 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b082      	sub	sp, #8
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	781b      	ldrb	r3, [r3, #0]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d13c      	bne.n	8009caa <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009c30:	4a20      	ldr	r2, [pc, #128]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	4a1e      	ldr	r2, [pc, #120]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c3c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009c40:	4b1c      	ldr	r3, [pc, #112]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c42:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009c46:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009c48:	4b1a      	ldr	r3, [pc, #104]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c4a:	2204      	movs	r2, #4
 8009c4c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009c4e:	4b19      	ldr	r3, [pc, #100]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c50:	2202      	movs	r2, #2
 8009c52:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009c54:	4b17      	ldr	r3, [pc, #92]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c56:	2200      	movs	r2, #0
 8009c58:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009c5a:	4b16      	ldr	r3, [pc, #88]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c5c:	2202      	movs	r2, #2
 8009c5e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8009c60:	4b14      	ldr	r3, [pc, #80]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c62:	2201      	movs	r2, #1
 8009c64:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009c66:	4b13      	ldr	r3, [pc, #76]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c68:	2200      	movs	r2, #0
 8009c6a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009c6c:	4b11      	ldr	r3, [pc, #68]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c6e:	2200      	movs	r2, #0
 8009c70:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009c72:	4b10      	ldr	r3, [pc, #64]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c74:	2200      	movs	r2, #0
 8009c76:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009c78:	4b0e      	ldr	r3, [pc, #56]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009c7e:	480d      	ldr	r0, [pc, #52]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c80:	f7f8 fc89 	bl	8002596 <HAL_PCD_Init>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d001      	beq.n	8009c8e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009c8a:	f7f6 fdf3 	bl	8000874 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009c8e:	2180      	movs	r1, #128	@ 0x80
 8009c90:	4808      	ldr	r0, [pc, #32]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c92:	f7f9 feb4 	bl	80039fe <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009c96:	2240      	movs	r2, #64	@ 0x40
 8009c98:	2100      	movs	r1, #0
 8009c9a:	4806      	ldr	r0, [pc, #24]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009c9c:	f7f9 fe68 	bl	8003970 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009ca0:	2280      	movs	r2, #128	@ 0x80
 8009ca2:	2101      	movs	r1, #1
 8009ca4:	4803      	ldr	r0, [pc, #12]	@ (8009cb4 <USBD_LL_Init+0x94>)
 8009ca6:	f7f9 fe63 	bl	8003970 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009caa:	2300      	movs	r3, #0
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3708      	adds	r7, #8
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}
 8009cb4:	200034c0 	.word	0x200034c0

08009cb8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b084      	sub	sp, #16
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f7f8 fd70 	bl	80027b4 <HAL_PCD_Start>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009cd8:	7bfb      	ldrb	r3, [r7, #15]
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f000 f942 	bl	8009f64 <USBD_Get_USB_Status>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ce4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3710      	adds	r7, #16
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}

08009cee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009cee:	b580      	push	{r7, lr}
 8009cf0:	b084      	sub	sp, #16
 8009cf2:	af00      	add	r7, sp, #0
 8009cf4:	6078      	str	r0, [r7, #4]
 8009cf6:	4608      	mov	r0, r1
 8009cf8:	4611      	mov	r1, r2
 8009cfa:	461a      	mov	r2, r3
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	70fb      	strb	r3, [r7, #3]
 8009d00:	460b      	mov	r3, r1
 8009d02:	70bb      	strb	r3, [r7, #2]
 8009d04:	4613      	mov	r3, r2
 8009d06:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d08:	2300      	movs	r3, #0
 8009d0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009d16:	78bb      	ldrb	r3, [r7, #2]
 8009d18:	883a      	ldrh	r2, [r7, #0]
 8009d1a:	78f9      	ldrb	r1, [r7, #3]
 8009d1c:	f7f9 fa44 	bl	80031a8 <HAL_PCD_EP_Open>
 8009d20:	4603      	mov	r3, r0
 8009d22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d24:	7bfb      	ldrb	r3, [r7, #15]
 8009d26:	4618      	mov	r0, r3
 8009d28:	f000 f91c 	bl	8009f64 <USBD_Get_USB_Status>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d30:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d32:	4618      	mov	r0, r3
 8009d34:	3710      	adds	r7, #16
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd80      	pop	{r7, pc}

08009d3a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d3a:	b580      	push	{r7, lr}
 8009d3c:	b084      	sub	sp, #16
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	6078      	str	r0, [r7, #4]
 8009d42:	460b      	mov	r3, r1
 8009d44:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d46:	2300      	movs	r3, #0
 8009d48:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009d54:	78fa      	ldrb	r2, [r7, #3]
 8009d56:	4611      	mov	r1, r2
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f7f9 fa8d 	bl	8003278 <HAL_PCD_EP_Close>
 8009d5e:	4603      	mov	r3, r0
 8009d60:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d62:	7bfb      	ldrb	r3, [r7, #15]
 8009d64:	4618      	mov	r0, r3
 8009d66:	f000 f8fd 	bl	8009f64 <USBD_Get_USB_Status>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d6e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3710      	adds	r7, #16
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}

08009d78 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b084      	sub	sp, #16
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	460b      	mov	r3, r1
 8009d82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d84:	2300      	movs	r3, #0
 8009d86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009d92:	78fa      	ldrb	r2, [r7, #3]
 8009d94:	4611      	mov	r1, r2
 8009d96:	4618      	mov	r0, r3
 8009d98:	f7f9 fb45 	bl	8003426 <HAL_PCD_EP_SetStall>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009da0:	7bfb      	ldrb	r3, [r7, #15]
 8009da2:	4618      	mov	r0, r3
 8009da4:	f000 f8de 	bl	8009f64 <USBD_Get_USB_Status>
 8009da8:	4603      	mov	r3, r0
 8009daa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009dac:	7bbb      	ldrb	r3, [r7, #14]
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3710      	adds	r7, #16
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}

08009db6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009db6:	b580      	push	{r7, lr}
 8009db8:	b084      	sub	sp, #16
 8009dba:	af00      	add	r7, sp, #0
 8009dbc:	6078      	str	r0, [r7, #4]
 8009dbe:	460b      	mov	r3, r1
 8009dc0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009dd0:	78fa      	ldrb	r2, [r7, #3]
 8009dd2:	4611      	mov	r1, r2
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f7f9 fb89 	bl	80034ec <HAL_PCD_EP_ClrStall>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009dde:	7bfb      	ldrb	r3, [r7, #15]
 8009de0:	4618      	mov	r0, r3
 8009de2:	f000 f8bf 	bl	8009f64 <USBD_Get_USB_Status>
 8009de6:	4603      	mov	r3, r0
 8009de8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009dea:	7bbb      	ldrb	r3, [r7, #14]
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3710      	adds	r7, #16
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b085      	sub	sp, #20
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	460b      	mov	r3, r1
 8009dfe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009e06:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009e08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	da0b      	bge.n	8009e28 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009e10:	78fb      	ldrb	r3, [r7, #3]
 8009e12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009e16:	68f9      	ldr	r1, [r7, #12]
 8009e18:	4613      	mov	r3, r2
 8009e1a:	00db      	lsls	r3, r3, #3
 8009e1c:	4413      	add	r3, r2
 8009e1e:	009b      	lsls	r3, r3, #2
 8009e20:	440b      	add	r3, r1
 8009e22:	3316      	adds	r3, #22
 8009e24:	781b      	ldrb	r3, [r3, #0]
 8009e26:	e00b      	b.n	8009e40 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009e28:	78fb      	ldrb	r3, [r7, #3]
 8009e2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009e2e:	68f9      	ldr	r1, [r7, #12]
 8009e30:	4613      	mov	r3, r2
 8009e32:	00db      	lsls	r3, r3, #3
 8009e34:	4413      	add	r3, r2
 8009e36:	009b      	lsls	r3, r3, #2
 8009e38:	440b      	add	r3, r1
 8009e3a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009e3e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	3714      	adds	r7, #20
 8009e44:	46bd      	mov	sp, r7
 8009e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4a:	4770      	bx	lr

08009e4c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b084      	sub	sp, #16
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
 8009e54:	460b      	mov	r3, r1
 8009e56:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e58:	2300      	movs	r3, #0
 8009e5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009e66:	78fa      	ldrb	r2, [r7, #3]
 8009e68:	4611      	mov	r1, r2
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f7f9 f978 	bl	8003160 <HAL_PCD_SetAddress>
 8009e70:	4603      	mov	r3, r0
 8009e72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e74:	7bfb      	ldrb	r3, [r7, #15]
 8009e76:	4618      	mov	r0, r3
 8009e78:	f000 f874 	bl	8009f64 <USBD_Get_USB_Status>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e80:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e82:	4618      	mov	r0, r3
 8009e84:	3710      	adds	r7, #16
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}

08009e8a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009e8a:	b580      	push	{r7, lr}
 8009e8c:	b086      	sub	sp, #24
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	60f8      	str	r0, [r7, #12]
 8009e92:	607a      	str	r2, [r7, #4]
 8009e94:	603b      	str	r3, [r7, #0]
 8009e96:	460b      	mov	r3, r1
 8009e98:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009ea8:	7af9      	ldrb	r1, [r7, #11]
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	687a      	ldr	r2, [r7, #4]
 8009eae:	f7f9 fa80 	bl	80033b2 <HAL_PCD_EP_Transmit>
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009eb6:	7dfb      	ldrb	r3, [r7, #23]
 8009eb8:	4618      	mov	r0, r3
 8009eba:	f000 f853 	bl	8009f64 <USBD_Get_USB_Status>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009ec2:	7dbb      	ldrb	r3, [r7, #22]
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	3718      	adds	r7, #24
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}

08009ecc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b086      	sub	sp, #24
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	60f8      	str	r0, [r7, #12]
 8009ed4:	607a      	str	r2, [r7, #4]
 8009ed6:	603b      	str	r3, [r7, #0]
 8009ed8:	460b      	mov	r3, r1
 8009eda:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009edc:	2300      	movs	r3, #0
 8009ede:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009eea:	7af9      	ldrb	r1, [r7, #11]
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	687a      	ldr	r2, [r7, #4]
 8009ef0:	f7f9 fa0c 	bl	800330c <HAL_PCD_EP_Receive>
 8009ef4:	4603      	mov	r3, r0
 8009ef6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ef8:	7dfb      	ldrb	r3, [r7, #23]
 8009efa:	4618      	mov	r0, r3
 8009efc:	f000 f832 	bl	8009f64 <USBD_Get_USB_Status>
 8009f00:	4603      	mov	r3, r0
 8009f02:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009f04:	7dbb      	ldrb	r3, [r7, #22]
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3718      	adds	r7, #24
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}

08009f0e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f0e:	b580      	push	{r7, lr}
 8009f10:	b082      	sub	sp, #8
 8009f12:	af00      	add	r7, sp, #0
 8009f14:	6078      	str	r0, [r7, #4]
 8009f16:	460b      	mov	r3, r1
 8009f18:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f20:	78fa      	ldrb	r2, [r7, #3]
 8009f22:	4611      	mov	r1, r2
 8009f24:	4618      	mov	r0, r3
 8009f26:	f7f9 fa2c 	bl	8003382 <HAL_PCD_EP_GetRxCount>
 8009f2a:	4603      	mov	r3, r0
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	3708      	adds	r7, #8
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}

08009f34 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009f34:	b480      	push	{r7}
 8009f36:	b083      	sub	sp, #12
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009f3c:	4b03      	ldr	r3, [pc, #12]	@ (8009f4c <USBD_static_malloc+0x18>)
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	370c      	adds	r7, #12
 8009f42:	46bd      	mov	sp, r7
 8009f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f48:	4770      	bx	lr
 8009f4a:	bf00      	nop
 8009f4c:	200039a4 	.word	0x200039a4

08009f50 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009f50:	b480      	push	{r7}
 8009f52:	b083      	sub	sp, #12
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]

}
 8009f58:	bf00      	nop
 8009f5a:	370c      	adds	r7, #12
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr

08009f64 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b085      	sub	sp, #20
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009f72:	79fb      	ldrb	r3, [r7, #7]
 8009f74:	2b03      	cmp	r3, #3
 8009f76:	d817      	bhi.n	8009fa8 <USBD_Get_USB_Status+0x44>
 8009f78:	a201      	add	r2, pc, #4	@ (adr r2, 8009f80 <USBD_Get_USB_Status+0x1c>)
 8009f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f7e:	bf00      	nop
 8009f80:	08009f91 	.word	0x08009f91
 8009f84:	08009f97 	.word	0x08009f97
 8009f88:	08009f9d 	.word	0x08009f9d
 8009f8c:	08009fa3 	.word	0x08009fa3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009f90:	2300      	movs	r3, #0
 8009f92:	73fb      	strb	r3, [r7, #15]
    break;
 8009f94:	e00b      	b.n	8009fae <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009f96:	2303      	movs	r3, #3
 8009f98:	73fb      	strb	r3, [r7, #15]
    break;
 8009f9a:	e008      	b.n	8009fae <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	73fb      	strb	r3, [r7, #15]
    break;
 8009fa0:	e005      	b.n	8009fae <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009fa2:	2303      	movs	r3, #3
 8009fa4:	73fb      	strb	r3, [r7, #15]
    break;
 8009fa6:	e002      	b.n	8009fae <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009fa8:	2303      	movs	r3, #3
 8009faa:	73fb      	strb	r3, [r7, #15]
    break;
 8009fac:	bf00      	nop
  }
  return usb_status;
 8009fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	3714      	adds	r7, #20
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fba:	4770      	bx	lr

08009fbc <std>:
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	b510      	push	{r4, lr}
 8009fc0:	4604      	mov	r4, r0
 8009fc2:	e9c0 3300 	strd	r3, r3, [r0]
 8009fc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009fca:	6083      	str	r3, [r0, #8]
 8009fcc:	8181      	strh	r1, [r0, #12]
 8009fce:	6643      	str	r3, [r0, #100]	@ 0x64
 8009fd0:	81c2      	strh	r2, [r0, #14]
 8009fd2:	6183      	str	r3, [r0, #24]
 8009fd4:	4619      	mov	r1, r3
 8009fd6:	2208      	movs	r2, #8
 8009fd8:	305c      	adds	r0, #92	@ 0x5c
 8009fda:	f000 f926 	bl	800a22a <memset>
 8009fde:	4b0d      	ldr	r3, [pc, #52]	@ (800a014 <std+0x58>)
 8009fe0:	6263      	str	r3, [r4, #36]	@ 0x24
 8009fe2:	4b0d      	ldr	r3, [pc, #52]	@ (800a018 <std+0x5c>)
 8009fe4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800a01c <std+0x60>)
 8009fe8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009fea:	4b0d      	ldr	r3, [pc, #52]	@ (800a020 <std+0x64>)
 8009fec:	6323      	str	r3, [r4, #48]	@ 0x30
 8009fee:	4b0d      	ldr	r3, [pc, #52]	@ (800a024 <std+0x68>)
 8009ff0:	6224      	str	r4, [r4, #32]
 8009ff2:	429c      	cmp	r4, r3
 8009ff4:	d006      	beq.n	800a004 <std+0x48>
 8009ff6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009ffa:	4294      	cmp	r4, r2
 8009ffc:	d002      	beq.n	800a004 <std+0x48>
 8009ffe:	33d0      	adds	r3, #208	@ 0xd0
 800a000:	429c      	cmp	r4, r3
 800a002:	d105      	bne.n	800a010 <std+0x54>
 800a004:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a00c:	f000 b9aa 	b.w	800a364 <__retarget_lock_init_recursive>
 800a010:	bd10      	pop	{r4, pc}
 800a012:	bf00      	nop
 800a014:	0800a1a5 	.word	0x0800a1a5
 800a018:	0800a1c7 	.word	0x0800a1c7
 800a01c:	0800a1ff 	.word	0x0800a1ff
 800a020:	0800a223 	.word	0x0800a223
 800a024:	20003bc4 	.word	0x20003bc4

0800a028 <stdio_exit_handler>:
 800a028:	4a02      	ldr	r2, [pc, #8]	@ (800a034 <stdio_exit_handler+0xc>)
 800a02a:	4903      	ldr	r1, [pc, #12]	@ (800a038 <stdio_exit_handler+0x10>)
 800a02c:	4803      	ldr	r0, [pc, #12]	@ (800a03c <stdio_exit_handler+0x14>)
 800a02e:	f000 b869 	b.w	800a104 <_fwalk_sglue>
 800a032:	bf00      	nop
 800a034:	200000fc 	.word	0x200000fc
 800a038:	0800aed1 	.word	0x0800aed1
 800a03c:	2000010c 	.word	0x2000010c

0800a040 <cleanup_stdio>:
 800a040:	6841      	ldr	r1, [r0, #4]
 800a042:	4b0c      	ldr	r3, [pc, #48]	@ (800a074 <cleanup_stdio+0x34>)
 800a044:	4299      	cmp	r1, r3
 800a046:	b510      	push	{r4, lr}
 800a048:	4604      	mov	r4, r0
 800a04a:	d001      	beq.n	800a050 <cleanup_stdio+0x10>
 800a04c:	f000 ff40 	bl	800aed0 <_fflush_r>
 800a050:	68a1      	ldr	r1, [r4, #8]
 800a052:	4b09      	ldr	r3, [pc, #36]	@ (800a078 <cleanup_stdio+0x38>)
 800a054:	4299      	cmp	r1, r3
 800a056:	d002      	beq.n	800a05e <cleanup_stdio+0x1e>
 800a058:	4620      	mov	r0, r4
 800a05a:	f000 ff39 	bl	800aed0 <_fflush_r>
 800a05e:	68e1      	ldr	r1, [r4, #12]
 800a060:	4b06      	ldr	r3, [pc, #24]	@ (800a07c <cleanup_stdio+0x3c>)
 800a062:	4299      	cmp	r1, r3
 800a064:	d004      	beq.n	800a070 <cleanup_stdio+0x30>
 800a066:	4620      	mov	r0, r4
 800a068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a06c:	f000 bf30 	b.w	800aed0 <_fflush_r>
 800a070:	bd10      	pop	{r4, pc}
 800a072:	bf00      	nop
 800a074:	20003bc4 	.word	0x20003bc4
 800a078:	20003c2c 	.word	0x20003c2c
 800a07c:	20003c94 	.word	0x20003c94

0800a080 <global_stdio_init.part.0>:
 800a080:	b510      	push	{r4, lr}
 800a082:	4b0b      	ldr	r3, [pc, #44]	@ (800a0b0 <global_stdio_init.part.0+0x30>)
 800a084:	4c0b      	ldr	r4, [pc, #44]	@ (800a0b4 <global_stdio_init.part.0+0x34>)
 800a086:	4a0c      	ldr	r2, [pc, #48]	@ (800a0b8 <global_stdio_init.part.0+0x38>)
 800a088:	601a      	str	r2, [r3, #0]
 800a08a:	4620      	mov	r0, r4
 800a08c:	2200      	movs	r2, #0
 800a08e:	2104      	movs	r1, #4
 800a090:	f7ff ff94 	bl	8009fbc <std>
 800a094:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a098:	2201      	movs	r2, #1
 800a09a:	2109      	movs	r1, #9
 800a09c:	f7ff ff8e 	bl	8009fbc <std>
 800a0a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a0a4:	2202      	movs	r2, #2
 800a0a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0aa:	2112      	movs	r1, #18
 800a0ac:	f7ff bf86 	b.w	8009fbc <std>
 800a0b0:	20003cfc 	.word	0x20003cfc
 800a0b4:	20003bc4 	.word	0x20003bc4
 800a0b8:	0800a029 	.word	0x0800a029

0800a0bc <__sfp_lock_acquire>:
 800a0bc:	4801      	ldr	r0, [pc, #4]	@ (800a0c4 <__sfp_lock_acquire+0x8>)
 800a0be:	f000 b952 	b.w	800a366 <__retarget_lock_acquire_recursive>
 800a0c2:	bf00      	nop
 800a0c4:	20003d05 	.word	0x20003d05

0800a0c8 <__sfp_lock_release>:
 800a0c8:	4801      	ldr	r0, [pc, #4]	@ (800a0d0 <__sfp_lock_release+0x8>)
 800a0ca:	f000 b94d 	b.w	800a368 <__retarget_lock_release_recursive>
 800a0ce:	bf00      	nop
 800a0d0:	20003d05 	.word	0x20003d05

0800a0d4 <__sinit>:
 800a0d4:	b510      	push	{r4, lr}
 800a0d6:	4604      	mov	r4, r0
 800a0d8:	f7ff fff0 	bl	800a0bc <__sfp_lock_acquire>
 800a0dc:	6a23      	ldr	r3, [r4, #32]
 800a0de:	b11b      	cbz	r3, 800a0e8 <__sinit+0x14>
 800a0e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0e4:	f7ff bff0 	b.w	800a0c8 <__sfp_lock_release>
 800a0e8:	4b04      	ldr	r3, [pc, #16]	@ (800a0fc <__sinit+0x28>)
 800a0ea:	6223      	str	r3, [r4, #32]
 800a0ec:	4b04      	ldr	r3, [pc, #16]	@ (800a100 <__sinit+0x2c>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d1f5      	bne.n	800a0e0 <__sinit+0xc>
 800a0f4:	f7ff ffc4 	bl	800a080 <global_stdio_init.part.0>
 800a0f8:	e7f2      	b.n	800a0e0 <__sinit+0xc>
 800a0fa:	bf00      	nop
 800a0fc:	0800a041 	.word	0x0800a041
 800a100:	20003cfc 	.word	0x20003cfc

0800a104 <_fwalk_sglue>:
 800a104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a108:	4607      	mov	r7, r0
 800a10a:	4688      	mov	r8, r1
 800a10c:	4614      	mov	r4, r2
 800a10e:	2600      	movs	r6, #0
 800a110:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a114:	f1b9 0901 	subs.w	r9, r9, #1
 800a118:	d505      	bpl.n	800a126 <_fwalk_sglue+0x22>
 800a11a:	6824      	ldr	r4, [r4, #0]
 800a11c:	2c00      	cmp	r4, #0
 800a11e:	d1f7      	bne.n	800a110 <_fwalk_sglue+0xc>
 800a120:	4630      	mov	r0, r6
 800a122:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a126:	89ab      	ldrh	r3, [r5, #12]
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d907      	bls.n	800a13c <_fwalk_sglue+0x38>
 800a12c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a130:	3301      	adds	r3, #1
 800a132:	d003      	beq.n	800a13c <_fwalk_sglue+0x38>
 800a134:	4629      	mov	r1, r5
 800a136:	4638      	mov	r0, r7
 800a138:	47c0      	blx	r8
 800a13a:	4306      	orrs	r6, r0
 800a13c:	3568      	adds	r5, #104	@ 0x68
 800a13e:	e7e9      	b.n	800a114 <_fwalk_sglue+0x10>

0800a140 <iprintf>:
 800a140:	b40f      	push	{r0, r1, r2, r3}
 800a142:	b507      	push	{r0, r1, r2, lr}
 800a144:	4906      	ldr	r1, [pc, #24]	@ (800a160 <iprintf+0x20>)
 800a146:	ab04      	add	r3, sp, #16
 800a148:	6808      	ldr	r0, [r1, #0]
 800a14a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a14e:	6881      	ldr	r1, [r0, #8]
 800a150:	9301      	str	r3, [sp, #4]
 800a152:	f000 fb93 	bl	800a87c <_vfiprintf_r>
 800a156:	b003      	add	sp, #12
 800a158:	f85d eb04 	ldr.w	lr, [sp], #4
 800a15c:	b004      	add	sp, #16
 800a15e:	4770      	bx	lr
 800a160:	20000108 	.word	0x20000108

0800a164 <siprintf>:
 800a164:	b40e      	push	{r1, r2, r3}
 800a166:	b500      	push	{lr}
 800a168:	b09c      	sub	sp, #112	@ 0x70
 800a16a:	ab1d      	add	r3, sp, #116	@ 0x74
 800a16c:	9002      	str	r0, [sp, #8]
 800a16e:	9006      	str	r0, [sp, #24]
 800a170:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a174:	4809      	ldr	r0, [pc, #36]	@ (800a19c <siprintf+0x38>)
 800a176:	9107      	str	r1, [sp, #28]
 800a178:	9104      	str	r1, [sp, #16]
 800a17a:	4909      	ldr	r1, [pc, #36]	@ (800a1a0 <siprintf+0x3c>)
 800a17c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a180:	9105      	str	r1, [sp, #20]
 800a182:	6800      	ldr	r0, [r0, #0]
 800a184:	9301      	str	r3, [sp, #4]
 800a186:	a902      	add	r1, sp, #8
 800a188:	f000 fa52 	bl	800a630 <_svfiprintf_r>
 800a18c:	9b02      	ldr	r3, [sp, #8]
 800a18e:	2200      	movs	r2, #0
 800a190:	701a      	strb	r2, [r3, #0]
 800a192:	b01c      	add	sp, #112	@ 0x70
 800a194:	f85d eb04 	ldr.w	lr, [sp], #4
 800a198:	b003      	add	sp, #12
 800a19a:	4770      	bx	lr
 800a19c:	20000108 	.word	0x20000108
 800a1a0:	ffff0208 	.word	0xffff0208

0800a1a4 <__sread>:
 800a1a4:	b510      	push	{r4, lr}
 800a1a6:	460c      	mov	r4, r1
 800a1a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1ac:	f000 f88c 	bl	800a2c8 <_read_r>
 800a1b0:	2800      	cmp	r0, #0
 800a1b2:	bfab      	itete	ge
 800a1b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a1b6:	89a3      	ldrhlt	r3, [r4, #12]
 800a1b8:	181b      	addge	r3, r3, r0
 800a1ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a1be:	bfac      	ite	ge
 800a1c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a1c2:	81a3      	strhlt	r3, [r4, #12]
 800a1c4:	bd10      	pop	{r4, pc}

0800a1c6 <__swrite>:
 800a1c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1ca:	461f      	mov	r7, r3
 800a1cc:	898b      	ldrh	r3, [r1, #12]
 800a1ce:	05db      	lsls	r3, r3, #23
 800a1d0:	4605      	mov	r5, r0
 800a1d2:	460c      	mov	r4, r1
 800a1d4:	4616      	mov	r6, r2
 800a1d6:	d505      	bpl.n	800a1e4 <__swrite+0x1e>
 800a1d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1dc:	2302      	movs	r3, #2
 800a1de:	2200      	movs	r2, #0
 800a1e0:	f000 f860 	bl	800a2a4 <_lseek_r>
 800a1e4:	89a3      	ldrh	r3, [r4, #12]
 800a1e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a1ee:	81a3      	strh	r3, [r4, #12]
 800a1f0:	4632      	mov	r2, r6
 800a1f2:	463b      	mov	r3, r7
 800a1f4:	4628      	mov	r0, r5
 800a1f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1fa:	f000 b877 	b.w	800a2ec <_write_r>

0800a1fe <__sseek>:
 800a1fe:	b510      	push	{r4, lr}
 800a200:	460c      	mov	r4, r1
 800a202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a206:	f000 f84d 	bl	800a2a4 <_lseek_r>
 800a20a:	1c43      	adds	r3, r0, #1
 800a20c:	89a3      	ldrh	r3, [r4, #12]
 800a20e:	bf15      	itete	ne
 800a210:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a212:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a216:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a21a:	81a3      	strheq	r3, [r4, #12]
 800a21c:	bf18      	it	ne
 800a21e:	81a3      	strhne	r3, [r4, #12]
 800a220:	bd10      	pop	{r4, pc}

0800a222 <__sclose>:
 800a222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a226:	f000 b82d 	b.w	800a284 <_close_r>

0800a22a <memset>:
 800a22a:	4402      	add	r2, r0
 800a22c:	4603      	mov	r3, r0
 800a22e:	4293      	cmp	r3, r2
 800a230:	d100      	bne.n	800a234 <memset+0xa>
 800a232:	4770      	bx	lr
 800a234:	f803 1b01 	strb.w	r1, [r3], #1
 800a238:	e7f9      	b.n	800a22e <memset+0x4>

0800a23a <strncmp>:
 800a23a:	b510      	push	{r4, lr}
 800a23c:	b16a      	cbz	r2, 800a25a <strncmp+0x20>
 800a23e:	3901      	subs	r1, #1
 800a240:	1884      	adds	r4, r0, r2
 800a242:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a246:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d103      	bne.n	800a256 <strncmp+0x1c>
 800a24e:	42a0      	cmp	r0, r4
 800a250:	d001      	beq.n	800a256 <strncmp+0x1c>
 800a252:	2a00      	cmp	r2, #0
 800a254:	d1f5      	bne.n	800a242 <strncmp+0x8>
 800a256:	1ad0      	subs	r0, r2, r3
 800a258:	bd10      	pop	{r4, pc}
 800a25a:	4610      	mov	r0, r2
 800a25c:	e7fc      	b.n	800a258 <strncmp+0x1e>

0800a25e <strncpy>:
 800a25e:	b510      	push	{r4, lr}
 800a260:	3901      	subs	r1, #1
 800a262:	4603      	mov	r3, r0
 800a264:	b132      	cbz	r2, 800a274 <strncpy+0x16>
 800a266:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a26a:	f803 4b01 	strb.w	r4, [r3], #1
 800a26e:	3a01      	subs	r2, #1
 800a270:	2c00      	cmp	r4, #0
 800a272:	d1f7      	bne.n	800a264 <strncpy+0x6>
 800a274:	441a      	add	r2, r3
 800a276:	2100      	movs	r1, #0
 800a278:	4293      	cmp	r3, r2
 800a27a:	d100      	bne.n	800a27e <strncpy+0x20>
 800a27c:	bd10      	pop	{r4, pc}
 800a27e:	f803 1b01 	strb.w	r1, [r3], #1
 800a282:	e7f9      	b.n	800a278 <strncpy+0x1a>

0800a284 <_close_r>:
 800a284:	b538      	push	{r3, r4, r5, lr}
 800a286:	4d06      	ldr	r5, [pc, #24]	@ (800a2a0 <_close_r+0x1c>)
 800a288:	2300      	movs	r3, #0
 800a28a:	4604      	mov	r4, r0
 800a28c:	4608      	mov	r0, r1
 800a28e:	602b      	str	r3, [r5, #0]
 800a290:	f7f6 fe0b 	bl	8000eaa <_close>
 800a294:	1c43      	adds	r3, r0, #1
 800a296:	d102      	bne.n	800a29e <_close_r+0x1a>
 800a298:	682b      	ldr	r3, [r5, #0]
 800a29a:	b103      	cbz	r3, 800a29e <_close_r+0x1a>
 800a29c:	6023      	str	r3, [r4, #0]
 800a29e:	bd38      	pop	{r3, r4, r5, pc}
 800a2a0:	20003d00 	.word	0x20003d00

0800a2a4 <_lseek_r>:
 800a2a4:	b538      	push	{r3, r4, r5, lr}
 800a2a6:	4d07      	ldr	r5, [pc, #28]	@ (800a2c4 <_lseek_r+0x20>)
 800a2a8:	4604      	mov	r4, r0
 800a2aa:	4608      	mov	r0, r1
 800a2ac:	4611      	mov	r1, r2
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	602a      	str	r2, [r5, #0]
 800a2b2:	461a      	mov	r2, r3
 800a2b4:	f7f6 fe20 	bl	8000ef8 <_lseek>
 800a2b8:	1c43      	adds	r3, r0, #1
 800a2ba:	d102      	bne.n	800a2c2 <_lseek_r+0x1e>
 800a2bc:	682b      	ldr	r3, [r5, #0]
 800a2be:	b103      	cbz	r3, 800a2c2 <_lseek_r+0x1e>
 800a2c0:	6023      	str	r3, [r4, #0]
 800a2c2:	bd38      	pop	{r3, r4, r5, pc}
 800a2c4:	20003d00 	.word	0x20003d00

0800a2c8 <_read_r>:
 800a2c8:	b538      	push	{r3, r4, r5, lr}
 800a2ca:	4d07      	ldr	r5, [pc, #28]	@ (800a2e8 <_read_r+0x20>)
 800a2cc:	4604      	mov	r4, r0
 800a2ce:	4608      	mov	r0, r1
 800a2d0:	4611      	mov	r1, r2
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	602a      	str	r2, [r5, #0]
 800a2d6:	461a      	mov	r2, r3
 800a2d8:	f7f6 fdca 	bl	8000e70 <_read>
 800a2dc:	1c43      	adds	r3, r0, #1
 800a2de:	d102      	bne.n	800a2e6 <_read_r+0x1e>
 800a2e0:	682b      	ldr	r3, [r5, #0]
 800a2e2:	b103      	cbz	r3, 800a2e6 <_read_r+0x1e>
 800a2e4:	6023      	str	r3, [r4, #0]
 800a2e6:	bd38      	pop	{r3, r4, r5, pc}
 800a2e8:	20003d00 	.word	0x20003d00

0800a2ec <_write_r>:
 800a2ec:	b538      	push	{r3, r4, r5, lr}
 800a2ee:	4d07      	ldr	r5, [pc, #28]	@ (800a30c <_write_r+0x20>)
 800a2f0:	4604      	mov	r4, r0
 800a2f2:	4608      	mov	r0, r1
 800a2f4:	4611      	mov	r1, r2
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	602a      	str	r2, [r5, #0]
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	f7f6 f9f2 	bl	80006e4 <_write>
 800a300:	1c43      	adds	r3, r0, #1
 800a302:	d102      	bne.n	800a30a <_write_r+0x1e>
 800a304:	682b      	ldr	r3, [r5, #0]
 800a306:	b103      	cbz	r3, 800a30a <_write_r+0x1e>
 800a308:	6023      	str	r3, [r4, #0]
 800a30a:	bd38      	pop	{r3, r4, r5, pc}
 800a30c:	20003d00 	.word	0x20003d00

0800a310 <__errno>:
 800a310:	4b01      	ldr	r3, [pc, #4]	@ (800a318 <__errno+0x8>)
 800a312:	6818      	ldr	r0, [r3, #0]
 800a314:	4770      	bx	lr
 800a316:	bf00      	nop
 800a318:	20000108 	.word	0x20000108

0800a31c <__libc_init_array>:
 800a31c:	b570      	push	{r4, r5, r6, lr}
 800a31e:	4d0d      	ldr	r5, [pc, #52]	@ (800a354 <__libc_init_array+0x38>)
 800a320:	4c0d      	ldr	r4, [pc, #52]	@ (800a358 <__libc_init_array+0x3c>)
 800a322:	1b64      	subs	r4, r4, r5
 800a324:	10a4      	asrs	r4, r4, #2
 800a326:	2600      	movs	r6, #0
 800a328:	42a6      	cmp	r6, r4
 800a32a:	d109      	bne.n	800a340 <__libc_init_array+0x24>
 800a32c:	4d0b      	ldr	r5, [pc, #44]	@ (800a35c <__libc_init_array+0x40>)
 800a32e:	4c0c      	ldr	r4, [pc, #48]	@ (800a360 <__libc_init_array+0x44>)
 800a330:	f000 ff6e 	bl	800b210 <_init>
 800a334:	1b64      	subs	r4, r4, r5
 800a336:	10a4      	asrs	r4, r4, #2
 800a338:	2600      	movs	r6, #0
 800a33a:	42a6      	cmp	r6, r4
 800a33c:	d105      	bne.n	800a34a <__libc_init_array+0x2e>
 800a33e:	bd70      	pop	{r4, r5, r6, pc}
 800a340:	f855 3b04 	ldr.w	r3, [r5], #4
 800a344:	4798      	blx	r3
 800a346:	3601      	adds	r6, #1
 800a348:	e7ee      	b.n	800a328 <__libc_init_array+0xc>
 800a34a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a34e:	4798      	blx	r3
 800a350:	3601      	adds	r6, #1
 800a352:	e7f2      	b.n	800a33a <__libc_init_array+0x1e>
 800a354:	0800b338 	.word	0x0800b338
 800a358:	0800b338 	.word	0x0800b338
 800a35c:	0800b338 	.word	0x0800b338
 800a360:	0800b33c 	.word	0x0800b33c

0800a364 <__retarget_lock_init_recursive>:
 800a364:	4770      	bx	lr

0800a366 <__retarget_lock_acquire_recursive>:
 800a366:	4770      	bx	lr

0800a368 <__retarget_lock_release_recursive>:
 800a368:	4770      	bx	lr

0800a36a <memcpy>:
 800a36a:	440a      	add	r2, r1
 800a36c:	4291      	cmp	r1, r2
 800a36e:	f100 33ff 	add.w	r3, r0, #4294967295
 800a372:	d100      	bne.n	800a376 <memcpy+0xc>
 800a374:	4770      	bx	lr
 800a376:	b510      	push	{r4, lr}
 800a378:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a37c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a380:	4291      	cmp	r1, r2
 800a382:	d1f9      	bne.n	800a378 <memcpy+0xe>
 800a384:	bd10      	pop	{r4, pc}
	...

0800a388 <_free_r>:
 800a388:	b538      	push	{r3, r4, r5, lr}
 800a38a:	4605      	mov	r5, r0
 800a38c:	2900      	cmp	r1, #0
 800a38e:	d041      	beq.n	800a414 <_free_r+0x8c>
 800a390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a394:	1f0c      	subs	r4, r1, #4
 800a396:	2b00      	cmp	r3, #0
 800a398:	bfb8      	it	lt
 800a39a:	18e4      	addlt	r4, r4, r3
 800a39c:	f000 f8e0 	bl	800a560 <__malloc_lock>
 800a3a0:	4a1d      	ldr	r2, [pc, #116]	@ (800a418 <_free_r+0x90>)
 800a3a2:	6813      	ldr	r3, [r2, #0]
 800a3a4:	b933      	cbnz	r3, 800a3b4 <_free_r+0x2c>
 800a3a6:	6063      	str	r3, [r4, #4]
 800a3a8:	6014      	str	r4, [r2, #0]
 800a3aa:	4628      	mov	r0, r5
 800a3ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3b0:	f000 b8dc 	b.w	800a56c <__malloc_unlock>
 800a3b4:	42a3      	cmp	r3, r4
 800a3b6:	d908      	bls.n	800a3ca <_free_r+0x42>
 800a3b8:	6820      	ldr	r0, [r4, #0]
 800a3ba:	1821      	adds	r1, r4, r0
 800a3bc:	428b      	cmp	r3, r1
 800a3be:	bf01      	itttt	eq
 800a3c0:	6819      	ldreq	r1, [r3, #0]
 800a3c2:	685b      	ldreq	r3, [r3, #4]
 800a3c4:	1809      	addeq	r1, r1, r0
 800a3c6:	6021      	streq	r1, [r4, #0]
 800a3c8:	e7ed      	b.n	800a3a6 <_free_r+0x1e>
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	685b      	ldr	r3, [r3, #4]
 800a3ce:	b10b      	cbz	r3, 800a3d4 <_free_r+0x4c>
 800a3d0:	42a3      	cmp	r3, r4
 800a3d2:	d9fa      	bls.n	800a3ca <_free_r+0x42>
 800a3d4:	6811      	ldr	r1, [r2, #0]
 800a3d6:	1850      	adds	r0, r2, r1
 800a3d8:	42a0      	cmp	r0, r4
 800a3da:	d10b      	bne.n	800a3f4 <_free_r+0x6c>
 800a3dc:	6820      	ldr	r0, [r4, #0]
 800a3de:	4401      	add	r1, r0
 800a3e0:	1850      	adds	r0, r2, r1
 800a3e2:	4283      	cmp	r3, r0
 800a3e4:	6011      	str	r1, [r2, #0]
 800a3e6:	d1e0      	bne.n	800a3aa <_free_r+0x22>
 800a3e8:	6818      	ldr	r0, [r3, #0]
 800a3ea:	685b      	ldr	r3, [r3, #4]
 800a3ec:	6053      	str	r3, [r2, #4]
 800a3ee:	4408      	add	r0, r1
 800a3f0:	6010      	str	r0, [r2, #0]
 800a3f2:	e7da      	b.n	800a3aa <_free_r+0x22>
 800a3f4:	d902      	bls.n	800a3fc <_free_r+0x74>
 800a3f6:	230c      	movs	r3, #12
 800a3f8:	602b      	str	r3, [r5, #0]
 800a3fa:	e7d6      	b.n	800a3aa <_free_r+0x22>
 800a3fc:	6820      	ldr	r0, [r4, #0]
 800a3fe:	1821      	adds	r1, r4, r0
 800a400:	428b      	cmp	r3, r1
 800a402:	bf04      	itt	eq
 800a404:	6819      	ldreq	r1, [r3, #0]
 800a406:	685b      	ldreq	r3, [r3, #4]
 800a408:	6063      	str	r3, [r4, #4]
 800a40a:	bf04      	itt	eq
 800a40c:	1809      	addeq	r1, r1, r0
 800a40e:	6021      	streq	r1, [r4, #0]
 800a410:	6054      	str	r4, [r2, #4]
 800a412:	e7ca      	b.n	800a3aa <_free_r+0x22>
 800a414:	bd38      	pop	{r3, r4, r5, pc}
 800a416:	bf00      	nop
 800a418:	20003d0c 	.word	0x20003d0c

0800a41c <sbrk_aligned>:
 800a41c:	b570      	push	{r4, r5, r6, lr}
 800a41e:	4e0f      	ldr	r6, [pc, #60]	@ (800a45c <sbrk_aligned+0x40>)
 800a420:	460c      	mov	r4, r1
 800a422:	6831      	ldr	r1, [r6, #0]
 800a424:	4605      	mov	r5, r0
 800a426:	b911      	cbnz	r1, 800a42e <sbrk_aligned+0x12>
 800a428:	f000 fe28 	bl	800b07c <_sbrk_r>
 800a42c:	6030      	str	r0, [r6, #0]
 800a42e:	4621      	mov	r1, r4
 800a430:	4628      	mov	r0, r5
 800a432:	f000 fe23 	bl	800b07c <_sbrk_r>
 800a436:	1c43      	adds	r3, r0, #1
 800a438:	d103      	bne.n	800a442 <sbrk_aligned+0x26>
 800a43a:	f04f 34ff 	mov.w	r4, #4294967295
 800a43e:	4620      	mov	r0, r4
 800a440:	bd70      	pop	{r4, r5, r6, pc}
 800a442:	1cc4      	adds	r4, r0, #3
 800a444:	f024 0403 	bic.w	r4, r4, #3
 800a448:	42a0      	cmp	r0, r4
 800a44a:	d0f8      	beq.n	800a43e <sbrk_aligned+0x22>
 800a44c:	1a21      	subs	r1, r4, r0
 800a44e:	4628      	mov	r0, r5
 800a450:	f000 fe14 	bl	800b07c <_sbrk_r>
 800a454:	3001      	adds	r0, #1
 800a456:	d1f2      	bne.n	800a43e <sbrk_aligned+0x22>
 800a458:	e7ef      	b.n	800a43a <sbrk_aligned+0x1e>
 800a45a:	bf00      	nop
 800a45c:	20003d08 	.word	0x20003d08

0800a460 <_malloc_r>:
 800a460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a464:	1ccd      	adds	r5, r1, #3
 800a466:	f025 0503 	bic.w	r5, r5, #3
 800a46a:	3508      	adds	r5, #8
 800a46c:	2d0c      	cmp	r5, #12
 800a46e:	bf38      	it	cc
 800a470:	250c      	movcc	r5, #12
 800a472:	2d00      	cmp	r5, #0
 800a474:	4606      	mov	r6, r0
 800a476:	db01      	blt.n	800a47c <_malloc_r+0x1c>
 800a478:	42a9      	cmp	r1, r5
 800a47a:	d904      	bls.n	800a486 <_malloc_r+0x26>
 800a47c:	230c      	movs	r3, #12
 800a47e:	6033      	str	r3, [r6, #0]
 800a480:	2000      	movs	r0, #0
 800a482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a486:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a55c <_malloc_r+0xfc>
 800a48a:	f000 f869 	bl	800a560 <__malloc_lock>
 800a48e:	f8d8 3000 	ldr.w	r3, [r8]
 800a492:	461c      	mov	r4, r3
 800a494:	bb44      	cbnz	r4, 800a4e8 <_malloc_r+0x88>
 800a496:	4629      	mov	r1, r5
 800a498:	4630      	mov	r0, r6
 800a49a:	f7ff ffbf 	bl	800a41c <sbrk_aligned>
 800a49e:	1c43      	adds	r3, r0, #1
 800a4a0:	4604      	mov	r4, r0
 800a4a2:	d158      	bne.n	800a556 <_malloc_r+0xf6>
 800a4a4:	f8d8 4000 	ldr.w	r4, [r8]
 800a4a8:	4627      	mov	r7, r4
 800a4aa:	2f00      	cmp	r7, #0
 800a4ac:	d143      	bne.n	800a536 <_malloc_r+0xd6>
 800a4ae:	2c00      	cmp	r4, #0
 800a4b0:	d04b      	beq.n	800a54a <_malloc_r+0xea>
 800a4b2:	6823      	ldr	r3, [r4, #0]
 800a4b4:	4639      	mov	r1, r7
 800a4b6:	4630      	mov	r0, r6
 800a4b8:	eb04 0903 	add.w	r9, r4, r3
 800a4bc:	f000 fdde 	bl	800b07c <_sbrk_r>
 800a4c0:	4581      	cmp	r9, r0
 800a4c2:	d142      	bne.n	800a54a <_malloc_r+0xea>
 800a4c4:	6821      	ldr	r1, [r4, #0]
 800a4c6:	1a6d      	subs	r5, r5, r1
 800a4c8:	4629      	mov	r1, r5
 800a4ca:	4630      	mov	r0, r6
 800a4cc:	f7ff ffa6 	bl	800a41c <sbrk_aligned>
 800a4d0:	3001      	adds	r0, #1
 800a4d2:	d03a      	beq.n	800a54a <_malloc_r+0xea>
 800a4d4:	6823      	ldr	r3, [r4, #0]
 800a4d6:	442b      	add	r3, r5
 800a4d8:	6023      	str	r3, [r4, #0]
 800a4da:	f8d8 3000 	ldr.w	r3, [r8]
 800a4de:	685a      	ldr	r2, [r3, #4]
 800a4e0:	bb62      	cbnz	r2, 800a53c <_malloc_r+0xdc>
 800a4e2:	f8c8 7000 	str.w	r7, [r8]
 800a4e6:	e00f      	b.n	800a508 <_malloc_r+0xa8>
 800a4e8:	6822      	ldr	r2, [r4, #0]
 800a4ea:	1b52      	subs	r2, r2, r5
 800a4ec:	d420      	bmi.n	800a530 <_malloc_r+0xd0>
 800a4ee:	2a0b      	cmp	r2, #11
 800a4f0:	d917      	bls.n	800a522 <_malloc_r+0xc2>
 800a4f2:	1961      	adds	r1, r4, r5
 800a4f4:	42a3      	cmp	r3, r4
 800a4f6:	6025      	str	r5, [r4, #0]
 800a4f8:	bf18      	it	ne
 800a4fa:	6059      	strne	r1, [r3, #4]
 800a4fc:	6863      	ldr	r3, [r4, #4]
 800a4fe:	bf08      	it	eq
 800a500:	f8c8 1000 	streq.w	r1, [r8]
 800a504:	5162      	str	r2, [r4, r5]
 800a506:	604b      	str	r3, [r1, #4]
 800a508:	4630      	mov	r0, r6
 800a50a:	f000 f82f 	bl	800a56c <__malloc_unlock>
 800a50e:	f104 000b 	add.w	r0, r4, #11
 800a512:	1d23      	adds	r3, r4, #4
 800a514:	f020 0007 	bic.w	r0, r0, #7
 800a518:	1ac2      	subs	r2, r0, r3
 800a51a:	bf1c      	itt	ne
 800a51c:	1a1b      	subne	r3, r3, r0
 800a51e:	50a3      	strne	r3, [r4, r2]
 800a520:	e7af      	b.n	800a482 <_malloc_r+0x22>
 800a522:	6862      	ldr	r2, [r4, #4]
 800a524:	42a3      	cmp	r3, r4
 800a526:	bf0c      	ite	eq
 800a528:	f8c8 2000 	streq.w	r2, [r8]
 800a52c:	605a      	strne	r2, [r3, #4]
 800a52e:	e7eb      	b.n	800a508 <_malloc_r+0xa8>
 800a530:	4623      	mov	r3, r4
 800a532:	6864      	ldr	r4, [r4, #4]
 800a534:	e7ae      	b.n	800a494 <_malloc_r+0x34>
 800a536:	463c      	mov	r4, r7
 800a538:	687f      	ldr	r7, [r7, #4]
 800a53a:	e7b6      	b.n	800a4aa <_malloc_r+0x4a>
 800a53c:	461a      	mov	r2, r3
 800a53e:	685b      	ldr	r3, [r3, #4]
 800a540:	42a3      	cmp	r3, r4
 800a542:	d1fb      	bne.n	800a53c <_malloc_r+0xdc>
 800a544:	2300      	movs	r3, #0
 800a546:	6053      	str	r3, [r2, #4]
 800a548:	e7de      	b.n	800a508 <_malloc_r+0xa8>
 800a54a:	230c      	movs	r3, #12
 800a54c:	6033      	str	r3, [r6, #0]
 800a54e:	4630      	mov	r0, r6
 800a550:	f000 f80c 	bl	800a56c <__malloc_unlock>
 800a554:	e794      	b.n	800a480 <_malloc_r+0x20>
 800a556:	6005      	str	r5, [r0, #0]
 800a558:	e7d6      	b.n	800a508 <_malloc_r+0xa8>
 800a55a:	bf00      	nop
 800a55c:	20003d0c 	.word	0x20003d0c

0800a560 <__malloc_lock>:
 800a560:	4801      	ldr	r0, [pc, #4]	@ (800a568 <__malloc_lock+0x8>)
 800a562:	f7ff bf00 	b.w	800a366 <__retarget_lock_acquire_recursive>
 800a566:	bf00      	nop
 800a568:	20003d04 	.word	0x20003d04

0800a56c <__malloc_unlock>:
 800a56c:	4801      	ldr	r0, [pc, #4]	@ (800a574 <__malloc_unlock+0x8>)
 800a56e:	f7ff befb 	b.w	800a368 <__retarget_lock_release_recursive>
 800a572:	bf00      	nop
 800a574:	20003d04 	.word	0x20003d04

0800a578 <__ssputs_r>:
 800a578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a57c:	688e      	ldr	r6, [r1, #8]
 800a57e:	461f      	mov	r7, r3
 800a580:	42be      	cmp	r6, r7
 800a582:	680b      	ldr	r3, [r1, #0]
 800a584:	4682      	mov	sl, r0
 800a586:	460c      	mov	r4, r1
 800a588:	4690      	mov	r8, r2
 800a58a:	d82d      	bhi.n	800a5e8 <__ssputs_r+0x70>
 800a58c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a590:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a594:	d026      	beq.n	800a5e4 <__ssputs_r+0x6c>
 800a596:	6965      	ldr	r5, [r4, #20]
 800a598:	6909      	ldr	r1, [r1, #16]
 800a59a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a59e:	eba3 0901 	sub.w	r9, r3, r1
 800a5a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a5a6:	1c7b      	adds	r3, r7, #1
 800a5a8:	444b      	add	r3, r9
 800a5aa:	106d      	asrs	r5, r5, #1
 800a5ac:	429d      	cmp	r5, r3
 800a5ae:	bf38      	it	cc
 800a5b0:	461d      	movcc	r5, r3
 800a5b2:	0553      	lsls	r3, r2, #21
 800a5b4:	d527      	bpl.n	800a606 <__ssputs_r+0x8e>
 800a5b6:	4629      	mov	r1, r5
 800a5b8:	f7ff ff52 	bl	800a460 <_malloc_r>
 800a5bc:	4606      	mov	r6, r0
 800a5be:	b360      	cbz	r0, 800a61a <__ssputs_r+0xa2>
 800a5c0:	6921      	ldr	r1, [r4, #16]
 800a5c2:	464a      	mov	r2, r9
 800a5c4:	f7ff fed1 	bl	800a36a <memcpy>
 800a5c8:	89a3      	ldrh	r3, [r4, #12]
 800a5ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a5ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5d2:	81a3      	strh	r3, [r4, #12]
 800a5d4:	6126      	str	r6, [r4, #16]
 800a5d6:	6165      	str	r5, [r4, #20]
 800a5d8:	444e      	add	r6, r9
 800a5da:	eba5 0509 	sub.w	r5, r5, r9
 800a5de:	6026      	str	r6, [r4, #0]
 800a5e0:	60a5      	str	r5, [r4, #8]
 800a5e2:	463e      	mov	r6, r7
 800a5e4:	42be      	cmp	r6, r7
 800a5e6:	d900      	bls.n	800a5ea <__ssputs_r+0x72>
 800a5e8:	463e      	mov	r6, r7
 800a5ea:	6820      	ldr	r0, [r4, #0]
 800a5ec:	4632      	mov	r2, r6
 800a5ee:	4641      	mov	r1, r8
 800a5f0:	f000 fd2a 	bl	800b048 <memmove>
 800a5f4:	68a3      	ldr	r3, [r4, #8]
 800a5f6:	1b9b      	subs	r3, r3, r6
 800a5f8:	60a3      	str	r3, [r4, #8]
 800a5fa:	6823      	ldr	r3, [r4, #0]
 800a5fc:	4433      	add	r3, r6
 800a5fe:	6023      	str	r3, [r4, #0]
 800a600:	2000      	movs	r0, #0
 800a602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a606:	462a      	mov	r2, r5
 800a608:	f000 fd48 	bl	800b09c <_realloc_r>
 800a60c:	4606      	mov	r6, r0
 800a60e:	2800      	cmp	r0, #0
 800a610:	d1e0      	bne.n	800a5d4 <__ssputs_r+0x5c>
 800a612:	6921      	ldr	r1, [r4, #16]
 800a614:	4650      	mov	r0, sl
 800a616:	f7ff feb7 	bl	800a388 <_free_r>
 800a61a:	230c      	movs	r3, #12
 800a61c:	f8ca 3000 	str.w	r3, [sl]
 800a620:	89a3      	ldrh	r3, [r4, #12]
 800a622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a626:	81a3      	strh	r3, [r4, #12]
 800a628:	f04f 30ff 	mov.w	r0, #4294967295
 800a62c:	e7e9      	b.n	800a602 <__ssputs_r+0x8a>
	...

0800a630 <_svfiprintf_r>:
 800a630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a634:	4698      	mov	r8, r3
 800a636:	898b      	ldrh	r3, [r1, #12]
 800a638:	061b      	lsls	r3, r3, #24
 800a63a:	b09d      	sub	sp, #116	@ 0x74
 800a63c:	4607      	mov	r7, r0
 800a63e:	460d      	mov	r5, r1
 800a640:	4614      	mov	r4, r2
 800a642:	d510      	bpl.n	800a666 <_svfiprintf_r+0x36>
 800a644:	690b      	ldr	r3, [r1, #16]
 800a646:	b973      	cbnz	r3, 800a666 <_svfiprintf_r+0x36>
 800a648:	2140      	movs	r1, #64	@ 0x40
 800a64a:	f7ff ff09 	bl	800a460 <_malloc_r>
 800a64e:	6028      	str	r0, [r5, #0]
 800a650:	6128      	str	r0, [r5, #16]
 800a652:	b930      	cbnz	r0, 800a662 <_svfiprintf_r+0x32>
 800a654:	230c      	movs	r3, #12
 800a656:	603b      	str	r3, [r7, #0]
 800a658:	f04f 30ff 	mov.w	r0, #4294967295
 800a65c:	b01d      	add	sp, #116	@ 0x74
 800a65e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a662:	2340      	movs	r3, #64	@ 0x40
 800a664:	616b      	str	r3, [r5, #20]
 800a666:	2300      	movs	r3, #0
 800a668:	9309      	str	r3, [sp, #36]	@ 0x24
 800a66a:	2320      	movs	r3, #32
 800a66c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a670:	f8cd 800c 	str.w	r8, [sp, #12]
 800a674:	2330      	movs	r3, #48	@ 0x30
 800a676:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a814 <_svfiprintf_r+0x1e4>
 800a67a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a67e:	f04f 0901 	mov.w	r9, #1
 800a682:	4623      	mov	r3, r4
 800a684:	469a      	mov	sl, r3
 800a686:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a68a:	b10a      	cbz	r2, 800a690 <_svfiprintf_r+0x60>
 800a68c:	2a25      	cmp	r2, #37	@ 0x25
 800a68e:	d1f9      	bne.n	800a684 <_svfiprintf_r+0x54>
 800a690:	ebba 0b04 	subs.w	fp, sl, r4
 800a694:	d00b      	beq.n	800a6ae <_svfiprintf_r+0x7e>
 800a696:	465b      	mov	r3, fp
 800a698:	4622      	mov	r2, r4
 800a69a:	4629      	mov	r1, r5
 800a69c:	4638      	mov	r0, r7
 800a69e:	f7ff ff6b 	bl	800a578 <__ssputs_r>
 800a6a2:	3001      	adds	r0, #1
 800a6a4:	f000 80a7 	beq.w	800a7f6 <_svfiprintf_r+0x1c6>
 800a6a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a6aa:	445a      	add	r2, fp
 800a6ac:	9209      	str	r2, [sp, #36]	@ 0x24
 800a6ae:	f89a 3000 	ldrb.w	r3, [sl]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	f000 809f 	beq.w	800a7f6 <_svfiprintf_r+0x1c6>
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	f04f 32ff 	mov.w	r2, #4294967295
 800a6be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6c2:	f10a 0a01 	add.w	sl, sl, #1
 800a6c6:	9304      	str	r3, [sp, #16]
 800a6c8:	9307      	str	r3, [sp, #28]
 800a6ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a6ce:	931a      	str	r3, [sp, #104]	@ 0x68
 800a6d0:	4654      	mov	r4, sl
 800a6d2:	2205      	movs	r2, #5
 800a6d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6d8:	484e      	ldr	r0, [pc, #312]	@ (800a814 <_svfiprintf_r+0x1e4>)
 800a6da:	f7f5 fd91 	bl	8000200 <memchr>
 800a6de:	9a04      	ldr	r2, [sp, #16]
 800a6e0:	b9d8      	cbnz	r0, 800a71a <_svfiprintf_r+0xea>
 800a6e2:	06d0      	lsls	r0, r2, #27
 800a6e4:	bf44      	itt	mi
 800a6e6:	2320      	movmi	r3, #32
 800a6e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6ec:	0711      	lsls	r1, r2, #28
 800a6ee:	bf44      	itt	mi
 800a6f0:	232b      	movmi	r3, #43	@ 0x2b
 800a6f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6f6:	f89a 3000 	ldrb.w	r3, [sl]
 800a6fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6fc:	d015      	beq.n	800a72a <_svfiprintf_r+0xfa>
 800a6fe:	9a07      	ldr	r2, [sp, #28]
 800a700:	4654      	mov	r4, sl
 800a702:	2000      	movs	r0, #0
 800a704:	f04f 0c0a 	mov.w	ip, #10
 800a708:	4621      	mov	r1, r4
 800a70a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a70e:	3b30      	subs	r3, #48	@ 0x30
 800a710:	2b09      	cmp	r3, #9
 800a712:	d94b      	bls.n	800a7ac <_svfiprintf_r+0x17c>
 800a714:	b1b0      	cbz	r0, 800a744 <_svfiprintf_r+0x114>
 800a716:	9207      	str	r2, [sp, #28]
 800a718:	e014      	b.n	800a744 <_svfiprintf_r+0x114>
 800a71a:	eba0 0308 	sub.w	r3, r0, r8
 800a71e:	fa09 f303 	lsl.w	r3, r9, r3
 800a722:	4313      	orrs	r3, r2
 800a724:	9304      	str	r3, [sp, #16]
 800a726:	46a2      	mov	sl, r4
 800a728:	e7d2      	b.n	800a6d0 <_svfiprintf_r+0xa0>
 800a72a:	9b03      	ldr	r3, [sp, #12]
 800a72c:	1d19      	adds	r1, r3, #4
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	9103      	str	r1, [sp, #12]
 800a732:	2b00      	cmp	r3, #0
 800a734:	bfbb      	ittet	lt
 800a736:	425b      	neglt	r3, r3
 800a738:	f042 0202 	orrlt.w	r2, r2, #2
 800a73c:	9307      	strge	r3, [sp, #28]
 800a73e:	9307      	strlt	r3, [sp, #28]
 800a740:	bfb8      	it	lt
 800a742:	9204      	strlt	r2, [sp, #16]
 800a744:	7823      	ldrb	r3, [r4, #0]
 800a746:	2b2e      	cmp	r3, #46	@ 0x2e
 800a748:	d10a      	bne.n	800a760 <_svfiprintf_r+0x130>
 800a74a:	7863      	ldrb	r3, [r4, #1]
 800a74c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a74e:	d132      	bne.n	800a7b6 <_svfiprintf_r+0x186>
 800a750:	9b03      	ldr	r3, [sp, #12]
 800a752:	1d1a      	adds	r2, r3, #4
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	9203      	str	r2, [sp, #12]
 800a758:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a75c:	3402      	adds	r4, #2
 800a75e:	9305      	str	r3, [sp, #20]
 800a760:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a824 <_svfiprintf_r+0x1f4>
 800a764:	7821      	ldrb	r1, [r4, #0]
 800a766:	2203      	movs	r2, #3
 800a768:	4650      	mov	r0, sl
 800a76a:	f7f5 fd49 	bl	8000200 <memchr>
 800a76e:	b138      	cbz	r0, 800a780 <_svfiprintf_r+0x150>
 800a770:	9b04      	ldr	r3, [sp, #16]
 800a772:	eba0 000a 	sub.w	r0, r0, sl
 800a776:	2240      	movs	r2, #64	@ 0x40
 800a778:	4082      	lsls	r2, r0
 800a77a:	4313      	orrs	r3, r2
 800a77c:	3401      	adds	r4, #1
 800a77e:	9304      	str	r3, [sp, #16]
 800a780:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a784:	4824      	ldr	r0, [pc, #144]	@ (800a818 <_svfiprintf_r+0x1e8>)
 800a786:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a78a:	2206      	movs	r2, #6
 800a78c:	f7f5 fd38 	bl	8000200 <memchr>
 800a790:	2800      	cmp	r0, #0
 800a792:	d036      	beq.n	800a802 <_svfiprintf_r+0x1d2>
 800a794:	4b21      	ldr	r3, [pc, #132]	@ (800a81c <_svfiprintf_r+0x1ec>)
 800a796:	bb1b      	cbnz	r3, 800a7e0 <_svfiprintf_r+0x1b0>
 800a798:	9b03      	ldr	r3, [sp, #12]
 800a79a:	3307      	adds	r3, #7
 800a79c:	f023 0307 	bic.w	r3, r3, #7
 800a7a0:	3308      	adds	r3, #8
 800a7a2:	9303      	str	r3, [sp, #12]
 800a7a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7a6:	4433      	add	r3, r6
 800a7a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7aa:	e76a      	b.n	800a682 <_svfiprintf_r+0x52>
 800a7ac:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7b0:	460c      	mov	r4, r1
 800a7b2:	2001      	movs	r0, #1
 800a7b4:	e7a8      	b.n	800a708 <_svfiprintf_r+0xd8>
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	3401      	adds	r4, #1
 800a7ba:	9305      	str	r3, [sp, #20]
 800a7bc:	4619      	mov	r1, r3
 800a7be:	f04f 0c0a 	mov.w	ip, #10
 800a7c2:	4620      	mov	r0, r4
 800a7c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7c8:	3a30      	subs	r2, #48	@ 0x30
 800a7ca:	2a09      	cmp	r2, #9
 800a7cc:	d903      	bls.n	800a7d6 <_svfiprintf_r+0x1a6>
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d0c6      	beq.n	800a760 <_svfiprintf_r+0x130>
 800a7d2:	9105      	str	r1, [sp, #20]
 800a7d4:	e7c4      	b.n	800a760 <_svfiprintf_r+0x130>
 800a7d6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7da:	4604      	mov	r4, r0
 800a7dc:	2301      	movs	r3, #1
 800a7de:	e7f0      	b.n	800a7c2 <_svfiprintf_r+0x192>
 800a7e0:	ab03      	add	r3, sp, #12
 800a7e2:	9300      	str	r3, [sp, #0]
 800a7e4:	462a      	mov	r2, r5
 800a7e6:	4b0e      	ldr	r3, [pc, #56]	@ (800a820 <_svfiprintf_r+0x1f0>)
 800a7e8:	a904      	add	r1, sp, #16
 800a7ea:	4638      	mov	r0, r7
 800a7ec:	f3af 8000 	nop.w
 800a7f0:	1c42      	adds	r2, r0, #1
 800a7f2:	4606      	mov	r6, r0
 800a7f4:	d1d6      	bne.n	800a7a4 <_svfiprintf_r+0x174>
 800a7f6:	89ab      	ldrh	r3, [r5, #12]
 800a7f8:	065b      	lsls	r3, r3, #25
 800a7fa:	f53f af2d 	bmi.w	800a658 <_svfiprintf_r+0x28>
 800a7fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a800:	e72c      	b.n	800a65c <_svfiprintf_r+0x2c>
 800a802:	ab03      	add	r3, sp, #12
 800a804:	9300      	str	r3, [sp, #0]
 800a806:	462a      	mov	r2, r5
 800a808:	4b05      	ldr	r3, [pc, #20]	@ (800a820 <_svfiprintf_r+0x1f0>)
 800a80a:	a904      	add	r1, sp, #16
 800a80c:	4638      	mov	r0, r7
 800a80e:	f000 f9bb 	bl	800ab88 <_printf_i>
 800a812:	e7ed      	b.n	800a7f0 <_svfiprintf_r+0x1c0>
 800a814:	0800b2fc 	.word	0x0800b2fc
 800a818:	0800b306 	.word	0x0800b306
 800a81c:	00000000 	.word	0x00000000
 800a820:	0800a579 	.word	0x0800a579
 800a824:	0800b302 	.word	0x0800b302

0800a828 <__sfputc_r>:
 800a828:	6893      	ldr	r3, [r2, #8]
 800a82a:	3b01      	subs	r3, #1
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	b410      	push	{r4}
 800a830:	6093      	str	r3, [r2, #8]
 800a832:	da08      	bge.n	800a846 <__sfputc_r+0x1e>
 800a834:	6994      	ldr	r4, [r2, #24]
 800a836:	42a3      	cmp	r3, r4
 800a838:	db01      	blt.n	800a83e <__sfputc_r+0x16>
 800a83a:	290a      	cmp	r1, #10
 800a83c:	d103      	bne.n	800a846 <__sfputc_r+0x1e>
 800a83e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a842:	f000 bb6d 	b.w	800af20 <__swbuf_r>
 800a846:	6813      	ldr	r3, [r2, #0]
 800a848:	1c58      	adds	r0, r3, #1
 800a84a:	6010      	str	r0, [r2, #0]
 800a84c:	7019      	strb	r1, [r3, #0]
 800a84e:	4608      	mov	r0, r1
 800a850:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a854:	4770      	bx	lr

0800a856 <__sfputs_r>:
 800a856:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a858:	4606      	mov	r6, r0
 800a85a:	460f      	mov	r7, r1
 800a85c:	4614      	mov	r4, r2
 800a85e:	18d5      	adds	r5, r2, r3
 800a860:	42ac      	cmp	r4, r5
 800a862:	d101      	bne.n	800a868 <__sfputs_r+0x12>
 800a864:	2000      	movs	r0, #0
 800a866:	e007      	b.n	800a878 <__sfputs_r+0x22>
 800a868:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a86c:	463a      	mov	r2, r7
 800a86e:	4630      	mov	r0, r6
 800a870:	f7ff ffda 	bl	800a828 <__sfputc_r>
 800a874:	1c43      	adds	r3, r0, #1
 800a876:	d1f3      	bne.n	800a860 <__sfputs_r+0xa>
 800a878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a87c <_vfiprintf_r>:
 800a87c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a880:	460d      	mov	r5, r1
 800a882:	b09d      	sub	sp, #116	@ 0x74
 800a884:	4614      	mov	r4, r2
 800a886:	4698      	mov	r8, r3
 800a888:	4606      	mov	r6, r0
 800a88a:	b118      	cbz	r0, 800a894 <_vfiprintf_r+0x18>
 800a88c:	6a03      	ldr	r3, [r0, #32]
 800a88e:	b90b      	cbnz	r3, 800a894 <_vfiprintf_r+0x18>
 800a890:	f7ff fc20 	bl	800a0d4 <__sinit>
 800a894:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a896:	07d9      	lsls	r1, r3, #31
 800a898:	d405      	bmi.n	800a8a6 <_vfiprintf_r+0x2a>
 800a89a:	89ab      	ldrh	r3, [r5, #12]
 800a89c:	059a      	lsls	r2, r3, #22
 800a89e:	d402      	bmi.n	800a8a6 <_vfiprintf_r+0x2a>
 800a8a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8a2:	f7ff fd60 	bl	800a366 <__retarget_lock_acquire_recursive>
 800a8a6:	89ab      	ldrh	r3, [r5, #12]
 800a8a8:	071b      	lsls	r3, r3, #28
 800a8aa:	d501      	bpl.n	800a8b0 <_vfiprintf_r+0x34>
 800a8ac:	692b      	ldr	r3, [r5, #16]
 800a8ae:	b99b      	cbnz	r3, 800a8d8 <_vfiprintf_r+0x5c>
 800a8b0:	4629      	mov	r1, r5
 800a8b2:	4630      	mov	r0, r6
 800a8b4:	f000 fb72 	bl	800af9c <__swsetup_r>
 800a8b8:	b170      	cbz	r0, 800a8d8 <_vfiprintf_r+0x5c>
 800a8ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8bc:	07dc      	lsls	r4, r3, #31
 800a8be:	d504      	bpl.n	800a8ca <_vfiprintf_r+0x4e>
 800a8c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a8c4:	b01d      	add	sp, #116	@ 0x74
 800a8c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ca:	89ab      	ldrh	r3, [r5, #12]
 800a8cc:	0598      	lsls	r0, r3, #22
 800a8ce:	d4f7      	bmi.n	800a8c0 <_vfiprintf_r+0x44>
 800a8d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8d2:	f7ff fd49 	bl	800a368 <__retarget_lock_release_recursive>
 800a8d6:	e7f3      	b.n	800a8c0 <_vfiprintf_r+0x44>
 800a8d8:	2300      	movs	r3, #0
 800a8da:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8dc:	2320      	movs	r3, #32
 800a8de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a8e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8e6:	2330      	movs	r3, #48	@ 0x30
 800a8e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aa98 <_vfiprintf_r+0x21c>
 800a8ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a8f0:	f04f 0901 	mov.w	r9, #1
 800a8f4:	4623      	mov	r3, r4
 800a8f6:	469a      	mov	sl, r3
 800a8f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8fc:	b10a      	cbz	r2, 800a902 <_vfiprintf_r+0x86>
 800a8fe:	2a25      	cmp	r2, #37	@ 0x25
 800a900:	d1f9      	bne.n	800a8f6 <_vfiprintf_r+0x7a>
 800a902:	ebba 0b04 	subs.w	fp, sl, r4
 800a906:	d00b      	beq.n	800a920 <_vfiprintf_r+0xa4>
 800a908:	465b      	mov	r3, fp
 800a90a:	4622      	mov	r2, r4
 800a90c:	4629      	mov	r1, r5
 800a90e:	4630      	mov	r0, r6
 800a910:	f7ff ffa1 	bl	800a856 <__sfputs_r>
 800a914:	3001      	adds	r0, #1
 800a916:	f000 80a7 	beq.w	800aa68 <_vfiprintf_r+0x1ec>
 800a91a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a91c:	445a      	add	r2, fp
 800a91e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a920:	f89a 3000 	ldrb.w	r3, [sl]
 800a924:	2b00      	cmp	r3, #0
 800a926:	f000 809f 	beq.w	800aa68 <_vfiprintf_r+0x1ec>
 800a92a:	2300      	movs	r3, #0
 800a92c:	f04f 32ff 	mov.w	r2, #4294967295
 800a930:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a934:	f10a 0a01 	add.w	sl, sl, #1
 800a938:	9304      	str	r3, [sp, #16]
 800a93a:	9307      	str	r3, [sp, #28]
 800a93c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a940:	931a      	str	r3, [sp, #104]	@ 0x68
 800a942:	4654      	mov	r4, sl
 800a944:	2205      	movs	r2, #5
 800a946:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a94a:	4853      	ldr	r0, [pc, #332]	@ (800aa98 <_vfiprintf_r+0x21c>)
 800a94c:	f7f5 fc58 	bl	8000200 <memchr>
 800a950:	9a04      	ldr	r2, [sp, #16]
 800a952:	b9d8      	cbnz	r0, 800a98c <_vfiprintf_r+0x110>
 800a954:	06d1      	lsls	r1, r2, #27
 800a956:	bf44      	itt	mi
 800a958:	2320      	movmi	r3, #32
 800a95a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a95e:	0713      	lsls	r3, r2, #28
 800a960:	bf44      	itt	mi
 800a962:	232b      	movmi	r3, #43	@ 0x2b
 800a964:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a968:	f89a 3000 	ldrb.w	r3, [sl]
 800a96c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a96e:	d015      	beq.n	800a99c <_vfiprintf_r+0x120>
 800a970:	9a07      	ldr	r2, [sp, #28]
 800a972:	4654      	mov	r4, sl
 800a974:	2000      	movs	r0, #0
 800a976:	f04f 0c0a 	mov.w	ip, #10
 800a97a:	4621      	mov	r1, r4
 800a97c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a980:	3b30      	subs	r3, #48	@ 0x30
 800a982:	2b09      	cmp	r3, #9
 800a984:	d94b      	bls.n	800aa1e <_vfiprintf_r+0x1a2>
 800a986:	b1b0      	cbz	r0, 800a9b6 <_vfiprintf_r+0x13a>
 800a988:	9207      	str	r2, [sp, #28]
 800a98a:	e014      	b.n	800a9b6 <_vfiprintf_r+0x13a>
 800a98c:	eba0 0308 	sub.w	r3, r0, r8
 800a990:	fa09 f303 	lsl.w	r3, r9, r3
 800a994:	4313      	orrs	r3, r2
 800a996:	9304      	str	r3, [sp, #16]
 800a998:	46a2      	mov	sl, r4
 800a99a:	e7d2      	b.n	800a942 <_vfiprintf_r+0xc6>
 800a99c:	9b03      	ldr	r3, [sp, #12]
 800a99e:	1d19      	adds	r1, r3, #4
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	9103      	str	r1, [sp, #12]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	bfbb      	ittet	lt
 800a9a8:	425b      	neglt	r3, r3
 800a9aa:	f042 0202 	orrlt.w	r2, r2, #2
 800a9ae:	9307      	strge	r3, [sp, #28]
 800a9b0:	9307      	strlt	r3, [sp, #28]
 800a9b2:	bfb8      	it	lt
 800a9b4:	9204      	strlt	r2, [sp, #16]
 800a9b6:	7823      	ldrb	r3, [r4, #0]
 800a9b8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a9ba:	d10a      	bne.n	800a9d2 <_vfiprintf_r+0x156>
 800a9bc:	7863      	ldrb	r3, [r4, #1]
 800a9be:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9c0:	d132      	bne.n	800aa28 <_vfiprintf_r+0x1ac>
 800a9c2:	9b03      	ldr	r3, [sp, #12]
 800a9c4:	1d1a      	adds	r2, r3, #4
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	9203      	str	r2, [sp, #12]
 800a9ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a9ce:	3402      	adds	r4, #2
 800a9d0:	9305      	str	r3, [sp, #20]
 800a9d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aaa8 <_vfiprintf_r+0x22c>
 800a9d6:	7821      	ldrb	r1, [r4, #0]
 800a9d8:	2203      	movs	r2, #3
 800a9da:	4650      	mov	r0, sl
 800a9dc:	f7f5 fc10 	bl	8000200 <memchr>
 800a9e0:	b138      	cbz	r0, 800a9f2 <_vfiprintf_r+0x176>
 800a9e2:	9b04      	ldr	r3, [sp, #16]
 800a9e4:	eba0 000a 	sub.w	r0, r0, sl
 800a9e8:	2240      	movs	r2, #64	@ 0x40
 800a9ea:	4082      	lsls	r2, r0
 800a9ec:	4313      	orrs	r3, r2
 800a9ee:	3401      	adds	r4, #1
 800a9f0:	9304      	str	r3, [sp, #16]
 800a9f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9f6:	4829      	ldr	r0, [pc, #164]	@ (800aa9c <_vfiprintf_r+0x220>)
 800a9f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a9fc:	2206      	movs	r2, #6
 800a9fe:	f7f5 fbff 	bl	8000200 <memchr>
 800aa02:	2800      	cmp	r0, #0
 800aa04:	d03f      	beq.n	800aa86 <_vfiprintf_r+0x20a>
 800aa06:	4b26      	ldr	r3, [pc, #152]	@ (800aaa0 <_vfiprintf_r+0x224>)
 800aa08:	bb1b      	cbnz	r3, 800aa52 <_vfiprintf_r+0x1d6>
 800aa0a:	9b03      	ldr	r3, [sp, #12]
 800aa0c:	3307      	adds	r3, #7
 800aa0e:	f023 0307 	bic.w	r3, r3, #7
 800aa12:	3308      	adds	r3, #8
 800aa14:	9303      	str	r3, [sp, #12]
 800aa16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa18:	443b      	add	r3, r7
 800aa1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa1c:	e76a      	b.n	800a8f4 <_vfiprintf_r+0x78>
 800aa1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa22:	460c      	mov	r4, r1
 800aa24:	2001      	movs	r0, #1
 800aa26:	e7a8      	b.n	800a97a <_vfiprintf_r+0xfe>
 800aa28:	2300      	movs	r3, #0
 800aa2a:	3401      	adds	r4, #1
 800aa2c:	9305      	str	r3, [sp, #20]
 800aa2e:	4619      	mov	r1, r3
 800aa30:	f04f 0c0a 	mov.w	ip, #10
 800aa34:	4620      	mov	r0, r4
 800aa36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa3a:	3a30      	subs	r2, #48	@ 0x30
 800aa3c:	2a09      	cmp	r2, #9
 800aa3e:	d903      	bls.n	800aa48 <_vfiprintf_r+0x1cc>
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d0c6      	beq.n	800a9d2 <_vfiprintf_r+0x156>
 800aa44:	9105      	str	r1, [sp, #20]
 800aa46:	e7c4      	b.n	800a9d2 <_vfiprintf_r+0x156>
 800aa48:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa4c:	4604      	mov	r4, r0
 800aa4e:	2301      	movs	r3, #1
 800aa50:	e7f0      	b.n	800aa34 <_vfiprintf_r+0x1b8>
 800aa52:	ab03      	add	r3, sp, #12
 800aa54:	9300      	str	r3, [sp, #0]
 800aa56:	462a      	mov	r2, r5
 800aa58:	4b12      	ldr	r3, [pc, #72]	@ (800aaa4 <_vfiprintf_r+0x228>)
 800aa5a:	a904      	add	r1, sp, #16
 800aa5c:	4630      	mov	r0, r6
 800aa5e:	f3af 8000 	nop.w
 800aa62:	4607      	mov	r7, r0
 800aa64:	1c78      	adds	r0, r7, #1
 800aa66:	d1d6      	bne.n	800aa16 <_vfiprintf_r+0x19a>
 800aa68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa6a:	07d9      	lsls	r1, r3, #31
 800aa6c:	d405      	bmi.n	800aa7a <_vfiprintf_r+0x1fe>
 800aa6e:	89ab      	ldrh	r3, [r5, #12]
 800aa70:	059a      	lsls	r2, r3, #22
 800aa72:	d402      	bmi.n	800aa7a <_vfiprintf_r+0x1fe>
 800aa74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa76:	f7ff fc77 	bl	800a368 <__retarget_lock_release_recursive>
 800aa7a:	89ab      	ldrh	r3, [r5, #12]
 800aa7c:	065b      	lsls	r3, r3, #25
 800aa7e:	f53f af1f 	bmi.w	800a8c0 <_vfiprintf_r+0x44>
 800aa82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa84:	e71e      	b.n	800a8c4 <_vfiprintf_r+0x48>
 800aa86:	ab03      	add	r3, sp, #12
 800aa88:	9300      	str	r3, [sp, #0]
 800aa8a:	462a      	mov	r2, r5
 800aa8c:	4b05      	ldr	r3, [pc, #20]	@ (800aaa4 <_vfiprintf_r+0x228>)
 800aa8e:	a904      	add	r1, sp, #16
 800aa90:	4630      	mov	r0, r6
 800aa92:	f000 f879 	bl	800ab88 <_printf_i>
 800aa96:	e7e4      	b.n	800aa62 <_vfiprintf_r+0x1e6>
 800aa98:	0800b2fc 	.word	0x0800b2fc
 800aa9c:	0800b306 	.word	0x0800b306
 800aaa0:	00000000 	.word	0x00000000
 800aaa4:	0800a857 	.word	0x0800a857
 800aaa8:	0800b302 	.word	0x0800b302

0800aaac <_printf_common>:
 800aaac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aab0:	4616      	mov	r6, r2
 800aab2:	4698      	mov	r8, r3
 800aab4:	688a      	ldr	r2, [r1, #8]
 800aab6:	690b      	ldr	r3, [r1, #16]
 800aab8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aabc:	4293      	cmp	r3, r2
 800aabe:	bfb8      	it	lt
 800aac0:	4613      	movlt	r3, r2
 800aac2:	6033      	str	r3, [r6, #0]
 800aac4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aac8:	4607      	mov	r7, r0
 800aaca:	460c      	mov	r4, r1
 800aacc:	b10a      	cbz	r2, 800aad2 <_printf_common+0x26>
 800aace:	3301      	adds	r3, #1
 800aad0:	6033      	str	r3, [r6, #0]
 800aad2:	6823      	ldr	r3, [r4, #0]
 800aad4:	0699      	lsls	r1, r3, #26
 800aad6:	bf42      	ittt	mi
 800aad8:	6833      	ldrmi	r3, [r6, #0]
 800aada:	3302      	addmi	r3, #2
 800aadc:	6033      	strmi	r3, [r6, #0]
 800aade:	6825      	ldr	r5, [r4, #0]
 800aae0:	f015 0506 	ands.w	r5, r5, #6
 800aae4:	d106      	bne.n	800aaf4 <_printf_common+0x48>
 800aae6:	f104 0a19 	add.w	sl, r4, #25
 800aaea:	68e3      	ldr	r3, [r4, #12]
 800aaec:	6832      	ldr	r2, [r6, #0]
 800aaee:	1a9b      	subs	r3, r3, r2
 800aaf0:	42ab      	cmp	r3, r5
 800aaf2:	dc26      	bgt.n	800ab42 <_printf_common+0x96>
 800aaf4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aaf8:	6822      	ldr	r2, [r4, #0]
 800aafa:	3b00      	subs	r3, #0
 800aafc:	bf18      	it	ne
 800aafe:	2301      	movne	r3, #1
 800ab00:	0692      	lsls	r2, r2, #26
 800ab02:	d42b      	bmi.n	800ab5c <_printf_common+0xb0>
 800ab04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ab08:	4641      	mov	r1, r8
 800ab0a:	4638      	mov	r0, r7
 800ab0c:	47c8      	blx	r9
 800ab0e:	3001      	adds	r0, #1
 800ab10:	d01e      	beq.n	800ab50 <_printf_common+0xa4>
 800ab12:	6823      	ldr	r3, [r4, #0]
 800ab14:	6922      	ldr	r2, [r4, #16]
 800ab16:	f003 0306 	and.w	r3, r3, #6
 800ab1a:	2b04      	cmp	r3, #4
 800ab1c:	bf02      	ittt	eq
 800ab1e:	68e5      	ldreq	r5, [r4, #12]
 800ab20:	6833      	ldreq	r3, [r6, #0]
 800ab22:	1aed      	subeq	r5, r5, r3
 800ab24:	68a3      	ldr	r3, [r4, #8]
 800ab26:	bf0c      	ite	eq
 800ab28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab2c:	2500      	movne	r5, #0
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	bfc4      	itt	gt
 800ab32:	1a9b      	subgt	r3, r3, r2
 800ab34:	18ed      	addgt	r5, r5, r3
 800ab36:	2600      	movs	r6, #0
 800ab38:	341a      	adds	r4, #26
 800ab3a:	42b5      	cmp	r5, r6
 800ab3c:	d11a      	bne.n	800ab74 <_printf_common+0xc8>
 800ab3e:	2000      	movs	r0, #0
 800ab40:	e008      	b.n	800ab54 <_printf_common+0xa8>
 800ab42:	2301      	movs	r3, #1
 800ab44:	4652      	mov	r2, sl
 800ab46:	4641      	mov	r1, r8
 800ab48:	4638      	mov	r0, r7
 800ab4a:	47c8      	blx	r9
 800ab4c:	3001      	adds	r0, #1
 800ab4e:	d103      	bne.n	800ab58 <_printf_common+0xac>
 800ab50:	f04f 30ff 	mov.w	r0, #4294967295
 800ab54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab58:	3501      	adds	r5, #1
 800ab5a:	e7c6      	b.n	800aaea <_printf_common+0x3e>
 800ab5c:	18e1      	adds	r1, r4, r3
 800ab5e:	1c5a      	adds	r2, r3, #1
 800ab60:	2030      	movs	r0, #48	@ 0x30
 800ab62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ab66:	4422      	add	r2, r4
 800ab68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ab6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ab70:	3302      	adds	r3, #2
 800ab72:	e7c7      	b.n	800ab04 <_printf_common+0x58>
 800ab74:	2301      	movs	r3, #1
 800ab76:	4622      	mov	r2, r4
 800ab78:	4641      	mov	r1, r8
 800ab7a:	4638      	mov	r0, r7
 800ab7c:	47c8      	blx	r9
 800ab7e:	3001      	adds	r0, #1
 800ab80:	d0e6      	beq.n	800ab50 <_printf_common+0xa4>
 800ab82:	3601      	adds	r6, #1
 800ab84:	e7d9      	b.n	800ab3a <_printf_common+0x8e>
	...

0800ab88 <_printf_i>:
 800ab88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab8c:	7e0f      	ldrb	r7, [r1, #24]
 800ab8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ab90:	2f78      	cmp	r7, #120	@ 0x78
 800ab92:	4691      	mov	r9, r2
 800ab94:	4680      	mov	r8, r0
 800ab96:	460c      	mov	r4, r1
 800ab98:	469a      	mov	sl, r3
 800ab9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ab9e:	d807      	bhi.n	800abb0 <_printf_i+0x28>
 800aba0:	2f62      	cmp	r7, #98	@ 0x62
 800aba2:	d80a      	bhi.n	800abba <_printf_i+0x32>
 800aba4:	2f00      	cmp	r7, #0
 800aba6:	f000 80d2 	beq.w	800ad4e <_printf_i+0x1c6>
 800abaa:	2f58      	cmp	r7, #88	@ 0x58
 800abac:	f000 80b9 	beq.w	800ad22 <_printf_i+0x19a>
 800abb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800abb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800abb8:	e03a      	b.n	800ac30 <_printf_i+0xa8>
 800abba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800abbe:	2b15      	cmp	r3, #21
 800abc0:	d8f6      	bhi.n	800abb0 <_printf_i+0x28>
 800abc2:	a101      	add	r1, pc, #4	@ (adr r1, 800abc8 <_printf_i+0x40>)
 800abc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800abc8:	0800ac21 	.word	0x0800ac21
 800abcc:	0800ac35 	.word	0x0800ac35
 800abd0:	0800abb1 	.word	0x0800abb1
 800abd4:	0800abb1 	.word	0x0800abb1
 800abd8:	0800abb1 	.word	0x0800abb1
 800abdc:	0800abb1 	.word	0x0800abb1
 800abe0:	0800ac35 	.word	0x0800ac35
 800abe4:	0800abb1 	.word	0x0800abb1
 800abe8:	0800abb1 	.word	0x0800abb1
 800abec:	0800abb1 	.word	0x0800abb1
 800abf0:	0800abb1 	.word	0x0800abb1
 800abf4:	0800ad35 	.word	0x0800ad35
 800abf8:	0800ac5f 	.word	0x0800ac5f
 800abfc:	0800acef 	.word	0x0800acef
 800ac00:	0800abb1 	.word	0x0800abb1
 800ac04:	0800abb1 	.word	0x0800abb1
 800ac08:	0800ad57 	.word	0x0800ad57
 800ac0c:	0800abb1 	.word	0x0800abb1
 800ac10:	0800ac5f 	.word	0x0800ac5f
 800ac14:	0800abb1 	.word	0x0800abb1
 800ac18:	0800abb1 	.word	0x0800abb1
 800ac1c:	0800acf7 	.word	0x0800acf7
 800ac20:	6833      	ldr	r3, [r6, #0]
 800ac22:	1d1a      	adds	r2, r3, #4
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	6032      	str	r2, [r6, #0]
 800ac28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ac30:	2301      	movs	r3, #1
 800ac32:	e09d      	b.n	800ad70 <_printf_i+0x1e8>
 800ac34:	6833      	ldr	r3, [r6, #0]
 800ac36:	6820      	ldr	r0, [r4, #0]
 800ac38:	1d19      	adds	r1, r3, #4
 800ac3a:	6031      	str	r1, [r6, #0]
 800ac3c:	0606      	lsls	r6, r0, #24
 800ac3e:	d501      	bpl.n	800ac44 <_printf_i+0xbc>
 800ac40:	681d      	ldr	r5, [r3, #0]
 800ac42:	e003      	b.n	800ac4c <_printf_i+0xc4>
 800ac44:	0645      	lsls	r5, r0, #25
 800ac46:	d5fb      	bpl.n	800ac40 <_printf_i+0xb8>
 800ac48:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ac4c:	2d00      	cmp	r5, #0
 800ac4e:	da03      	bge.n	800ac58 <_printf_i+0xd0>
 800ac50:	232d      	movs	r3, #45	@ 0x2d
 800ac52:	426d      	negs	r5, r5
 800ac54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac58:	4859      	ldr	r0, [pc, #356]	@ (800adc0 <_printf_i+0x238>)
 800ac5a:	230a      	movs	r3, #10
 800ac5c:	e011      	b.n	800ac82 <_printf_i+0xfa>
 800ac5e:	6821      	ldr	r1, [r4, #0]
 800ac60:	6833      	ldr	r3, [r6, #0]
 800ac62:	0608      	lsls	r0, r1, #24
 800ac64:	f853 5b04 	ldr.w	r5, [r3], #4
 800ac68:	d402      	bmi.n	800ac70 <_printf_i+0xe8>
 800ac6a:	0649      	lsls	r1, r1, #25
 800ac6c:	bf48      	it	mi
 800ac6e:	b2ad      	uxthmi	r5, r5
 800ac70:	2f6f      	cmp	r7, #111	@ 0x6f
 800ac72:	4853      	ldr	r0, [pc, #332]	@ (800adc0 <_printf_i+0x238>)
 800ac74:	6033      	str	r3, [r6, #0]
 800ac76:	bf14      	ite	ne
 800ac78:	230a      	movne	r3, #10
 800ac7a:	2308      	moveq	r3, #8
 800ac7c:	2100      	movs	r1, #0
 800ac7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ac82:	6866      	ldr	r6, [r4, #4]
 800ac84:	60a6      	str	r6, [r4, #8]
 800ac86:	2e00      	cmp	r6, #0
 800ac88:	bfa2      	ittt	ge
 800ac8a:	6821      	ldrge	r1, [r4, #0]
 800ac8c:	f021 0104 	bicge.w	r1, r1, #4
 800ac90:	6021      	strge	r1, [r4, #0]
 800ac92:	b90d      	cbnz	r5, 800ac98 <_printf_i+0x110>
 800ac94:	2e00      	cmp	r6, #0
 800ac96:	d04b      	beq.n	800ad30 <_printf_i+0x1a8>
 800ac98:	4616      	mov	r6, r2
 800ac9a:	fbb5 f1f3 	udiv	r1, r5, r3
 800ac9e:	fb03 5711 	mls	r7, r3, r1, r5
 800aca2:	5dc7      	ldrb	r7, [r0, r7]
 800aca4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aca8:	462f      	mov	r7, r5
 800acaa:	42bb      	cmp	r3, r7
 800acac:	460d      	mov	r5, r1
 800acae:	d9f4      	bls.n	800ac9a <_printf_i+0x112>
 800acb0:	2b08      	cmp	r3, #8
 800acb2:	d10b      	bne.n	800accc <_printf_i+0x144>
 800acb4:	6823      	ldr	r3, [r4, #0]
 800acb6:	07df      	lsls	r7, r3, #31
 800acb8:	d508      	bpl.n	800accc <_printf_i+0x144>
 800acba:	6923      	ldr	r3, [r4, #16]
 800acbc:	6861      	ldr	r1, [r4, #4]
 800acbe:	4299      	cmp	r1, r3
 800acc0:	bfde      	ittt	le
 800acc2:	2330      	movle	r3, #48	@ 0x30
 800acc4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800acc8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800accc:	1b92      	subs	r2, r2, r6
 800acce:	6122      	str	r2, [r4, #16]
 800acd0:	f8cd a000 	str.w	sl, [sp]
 800acd4:	464b      	mov	r3, r9
 800acd6:	aa03      	add	r2, sp, #12
 800acd8:	4621      	mov	r1, r4
 800acda:	4640      	mov	r0, r8
 800acdc:	f7ff fee6 	bl	800aaac <_printf_common>
 800ace0:	3001      	adds	r0, #1
 800ace2:	d14a      	bne.n	800ad7a <_printf_i+0x1f2>
 800ace4:	f04f 30ff 	mov.w	r0, #4294967295
 800ace8:	b004      	add	sp, #16
 800acea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acee:	6823      	ldr	r3, [r4, #0]
 800acf0:	f043 0320 	orr.w	r3, r3, #32
 800acf4:	6023      	str	r3, [r4, #0]
 800acf6:	4833      	ldr	r0, [pc, #204]	@ (800adc4 <_printf_i+0x23c>)
 800acf8:	2778      	movs	r7, #120	@ 0x78
 800acfa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800acfe:	6823      	ldr	r3, [r4, #0]
 800ad00:	6831      	ldr	r1, [r6, #0]
 800ad02:	061f      	lsls	r7, r3, #24
 800ad04:	f851 5b04 	ldr.w	r5, [r1], #4
 800ad08:	d402      	bmi.n	800ad10 <_printf_i+0x188>
 800ad0a:	065f      	lsls	r7, r3, #25
 800ad0c:	bf48      	it	mi
 800ad0e:	b2ad      	uxthmi	r5, r5
 800ad10:	6031      	str	r1, [r6, #0]
 800ad12:	07d9      	lsls	r1, r3, #31
 800ad14:	bf44      	itt	mi
 800ad16:	f043 0320 	orrmi.w	r3, r3, #32
 800ad1a:	6023      	strmi	r3, [r4, #0]
 800ad1c:	b11d      	cbz	r5, 800ad26 <_printf_i+0x19e>
 800ad1e:	2310      	movs	r3, #16
 800ad20:	e7ac      	b.n	800ac7c <_printf_i+0xf4>
 800ad22:	4827      	ldr	r0, [pc, #156]	@ (800adc0 <_printf_i+0x238>)
 800ad24:	e7e9      	b.n	800acfa <_printf_i+0x172>
 800ad26:	6823      	ldr	r3, [r4, #0]
 800ad28:	f023 0320 	bic.w	r3, r3, #32
 800ad2c:	6023      	str	r3, [r4, #0]
 800ad2e:	e7f6      	b.n	800ad1e <_printf_i+0x196>
 800ad30:	4616      	mov	r6, r2
 800ad32:	e7bd      	b.n	800acb0 <_printf_i+0x128>
 800ad34:	6833      	ldr	r3, [r6, #0]
 800ad36:	6825      	ldr	r5, [r4, #0]
 800ad38:	6961      	ldr	r1, [r4, #20]
 800ad3a:	1d18      	adds	r0, r3, #4
 800ad3c:	6030      	str	r0, [r6, #0]
 800ad3e:	062e      	lsls	r6, r5, #24
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	d501      	bpl.n	800ad48 <_printf_i+0x1c0>
 800ad44:	6019      	str	r1, [r3, #0]
 800ad46:	e002      	b.n	800ad4e <_printf_i+0x1c6>
 800ad48:	0668      	lsls	r0, r5, #25
 800ad4a:	d5fb      	bpl.n	800ad44 <_printf_i+0x1bc>
 800ad4c:	8019      	strh	r1, [r3, #0]
 800ad4e:	2300      	movs	r3, #0
 800ad50:	6123      	str	r3, [r4, #16]
 800ad52:	4616      	mov	r6, r2
 800ad54:	e7bc      	b.n	800acd0 <_printf_i+0x148>
 800ad56:	6833      	ldr	r3, [r6, #0]
 800ad58:	1d1a      	adds	r2, r3, #4
 800ad5a:	6032      	str	r2, [r6, #0]
 800ad5c:	681e      	ldr	r6, [r3, #0]
 800ad5e:	6862      	ldr	r2, [r4, #4]
 800ad60:	2100      	movs	r1, #0
 800ad62:	4630      	mov	r0, r6
 800ad64:	f7f5 fa4c 	bl	8000200 <memchr>
 800ad68:	b108      	cbz	r0, 800ad6e <_printf_i+0x1e6>
 800ad6a:	1b80      	subs	r0, r0, r6
 800ad6c:	6060      	str	r0, [r4, #4]
 800ad6e:	6863      	ldr	r3, [r4, #4]
 800ad70:	6123      	str	r3, [r4, #16]
 800ad72:	2300      	movs	r3, #0
 800ad74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad78:	e7aa      	b.n	800acd0 <_printf_i+0x148>
 800ad7a:	6923      	ldr	r3, [r4, #16]
 800ad7c:	4632      	mov	r2, r6
 800ad7e:	4649      	mov	r1, r9
 800ad80:	4640      	mov	r0, r8
 800ad82:	47d0      	blx	sl
 800ad84:	3001      	adds	r0, #1
 800ad86:	d0ad      	beq.n	800ace4 <_printf_i+0x15c>
 800ad88:	6823      	ldr	r3, [r4, #0]
 800ad8a:	079b      	lsls	r3, r3, #30
 800ad8c:	d413      	bmi.n	800adb6 <_printf_i+0x22e>
 800ad8e:	68e0      	ldr	r0, [r4, #12]
 800ad90:	9b03      	ldr	r3, [sp, #12]
 800ad92:	4298      	cmp	r0, r3
 800ad94:	bfb8      	it	lt
 800ad96:	4618      	movlt	r0, r3
 800ad98:	e7a6      	b.n	800ace8 <_printf_i+0x160>
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	4632      	mov	r2, r6
 800ad9e:	4649      	mov	r1, r9
 800ada0:	4640      	mov	r0, r8
 800ada2:	47d0      	blx	sl
 800ada4:	3001      	adds	r0, #1
 800ada6:	d09d      	beq.n	800ace4 <_printf_i+0x15c>
 800ada8:	3501      	adds	r5, #1
 800adaa:	68e3      	ldr	r3, [r4, #12]
 800adac:	9903      	ldr	r1, [sp, #12]
 800adae:	1a5b      	subs	r3, r3, r1
 800adb0:	42ab      	cmp	r3, r5
 800adb2:	dcf2      	bgt.n	800ad9a <_printf_i+0x212>
 800adb4:	e7eb      	b.n	800ad8e <_printf_i+0x206>
 800adb6:	2500      	movs	r5, #0
 800adb8:	f104 0619 	add.w	r6, r4, #25
 800adbc:	e7f5      	b.n	800adaa <_printf_i+0x222>
 800adbe:	bf00      	nop
 800adc0:	0800b30d 	.word	0x0800b30d
 800adc4:	0800b31e 	.word	0x0800b31e

0800adc8 <__sflush_r>:
 800adc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800adcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800add0:	0716      	lsls	r6, r2, #28
 800add2:	4605      	mov	r5, r0
 800add4:	460c      	mov	r4, r1
 800add6:	d454      	bmi.n	800ae82 <__sflush_r+0xba>
 800add8:	684b      	ldr	r3, [r1, #4]
 800adda:	2b00      	cmp	r3, #0
 800addc:	dc02      	bgt.n	800ade4 <__sflush_r+0x1c>
 800adde:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	dd48      	ble.n	800ae76 <__sflush_r+0xae>
 800ade4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ade6:	2e00      	cmp	r6, #0
 800ade8:	d045      	beq.n	800ae76 <__sflush_r+0xae>
 800adea:	2300      	movs	r3, #0
 800adec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800adf0:	682f      	ldr	r7, [r5, #0]
 800adf2:	6a21      	ldr	r1, [r4, #32]
 800adf4:	602b      	str	r3, [r5, #0]
 800adf6:	d030      	beq.n	800ae5a <__sflush_r+0x92>
 800adf8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800adfa:	89a3      	ldrh	r3, [r4, #12]
 800adfc:	0759      	lsls	r1, r3, #29
 800adfe:	d505      	bpl.n	800ae0c <__sflush_r+0x44>
 800ae00:	6863      	ldr	r3, [r4, #4]
 800ae02:	1ad2      	subs	r2, r2, r3
 800ae04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ae06:	b10b      	cbz	r3, 800ae0c <__sflush_r+0x44>
 800ae08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ae0a:	1ad2      	subs	r2, r2, r3
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ae10:	6a21      	ldr	r1, [r4, #32]
 800ae12:	4628      	mov	r0, r5
 800ae14:	47b0      	blx	r6
 800ae16:	1c43      	adds	r3, r0, #1
 800ae18:	89a3      	ldrh	r3, [r4, #12]
 800ae1a:	d106      	bne.n	800ae2a <__sflush_r+0x62>
 800ae1c:	6829      	ldr	r1, [r5, #0]
 800ae1e:	291d      	cmp	r1, #29
 800ae20:	d82b      	bhi.n	800ae7a <__sflush_r+0xb2>
 800ae22:	4a2a      	ldr	r2, [pc, #168]	@ (800aecc <__sflush_r+0x104>)
 800ae24:	410a      	asrs	r2, r1
 800ae26:	07d6      	lsls	r6, r2, #31
 800ae28:	d427      	bmi.n	800ae7a <__sflush_r+0xb2>
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	6062      	str	r2, [r4, #4]
 800ae2e:	04d9      	lsls	r1, r3, #19
 800ae30:	6922      	ldr	r2, [r4, #16]
 800ae32:	6022      	str	r2, [r4, #0]
 800ae34:	d504      	bpl.n	800ae40 <__sflush_r+0x78>
 800ae36:	1c42      	adds	r2, r0, #1
 800ae38:	d101      	bne.n	800ae3e <__sflush_r+0x76>
 800ae3a:	682b      	ldr	r3, [r5, #0]
 800ae3c:	b903      	cbnz	r3, 800ae40 <__sflush_r+0x78>
 800ae3e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ae40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae42:	602f      	str	r7, [r5, #0]
 800ae44:	b1b9      	cbz	r1, 800ae76 <__sflush_r+0xae>
 800ae46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ae4a:	4299      	cmp	r1, r3
 800ae4c:	d002      	beq.n	800ae54 <__sflush_r+0x8c>
 800ae4e:	4628      	mov	r0, r5
 800ae50:	f7ff fa9a 	bl	800a388 <_free_r>
 800ae54:	2300      	movs	r3, #0
 800ae56:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae58:	e00d      	b.n	800ae76 <__sflush_r+0xae>
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	4628      	mov	r0, r5
 800ae5e:	47b0      	blx	r6
 800ae60:	4602      	mov	r2, r0
 800ae62:	1c50      	adds	r0, r2, #1
 800ae64:	d1c9      	bne.n	800adfa <__sflush_r+0x32>
 800ae66:	682b      	ldr	r3, [r5, #0]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d0c6      	beq.n	800adfa <__sflush_r+0x32>
 800ae6c:	2b1d      	cmp	r3, #29
 800ae6e:	d001      	beq.n	800ae74 <__sflush_r+0xac>
 800ae70:	2b16      	cmp	r3, #22
 800ae72:	d11e      	bne.n	800aeb2 <__sflush_r+0xea>
 800ae74:	602f      	str	r7, [r5, #0]
 800ae76:	2000      	movs	r0, #0
 800ae78:	e022      	b.n	800aec0 <__sflush_r+0xf8>
 800ae7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae7e:	b21b      	sxth	r3, r3
 800ae80:	e01b      	b.n	800aeba <__sflush_r+0xf2>
 800ae82:	690f      	ldr	r7, [r1, #16]
 800ae84:	2f00      	cmp	r7, #0
 800ae86:	d0f6      	beq.n	800ae76 <__sflush_r+0xae>
 800ae88:	0793      	lsls	r3, r2, #30
 800ae8a:	680e      	ldr	r6, [r1, #0]
 800ae8c:	bf08      	it	eq
 800ae8e:	694b      	ldreq	r3, [r1, #20]
 800ae90:	600f      	str	r7, [r1, #0]
 800ae92:	bf18      	it	ne
 800ae94:	2300      	movne	r3, #0
 800ae96:	eba6 0807 	sub.w	r8, r6, r7
 800ae9a:	608b      	str	r3, [r1, #8]
 800ae9c:	f1b8 0f00 	cmp.w	r8, #0
 800aea0:	dde9      	ble.n	800ae76 <__sflush_r+0xae>
 800aea2:	6a21      	ldr	r1, [r4, #32]
 800aea4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800aea6:	4643      	mov	r3, r8
 800aea8:	463a      	mov	r2, r7
 800aeaa:	4628      	mov	r0, r5
 800aeac:	47b0      	blx	r6
 800aeae:	2800      	cmp	r0, #0
 800aeb0:	dc08      	bgt.n	800aec4 <__sflush_r+0xfc>
 800aeb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aeb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aeba:	81a3      	strh	r3, [r4, #12]
 800aebc:	f04f 30ff 	mov.w	r0, #4294967295
 800aec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aec4:	4407      	add	r7, r0
 800aec6:	eba8 0800 	sub.w	r8, r8, r0
 800aeca:	e7e7      	b.n	800ae9c <__sflush_r+0xd4>
 800aecc:	dfbffffe 	.word	0xdfbffffe

0800aed0 <_fflush_r>:
 800aed0:	b538      	push	{r3, r4, r5, lr}
 800aed2:	690b      	ldr	r3, [r1, #16]
 800aed4:	4605      	mov	r5, r0
 800aed6:	460c      	mov	r4, r1
 800aed8:	b913      	cbnz	r3, 800aee0 <_fflush_r+0x10>
 800aeda:	2500      	movs	r5, #0
 800aedc:	4628      	mov	r0, r5
 800aede:	bd38      	pop	{r3, r4, r5, pc}
 800aee0:	b118      	cbz	r0, 800aeea <_fflush_r+0x1a>
 800aee2:	6a03      	ldr	r3, [r0, #32]
 800aee4:	b90b      	cbnz	r3, 800aeea <_fflush_r+0x1a>
 800aee6:	f7ff f8f5 	bl	800a0d4 <__sinit>
 800aeea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d0f3      	beq.n	800aeda <_fflush_r+0xa>
 800aef2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aef4:	07d0      	lsls	r0, r2, #31
 800aef6:	d404      	bmi.n	800af02 <_fflush_r+0x32>
 800aef8:	0599      	lsls	r1, r3, #22
 800aefa:	d402      	bmi.n	800af02 <_fflush_r+0x32>
 800aefc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aefe:	f7ff fa32 	bl	800a366 <__retarget_lock_acquire_recursive>
 800af02:	4628      	mov	r0, r5
 800af04:	4621      	mov	r1, r4
 800af06:	f7ff ff5f 	bl	800adc8 <__sflush_r>
 800af0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af0c:	07da      	lsls	r2, r3, #31
 800af0e:	4605      	mov	r5, r0
 800af10:	d4e4      	bmi.n	800aedc <_fflush_r+0xc>
 800af12:	89a3      	ldrh	r3, [r4, #12]
 800af14:	059b      	lsls	r3, r3, #22
 800af16:	d4e1      	bmi.n	800aedc <_fflush_r+0xc>
 800af18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af1a:	f7ff fa25 	bl	800a368 <__retarget_lock_release_recursive>
 800af1e:	e7dd      	b.n	800aedc <_fflush_r+0xc>

0800af20 <__swbuf_r>:
 800af20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af22:	460e      	mov	r6, r1
 800af24:	4614      	mov	r4, r2
 800af26:	4605      	mov	r5, r0
 800af28:	b118      	cbz	r0, 800af32 <__swbuf_r+0x12>
 800af2a:	6a03      	ldr	r3, [r0, #32]
 800af2c:	b90b      	cbnz	r3, 800af32 <__swbuf_r+0x12>
 800af2e:	f7ff f8d1 	bl	800a0d4 <__sinit>
 800af32:	69a3      	ldr	r3, [r4, #24]
 800af34:	60a3      	str	r3, [r4, #8]
 800af36:	89a3      	ldrh	r3, [r4, #12]
 800af38:	071a      	lsls	r2, r3, #28
 800af3a:	d501      	bpl.n	800af40 <__swbuf_r+0x20>
 800af3c:	6923      	ldr	r3, [r4, #16]
 800af3e:	b943      	cbnz	r3, 800af52 <__swbuf_r+0x32>
 800af40:	4621      	mov	r1, r4
 800af42:	4628      	mov	r0, r5
 800af44:	f000 f82a 	bl	800af9c <__swsetup_r>
 800af48:	b118      	cbz	r0, 800af52 <__swbuf_r+0x32>
 800af4a:	f04f 37ff 	mov.w	r7, #4294967295
 800af4e:	4638      	mov	r0, r7
 800af50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af52:	6823      	ldr	r3, [r4, #0]
 800af54:	6922      	ldr	r2, [r4, #16]
 800af56:	1a98      	subs	r0, r3, r2
 800af58:	6963      	ldr	r3, [r4, #20]
 800af5a:	b2f6      	uxtb	r6, r6
 800af5c:	4283      	cmp	r3, r0
 800af5e:	4637      	mov	r7, r6
 800af60:	dc05      	bgt.n	800af6e <__swbuf_r+0x4e>
 800af62:	4621      	mov	r1, r4
 800af64:	4628      	mov	r0, r5
 800af66:	f7ff ffb3 	bl	800aed0 <_fflush_r>
 800af6a:	2800      	cmp	r0, #0
 800af6c:	d1ed      	bne.n	800af4a <__swbuf_r+0x2a>
 800af6e:	68a3      	ldr	r3, [r4, #8]
 800af70:	3b01      	subs	r3, #1
 800af72:	60a3      	str	r3, [r4, #8]
 800af74:	6823      	ldr	r3, [r4, #0]
 800af76:	1c5a      	adds	r2, r3, #1
 800af78:	6022      	str	r2, [r4, #0]
 800af7a:	701e      	strb	r6, [r3, #0]
 800af7c:	6962      	ldr	r2, [r4, #20]
 800af7e:	1c43      	adds	r3, r0, #1
 800af80:	429a      	cmp	r2, r3
 800af82:	d004      	beq.n	800af8e <__swbuf_r+0x6e>
 800af84:	89a3      	ldrh	r3, [r4, #12]
 800af86:	07db      	lsls	r3, r3, #31
 800af88:	d5e1      	bpl.n	800af4e <__swbuf_r+0x2e>
 800af8a:	2e0a      	cmp	r6, #10
 800af8c:	d1df      	bne.n	800af4e <__swbuf_r+0x2e>
 800af8e:	4621      	mov	r1, r4
 800af90:	4628      	mov	r0, r5
 800af92:	f7ff ff9d 	bl	800aed0 <_fflush_r>
 800af96:	2800      	cmp	r0, #0
 800af98:	d0d9      	beq.n	800af4e <__swbuf_r+0x2e>
 800af9a:	e7d6      	b.n	800af4a <__swbuf_r+0x2a>

0800af9c <__swsetup_r>:
 800af9c:	b538      	push	{r3, r4, r5, lr}
 800af9e:	4b29      	ldr	r3, [pc, #164]	@ (800b044 <__swsetup_r+0xa8>)
 800afa0:	4605      	mov	r5, r0
 800afa2:	6818      	ldr	r0, [r3, #0]
 800afa4:	460c      	mov	r4, r1
 800afa6:	b118      	cbz	r0, 800afb0 <__swsetup_r+0x14>
 800afa8:	6a03      	ldr	r3, [r0, #32]
 800afaa:	b90b      	cbnz	r3, 800afb0 <__swsetup_r+0x14>
 800afac:	f7ff f892 	bl	800a0d4 <__sinit>
 800afb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afb4:	0719      	lsls	r1, r3, #28
 800afb6:	d422      	bmi.n	800affe <__swsetup_r+0x62>
 800afb8:	06da      	lsls	r2, r3, #27
 800afba:	d407      	bmi.n	800afcc <__swsetup_r+0x30>
 800afbc:	2209      	movs	r2, #9
 800afbe:	602a      	str	r2, [r5, #0]
 800afc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afc4:	81a3      	strh	r3, [r4, #12]
 800afc6:	f04f 30ff 	mov.w	r0, #4294967295
 800afca:	e033      	b.n	800b034 <__swsetup_r+0x98>
 800afcc:	0758      	lsls	r0, r3, #29
 800afce:	d512      	bpl.n	800aff6 <__swsetup_r+0x5a>
 800afd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afd2:	b141      	cbz	r1, 800afe6 <__swsetup_r+0x4a>
 800afd4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800afd8:	4299      	cmp	r1, r3
 800afda:	d002      	beq.n	800afe2 <__swsetup_r+0x46>
 800afdc:	4628      	mov	r0, r5
 800afde:	f7ff f9d3 	bl	800a388 <_free_r>
 800afe2:	2300      	movs	r3, #0
 800afe4:	6363      	str	r3, [r4, #52]	@ 0x34
 800afe6:	89a3      	ldrh	r3, [r4, #12]
 800afe8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800afec:	81a3      	strh	r3, [r4, #12]
 800afee:	2300      	movs	r3, #0
 800aff0:	6063      	str	r3, [r4, #4]
 800aff2:	6923      	ldr	r3, [r4, #16]
 800aff4:	6023      	str	r3, [r4, #0]
 800aff6:	89a3      	ldrh	r3, [r4, #12]
 800aff8:	f043 0308 	orr.w	r3, r3, #8
 800affc:	81a3      	strh	r3, [r4, #12]
 800affe:	6923      	ldr	r3, [r4, #16]
 800b000:	b94b      	cbnz	r3, 800b016 <__swsetup_r+0x7a>
 800b002:	89a3      	ldrh	r3, [r4, #12]
 800b004:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b008:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b00c:	d003      	beq.n	800b016 <__swsetup_r+0x7a>
 800b00e:	4621      	mov	r1, r4
 800b010:	4628      	mov	r0, r5
 800b012:	f000 f897 	bl	800b144 <__smakebuf_r>
 800b016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b01a:	f013 0201 	ands.w	r2, r3, #1
 800b01e:	d00a      	beq.n	800b036 <__swsetup_r+0x9a>
 800b020:	2200      	movs	r2, #0
 800b022:	60a2      	str	r2, [r4, #8]
 800b024:	6962      	ldr	r2, [r4, #20]
 800b026:	4252      	negs	r2, r2
 800b028:	61a2      	str	r2, [r4, #24]
 800b02a:	6922      	ldr	r2, [r4, #16]
 800b02c:	b942      	cbnz	r2, 800b040 <__swsetup_r+0xa4>
 800b02e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b032:	d1c5      	bne.n	800afc0 <__swsetup_r+0x24>
 800b034:	bd38      	pop	{r3, r4, r5, pc}
 800b036:	0799      	lsls	r1, r3, #30
 800b038:	bf58      	it	pl
 800b03a:	6962      	ldrpl	r2, [r4, #20]
 800b03c:	60a2      	str	r2, [r4, #8]
 800b03e:	e7f4      	b.n	800b02a <__swsetup_r+0x8e>
 800b040:	2000      	movs	r0, #0
 800b042:	e7f7      	b.n	800b034 <__swsetup_r+0x98>
 800b044:	20000108 	.word	0x20000108

0800b048 <memmove>:
 800b048:	4288      	cmp	r0, r1
 800b04a:	b510      	push	{r4, lr}
 800b04c:	eb01 0402 	add.w	r4, r1, r2
 800b050:	d902      	bls.n	800b058 <memmove+0x10>
 800b052:	4284      	cmp	r4, r0
 800b054:	4623      	mov	r3, r4
 800b056:	d807      	bhi.n	800b068 <memmove+0x20>
 800b058:	1e43      	subs	r3, r0, #1
 800b05a:	42a1      	cmp	r1, r4
 800b05c:	d008      	beq.n	800b070 <memmove+0x28>
 800b05e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b062:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b066:	e7f8      	b.n	800b05a <memmove+0x12>
 800b068:	4402      	add	r2, r0
 800b06a:	4601      	mov	r1, r0
 800b06c:	428a      	cmp	r2, r1
 800b06e:	d100      	bne.n	800b072 <memmove+0x2a>
 800b070:	bd10      	pop	{r4, pc}
 800b072:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b076:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b07a:	e7f7      	b.n	800b06c <memmove+0x24>

0800b07c <_sbrk_r>:
 800b07c:	b538      	push	{r3, r4, r5, lr}
 800b07e:	4d06      	ldr	r5, [pc, #24]	@ (800b098 <_sbrk_r+0x1c>)
 800b080:	2300      	movs	r3, #0
 800b082:	4604      	mov	r4, r0
 800b084:	4608      	mov	r0, r1
 800b086:	602b      	str	r3, [r5, #0]
 800b088:	f7f5 ff44 	bl	8000f14 <_sbrk>
 800b08c:	1c43      	adds	r3, r0, #1
 800b08e:	d102      	bne.n	800b096 <_sbrk_r+0x1a>
 800b090:	682b      	ldr	r3, [r5, #0]
 800b092:	b103      	cbz	r3, 800b096 <_sbrk_r+0x1a>
 800b094:	6023      	str	r3, [r4, #0]
 800b096:	bd38      	pop	{r3, r4, r5, pc}
 800b098:	20003d00 	.word	0x20003d00

0800b09c <_realloc_r>:
 800b09c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0a0:	4680      	mov	r8, r0
 800b0a2:	4615      	mov	r5, r2
 800b0a4:	460c      	mov	r4, r1
 800b0a6:	b921      	cbnz	r1, 800b0b2 <_realloc_r+0x16>
 800b0a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ac:	4611      	mov	r1, r2
 800b0ae:	f7ff b9d7 	b.w	800a460 <_malloc_r>
 800b0b2:	b92a      	cbnz	r2, 800b0c0 <_realloc_r+0x24>
 800b0b4:	f7ff f968 	bl	800a388 <_free_r>
 800b0b8:	2400      	movs	r4, #0
 800b0ba:	4620      	mov	r0, r4
 800b0bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0c0:	f000 f89e 	bl	800b200 <_malloc_usable_size_r>
 800b0c4:	4285      	cmp	r5, r0
 800b0c6:	4606      	mov	r6, r0
 800b0c8:	d802      	bhi.n	800b0d0 <_realloc_r+0x34>
 800b0ca:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b0ce:	d8f4      	bhi.n	800b0ba <_realloc_r+0x1e>
 800b0d0:	4629      	mov	r1, r5
 800b0d2:	4640      	mov	r0, r8
 800b0d4:	f7ff f9c4 	bl	800a460 <_malloc_r>
 800b0d8:	4607      	mov	r7, r0
 800b0da:	2800      	cmp	r0, #0
 800b0dc:	d0ec      	beq.n	800b0b8 <_realloc_r+0x1c>
 800b0de:	42b5      	cmp	r5, r6
 800b0e0:	462a      	mov	r2, r5
 800b0e2:	4621      	mov	r1, r4
 800b0e4:	bf28      	it	cs
 800b0e6:	4632      	movcs	r2, r6
 800b0e8:	f7ff f93f 	bl	800a36a <memcpy>
 800b0ec:	4621      	mov	r1, r4
 800b0ee:	4640      	mov	r0, r8
 800b0f0:	f7ff f94a 	bl	800a388 <_free_r>
 800b0f4:	463c      	mov	r4, r7
 800b0f6:	e7e0      	b.n	800b0ba <_realloc_r+0x1e>

0800b0f8 <__swhatbuf_r>:
 800b0f8:	b570      	push	{r4, r5, r6, lr}
 800b0fa:	460c      	mov	r4, r1
 800b0fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b100:	2900      	cmp	r1, #0
 800b102:	b096      	sub	sp, #88	@ 0x58
 800b104:	4615      	mov	r5, r2
 800b106:	461e      	mov	r6, r3
 800b108:	da0d      	bge.n	800b126 <__swhatbuf_r+0x2e>
 800b10a:	89a3      	ldrh	r3, [r4, #12]
 800b10c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b110:	f04f 0100 	mov.w	r1, #0
 800b114:	bf14      	ite	ne
 800b116:	2340      	movne	r3, #64	@ 0x40
 800b118:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b11c:	2000      	movs	r0, #0
 800b11e:	6031      	str	r1, [r6, #0]
 800b120:	602b      	str	r3, [r5, #0]
 800b122:	b016      	add	sp, #88	@ 0x58
 800b124:	bd70      	pop	{r4, r5, r6, pc}
 800b126:	466a      	mov	r2, sp
 800b128:	f000 f848 	bl	800b1bc <_fstat_r>
 800b12c:	2800      	cmp	r0, #0
 800b12e:	dbec      	blt.n	800b10a <__swhatbuf_r+0x12>
 800b130:	9901      	ldr	r1, [sp, #4]
 800b132:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b136:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b13a:	4259      	negs	r1, r3
 800b13c:	4159      	adcs	r1, r3
 800b13e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b142:	e7eb      	b.n	800b11c <__swhatbuf_r+0x24>

0800b144 <__smakebuf_r>:
 800b144:	898b      	ldrh	r3, [r1, #12]
 800b146:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b148:	079d      	lsls	r5, r3, #30
 800b14a:	4606      	mov	r6, r0
 800b14c:	460c      	mov	r4, r1
 800b14e:	d507      	bpl.n	800b160 <__smakebuf_r+0x1c>
 800b150:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b154:	6023      	str	r3, [r4, #0]
 800b156:	6123      	str	r3, [r4, #16]
 800b158:	2301      	movs	r3, #1
 800b15a:	6163      	str	r3, [r4, #20]
 800b15c:	b003      	add	sp, #12
 800b15e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b160:	ab01      	add	r3, sp, #4
 800b162:	466a      	mov	r2, sp
 800b164:	f7ff ffc8 	bl	800b0f8 <__swhatbuf_r>
 800b168:	9f00      	ldr	r7, [sp, #0]
 800b16a:	4605      	mov	r5, r0
 800b16c:	4639      	mov	r1, r7
 800b16e:	4630      	mov	r0, r6
 800b170:	f7ff f976 	bl	800a460 <_malloc_r>
 800b174:	b948      	cbnz	r0, 800b18a <__smakebuf_r+0x46>
 800b176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b17a:	059a      	lsls	r2, r3, #22
 800b17c:	d4ee      	bmi.n	800b15c <__smakebuf_r+0x18>
 800b17e:	f023 0303 	bic.w	r3, r3, #3
 800b182:	f043 0302 	orr.w	r3, r3, #2
 800b186:	81a3      	strh	r3, [r4, #12]
 800b188:	e7e2      	b.n	800b150 <__smakebuf_r+0xc>
 800b18a:	89a3      	ldrh	r3, [r4, #12]
 800b18c:	6020      	str	r0, [r4, #0]
 800b18e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b192:	81a3      	strh	r3, [r4, #12]
 800b194:	9b01      	ldr	r3, [sp, #4]
 800b196:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b19a:	b15b      	cbz	r3, 800b1b4 <__smakebuf_r+0x70>
 800b19c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1a0:	4630      	mov	r0, r6
 800b1a2:	f000 f81d 	bl	800b1e0 <_isatty_r>
 800b1a6:	b128      	cbz	r0, 800b1b4 <__smakebuf_r+0x70>
 800b1a8:	89a3      	ldrh	r3, [r4, #12]
 800b1aa:	f023 0303 	bic.w	r3, r3, #3
 800b1ae:	f043 0301 	orr.w	r3, r3, #1
 800b1b2:	81a3      	strh	r3, [r4, #12]
 800b1b4:	89a3      	ldrh	r3, [r4, #12]
 800b1b6:	431d      	orrs	r5, r3
 800b1b8:	81a5      	strh	r5, [r4, #12]
 800b1ba:	e7cf      	b.n	800b15c <__smakebuf_r+0x18>

0800b1bc <_fstat_r>:
 800b1bc:	b538      	push	{r3, r4, r5, lr}
 800b1be:	4d07      	ldr	r5, [pc, #28]	@ (800b1dc <_fstat_r+0x20>)
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	4604      	mov	r4, r0
 800b1c4:	4608      	mov	r0, r1
 800b1c6:	4611      	mov	r1, r2
 800b1c8:	602b      	str	r3, [r5, #0]
 800b1ca:	f7f5 fe7a 	bl	8000ec2 <_fstat>
 800b1ce:	1c43      	adds	r3, r0, #1
 800b1d0:	d102      	bne.n	800b1d8 <_fstat_r+0x1c>
 800b1d2:	682b      	ldr	r3, [r5, #0]
 800b1d4:	b103      	cbz	r3, 800b1d8 <_fstat_r+0x1c>
 800b1d6:	6023      	str	r3, [r4, #0]
 800b1d8:	bd38      	pop	{r3, r4, r5, pc}
 800b1da:	bf00      	nop
 800b1dc:	20003d00 	.word	0x20003d00

0800b1e0 <_isatty_r>:
 800b1e0:	b538      	push	{r3, r4, r5, lr}
 800b1e2:	4d06      	ldr	r5, [pc, #24]	@ (800b1fc <_isatty_r+0x1c>)
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	4604      	mov	r4, r0
 800b1e8:	4608      	mov	r0, r1
 800b1ea:	602b      	str	r3, [r5, #0]
 800b1ec:	f7f5 fe79 	bl	8000ee2 <_isatty>
 800b1f0:	1c43      	adds	r3, r0, #1
 800b1f2:	d102      	bne.n	800b1fa <_isatty_r+0x1a>
 800b1f4:	682b      	ldr	r3, [r5, #0]
 800b1f6:	b103      	cbz	r3, 800b1fa <_isatty_r+0x1a>
 800b1f8:	6023      	str	r3, [r4, #0]
 800b1fa:	bd38      	pop	{r3, r4, r5, pc}
 800b1fc:	20003d00 	.word	0x20003d00

0800b200 <_malloc_usable_size_r>:
 800b200:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b204:	1f18      	subs	r0, r3, #4
 800b206:	2b00      	cmp	r3, #0
 800b208:	bfbc      	itt	lt
 800b20a:	580b      	ldrlt	r3, [r1, r0]
 800b20c:	18c0      	addlt	r0, r0, r3
 800b20e:	4770      	bx	lr

0800b210 <_init>:
 800b210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b212:	bf00      	nop
 800b214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b216:	bc08      	pop	{r3}
 800b218:	469e      	mov	lr, r3
 800b21a:	4770      	bx	lr

0800b21c <_fini>:
 800b21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b21e:	bf00      	nop
 800b220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b222:	bc08      	pop	{r3}
 800b224:	469e      	mov	lr, r3
 800b226:	4770      	bx	lr
