Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 12 15:10:44 2022
| Host         : Bryan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.107        0.000                      0                  302        0.213        0.000                      0                  302        4.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.107        0.000                      0                  302        0.213        0.000                      0                  302        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.152ns (25.754%)  route 3.321ns (74.246%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.554     5.138    led_strip/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.901     6.557    led_strip/M_ctr_q[2]
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.681 f  led_strip/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.573     7.254    led_strip/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I3_O)        0.150     7.404 r  led_strip/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          1.287     8.691    led_strip/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I1_O)        0.360     9.051 r  led_strip/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.560     9.611    led_strip/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X59Y62         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.504    14.908    led_strip/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X59Y62         FDRE (Setup_fdre_C_CE)      -0.413    14.718    led_strip/M_pixel_ctr_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.152ns (25.754%)  route 3.321ns (74.246%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.554     5.138    led_strip/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.901     6.557    led_strip/M_ctr_q[2]
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.681 f  led_strip/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.573     7.254    led_strip/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I3_O)        0.150     7.404 r  led_strip/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          1.287     8.691    led_strip/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I1_O)        0.360     9.051 r  led_strip/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.560     9.611    led_strip/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X59Y62         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.504    14.908    led_strip/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__0/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X59Y62         FDRE (Setup_fdre_C_CE)      -0.413    14.718    led_strip/M_pixel_ctr_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.152ns (26.592%)  route 3.180ns (73.408%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.554     5.138    led_strip/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.901     6.557    led_strip/M_ctr_q[2]
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.681 f  led_strip/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.573     7.254    led_strip/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I3_O)        0.150     7.404 r  led_strip/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          1.287     8.691    led_strip/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I1_O)        0.360     9.051 r  led_strip/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.419     9.470    led_strip/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.503    14.907    led_strip/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X59Y63         FDRE (Setup_fdre_C_CE)      -0.413    14.717    led_strip/M_pixel_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.152ns (26.592%)  route 3.180ns (73.408%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.554     5.138    led_strip/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.901     6.557    led_strip/M_ctr_q[2]
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.681 f  led_strip/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.573     7.254    led_strip/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I3_O)        0.150     7.404 r  led_strip/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          1.287     8.691    led_strip/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I1_O)        0.360     9.051 r  led_strip/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.419     9.470    led_strip/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.503    14.907    led_strip/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__1/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X59Y63         FDRE (Setup_fdre_C_CE)      -0.413    14.717    led_strip/M_pixel_ctr_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.152ns (26.592%)  route 3.180ns (73.408%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.554     5.138    led_strip/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.901     6.557    led_strip/M_ctr_q[2]
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.681 f  led_strip/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.573     7.254    led_strip/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I3_O)        0.150     7.404 r  led_strip/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          1.287     8.691    led_strip/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I1_O)        0.360     9.051 r  led_strip/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.419     9.470    led_strip/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.503    14.907    led_strip/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[1]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X59Y63         FDRE (Setup_fdre_C_CE)      -0.413    14.717    led_strip/M_pixel_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.152ns (26.592%)  route 3.180ns (73.408%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.554     5.138    led_strip/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.901     6.557    led_strip/M_ctr_q[2]
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.681 f  led_strip/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.573     7.254    led_strip/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I3_O)        0.150     7.404 r  led_strip/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          1.287     8.691    led_strip/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I1_O)        0.360     9.051 r  led_strip/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.419     9.470    led_strip/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.503    14.907    led_strip/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[2]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X59Y63         FDRE (Setup_fdre_C_CE)      -0.413    14.717    led_strip/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 1.152ns (26.898%)  route 3.131ns (73.102%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.554     5.138    led_strip/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.901     6.557    led_strip/M_ctr_q[2]
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.681 f  led_strip/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.573     7.254    led_strip/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I3_O)        0.150     7.404 r  led_strip/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          1.287     8.691    led_strip/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I1_O)        0.360     9.051 r  led_strip/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.369     9.421    led_strip/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X58Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.503    14.907    led_strip/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[3]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.413    14.717    led_strip/M_pixel_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 1.152ns (26.898%)  route 3.131ns (73.102%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.554     5.138    led_strip/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.901     6.557    led_strip/M_ctr_q[2]
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.681 f  led_strip/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.573     7.254    led_strip/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I3_O)        0.150     7.404 r  led_strip/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          1.287     8.691    led_strip/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I1_O)        0.360     9.051 r  led_strip/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.369     9.421    led_strip/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X58Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.503    14.907    led_strip/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.413    14.717    led_strip/M_pixel_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.124ns (26.007%)  route 3.198ns (73.993%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.554     5.138    led_strip/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.901     6.557    led_strip/M_ctr_q[2]
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.681 f  led_strip/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.573     7.254    led_strip/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I3_O)        0.150     7.404 r  led_strip/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          1.287     8.691    led_strip/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.332     9.023 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.437     9.460    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  led_strip/M_bit_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.439    14.843    led_strip/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  led_strip/M_bit_ctr_q_reg[0]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X57Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.874    led_strip/M_bit_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.124ns (26.007%)  route 3.198ns (73.993%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.554     5.138    led_strip/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.901     6.557    led_strip/M_ctr_q[2]
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.681 f  led_strip/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.573     7.254    led_strip/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I3_O)        0.150     7.404 r  led_strip/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          1.287     8.691    led_strip/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.332     9.023 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.437     9.460    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  led_strip/M_bit_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.439    14.843    led_strip/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  led_strip/M_bit_ctr_q_reg[2]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X57Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.874    led_strip/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.588     1.532    led_strip/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 f  led_strip/M_pixel_ctr_q_reg[3]/Q
                         net (fo=50, routed)          0.131     1.804    led_strip/M_pixel_ctr_q_reg[4]_0[3]
    SLICE_X59Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.849 r  led_strip/M_pixel_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    led_strip/M_pixel_ctr_q[0]_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.046    led_strip/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.091     1.636    led_strip/M_pixel_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.588     1.532    led_strip/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 f  led_strip/M_pixel_ctr_q_reg[3]/Q
                         net (fo=50, routed)          0.132     1.805    led_strip/M_pixel_ctr_q_reg[4]_0[3]
    SLICE_X59Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.850 r  led_strip/M_pixel_ctr_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.850    led_strip/M_pixel_ctr_q[0]_rep__1_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.046    led_strip/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__1/C
                         clock pessimism             -0.502     1.545    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.092     1.637    led_strip/M_pixel_ctr_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 betaCPU/r/M_input_letter_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_which_letter_tracker_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.290%)  route 0.150ns (44.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.589     1.533    betaCPU/r/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  betaCPU/r/M_input_letter_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  betaCPU/r/M_input_letter_1_q_reg[0]/Q
                         net (fo=4, routed)           0.150     1.824    betaCPU/control_unit/M_input_letter_1_q[0]
    SLICE_X62Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  betaCPU/control_unit/M_which_letter_tracker_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    betaCPU_n_4
    SLICE_X62Y83         FDRE                                         r  M_which_letter_tracker_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.046    clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  M_which_letter_tracker_q_reg[0]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.091     1.637    M_which_letter_tracker_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.530    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDSE (Prop_fdse_C_Q)         0.141     1.671 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.843    reset_cond/M_stage_d[2]
    SLICE_X58Y67         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X58Y67         FDSE (Hold_fdse_C_D)         0.070     1.600    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.750%)  route 0.173ns (48.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.588     1.532    led_strip/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 f  led_strip/M_pixel_ctr_q_reg[4]/Q
                         net (fo=30, routed)          0.173     1.846    led_strip/M_pixel_ctr_q_reg[4]_0[4]
    SLICE_X59Y62         LUT5 (Prop_lut5_I1_O)        0.045     1.891 r  led_strip/M_pixel_ctr_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.891    led_strip/M_pixel_ctr_q[0]_rep_i_1_n_0
    SLICE_X59Y62         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.858     2.047    led_strip/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep/C
                         clock pessimism             -0.500     1.548    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.092     1.640    led_strip/M_pixel_ctr_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.899%)  route 0.172ns (48.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.588     1.532    led_strip/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  led_strip/M_pixel_ctr_q_reg[0]_rep__1/Q
                         net (fo=91, routed)          0.172     1.845    led_strip/M_pixel_ctr_q_reg[0]_rep__1_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.890 r  led_strip/M_pixel_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.890    led_strip/M_pixel_ctr_q[4]_i_2_n_0
    SLICE_X58Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.046    led_strip/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X58Y63         FDRE (Hold_fdre_C_D)         0.092     1.637    led_strip/M_pixel_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.606%)  route 0.174ns (48.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.588     1.532    led_strip/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 f  led_strip/M_pixel_ctr_q_reg[4]/Q
                         net (fo=30, routed)          0.174     1.847    led_strip/M_pixel_ctr_q_reg[4]_0[4]
    SLICE_X59Y62         LUT5 (Prop_lut5_I1_O)        0.045     1.892 r  led_strip/M_pixel_ctr_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.892    led_strip/M_pixel_ctr_q[0]_rep__0_i_1_n_0
    SLICE_X59Y62         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.858     2.047    led_strip/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__0/C
                         clock pessimism             -0.500     1.548    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.091     1.639    led_strip/M_pixel_ctr_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.562     1.506    led_strip/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  led_strip/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  led_strip/M_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.178     1.825    led_strip/M_ctr_q[5]
    SLICE_X57Y63         LUT4 (Prop_lut4_I1_O)        0.042     1.867 r  led_strip/M_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.867    led_strip/M_ctr_q[6]_i_1_n_0
    SLICE_X57Y63         FDRE                                         r  led_strip/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.829     2.019    led_strip/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  led_strip/M_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.107     1.613    led_strip/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.562     1.506    led_strip/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.174     1.844    led_strip/M_ctr_q[2]
    SLICE_X56Y63         LUT5 (Prop_lut5_I1_O)        0.048     1.892 r  led_strip/M_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.892    led_strip/M_ctr_q[3]_i_1_n_0
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.829     2.019    led_strip/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  led_strip/M_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.131     1.637    led_strip/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 read_button/L_edge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.417%)  route 0.176ns (48.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.591     1.535    read_button/L_edge/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  read_button/L_edge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  read_button/L_edge/M_last_q_reg/Q
                         net (fo=3, routed)           0.176     1.852    read_button/button_cond/M_last_q
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.897 r  read_button/button_cond/FSM_sequential_M_game_fsm_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]_1
    SLICE_X62Y87         FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.859     2.049    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.091     1.640    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y90   M_read_button_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y83   M_state_tracker_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y83   M_state_tracker_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y83   M_which_letter_tracker_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y83   M_which_letter_tracker_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y93   M_write_one_button_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y91   M_write_zero_button_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   led_strip/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   led_strip/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   led_strip/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   led_strip/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   led_strip/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y63   led_strip/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y63   led_strip/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93   write_one_button/button_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93   write_one_button/button_cond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93   write_one_button/button_cond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   M_write_one_button_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   M_write_zero_button_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62   led_strip/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y62   led_strip/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62   led_strip/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62   led_strip/M_bit_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62   led_strip/M_bit_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   led_strip/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   led_strip/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   led_strip/M_ctr_q_reg[2]/C



