#-----------------------------------------------------------------------------
# File: subdirs.pro
#-----------------------------------------------------------------------------
# Project: Kactus 2
# Author: Esko Pekkarinen
# Date: 24.27.2014
#
# Description:
# Qt project file template for running unit tests for Verilog generation.
#-----------------------------------------------------------------------------

TEMPLATE = subdirs

CONFIG += testcase
SUBDIRS += VerilogGenerator/tst_VerilogGenerator.pro \
           PortVerilogWriter/tst_PortVerilogWriter.pro \
		   ModelParameterVerilogWriter/tst_ModelParameterVerilogWriter.pro
