/*****************************************************************************
 *
 * 
 * Copyright 2016 - 2019 CHENGDU HAIGUANG IC DESIGN CO., LTD. All Rights Reserved.
 * 
 * HYGON is granting you permission to use this software (the Materials)
 * pursuant to the terms and conditions of your Software License Agreement
 * with HYGON.  This header does *NOT* give you permission to use the Materials
 * or any rights under HYGON's intellectual property.  Your use of any portion
 * of these Materials shall constitute your acceptance of those terms and
 * conditions.  If you do not agree to the terms and conditions of the Software
 * License Agreement, please do not use any portion of these Materials.
 * 
 * CONFIDENTIALITY:  The Materials and all other information, identified as
 * confidential and provided to you by HYGON shall be kept confidential in
 * accordance with the terms and conditions of the Software License Agreement.
 * 
 * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
 * PROVIDED TO YOU BY HYGON ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
 * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
 * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
 * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
 * IN NO EVENT SHALL HYGON OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
 * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
 * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF HYGON'S NEGLIGENCE,
 * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
 * RELATED INFORMATION PROVIDED TO YOU BY HYGON, EVEN IF HYGON HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
 * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
 * THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
 * 
 * HYGON does not assume any responsibility for any errors which may appear in
 * the Materials or any other related information provided to you by HYGON, or
 * result from use of the Materials or any related information.
 * 
 * You agree that you will not reverse engineer or decompile the Materials.
 * 
 * NO SUPPORT OBLIGATION: HYGON is not obligated to furnish, support, or make any
 * further information, software, technical information, know-how, or show-how
 * available to you.  Additionally, HYGON retains the right to modify the
 * Materials at any time, without notice, and is not obligated to provide such
 * modified Materials to you.
 * 
 * AMD GRANT HYGON DECLARATION: ADVANCED MICRO DEVICES, INC.(AMD) granted HYGON has
 * the right to redistribute HYGON's Agesa version to BIOS Vendors and HYGON has
 * the right to make the modified version available for use with HYGON's PRODUCT.
 ******************************************************************************
 */


/*----------------------------------------------------------------------------------------
 *                             M O D U L E S    U S E D
 *----------------------------------------------------------------------------------------
 */
#include <Library/BaseMemoryLib.h>
#include <Library/BaseLib.h>
#include "AmdPlatformRasSmm.h"

#define TSC         0x10
/*----------------------------------------------------------------------------------------
 *                   D E F I N I T I O N S    A N D    M A C R O S
 *----------------------------------------------------------------------------------------
 */
#if defined(PCIE_LEAKY_BUCKET_SUPPORT) && (PCIE_LEAKY_BUCKET_SUPPORT ==1)  
PCIE_PORT_ERROR_PROFILE     *PcieErrorProfile = NULL;
#endif

/*----------------------------------------------------------------------------------------
 *                           G L O B A L   V A R I A B L E S
 *----------------------------------------------------------------------------------------
 */
AMD_RAS_SMM_PROTOCOL    *mAmdRasSmmProtocol;
PLATFORM_APEI_PRIVATE_BUFFER *mPlatformApeiData;
AMI_HYGON_ELOG_PROTOCOL   *mAmiHygonElogProtocol;       // AMI PORTING ELog

/*----------------------------------------------------------------------------------------
 *           P R O T O T Y P E S     O F     L O C A L     F U N C T I O N S
 *----------------------------------------------------------------------------------------
 */

/*----------------------------------------------------------------------------------------
 *                  T Y P E D E F S     A N D     S T R U C T U R E S
 *----------------------------------------------------------------------------------------
 */


/*---------------------------------------------------------------------------------------*/
/**
 * RasSmmRegistrationCenter
 *
 * RAS SMI handle registery function
 *
 *
 * @param[in/out]  None
 *
 */
EFI_STATUS
RasSmmRegistrationCenter (
  VOID
  )
{
  EFI_STATUS     Status = EFI_SUCCESS;


  if (mPlatformApeiData->PlatRasPolicy.PFEHEnable) {
    Status = RasSmmRegisterMceSwSmi ();
  }
  Status = RasSmmRegisterEinjSwSmi ();

  if (mPlatformApeiData->PlatRasPolicy.FchApuRasSmiSupport) {
    Status = RasSmmRegisterNbioSmi ();
  }

  return Status;
}

/*********************************************************************************
 * Name: AmdPlatformRasSmmInit
 *
 * Description
 *   Entry point of the AMD PLATFORM RAS SMM driver
 *   Register Ras Smm callbacks
 *
 * Input
 *   ImageHandle : EFI Image Handle for the DXE driver
 *   SystemTable : pointer to the EFI system table
 *
 * Output
 *   EFI_SUCCESS : Module initialized successfully
 *   EFI_ERROR   : Initialization failed (see error for more details)
 *
 *********************************************************************************/
EFI_STATUS
AmdPlatformRasSmmInit (
  IN       EFI_HANDLE         ImageHandle,
  IN       EFI_SYSTEM_TABLE   *SystemTable
  )

{
  EFI_STATUS        Status;
  EFI_HANDLE        Handle = NULL;
  //SGEZT#23035:PCIe Leaky Buckey +>
#if defined(PCIE_LEAKY_BUCKET_SUPPORT) && (PCIE_LEAKY_BUCKET_SUPPORT ==1)   
  UINT32                  PciePortMapSize;
  UINT16                  PciePortIndex;
  PCIE_ACTIVE_PORT_MAP    *PciePortMap;
#endif
  //SGEZT#23035:PCIe Leaky Buckey ->


  Status = gBS->LocateProtocol (
                  &gAmdPlatformApeiDataProtocolGuid,
                  NULL,
                  &mPlatformApeiData
                  );
  if (EFI_ERROR (Status)) {
    return Status;
  }


  Status = gSmst->SmmLocateProtocol (
                    &gAmdRasSmmProtocolGuid,
                    NULL,
                    &mAmdRasSmmProtocol
                    );
  ASSERT_EFI_ERROR (Status);
// AMI PORTING ELog START
  Status = gSmst->SmmLocateProtocol (
                    &gAmiHygonElogProtocolGuid,
                    NULL,
                    &mAmiHygonElogProtocol
                    );    
// AMI PORTING ELog END
  Status = RasSmmRegistrationCenter ();

  //SGEZT#23035:PCIe Leaky Buckey +>
#if defined(PCIE_LEAKY_BUCKET_SUPPORT) && (PCIE_LEAKY_BUCKET_SUPPORT ==1)   
  PciePortMap = mPlatformApeiData->AmdPciePortMap;

  PciePortMapSize = mPlatformApeiData->AmdPciePortMap->PortCount * sizeof(PCIE_PORT_ERROR_PROFILE);

  Status = gSmst->SmmAllocatePool (
                    EfiRuntimeServicesData,
                    PciePortMapSize,
                    (VOID **)&PcieErrorProfile
                    );
  PcieErrorProfile[0].TscBoot = AsmReadMsr64(TSC);
  for (PciePortIndex = 0; PciePortIndex < PciePortMap->PortCount; PciePortIndex++) {
      PcieErrorProfile[PciePortIndex].RpPciAddr = PciePortMap->PciPortNumber[PciePortIndex].RpPciAddr;
      PcieErrorProfile[PciePortIndex].TotalErrors = 0;
      PcieErrorProfile[PciePortIndex].TscBoot = PcieErrorProfile[0].TscBoot;
  }
#endif
  //SGEZT#23035:PCIe Leaky Buckey ->
  
  return Status;
}


