#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x141e52f30 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 2 5;
 .timescale 0 0;
P_0x141e78b80 .param/l "COL_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x141e78bc0 .param/l "IMG_ADDR_WIDTH" 0 2 10, +C4<00000000000000000000000000000110>;
P_0x141e78c00 .param/l "IMG_BASE_ADDR" 0 2 125, C4<00110000000000000000000100000000>;
P_0x141e78c40 .param/l "IMG_SIZE" 0 2 12, +C4<00000000000000000000000011111111>;
P_0x141e78c80 .param/l "KERN_BASE_ADDR" 0 2 126, C4<00110000000000000000001000000000>;
P_0x141e78cc0 .param/l "KERN_CNT_WIDTH" 0 2 9, +C4<00000000000000000000000000000011>;
P_0x141e78d00 .param/l "KERN_COL_WIDTH" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x141e78d40 .param/l "LOADED_IMG_SIZE" 0 2 13, +C4<00000000000000000000000001010101>;
P_0x141e78d80 .param/l "NO_OF_INSTS" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x141e78dc0 .param/l "REG_BASE_ADDR" 0 2 124, C4<00110000000000000000000000000000>;
P_0x141e78e00 .param/l "RES_BASE_ADDR" 0 2 127, C4<00110000000000000000001100000000>;
P_0x141e78e40 .param/l "RSLT_ADDR_WIDTH" 0 2 11, +C4<00000000000000000000000000000110>;
P_0x141e78e80 .param/l "VERBOSE" 0 2 128, +C4<00000000000000000000000000000011>;
v0x6000038fe880_0 .var "clk", 0 0;
v0x6000038fe910_0 .var "cols", 7 0;
v0x6000038fe9a0_0 .var "en_max_pool", 0 0;
v0x6000038fea30_0 .var/i "i", 31 0;
v0x6000038feac0 .array "image", 85 0, 23 0;
v0x6000038feb50_0 .var/i "iter", 31 0;
v0x6000038febe0_0 .var "kern_addr_mode", 0 0;
v0x6000038fec70_0 .var "kern_cols", 2 0;
v0x6000038fed00 .array "kernels", 31 0, 23 0;
v0x6000038fed90_0 .var "kerns", 2 0;
v0x6000038fee20 .array "loaded_img", 255 0, 7 0;
v0x6000038feeb0_0 .var "mask", 2 0;
v0x6000038fef40_0 .var "reset", 0 0;
v0x6000038fefd0 .array "result", 85 0, 19 0;
v0x6000038ff060_0 .var "result_cols", 7 0;
v0x6000038ff0f0 .array "result_sim", 85 0, 19 0;
v0x6000038ff180_0 .var "shift", 3 0;
v0x6000038ff210_0 .var "stride", 7 0;
v0x6000038ff2a0_0 .var "strvar1", 800 0;
v0x6000038ff330_0 .var "wb_clk_i", 0 0;
v0x6000038ff3c0_0 .var "wb_rst_i", 0 0;
v0x6000038ff450_0 .net "wbs_ack_o", 0 0, L_0x6000021c1ff0;  1 drivers
v0x6000038ff4e0_0 .var "wbs_adr_i", 31 0;
v0x6000038ff570_0 .var "wbs_cyc_i", 0 0;
v0x6000038ff600_0 .var "wbs_dat_i", 31 0;
v0x6000038ff690_0 .net "wbs_dat_o", 31 0, v0x6000038fe0a0_0;  1 drivers
v0x6000038ff720_0 .var "wbs_sel_i", 3 0;
v0x6000038ff7b0_0 .var "wbs_stb_i", 0 0;
v0x6000038ff840_0 .var "wbs_we_i", 0 0;
E_0x600001ff3d40 .event anyedge, v0x6000038fef40_0;
E_0x600001ff3d80 .event anyedge, v0x6000038fe880_0;
S_0x141e44130 .scope task, "calculate_results" "calculate_results" 2 330, 2 330 0, S_0x141e52f30;
 .timescale 0 0;
v0x6000038c07e0_0 .var/i "c", 31 0;
v0x6000038c0870 .array "conv_result", 31 0, 20 0;
v0x6000038c0900_0 .var/i "kc", 31 0;
v0x6000038c0990_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038c0990_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fed90_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038c07e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x6000038c07e0_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x6000038c07e0_0;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000038c0870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038c0900_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x6000038c0900_0;
    %load/vec4 v0x6000038fec70_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x6000038c07e0_0;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000038c0870, 4;
    %load/vec4 v0x6000038feeb0_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x6000038c07e0_0;
    %load/vec4 v0x6000038c0900_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000038feac0, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x6000038c0990_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x6000038febe0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x6000038c0900_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000038fed00, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x6000038feeb0_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x6000038c07e0_0;
    %load/vec4 v0x6000038c0900_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000038feac0, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x6000038c0990_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x6000038febe0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x6000038c0900_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000038fed00, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x6000038feeb0_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x6000038c07e0_0;
    %load/vec4 v0x6000038c0900_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000038feac0, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x6000038c0990_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x6000038febe0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x6000038c0900_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000038fed00, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x6000038c07e0_0;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000038c0870, 4, 0;
    %load/vec4 v0x6000038c0900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038c0900_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x6000038c07e0_0;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %mul;
    %add;
    %load/vec4 v0x6000038c07e0_0;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000038c0870, 4;
    %vpi_call 2 352 "$display", "conv_result[%2d] = %10d", S<1,vec4,u32>, S<0,vec4,u21> {2 0 0};
    %load/vec4 v0x6000038c07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038c07e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x6000038c0990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038c0990_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x6000038fe9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038c0990_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fed90_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038c07e0_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x6000038c07e0_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x6000038c07e0_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000038c0870, 4;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x6000038c07e0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000038c0870, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x6000038c07e0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000038c0870, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x6000038c07e0_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000038c0870, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 20;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x6000038c07e0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000038ff0f0, 4, 0;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x6000038c07e0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v0x6000038c0990_0;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x6000038c07e0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000038ff0f0, 4;
    %vpi_call 2 366 "$display", "result_sim[%0d] = %0d", S<1,vec4,u32>, S<0,vec4,u20> {2 0 0};
    %load/vec4 v0x6000038c07e0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x6000038c07e0_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x6000038c0990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038c0990_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038c07e0_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x6000038c07e0_0;
    %load/vec4 v0x6000038ff060_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x6000038c07e0_0;
    %load/vec4a v0x6000038c0870, 4;
    %pad/u 20;
    %ix/getv/s 4, v0x6000038c07e0_0;
    %store/vec4a v0x6000038ff0f0, 4, 0;
    %vpi_call 2 373 "$display", "result_sim[%0d] = %0d", v0x6000038c07e0_0, &A<v0x6000038ff0f0, v0x6000038c07e0_0 > {0 0 0};
    %load/vec4 v0x6000038c07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038c07e0_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x141e35330 .scope task, "compare_results" "compare_results" 2 297, 2 297 0, S_0x141e52f30;
 .timescale 0 0;
v0x6000038c0a20_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038c0a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x6000038fea30_0;
    %load/vec4 v0x6000038ff060_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x6000038fea30_0;
    %load/vec4a v0x6000038fefd0, 4;
    %ix/getv/s 4, v0x6000038fea30_0;
    %load/vec4a v0x6000038ff0f0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x6000038c0a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038c0a20_0, 0, 32;
    %vpi_call 2 306 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x6000038fefd0, v0x6000038fea30_0 >, &A<v0x6000038ff0f0, v0x6000038fea30_0 >, v0x6000038fea30_0, v0x6000038c0a20_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 310 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x6000038fefd0, v0x6000038fea30_0 >, &A<v0x6000038ff0f0, v0x6000038fea30_0 >, v0x6000038fea30_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x6000038fea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x6000038c0a20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 2 314 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x141e5ca50 .scope task, "config_hw" "config_hw" 2 449, 2 449 0, S_0x141e52f30;
 .timescale 0 0;
v0x6000038c0ab0_0 .var "cols_in", 7 0;
v0x6000038c0b40_0 .var "en_max_pool_in", 0 0;
v0x6000038c0bd0_0 .var "inst_no", 7 0;
v0x6000038c0c60_0 .var "kern_addr_mode_in", 0 0;
v0x6000038c0cf0_0 .var "kern_cols_in", 2 0;
v0x6000038c0d80_0 .var "kerns_in", 2 0;
v0x6000038c0e10_0 .var "mask_in", 2 0;
v0x6000038c0ea0_0 .var "result_cols_in", 7 0;
v0x6000038c0f30_0 .var "shift_in", 3 0;
v0x6000038c0fc0_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x6000038c0bd0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x6000038fe640_0, 0, 32;
    %load/vec4 v0x6000038c0cf0_0;
    %pad/u 32;
    %load/vec4 v0x6000038c0ab0_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x6000038c0d80_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x6000038c0fc0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x6000038fe6d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x141e62860;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x6000038c0bd0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x6000038fe640_0, 0, 32;
    %load/vec4 v0x6000038c0ea0_0;
    %pad/u 32;
    %load/vec4 v0x6000038c0f30_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x6000038c0c60_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x6000038c0b40_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x6000038c0e10_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x6000038fe6d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x141e62860;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x6000038c0bd0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x6000038fe640_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000038fe6d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x141e62860;
    %join;
    %end;
S_0x141e26530 .scope task, "config_test" "config_test" 2 205, 2 205 0, S_0x141e52f30;
 .timescale 0 0;
v0x6000038c1050_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x6000038c1050_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000038fec70_0, 0, 3;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x6000038fe910_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000038fed90_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000038ff210_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038febe0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000038ff180_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038fe9a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000038feeb0_0, 0, 3;
    %load/vec4 v0x6000038fe9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %load/vec4 v0x6000038fed90_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %load/vec4 v0x6000038fed90_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x6000038ff060_0, 0, 8;
    %vpi_call 2 221 "$display", "--------------------------------------------------------------------------" {0 0 0};
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x6000038c1050_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000038fec70_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x6000038fe910_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000038fed90_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000038ff210_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038febe0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000038ff180_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038fe9a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000038feeb0_0, 0, 3;
    %load/vec4 v0x6000038fe9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %load/vec4 v0x6000038fed90_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %load/vec4 v0x6000038fed90_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x6000038ff060_0, 0, 8;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x6000038c1050_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000038fec70_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x6000038fe910_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000038fed90_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000038ff210_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038febe0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000038ff180_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038fe9a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000038feeb0_0, 0, 3;
    %load/vec4 v0x6000038fe9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %load/vec4 v0x6000038fed90_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %load/vec4 v0x6000038fed90_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x6000038ff060_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x6000038c1050_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000038fec70_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x6000038fe910_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000038fed90_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000038ff210_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038febe0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000038ff180_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038fe9a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000038feeb0_0, 0, 3;
    %load/vec4 v0x6000038fe9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %load/vec4 v0x6000038fed90_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x6000038fe910_0;
    %pad/u 32;
    %load/vec4 v0x6000038fed90_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x6000038ff060_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 2 260 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 2 261 "$display", "kern_cols        = %0d", v0x6000038fec70_0 {0 0 0};
    %vpi_call 2 262 "$display", "cols             = %0d", v0x6000038fe910_0 {0 0 0};
    %vpi_call 2 263 "$display", "kerns            = %0d", v0x6000038fed90_0 {0 0 0};
    %vpi_call 2 264 "$display", "stride           = %0d", v0x6000038ff210_0 {0 0 0};
    %vpi_call 2 265 "$display", "kern_addr_mode   = %0d", v0x6000038febe0_0 {0 0 0};
    %vpi_call 2 266 "$display", "shift            = %0d", v0x6000038ff180_0 {0 0 0};
    %vpi_call 2 267 "$display", "en_max_pool      = %0d", v0x6000038fe9a0_0 {0 0 0};
    %vpi_call 2 268 "$display", "mask             = %0d", v0x6000038feeb0_0 {0 0 0};
    %vpi_call 2 269 "$display", "result_cols      = %0d", v0x6000038ff060_0 {0 0 0};
    %vpi_call 2 270 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x141e06430 .scope task, "load_data" "load_data" 2 379, 2 379 0, S_0x141e52f30;
 .timescale 0 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %pushi/vec4 3099114680, 0, 555;
    %concati/vec4 3099375800, 0, 32;
    %concati/vec4 3182803365, 0, 32;
    %concati/vec4 3453058441, 0, 32;
    %concati/vec4 2780347857, 0, 32;
    %concati/vec4 3380979129, 0, 32;
    %concati/vec4 2780404924, 0, 32;
    %concati/vec4 3233599680, 0, 32;
    %concati/vec4 3160377, 0, 22;
    %store/vec4 v0x6000038ff2a0_0, 0, 801;
    %vpi_call 2 398 "$readmemb", v0x6000038ff2a0_0, v0x6000038fee20 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
T_4.38 ;
    %load/vec4 v0x6000038fea30_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_4.39, 5;
    %load/vec4 v0x6000038fea30_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000038fee20, 4;
    %load/vec4 v0x6000038fea30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000038fee20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x6000038fea30_0;
    %load/vec4a v0x6000038fee20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000038fea30_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %store/vec4a v0x6000038feac0, 4, 0;
    %load/vec4 v0x6000038fea30_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %load/vec4 v0x6000038fea30_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x6000038feac0, 4;
    %parti/s 8, 16, 6;
    %load/vec4 v0x6000038fea30_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x6000038feac0, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x6000038fea30_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x6000038feac0, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 410 "$display", "image[%2d] = %3d %3d %3d", S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x6000038fea30_0;
    %addi 3, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x6000038fea30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.41, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x6000038fea30_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x6000038fea30_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x6000038fea30_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x6000038fea30_0;
    %store/vec4a v0x6000038fed00, 4, 0;
    %load/vec4 v0x6000038fea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %end;
S_0x141e065a0 .scope task, "poll_done" "poll_done" 2 274, 2 274 0, S_0x141e52f30;
 .timescale 0 0;
v0x6000038c10e0_0 .var/i "cnt", 31 0;
v0x6000038c1170_0 .var "data_", 31 0;
v0x6000038c1200_0 .var "inst_no", 7 0;
E_0x600001ff3e00 .event posedge, v0x6000038fe880_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038c1170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038c10e0_0, 0, 32;
T_5.42 ;
    %load/vec4 v0x6000038c1170_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.43, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x6000038c1200_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x6000038fe520_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x141e626f0;
    %join;
    %load/vec4 v0x6000038fe5b0_0;
    %store/vec4 v0x6000038c1170_0, 0, 32;
    %load/vec4 v0x6000038c10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038c10e0_0, 0, 32;
    %load/vec4 v0x6000038c10e0_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.44, 5;
    %vpi_call 2 289 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 2 290 "$finish" {0 0 0};
T_5.44 ;
    %pushi/vec4 10, 0, 32;
T_5.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.47, 5;
    %jmp/1 T_5.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600001ff3e00;
    %jmp T_5.46;
T_5.47 ;
    %pop/vec4 1;
    %jmp T_5.42;
T_5.43 ;
    %end;
S_0x141e05f30 .scope task, "readback_results" "readback_results" 2 318, 2 318 0, S_0x141e52f30;
 .timescale 0 0;
v0x6000038c1290_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
T_6.48 ;
    %load/vec4 v0x6000038fea30_0;
    %load/vec4 v0x6000038ff060_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.49, 5;
    %pushi/vec4 805307136, 0, 32;
    %load/vec4 v0x6000038c1290_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x6000038fea30_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x6000038fe520_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x141e626f0;
    %join;
    %load/vec4 v0x6000038fe5b0_0;
    %pad/u 20;
    %ix/getv/s 4, v0x6000038fea30_0;
    %store/vec4a v0x6000038fefd0, 4, 0;
    %load/vec4 v0x6000038fea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
    %jmp T_6.48;
T_6.49 ;
    %end;
S_0x141e060a0 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 2 100, 3 3 0, S_0x141e52f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x141e05840 .param/l "COL_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x141e05880 .param/l "IMG_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000000110>;
P_0x141e058c0 .param/l "KERN_CNT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_0x141e05900 .param/l "KERN_COL_WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x141e05940 .param/l "NO_OF_INSTS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x141e05980 .param/l "RSLT_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000000110>;
L_0x6000021c2990 .functor OR 1, v0x6000038d9680_0, v0x6000038d27f0_0, C4<0>, C4<0>;
L_0x6000021c2300 .functor OR 1, L_0x6000021c2990, v0x6000038eb960_0, C4<0>, C4<0>;
L_0x6000021c1ff0 .functor OR 1, L_0x6000021c2300, v0x6000038fcb40_0, C4<0>, C4<0>;
v0x6000038fd950_0 .net *"_ivl_0", 0 0, L_0x6000021c2990;  1 drivers
v0x6000038fd9e0_0 .net *"_ivl_2", 0 0, L_0x6000021c2300;  1 drivers
v0x6000038fda70_0 .var "addr_r", 1 0;
v0x6000038fdb00_0 .net "wb_clk_i", 0 0, v0x6000038ff330_0;  1 drivers
v0x6000038fdb90_0 .net "wb_rst_i", 0 0, v0x6000038ff3c0_0;  1 drivers
v0x6000038fdc20_0 .net "wbs_ack_o", 0 0, L_0x6000021c1ff0;  alias, 1 drivers
v0x6000038fdcb0_0 .net "wbs_ack_out_0", 0 0, v0x6000038d9680_0;  1 drivers
v0x6000038fdd40_0 .net "wbs_ack_out_1", 0 0, v0x6000038d27f0_0;  1 drivers
v0x6000038fddd0_0 .net "wbs_ack_out_2", 0 0, v0x6000038eb960_0;  1 drivers
v0x6000038fde60_0 .net "wbs_ack_out_3", 0 0, v0x6000038fcb40_0;  1 drivers
v0x6000038fdef0_0 .net "wbs_adr_i", 31 0, v0x6000038ff4e0_0;  1 drivers
v0x6000038fdf80_0 .net "wbs_cyc_i", 0 0, v0x6000038ff570_0;  1 drivers
v0x6000038fe010_0 .net "wbs_dat_i", 31 0, v0x6000038ff600_0;  1 drivers
v0x6000038fe0a0_0 .var "wbs_dat_o", 31 0;
v0x6000038fe130_0 .net "wbs_dat_out_0", 31 0, L_0x6000021c1ea0;  1 drivers
v0x6000038fe1c0_0 .net "wbs_dat_out_1", 31 0, L_0x6000021c00e0;  1 drivers
v0x6000038fe250_0 .net "wbs_dat_out_2", 31 0, L_0x6000021c31e0;  1 drivers
v0x6000038fe2e0_0 .net "wbs_dat_out_3", 31 0, L_0x6000021c3aa0;  1 drivers
v0x6000038fe370_0 .net "wbs_sel_i", 3 0, v0x6000038ff720_0;  1 drivers
v0x6000038fe400_0 .net "wbs_stb_i", 0 0, v0x6000038ff7b0_0;  1 drivers
v0x6000038fe490_0 .net "wbs_we_i", 0 0, v0x6000038ff840_0;  1 drivers
E_0x600001ff3fc0/0 .event anyedge, v0x6000038fda70_0, v0x6000038da010_0, v0x6000038d3180_0, v0x6000038e4360_0;
E_0x600001ff3fc0/1 .event anyedge, v0x6000038fd4d0_0;
E_0x600001ff3fc0 .event/or E_0x600001ff3fc0/0, E_0x600001ff3fc0/1;
E_0x600001ff7d80 .event posedge, v0x6000038d9cb0_0;
S_0x141e059c0 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 3 67, 4 6 0, S_0x141e060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x141e79400 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x141e79440 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x141e79480 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x141e794c0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x141e79500 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110000>;
P_0x141e79540 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x141e79580 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x141e795c0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x6000021c2060 .functor BUFZ 1, v0x6000038ff330_0, C4<0>, C4<0>, C4<0>;
L_0x6000021c20d0 .functor BUFZ 1, v0x6000038ff3c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000021c1ce0 .functor AND 1, L_0x600003bc43c0, v0x6000038ff570_0, C4<1>, C4<1>;
L_0x6000021c1dc0 .functor AND 1, L_0x6000021c1ce0, v0x6000038ff7b0_0, C4<1>, C4<1>;
L_0x6000021c1ea0 .functor BUFZ 32, v0x6000038d95f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000021c10a0 .functor AND 1, L_0x600003bc45a0, L_0x6000021c1dc0, C4<1>, C4<1>;
L_0x6000021c1110 .functor AND 1, L_0x6000021c10a0, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c1260 .functor AND 1, L_0x600003bc4780, L_0x6000021c1dc0, C4<1>, C4<1>;
L_0x6000021c12d0 .functor AND 1, L_0x6000021c1260, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c1420 .functor AND 1, L_0x600003bc4960, L_0x6000021c1dc0, C4<1>, C4<1>;
L_0x6000021c1490 .functor AND 1, L_0x6000021c1420, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c1570 .functor AND 1, L_0x600003bc4b40, L_0x6000021c1dc0, C4<1>, C4<1>;
L_0x6000021c1810 .functor AND 1, L_0x6000021c1570, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c2530 .functor OR 1, L_0x6000021c20d0, L_0x600003bc4dc0, C4<0>, C4<0>;
L_0x6000021c15e0 .functor NOT 1, v0x6000038c37b0_0, C4<0>, C4<0>, C4<0>;
L_0x6000021c23e0 .functor AND 1, v0x6000038dca20_0, L_0x6000021c15e0, C4<1>, C4<1>;
L_0x148088058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x6000038df9f0_0 .net/2u *"_ivl_10", 32 0, L_0x148088058;  1 drivers
v0x6000038dfa80_0 .net *"_ivl_104", 0 0, L_0x6000021c15e0;  1 drivers
v0x6000038dfb10_0 .net *"_ivl_12", 0 0, L_0x600003bc43c0;  1 drivers
v0x6000038dfba0_0 .net *"_ivl_14", 0 0, L_0x6000021c1ce0;  1 drivers
v0x6000038dfc30_0 .net *"_ivl_23", 1 0, L_0x600003bc4460;  1 drivers
v0x6000038dfcc0_0 .net *"_ivl_24", 31 0, L_0x600003bc4500;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038dfd50_0 .net *"_ivl_27", 29 0, L_0x1480880a0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038dfde0_0 .net/2u *"_ivl_28", 31 0, L_0x1480880e8;  1 drivers
v0x6000038dfe70_0 .net *"_ivl_30", 0 0, L_0x600003bc45a0;  1 drivers
v0x6000038dff00_0 .net *"_ivl_32", 0 0, L_0x6000021c10a0;  1 drivers
v0x6000038d8000_0 .net *"_ivl_37", 1 0, L_0x600003bc4640;  1 drivers
v0x6000038d8090_0 .net *"_ivl_38", 31 0, L_0x600003bc46e0;  1 drivers
L_0x148088130 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038d8120_0 .net *"_ivl_41", 29 0, L_0x148088130;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000038d81b0_0 .net/2u *"_ivl_42", 31 0, L_0x148088178;  1 drivers
v0x6000038d8240_0 .net *"_ivl_44", 0 0, L_0x600003bc4780;  1 drivers
v0x6000038d82d0_0 .net *"_ivl_46", 0 0, L_0x6000021c1260;  1 drivers
v0x6000038d8360_0 .net *"_ivl_5", 7 0, L_0x600003bc4000;  1 drivers
v0x6000038d83f0_0 .net *"_ivl_51", 1 0, L_0x600003bc4820;  1 drivers
v0x6000038d8480_0 .net *"_ivl_52", 31 0, L_0x600003bc48c0;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038d8510_0 .net *"_ivl_55", 29 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000038d85a0_0 .net/2u *"_ivl_56", 31 0, L_0x148088208;  1 drivers
v0x6000038d8630_0 .net *"_ivl_58", 0 0, L_0x600003bc4960;  1 drivers
v0x6000038d86c0_0 .net *"_ivl_6", 32 0, L_0x600003bc4320;  1 drivers
v0x6000038d8750_0 .net *"_ivl_60", 0 0, L_0x6000021c1420;  1 drivers
v0x6000038d87e0_0 .net *"_ivl_65", 1 0, L_0x600003bc4a00;  1 drivers
v0x6000038d8870_0 .net *"_ivl_66", 31 0, L_0x600003bc4aa0;  1 drivers
L_0x148088250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038d8900_0 .net *"_ivl_69", 29 0, L_0x148088250;  1 drivers
L_0x148088298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000038d8990_0 .net/2u *"_ivl_70", 31 0, L_0x148088298;  1 drivers
v0x6000038d8a20_0 .net *"_ivl_72", 0 0, L_0x600003bc4b40;  1 drivers
v0x6000038d8ab0_0 .net *"_ivl_74", 0 0, L_0x6000021c1570;  1 drivers
v0x6000038d8b40_0 .net *"_ivl_89", 5 0, L_0x600003bc5c20;  1 drivers
L_0x148088010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038d8bd0_0 .net *"_ivl_9", 24 0, L_0x148088010;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000038d8c60_0 .net *"_ivl_93", 1 0, L_0x1480882e0;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000038d8cf0_0 .net *"_ivl_98", 1 0, L_0x148088328;  1 drivers
v0x6000038d8d80_0 .net "accum_ovrflow", 0 0, v0x6000038dd950_0;  1 drivers
v0x6000038d8e10_0 .net "clk", 0 0, L_0x6000021c2060;  1 drivers
v0x6000038d8ea0_0 .net "cols", 7 0, L_0x600003bc4f00;  1 drivers
v0x6000038d8f30_0 .net "data_out_regs", 31 0, v0x6000038c1710_0;  1 drivers
v0x6000038d8fc0_0 .net "data_out_result", 19 0, v0x6000038df840_0;  1 drivers
v0x6000038d9050_0 .net "done", 0 0, v0x6000038c37b0_0;  1 drivers
v0x6000038d90e0_0 .net "en_max_pool", 0 0, L_0x600003bc52c0;  1 drivers
v0x6000038d9170_0 .net "img_addr", 5 0, v0x6000038c3ba0_0;  1 drivers
v0x6000038d9200_0 .net "img_data", 23 0, v0x6000038c29a0_0;  1 drivers
v0x6000038d9290_0 .net "kern_addr", 5 0, v0x6000038c3d50_0;  1 drivers
v0x6000038d9320_0 .net "kern_addr_mode", 0 0, L_0x600003bc5220;  1 drivers
v0x6000038d93b0_0 .net "kern_cols", 2 0, L_0x600003bc4e60;  1 drivers
v0x6000038d9440_0 .net "kern_data", 23 0, v0x6000038c2e20_0;  1 drivers
v0x6000038d94d0_0 .net "kerns", 2 0, L_0x600003bc4fa0;  1 drivers
v0x6000038d9560_0 .net "mask", 2 0, L_0x600003bc5360;  1 drivers
v0x6000038d95f0_0 .var "rdata", 31 0;
v0x6000038d9680_0 .var "ready", 0 0;
v0x6000038d9710_0 .net "reset", 0 0, L_0x6000021c20d0;  1 drivers
v0x6000038d97a0_0 .net "result_addr", 5 0, v0x6000038dc120_0;  1 drivers
v0x6000038d9830_0 .net "result_cols", 7 0, L_0x600003bc50e0;  1 drivers
v0x6000038d98c0_0 .net "result_data", 19 0, v0x6000038dc5a0_0;  1 drivers
v0x6000038d9950_0 .net "result_valid", 0 0, v0x6000038dca20_0;  1 drivers
v0x6000038d99e0_0 .net "shift", 3 0, L_0x600003bc5180;  1 drivers
v0x6000038d9a70_0 .net "soft_reset", 0 0, L_0x600003bc4dc0;  1 drivers
v0x6000038d9b00_0 .net "start", 0 0, L_0x600003bc4d20;  1 drivers
v0x6000038d9b90_0 .net "stride", 7 0, L_0x600003bc5040;  1 drivers
v0x6000038d9c20_0 .net "valid", 0 0, L_0x6000021c1dc0;  1 drivers
v0x6000038d9cb0_0 .net "wb_clk_i", 0 0, v0x6000038ff330_0;  alias, 1 drivers
v0x6000038d9d40_0 .net "wb_rst_i", 0 0, v0x6000038ff3c0_0;  alias, 1 drivers
v0x6000038d9dd0_0 .net "wbs_ack_o", 0 0, v0x6000038d9680_0;  alias, 1 drivers
v0x6000038d9e60_0 .net "wbs_adr_i", 31 0, v0x6000038ff4e0_0;  alias, 1 drivers
v0x6000038d9ef0_0 .net "wbs_cyc_i", 0 0, v0x6000038ff570_0;  alias, 1 drivers
v0x6000038d9f80_0 .net "wbs_dat_i", 31 0, v0x6000038ff600_0;  alias, 1 drivers
v0x6000038da010_0 .net "wbs_dat_o", 31 0, L_0x6000021c1ea0;  alias, 1 drivers
v0x6000038da0a0_0 .net "wbs_sel_i", 3 0, v0x6000038ff720_0;  alias, 1 drivers
v0x6000038da130_0 .net "wbs_stb_i", 0 0, v0x6000038ff7b0_0;  alias, 1 drivers
v0x6000038da1c0_0 .net "wbs_we_i", 0 0, v0x6000038ff840_0;  alias, 1 drivers
v0x6000038da250_0 .net "we_img_ram", 0 0, L_0x6000021c12d0;  1 drivers
v0x6000038da2e0_0 .net "we_kern_ram", 0 0, L_0x6000021c1490;  1 drivers
v0x6000038da370_0 .net "we_regs", 0 0, L_0x6000021c1110;  1 drivers
v0x6000038da400_0 .net "we_res_ram", 0 0, L_0x6000021c1810;  1 drivers
L_0x600003bc4000 .part v0x6000038ff4e0_0, 24, 8;
L_0x600003bc4320 .concat [ 8 25 0 0], L_0x600003bc4000, L_0x148088010;
L_0x600003bc43c0 .cmp/eq 33, L_0x600003bc4320, L_0x148088058;
L_0x600003bc4460 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc4500 .concat [ 2 30 0 0], L_0x600003bc4460, L_0x1480880a0;
L_0x600003bc45a0 .cmp/eq 32, L_0x600003bc4500, L_0x1480880e8;
L_0x600003bc4640 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc46e0 .concat [ 2 30 0 0], L_0x600003bc4640, L_0x148088130;
L_0x600003bc4780 .cmp/eq 32, L_0x600003bc46e0, L_0x148088178;
L_0x600003bc4820 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc48c0 .concat [ 2 30 0 0], L_0x600003bc4820, L_0x1480881c0;
L_0x600003bc4960 .cmp/eq 32, L_0x600003bc48c0, L_0x148088208;
L_0x600003bc4a00 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc4aa0 .concat [ 2 30 0 0], L_0x600003bc4a00, L_0x148088250;
L_0x600003bc4b40 .cmp/eq 32, L_0x600003bc4aa0, L_0x148088298;
L_0x600003bc5400 .part v0x6000038ff4e0_0, 2, 2;
L_0x600003bc59a0 .part L_0x600003bc5040, 0, 6;
L_0x600003bc5a40 .part L_0x600003bc50e0, 0, 6;
L_0x600003bc5ae0 .part v0x6000038ff600_0, 0, 24;
L_0x600003bc5c20 .part v0x6000038ff4e0_0, 2, 6;
L_0x600003bc5cc0 .concat [ 6 2 0 0], L_0x600003bc5c20, L_0x1480882e0;
L_0x600003bc5b80 .concat [ 6 2 0 0], v0x6000038c3ba0_0, L_0x148088328;
L_0x600003bc5d60 .part v0x6000038ff600_0, 0, 24;
L_0x600003bc5e00 .part v0x6000038ff4e0_0, 2, 6;
L_0x600003bc5ea0 .part v0x6000038ff4e0_0, 2, 6;
S_0x141e730c0 .scope module, "cfg_regs_inst" "regs" 4 91, 5 3 0, S_0x141e059c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x600001f8c180 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x6000038c1b00_0 .net *"_ivl_6", 29 0, L_0x600003bc4be0;  1 drivers
v0x6000038c1b90_0 .net "accum_ovrflow", 0 0, v0x6000038dd950_0;  alias, 1 drivers
v0x6000038c1c20_0 .net "addr", 1 0, L_0x600003bc5400;  1 drivers
v0x6000038c1cb0_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038c1d40_0 .net "cols", 7 0, L_0x600003bc4f00;  alias, 1 drivers
v0x6000038c1dd0_0 .net "data_in", 31 0, v0x6000038ff600_0;  alias, 1 drivers
v0x6000038c1e60_0 .net "data_out", 31 0, v0x6000038c1710_0;  alias, 1 drivers
v0x6000038c1ef0_0 .net "done", 0 0, v0x6000038c37b0_0;  alias, 1 drivers
v0x6000038c1f80_0 .net "en_max_pool", 0 0, L_0x600003bc52c0;  alias, 1 drivers
v0x6000038c2010_0 .net "kern_addr_mode", 0 0, L_0x600003bc5220;  alias, 1 drivers
v0x6000038c20a0_0 .net "kern_cols", 2 0, L_0x600003bc4e60;  alias, 1 drivers
v0x6000038c2130_0 .net "kerns", 2 0, L_0x600003bc4fa0;  alias, 1 drivers
v0x6000038c21c0_0 .net "mask", 2 0, L_0x600003bc5360;  alias, 1 drivers
v0x6000038c2250 .array "regs", 4 0;
v0x6000038c2250_0 .net v0x6000038c2250 0, 31 0, v0x6000038c1440_0; 1 drivers
v0x6000038c2250_1 .net v0x6000038c2250 1, 31 0, v0x6000038c14d0_0; 1 drivers
v0x6000038c2250_2 .net v0x6000038c2250 2, 31 0, v0x6000038c1560_0; 1 drivers
v0x6000038c2250_3 .net v0x6000038c2250 3, 31 0, v0x6000038c15f0_0; 1 drivers
o0x148050a00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000038c2250_4 .net v0x6000038c2250 4, 31 0, o0x148050a00; 0 drivers
v0x6000038c22e0_0 .net "reset", 0 0, L_0x6000021c20d0;  alias, 1 drivers
v0x6000038c2370_0 .net "result_cols", 7 0, L_0x600003bc50e0;  alias, 1 drivers
v0x6000038c2400_0 .net "shift", 3 0, L_0x600003bc5180;  alias, 1 drivers
v0x6000038c2490_0 .net "soft_reset", 0 0, L_0x600003bc4dc0;  alias, 1 drivers
v0x6000038c2520_0 .net "start", 0 0, L_0x600003bc4d20;  alias, 1 drivers
v0x6000038c25b0_0 .net "stride", 7 0, L_0x600003bc5040;  alias, 1 drivers
v0x6000038c2640_0 .net "wr_en", 0 0, L_0x6000021c1110;  alias, 1 drivers
L_0x600003bc4be0 .part v0x6000038c1440_0, 2, 30;
L_0x600003bc4c80 .concat [ 1 1 30 0], v0x6000038c37b0_0, v0x6000038dd950_0, L_0x600003bc4be0;
L_0x600003bc4d20 .part v0x6000038c1440_0, 2, 1;
L_0x600003bc4dc0 .part v0x6000038c1440_0, 3, 1;
L_0x600003bc4e60 .part v0x6000038c14d0_0, 0, 3;
L_0x600003bc4f00 .part v0x6000038c14d0_0, 8, 8;
L_0x600003bc4fa0 .part v0x6000038c14d0_0, 16, 3;
L_0x600003bc5040 .part v0x6000038c14d0_0, 24, 8;
L_0x600003bc50e0 .part v0x6000038c1560_0, 0, 8;
L_0x600003bc5180 .part v0x6000038c1560_0, 8, 4;
L_0x600003bc5220 .part v0x6000038c1560_0, 16, 1;
L_0x600003bc52c0 .part v0x6000038c1560_0, 17, 1;
L_0x600003bc5360 .part v0x6000038c1560_0, 18, 3;
S_0x141e73230 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x141e730c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x600001f8c200 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x6000038c1320_0 .net "addr", 1 0, L_0x600003bc5400;  alias, 1 drivers
v0x6000038c13b0_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038c1440_0 .var "ctrl0", 31 0;
v0x6000038c14d0_0 .var "ctrl1", 31 0;
v0x6000038c1560_0 .var "ctrl2", 31 0;
v0x6000038c15f0_0 .var "ctrl3", 31 0;
v0x6000038c1680_0 .net "data_in", 31 0, v0x6000038ff600_0;  alias, 1 drivers
v0x6000038c1710_0 .var "data_out", 31 0;
v0x6000038c17a0_0 .net "reset", 0 0, L_0x6000021c20d0;  alias, 1 drivers
v0x6000038c1830_0 .net "status0", 31 0, L_0x600003bc4c80;  1 drivers
v0x6000038c18c0_0 .net "status1", 31 0, v0x6000038c14d0_0;  alias, 1 drivers
v0x6000038c1950_0 .net "status2", 31 0, v0x6000038c1560_0;  alias, 1 drivers
v0x6000038c19e0_0 .net "status3", 31 0, v0x6000038c15f0_0;  alias, 1 drivers
v0x6000038c1a70_0 .net "wr_en", 0 0, L_0x6000021c1110;  alias, 1 drivers
E_0x600001f8c280/0 .event anyedge, v0x6000038c1320_0, v0x6000038c1830_0, v0x6000038c14d0_0, v0x6000038c1560_0;
E_0x600001f8c280/1 .event anyedge, v0x6000038c15f0_0;
E_0x600001f8c280 .event/or E_0x600001f8c280/0, E_0x600001f8c280/1;
E_0x600001f8c2c0 .event posedge, v0x6000038c13b0_0;
S_0x141e6bd90 .scope module, "img_dffram" "dffram" 4 153, 7 1 0, S_0x141e059c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x6000024d0580 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x6000024d05c0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x6000038c26d0_0 .net "adr_r", 7 0, L_0x600003bc5b80;  1 drivers
v0x6000038c2760_0 .net "adr_w", 7 0, L_0x600003bc5cc0;  1 drivers
v0x6000038c27f0_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038c2880_0 .net "dat_i", 23 0, L_0x600003bc5ae0;  1 drivers
v0x6000038c2910_0 .var "dat_o", 23 0;
v0x6000038c29a0_0 .var "dat_o2", 23 0;
v0x6000038c2a30 .array "r", 255 0, 23 0;
v0x6000038c2ac0_0 .net "we", 0 0, L_0x6000021c12d0;  alias, 1 drivers
S_0x141e6bf00 .scope module, "kerns_dffram" "dffram" 4 169, 7 1 0, S_0x141e059c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x6000024d0600 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x6000024d0640 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x6000038c2b50_0 .net "adr_r", 5 0, v0x6000038c3d50_0;  alias, 1 drivers
v0x6000038c2be0_0 .net "adr_w", 5 0, L_0x600003bc5e00;  1 drivers
v0x6000038c2c70_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038c2d00_0 .net "dat_i", 23 0, L_0x600003bc5d60;  1 drivers
v0x6000038c2d90_0 .var "dat_o", 23 0;
v0x6000038c2e20_0 .var "dat_o2", 23 0;
v0x6000038c2eb0 .array "r", 63 0, 23 0;
v0x6000038c2f40_0 .net "we", 0 0, L_0x6000021c1490;  alias, 1 drivers
S_0x141e6ada0 .scope module, "ren_conv_inst" "ren_conv" 4 123, 8 4 0, S_0x141e059c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x141e64a60 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x141e64aa0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x141e64ae0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x141e64b20 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x141e64b60 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x141e64ba0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x141e64be0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x141e64c20 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x141e64c60 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x6000038de880_0 .net "accum_ovrflow", 0 0, v0x6000038dd950_0;  alias, 1 drivers
v0x6000038de910_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038de9a0_0 .net "clr_col_cnt", 0 0, v0x6000038c32a0_0;  1 drivers
v0x6000038dea30_0 .net "clr_k_col_cnt", 0 0, v0x6000038c3450_0;  1 drivers
v0x6000038deac0_0 .net "cols", 7 0, L_0x600003bc4f00;  alias, 1 drivers
v0x6000038deb50_0 .net "done", 0 0, v0x6000038c37b0_0;  alias, 1 drivers
v0x6000038debe0_0 .net "en_max_pool", 0 0, L_0x600003bc52c0;  alias, 1 drivers
v0x6000038dec70_0 .net "img_addr", 5 0, v0x6000038c3ba0_0;  alias, 1 drivers
v0x6000038ded00_0 .net "img_data", 23 0, v0x6000038c29a0_0;  alias, 1 drivers
v0x6000038ded90_0 .net "kern_addr", 5 0, v0x6000038c3d50_0;  alias, 1 drivers
v0x6000038dee20_0 .net "kern_addr_mode", 0 0, L_0x600003bc5220;  alias, 1 drivers
v0x6000038deeb0_0 .net "kern_cols", 2 0, L_0x600003bc4e60;  alias, 1 drivers
v0x6000038def40_0 .net "kern_data", 23 0, v0x6000038c2e20_0;  alias, 1 drivers
v0x6000038defd0_0 .net "kerns", 2 0, L_0x600003bc4fa0;  alias, 1 drivers
v0x6000038df060_0 .net "mask", 2 0, L_0x600003bc5360;  alias, 1 drivers
v0x6000038df0f0_0 .net "reset", 0 0, L_0x6000021c2530;  1 drivers
v0x6000038df180_0 .net "result_addr", 5 0, v0x6000038dc120_0;  alias, 1 drivers
v0x6000038df210_0 .net "result_cols", 5 0, L_0x600003bc5a40;  1 drivers
v0x6000038df2a0_0 .net "result_data", 19 0, v0x6000038dc5a0_0;  alias, 1 drivers
v0x6000038df330_0 .net "result_valid", 0 0, v0x6000038dca20_0;  alias, 1 drivers
v0x6000038df3c0_0 .net "shift", 3 0, L_0x600003bc5180;  alias, 1 drivers
v0x6000038df450_0 .net "start", 0 0, L_0x600003bc4d20;  alias, 1 drivers
v0x6000038df4e0_0 .net "stride", 5 0, L_0x600003bc59a0;  1 drivers
S_0x141e6af10 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x141e6ada0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x141e5d730 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x141e5d770 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000110>;
P_0x141e5d7b0 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x141e5d7f0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x141e5d830 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000000110>;
v0x6000038c3210_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038c32a0_0 .var "clr_col_cnt", 0 0;
v0x6000038c3330_0 .var "clr_img_addr", 0 0;
v0x6000038c33c0_0 .var "clr_img_st", 0 0;
v0x6000038c3450_0 .var "clr_k_col_cnt", 0 0;
v0x6000038c34e0_0 .var "clr_kerns_cnt", 0 0;
v0x6000038c3570_0 .net "clr_kerns_cnt_d", 7 0, v0x6000038c3060_0;  1 drivers
v0x6000038c3600_0 .var "clr_result_addr", 0 0;
v0x6000038c3690_0 .var "col_cnt", 7 0;
v0x6000038c3720_0 .net "cols", 7 0, L_0x600003bc4f00;  alias, 1 drivers
v0x6000038c37b0_0 .var "done", 0 0;
v0x6000038c3840_0 .var "en_col_cnt", 0 0;
v0x6000038c38d0_0 .var "en_img_addr", 0 0;
v0x6000038c3960_0 .var "en_img_st", 0 0;
v0x6000038c39f0_0 .var "en_k_col_cnt", 0 0;
v0x6000038c3a80_0 .var "en_kerns_cnt", 0 0;
v0x6000038c3b10_0 .net "en_result_addr", 0 0, v0x6000038dca20_0;  alias, 1 drivers
v0x6000038c3ba0_0 .var "img_addr", 5 0;
v0x6000038c3c30_0 .var "img_st", 5 0;
v0x6000038c3cc0_0 .var "k_col_cnt", 2 0;
v0x6000038c3d50_0 .var "kern_addr", 5 0;
v0x6000038c3de0_0 .net "kern_addr_mode", 0 0, L_0x600003bc5220;  alias, 1 drivers
v0x6000038c3e70_0 .net "kern_cols", 2 0, L_0x600003bc4e60;  alias, 1 drivers
v0x6000038c3f00_0 .net "kerns", 2 0, L_0x600003bc4fa0;  alias, 1 drivers
v0x6000038dc000_0 .var "kerns_cnt", 2 0;
v0x6000038dc090_0 .net "reset", 0 0, L_0x6000021c2530;  alias, 1 drivers
v0x6000038dc120_0 .var "result_addr", 5 0;
v0x6000038dc1b0_0 .net "result_cols", 5 0, L_0x600003bc5a40;  alias, 1 drivers
v0x6000038dc240_0 .net "start", 0 0, L_0x600003bc4d20;  alias, 1 drivers
v0x6000038dc2d0_0 .var "start_d", 0 0;
v0x6000038dc360_0 .var "start_pedge", 0 0;
v0x6000038dc3f0_0 .net "stride", 5 0, L_0x600003bc59a0;  alias, 1 drivers
E_0x600001f8c980 .event anyedge, v0x6000038dc120_0, v0x6000038dc1b0_0, v0x6000038c3b10_0;
E_0x600001f8c9c0 .event anyedge, v0x6000038c2520_0, v0x6000038dc2d0_0;
E_0x600001f8ca00 .event anyedge, v0x6000038c2010_0, v0x6000038dc000_0, v0x6000038c3cc0_0;
E_0x600001f8ca40 .event anyedge, v0x6000038c2520_0;
E_0x600001f8ca80 .event anyedge, v0x6000038c3450_0;
E_0x600001f8cac0 .event anyedge, v0x6000038c32a0_0;
E_0x600001f8cb00 .event anyedge, v0x6000038dc000_0, v0x6000038c2130_0, v0x6000038c3a80_0;
E_0x600001f8cb80 .event anyedge, v0x6000038c3690_0, v0x6000038c1d40_0, v0x6000038c3840_0;
E_0x600001f8cbc0 .event anyedge, v0x6000038c3cc0_0, v0x6000038c20a0_0, v0x6000038c2520_0;
S_0x141e72510 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x141e6af10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x600001f8cb40 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x6000038c2fd0_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038c3060_0 .var "par_out", 7 0;
v0x6000038c30f0_0 .net "reset", 0 0, L_0x6000021c2530;  alias, 1 drivers
v0x6000038c3180_0 .net "ser_in", 0 0, v0x6000038c34e0_0;  1 drivers
S_0x141e72680 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x141e6ada0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x141e79840 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x141e79880 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x141e798c0 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x141e79900 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x141e79940 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x141e79980 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x141e799c0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x6000021c1a40 .functor OR 1, L_0x6000021c2530, L_0x600003bc5860, C4<0>, C4<0>;
L_0x6000021c0e00 .functor AND 1, v0x6000038ddcb0_0, L_0x600003bc5900, C4<1>, C4<1>;
v0x6000038dd830_0 .net *"_ivl_13", 0 0, L_0x600003bc5860;  1 drivers
v0x6000038dd8c0_0 .net *"_ivl_17", 0 0, L_0x600003bc5900;  1 drivers
v0x6000038dd950_0 .var "accum_ovrflow", 0 0;
v0x6000038dd9e0_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038dda70_0 .net "clr_col_cnt", 0 0, v0x6000038c32a0_0;  alias, 1 drivers
v0x6000038ddb00_0 .net "clr_col_cnt_d", 7 0, v0x6000038dd050_0;  1 drivers
v0x6000038ddb90_0 .net "clr_k_col_cnt", 0 0, v0x6000038c3450_0;  alias, 1 drivers
v0x6000038ddc20_0 .net "clr_k_col_cnt_d", 2 0, v0x6000038dd290_0;  1 drivers
v0x6000038ddcb0_0 .var "clr_mult_accum", 0 0;
v0x6000038ddd40_0 .net "en_max_pool", 0 0, L_0x600003bc52c0;  alias, 1 drivers
v0x6000038dddd0_0 .net "img_data", 23 0, v0x6000038c29a0_0;  alias, 1 drivers
v0x6000038dde60_0 .net "kern_data", 23 0, v0x6000038c2e20_0;  alias, 1 drivers
v0x6000038ddef0_0 .net "mask", 2 0, L_0x600003bc5360;  alias, 1 drivers
v0x6000038ddf80_0 .var "mult_accum", 19 0;
v0x6000038de010_0 .var "mult_accum_mux", 20 0;
v0x6000038de0a0_0 .var "mult_accum_r", 20 0;
v0x6000038de130_0 .net "mult_out0", 15 0, v0x6000038dcbd0_0;  1 drivers
v0x6000038de1c0_0 .var "mult_out0_r", 15 0;
v0x6000038de250_0 .net "mult_out1", 15 0, v0x6000038dcd80_0;  1 drivers
v0x6000038de2e0_0 .var "mult_out1_r", 15 0;
v0x6000038de370_0 .net "mult_out2", 15 0, v0x6000038dcf30_0;  1 drivers
v0x6000038de400_0 .var "mult_out2_r", 15 0;
v0x6000038de490_0 .net "reset", 0 0, L_0x6000021c2530;  alias, 1 drivers
v0x6000038de520_0 .net "result_data", 19 0, v0x6000038dc5a0_0;  alias, 1 drivers
v0x6000038de5b0_0 .net "result_valid", 0 0, v0x6000038dca20_0;  alias, 1 drivers
v0x6000038de640_0 .net "shift", 3 0, L_0x600003bc5180;  alias, 1 drivers
v0x6000038de6d0_0 .net "shift_out", 19 0, v0x6000038dd710_0;  1 drivers
v0x6000038de760_0 .net "start", 0 0, L_0x600003bc4d20;  alias, 1 drivers
v0x6000038de7f0_0 .net "start_d", 15 0, v0x6000038dd4d0_0;  1 drivers
E_0x600001f8cdc0 .event anyedge, v0x6000038dd290_0, v0x6000038dd4d0_0;
E_0x600001f8ce00 .event anyedge, v0x6000038de0a0_0;
E_0x600001f8ce40 .event anyedge, v0x6000038ddcb0_0, v0x6000038de0a0_0;
L_0x600003bc54a0 .part v0x6000038c29a0_0, 0, 8;
L_0x600003bc5540 .part v0x6000038c2e20_0, 0, 8;
L_0x600003bc55e0 .part v0x6000038c29a0_0, 8, 8;
L_0x600003bc5680 .part v0x6000038c2e20_0, 8, 8;
L_0x600003bc5720 .part v0x6000038c29a0_0, 16, 8;
L_0x600003bc57c0 .part v0x6000038c2e20_0, 16, 8;
L_0x600003bc5860 .part v0x6000038dd050_0, 3, 1;
L_0x600003bc5900 .part v0x6000038dd4d0_0, 2, 1;
S_0x141e79a00 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x141e72680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x600001f8ce80 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x6000038dc480_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038dc510_0 .net "data_in", 19 0, v0x6000038dd710_0;  alias, 1 drivers
v0x6000038dc5a0_0 .var "data_out", 19 0;
v0x6000038dc630_0 .var "data_r", 19 0;
v0x6000038dc6c0_0 .net "en_maxpool", 0 0, L_0x600003bc52c0;  alias, 1 drivers
v0x6000038dc750_0 .var "max_pool_out", 19 0;
v0x6000038dc7e0_0 .var "max_pool_valid", 0 0;
v0x6000038dc870_0 .net "reset", 0 0, L_0x6000021c1a40;  1 drivers
v0x6000038dc900_0 .var "toggle", 0 0;
v0x6000038dc990_0 .net "valid_in", 0 0, L_0x6000021c0e00;  1 drivers
v0x6000038dca20_0 .var "valid_out", 0 0;
E_0x600001f8cf40 .event anyedge, v0x6000038dc900_0, v0x6000038dc990_0;
E_0x600001f8cf80 .event anyedge, v0x6000038dc630_0, v0x6000038dc510_0;
S_0x141e79b70 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x141e72680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x6000024d0800 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x6000024d0840 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x6000038dcab0_0 .net "a", 7 0, L_0x600003bc54a0;  1 drivers
v0x6000038dcb40_0 .net "b", 7 0, L_0x600003bc5540;  1 drivers
v0x6000038dcbd0_0 .var "out", 15 0;
E_0x600001f8d040 .event anyedge, v0x6000038dcab0_0, v0x6000038dcb40_0;
S_0x141e77da0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x141e72680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x6000024d0880 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x6000024d08c0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x6000038dcc60_0 .net "a", 7 0, L_0x600003bc55e0;  1 drivers
v0x6000038dccf0_0 .net "b", 7 0, L_0x600003bc5680;  1 drivers
v0x6000038dcd80_0 .var "out", 15 0;
E_0x600001f8d100 .event anyedge, v0x6000038dcc60_0, v0x6000038dccf0_0;
S_0x141e77f10 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x141e72680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x6000024d0900 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x6000024d0940 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x6000038dce10_0 .net "a", 7 0, L_0x600003bc5720;  1 drivers
v0x6000038dcea0_0 .net "b", 7 0, L_0x600003bc57c0;  1 drivers
v0x6000038dcf30_0 .var "out", 15 0;
E_0x600001f8d1c0 .event anyedge, v0x6000038dce10_0, v0x6000038dcea0_0;
S_0x141e78080 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x141e72680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x600001f8d240 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x6000038dcfc0_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038dd050_0 .var "par_out", 7 0;
v0x6000038dd0e0_0 .net "reset", 0 0, L_0x6000021c2530;  alias, 1 drivers
v0x6000038dd170_0 .net "ser_in", 0 0, v0x6000038c32a0_0;  alias, 1 drivers
S_0x141e781f0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x141e72680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x600001f8d300 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x6000038dd200_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038dd290_0 .var "par_out", 2 0;
v0x6000038dd320_0 .net "reset", 0 0, L_0x6000021c2530;  alias, 1 drivers
v0x6000038dd3b0_0 .net "ser_in", 0 0, v0x6000038c3450_0;  alias, 1 drivers
S_0x141e75da0 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x141e72680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x600001f8d380 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x6000038dd440_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038dd4d0_0 .var "par_out", 15 0;
v0x6000038dd560_0 .net "reset", 0 0, L_0x6000021c2530;  alias, 1 drivers
v0x6000038dd5f0_0 .net "ser_in", 0 0, L_0x600003bc4d20;  alias, 1 drivers
S_0x141e75f10 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x141e72680;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x600003fc0780 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x600003fc07c0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x600003fc0800 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x6000038dd680_0 .net "in", 19 0, v0x6000038ddf80_0;  1 drivers
v0x6000038dd710_0 .var "out", 19 0;
v0x6000038dd7a0_0 .net "shift", 3 0, L_0x600003bc5180;  alias, 1 drivers
E_0x600001f8d4c0 .event anyedge, v0x6000038c2400_0, v0x6000038dd680_0;
S_0x141e76080 .scope module, "results_dffram" "dffram" 4 185, 7 1 0, S_0x141e059c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x6000024d0a00 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x6000024d0a40 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x6000038df570_0 .net "adr_r", 5 0, L_0x600003bc5ea0;  1 drivers
v0x6000038df600_0 .net "adr_w", 5 0, v0x6000038dc120_0;  alias, 1 drivers
v0x6000038df690_0 .net "clk", 0 0, L_0x6000021c2060;  alias, 1 drivers
v0x6000038df720_0 .net "dat_i", 19 0, v0x6000038dc5a0_0;  alias, 1 drivers
v0x6000038df7b0_0 .var "dat_o", 19 0;
v0x6000038df840_0 .var "dat_o2", 19 0;
v0x6000038df8d0 .array "r", 63 0, 19 0;
v0x6000038df960_0 .net "we", 0 0, L_0x6000021c23e0;  1 drivers
S_0x141e761f0 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 3 93, 4 6 0, S_0x141e060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x141e76360 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x141e763a0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x141e763e0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x141e76420 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x141e76460 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110001>;
P_0x141e764a0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x141e764e0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x141e76520 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x6000021c0620 .functor BUFZ 1, v0x6000038ff330_0, C4<0>, C4<0>, C4<0>;
L_0x6000021c0690 .functor BUFZ 1, v0x6000038ff3c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000021c0540 .functor AND 1, L_0x600003bc6080, v0x6000038ff570_0, C4<1>, C4<1>;
L_0x6000021c0070 .functor AND 1, L_0x6000021c0540, v0x6000038ff7b0_0, C4<1>, C4<1>;
L_0x6000021c00e0 .functor BUFZ 32, v0x6000038d2760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000021c0000 .functor AND 1, L_0x600003bc6260, L_0x6000021c0070, C4<1>, C4<1>;
L_0x6000021c04d0 .functor AND 1, L_0x6000021c0000, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c0380 .functor AND 1, L_0x600003bc6440, L_0x6000021c0070, C4<1>, C4<1>;
L_0x6000021c2b50 .functor AND 1, L_0x6000021c0380, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c2bc0 .functor AND 1, L_0x600003bc6620, L_0x6000021c0070, C4<1>, C4<1>;
L_0x6000021c2c30 .functor AND 1, L_0x6000021c2bc0, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c2ca0 .functor AND 1, L_0x600003bc6800, L_0x6000021c0070, C4<1>, C4<1>;
L_0x6000021c2d80 .functor AND 1, L_0x6000021c2ca0, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c2f40 .functor OR 1, L_0x6000021c0690, L_0x600003bc6a80, C4<0>, C4<0>;
L_0x6000021c2d10 .functor NOT 1, v0x6000038d4990_0, C4<0>, C4<0>, C4<0>;
L_0x6000021c2fb0 .functor AND 1, v0x6000038d5b90_0, L_0x6000021c2d10, C4<1>, C4<1>;
L_0x1480883b8 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x6000038d0bd0_0 .net/2u *"_ivl_10", 32 0, L_0x1480883b8;  1 drivers
v0x6000038d0c60_0 .net *"_ivl_104", 0 0, L_0x6000021c2d10;  1 drivers
v0x6000038d0cf0_0 .net *"_ivl_12", 0 0, L_0x600003bc6080;  1 drivers
v0x6000038d0d80_0 .net *"_ivl_14", 0 0, L_0x6000021c0540;  1 drivers
v0x6000038d0e10_0 .net *"_ivl_23", 1 0, L_0x600003bc6120;  1 drivers
v0x6000038d0ea0_0 .net *"_ivl_24", 31 0, L_0x600003bc61c0;  1 drivers
L_0x148088400 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038d0f30_0 .net *"_ivl_27", 29 0, L_0x148088400;  1 drivers
L_0x148088448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038d0fc0_0 .net/2u *"_ivl_28", 31 0, L_0x148088448;  1 drivers
v0x6000038d1050_0 .net *"_ivl_30", 0 0, L_0x600003bc6260;  1 drivers
v0x6000038d10e0_0 .net *"_ivl_32", 0 0, L_0x6000021c0000;  1 drivers
v0x6000038d1170_0 .net *"_ivl_37", 1 0, L_0x600003bc6300;  1 drivers
v0x6000038d1200_0 .net *"_ivl_38", 31 0, L_0x600003bc63a0;  1 drivers
L_0x148088490 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038d1290_0 .net *"_ivl_41", 29 0, L_0x148088490;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000038d1320_0 .net/2u *"_ivl_42", 31 0, L_0x1480884d8;  1 drivers
v0x6000038d13b0_0 .net *"_ivl_44", 0 0, L_0x600003bc6440;  1 drivers
v0x6000038d1440_0 .net *"_ivl_46", 0 0, L_0x6000021c0380;  1 drivers
v0x6000038d14d0_0 .net *"_ivl_5", 7 0, L_0x600003bc5f40;  1 drivers
v0x6000038d1560_0 .net *"_ivl_51", 1 0, L_0x600003bc64e0;  1 drivers
v0x6000038d15f0_0 .net *"_ivl_52", 31 0, L_0x600003bc6580;  1 drivers
L_0x148088520 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038d1680_0 .net *"_ivl_55", 29 0, L_0x148088520;  1 drivers
L_0x148088568 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000038d1710_0 .net/2u *"_ivl_56", 31 0, L_0x148088568;  1 drivers
v0x6000038d17a0_0 .net *"_ivl_58", 0 0, L_0x600003bc6620;  1 drivers
v0x6000038d1830_0 .net *"_ivl_6", 32 0, L_0x600003bc5fe0;  1 drivers
v0x6000038d18c0_0 .net *"_ivl_60", 0 0, L_0x6000021c2bc0;  1 drivers
v0x6000038d1950_0 .net *"_ivl_65", 1 0, L_0x600003bc66c0;  1 drivers
v0x6000038d19e0_0 .net *"_ivl_66", 31 0, L_0x600003bc6760;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038d1a70_0 .net *"_ivl_69", 29 0, L_0x1480885b0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000038d1b00_0 .net/2u *"_ivl_70", 31 0, L_0x1480885f8;  1 drivers
v0x6000038d1b90_0 .net *"_ivl_72", 0 0, L_0x600003bc6800;  1 drivers
v0x6000038d1c20_0 .net *"_ivl_74", 0 0, L_0x6000021c2ca0;  1 drivers
v0x6000038d1cb0_0 .net *"_ivl_89", 5 0, L_0x600003bc78e0;  1 drivers
L_0x148088370 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038d1d40_0 .net *"_ivl_9", 24 0, L_0x148088370;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000038d1dd0_0 .net *"_ivl_93", 1 0, L_0x148088640;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000038d1e60_0 .net *"_ivl_98", 1 0, L_0x148088688;  1 drivers
v0x6000038d1ef0_0 .net "accum_ovrflow", 0 0, v0x6000038d6ac0_0;  1 drivers
v0x6000038d1f80_0 .net "clk", 0 0, L_0x6000021c0620;  1 drivers
v0x6000038d2010_0 .net "cols", 7 0, L_0x600003bc6bc0;  1 drivers
v0x6000038d20a0_0 .net "data_out_regs", 31 0, v0x6000038da880_0;  1 drivers
v0x6000038d2130_0 .net "data_out_result", 19 0, v0x6000038d0a20_0;  1 drivers
v0x6000038d21c0_0 .net "done", 0 0, v0x6000038d4990_0;  1 drivers
v0x6000038d2250_0 .net "en_max_pool", 0 0, L_0x600003bc6f80;  1 drivers
v0x6000038d22e0_0 .net "img_addr", 5 0, v0x6000038d4d80_0;  1 drivers
v0x6000038d2370_0 .net "img_data", 23 0, v0x6000038dbb10_0;  1 drivers
v0x6000038d2400_0 .net "kern_addr", 5 0, v0x6000038d4f30_0;  1 drivers
v0x6000038d2490_0 .net "kern_addr_mode", 0 0, L_0x600003bc6ee0;  1 drivers
v0x6000038d2520_0 .net "kern_cols", 2 0, L_0x600003bc6b20;  1 drivers
v0x6000038d25b0_0 .net "kern_data", 23 0, v0x6000038d4000_0;  1 drivers
v0x6000038d2640_0 .net "kerns", 2 0, L_0x600003bc6c60;  1 drivers
v0x6000038d26d0_0 .net "mask", 2 0, L_0x600003bc7020;  1 drivers
v0x6000038d2760_0 .var "rdata", 31 0;
v0x6000038d27f0_0 .var "ready", 0 0;
v0x6000038d2880_0 .net "reset", 0 0, L_0x6000021c0690;  1 drivers
v0x6000038d2910_0 .net "result_addr", 5 0, v0x6000038d5290_0;  1 drivers
v0x6000038d29a0_0 .net "result_cols", 7 0, L_0x600003bc6da0;  1 drivers
v0x6000038d2a30_0 .net "result_data", 19 0, v0x6000038d5710_0;  1 drivers
v0x6000038d2ac0_0 .net "result_valid", 0 0, v0x6000038d5b90_0;  1 drivers
v0x6000038d2b50_0 .net "shift", 3 0, L_0x600003bc6e40;  1 drivers
v0x6000038d2be0_0 .net "soft_reset", 0 0, L_0x600003bc6a80;  1 drivers
v0x6000038d2c70_0 .net "start", 0 0, L_0x600003bc69e0;  1 drivers
v0x6000038d2d00_0 .net "stride", 7 0, L_0x600003bc6d00;  1 drivers
v0x6000038d2d90_0 .net "valid", 0 0, L_0x6000021c0070;  1 drivers
v0x6000038d2e20_0 .net "wb_clk_i", 0 0, v0x6000038ff330_0;  alias, 1 drivers
v0x6000038d2eb0_0 .net "wb_rst_i", 0 0, v0x6000038ff3c0_0;  alias, 1 drivers
v0x6000038d2f40_0 .net "wbs_ack_o", 0 0, v0x6000038d27f0_0;  alias, 1 drivers
v0x6000038d2fd0_0 .net "wbs_adr_i", 31 0, v0x6000038ff4e0_0;  alias, 1 drivers
v0x6000038d3060_0 .net "wbs_cyc_i", 0 0, v0x6000038ff570_0;  alias, 1 drivers
v0x6000038d30f0_0 .net "wbs_dat_i", 31 0, v0x6000038ff600_0;  alias, 1 drivers
v0x6000038d3180_0 .net "wbs_dat_o", 31 0, L_0x6000021c00e0;  alias, 1 drivers
v0x6000038d3210_0 .net "wbs_sel_i", 3 0, v0x6000038ff720_0;  alias, 1 drivers
v0x6000038d32a0_0 .net "wbs_stb_i", 0 0, v0x6000038ff7b0_0;  alias, 1 drivers
v0x6000038d3330_0 .net "wbs_we_i", 0 0, v0x6000038ff840_0;  alias, 1 drivers
v0x6000038d33c0_0 .net "we_img_ram", 0 0, L_0x6000021c2b50;  1 drivers
v0x6000038d3450_0 .net "we_kern_ram", 0 0, L_0x6000021c2c30;  1 drivers
v0x6000038d34e0_0 .net "we_regs", 0 0, L_0x6000021c04d0;  1 drivers
v0x6000038d3570_0 .net "we_res_ram", 0 0, L_0x6000021c2d80;  1 drivers
L_0x600003bc5f40 .part v0x6000038ff4e0_0, 24, 8;
L_0x600003bc5fe0 .concat [ 8 25 0 0], L_0x600003bc5f40, L_0x148088370;
L_0x600003bc6080 .cmp/eq 33, L_0x600003bc5fe0, L_0x1480883b8;
L_0x600003bc6120 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc61c0 .concat [ 2 30 0 0], L_0x600003bc6120, L_0x148088400;
L_0x600003bc6260 .cmp/eq 32, L_0x600003bc61c0, L_0x148088448;
L_0x600003bc6300 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc63a0 .concat [ 2 30 0 0], L_0x600003bc6300, L_0x148088490;
L_0x600003bc6440 .cmp/eq 32, L_0x600003bc63a0, L_0x1480884d8;
L_0x600003bc64e0 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc6580 .concat [ 2 30 0 0], L_0x600003bc64e0, L_0x148088520;
L_0x600003bc6620 .cmp/eq 32, L_0x600003bc6580, L_0x148088568;
L_0x600003bc66c0 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc6760 .concat [ 2 30 0 0], L_0x600003bc66c0, L_0x1480885b0;
L_0x600003bc6800 .cmp/eq 32, L_0x600003bc6760, L_0x1480885f8;
L_0x600003bc70c0 .part v0x6000038ff4e0_0, 2, 2;
L_0x600003bc7660 .part L_0x600003bc6d00, 0, 6;
L_0x600003bc7700 .part L_0x600003bc6da0, 0, 6;
L_0x600003bc77a0 .part v0x6000038ff600_0, 0, 24;
L_0x600003bc78e0 .part v0x6000038ff4e0_0, 2, 6;
L_0x600003bc7980 .concat [ 6 2 0 0], L_0x600003bc78e0, L_0x148088640;
L_0x600003bc7840 .concat [ 6 2 0 0], v0x6000038d4d80_0, L_0x148088688;
L_0x600003bc7a20 .part v0x6000038ff600_0, 0, 24;
L_0x600003bc7ac0 .part v0x6000038ff4e0_0, 2, 6;
L_0x600003bc7b60 .part v0x6000038ff4e0_0, 2, 6;
S_0x141e76560 .scope module, "cfg_regs_inst" "regs" 4 91, 5 3 0, S_0x141e761f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x600001f8dcc0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x6000038dac70_0 .net *"_ivl_6", 29 0, L_0x600003bc68a0;  1 drivers
v0x6000038dad00_0 .net "accum_ovrflow", 0 0, v0x6000038d6ac0_0;  alias, 1 drivers
v0x6000038dad90_0 .net "addr", 1 0, L_0x600003bc70c0;  1 drivers
v0x6000038dae20_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038daeb0_0 .net "cols", 7 0, L_0x600003bc6bc0;  alias, 1 drivers
v0x6000038daf40_0 .net "data_in", 31 0, v0x6000038ff600_0;  alias, 1 drivers
v0x6000038dafd0_0 .net "data_out", 31 0, v0x6000038da880_0;  alias, 1 drivers
v0x6000038db060_0 .net "done", 0 0, v0x6000038d4990_0;  alias, 1 drivers
v0x6000038db0f0_0 .net "en_max_pool", 0 0, L_0x600003bc6f80;  alias, 1 drivers
v0x6000038db180_0 .net "kern_addr_mode", 0 0, L_0x600003bc6ee0;  alias, 1 drivers
v0x6000038db210_0 .net "kern_cols", 2 0, L_0x600003bc6b20;  alias, 1 drivers
v0x6000038db2a0_0 .net "kerns", 2 0, L_0x600003bc6c60;  alias, 1 drivers
v0x6000038db330_0 .net "mask", 2 0, L_0x600003bc7020;  alias, 1 drivers
v0x6000038db3c0 .array "regs", 4 0;
v0x6000038db3c0_0 .net v0x6000038db3c0 0, 31 0, v0x6000038da5b0_0; 1 drivers
v0x6000038db3c0_1 .net v0x6000038db3c0 1, 31 0, v0x6000038da640_0; 1 drivers
v0x6000038db3c0_2 .net v0x6000038db3c0 2, 31 0, v0x6000038da6d0_0; 1 drivers
v0x6000038db3c0_3 .net v0x6000038db3c0 3, 31 0, v0x6000038da760_0; 1 drivers
o0x148054060 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000038db3c0_4 .net v0x6000038db3c0 4, 31 0, o0x148054060; 0 drivers
v0x6000038db450_0 .net "reset", 0 0, L_0x6000021c0690;  alias, 1 drivers
v0x6000038db4e0_0 .net "result_cols", 7 0, L_0x600003bc6da0;  alias, 1 drivers
v0x6000038db570_0 .net "shift", 3 0, L_0x600003bc6e40;  alias, 1 drivers
v0x6000038db600_0 .net "soft_reset", 0 0, L_0x600003bc6a80;  alias, 1 drivers
v0x6000038db690_0 .net "start", 0 0, L_0x600003bc69e0;  alias, 1 drivers
v0x6000038db720_0 .net "stride", 7 0, L_0x600003bc6d00;  alias, 1 drivers
v0x6000038db7b0_0 .net "wr_en", 0 0, L_0x6000021c04d0;  alias, 1 drivers
L_0x600003bc68a0 .part v0x6000038da5b0_0, 2, 30;
L_0x600003bc6940 .concat [ 1 1 30 0], v0x6000038d4990_0, v0x6000038d6ac0_0, L_0x600003bc68a0;
L_0x600003bc69e0 .part v0x6000038da5b0_0, 2, 1;
L_0x600003bc6a80 .part v0x6000038da5b0_0, 3, 1;
L_0x600003bc6b20 .part v0x6000038da640_0, 0, 3;
L_0x600003bc6bc0 .part v0x6000038da640_0, 8, 8;
L_0x600003bc6c60 .part v0x6000038da640_0, 16, 3;
L_0x600003bc6d00 .part v0x6000038da640_0, 24, 8;
L_0x600003bc6da0 .part v0x6000038da6d0_0, 0, 8;
L_0x600003bc6e40 .part v0x6000038da6d0_0, 8, 4;
L_0x600003bc6ee0 .part v0x6000038da6d0_0, 16, 1;
L_0x600003bc6f80 .part v0x6000038da6d0_0, 17, 1;
L_0x600003bc7020 .part v0x6000038da6d0_0, 18, 3;
S_0x141e768a0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x141e76560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x600001f8dd40 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x6000038da490_0 .net "addr", 1 0, L_0x600003bc70c0;  alias, 1 drivers
v0x6000038da520_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038da5b0_0 .var "ctrl0", 31 0;
v0x6000038da640_0 .var "ctrl1", 31 0;
v0x6000038da6d0_0 .var "ctrl2", 31 0;
v0x6000038da760_0 .var "ctrl3", 31 0;
v0x6000038da7f0_0 .net "data_in", 31 0, v0x6000038ff600_0;  alias, 1 drivers
v0x6000038da880_0 .var "data_out", 31 0;
v0x6000038da910_0 .net "reset", 0 0, L_0x6000021c0690;  alias, 1 drivers
v0x6000038da9a0_0 .net "status0", 31 0, L_0x600003bc6940;  1 drivers
v0x6000038daa30_0 .net "status1", 31 0, v0x6000038da640_0;  alias, 1 drivers
v0x6000038daac0_0 .net "status2", 31 0, v0x6000038da6d0_0;  alias, 1 drivers
v0x6000038dab50_0 .net "status3", 31 0, v0x6000038da760_0;  alias, 1 drivers
v0x6000038dabe0_0 .net "wr_en", 0 0, L_0x6000021c04d0;  alias, 1 drivers
E_0x600001f8ddc0/0 .event anyedge, v0x6000038da490_0, v0x6000038da9a0_0, v0x6000038da640_0, v0x6000038da6d0_0;
E_0x600001f8ddc0/1 .event anyedge, v0x6000038da760_0;
E_0x600001f8ddc0 .event/or E_0x600001f8ddc0/0, E_0x600001f8ddc0/1;
E_0x600001f8de00 .event posedge, v0x6000038da520_0;
S_0x141e76b60 .scope module, "img_dffram" "dffram" 4 153, 7 1 0, S_0x141e761f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x6000024d0d80 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x6000024d0dc0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x6000038db840_0 .net "adr_r", 7 0, L_0x600003bc7840;  1 drivers
v0x6000038db8d0_0 .net "adr_w", 7 0, L_0x600003bc7980;  1 drivers
v0x6000038db960_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038db9f0_0 .net "dat_i", 23 0, L_0x600003bc77a0;  1 drivers
v0x6000038dba80_0 .var "dat_o", 23 0;
v0x6000038dbb10_0 .var "dat_o2", 23 0;
v0x6000038dbba0 .array "r", 255 0, 23 0;
v0x6000038dbc30_0 .net "we", 0 0, L_0x6000021c2b50;  alias, 1 drivers
S_0x141e76cd0 .scope module, "kerns_dffram" "dffram" 4 169, 7 1 0, S_0x141e761f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x6000024d0e00 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x6000024d0e40 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x6000038dbcc0_0 .net "adr_r", 5 0, v0x6000038d4f30_0;  alias, 1 drivers
v0x6000038dbd50_0 .net "adr_w", 5 0, L_0x600003bc7ac0;  1 drivers
v0x6000038dbde0_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038dbe70_0 .net "dat_i", 23 0, L_0x600003bc7a20;  1 drivers
v0x6000038dbf00_0 .var "dat_o", 23 0;
v0x6000038d4000_0 .var "dat_o2", 23 0;
v0x6000038d4090 .array "r", 63 0, 23 0;
v0x6000038d4120_0 .net "we", 0 0, L_0x6000021c2c30;  alias, 1 drivers
S_0x141e76e40 .scope module, "ren_conv_inst" "ren_conv" 4 123, 8 4 0, S_0x141e761f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x141e76fb0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x141e76ff0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x141e77030 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x141e77070 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x141e770b0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x141e770f0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x141e77130 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x141e77170 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x141e771b0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x6000038d79f0_0 .net "accum_ovrflow", 0 0, v0x6000038d6ac0_0;  alias, 1 drivers
v0x6000038d7a80_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038d7b10_0 .net "clr_col_cnt", 0 0, v0x6000038d4480_0;  1 drivers
v0x6000038d7ba0_0 .net "clr_k_col_cnt", 0 0, v0x6000038d4630_0;  1 drivers
v0x6000038d7c30_0 .net "cols", 7 0, L_0x600003bc6bc0;  alias, 1 drivers
v0x6000038d7cc0_0 .net "done", 0 0, v0x6000038d4990_0;  alias, 1 drivers
v0x6000038d7d50_0 .net "en_max_pool", 0 0, L_0x600003bc6f80;  alias, 1 drivers
v0x6000038d7de0_0 .net "img_addr", 5 0, v0x6000038d4d80_0;  alias, 1 drivers
v0x6000038d7e70_0 .net "img_data", 23 0, v0x6000038dbb10_0;  alias, 1 drivers
v0x6000038d7f00_0 .net "kern_addr", 5 0, v0x6000038d4f30_0;  alias, 1 drivers
v0x6000038d0000_0 .net "kern_addr_mode", 0 0, L_0x600003bc6ee0;  alias, 1 drivers
v0x6000038d0090_0 .net "kern_cols", 2 0, L_0x600003bc6b20;  alias, 1 drivers
v0x6000038d0120_0 .net "kern_data", 23 0, v0x6000038d4000_0;  alias, 1 drivers
v0x6000038d01b0_0 .net "kerns", 2 0, L_0x600003bc6c60;  alias, 1 drivers
v0x6000038d0240_0 .net "mask", 2 0, L_0x600003bc7020;  alias, 1 drivers
v0x6000038d02d0_0 .net "reset", 0 0, L_0x6000021c2f40;  1 drivers
v0x6000038d0360_0 .net "result_addr", 5 0, v0x6000038d5290_0;  alias, 1 drivers
v0x6000038d03f0_0 .net "result_cols", 5 0, L_0x600003bc7700;  1 drivers
v0x6000038d0480_0 .net "result_data", 19 0, v0x6000038d5710_0;  alias, 1 drivers
v0x6000038d0510_0 .net "result_valid", 0 0, v0x6000038d5b90_0;  alias, 1 drivers
v0x6000038d05a0_0 .net "shift", 3 0, L_0x600003bc6e40;  alias, 1 drivers
v0x6000038d0630_0 .net "start", 0 0, L_0x600003bc69e0;  alias, 1 drivers
v0x6000038d06c0_0 .net "stride", 5 0, L_0x600003bc7660;  1 drivers
S_0x141e773f0 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x141e76e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x141e77560 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x141e775a0 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000110>;
P_0x141e775e0 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x141e77620 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x141e77660 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000000110>;
v0x6000038d43f0_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038d4480_0 .var "clr_col_cnt", 0 0;
v0x6000038d4510_0 .var "clr_img_addr", 0 0;
v0x6000038d45a0_0 .var "clr_img_st", 0 0;
v0x6000038d4630_0 .var "clr_k_col_cnt", 0 0;
v0x6000038d46c0_0 .var "clr_kerns_cnt", 0 0;
v0x6000038d4750_0 .net "clr_kerns_cnt_d", 7 0, v0x6000038d4240_0;  1 drivers
v0x6000038d47e0_0 .var "clr_result_addr", 0 0;
v0x6000038d4870_0 .var "col_cnt", 7 0;
v0x6000038d4900_0 .net "cols", 7 0, L_0x600003bc6bc0;  alias, 1 drivers
v0x6000038d4990_0 .var "done", 0 0;
v0x6000038d4a20_0 .var "en_col_cnt", 0 0;
v0x6000038d4ab0_0 .var "en_img_addr", 0 0;
v0x6000038d4b40_0 .var "en_img_st", 0 0;
v0x6000038d4bd0_0 .var "en_k_col_cnt", 0 0;
v0x6000038d4c60_0 .var "en_kerns_cnt", 0 0;
v0x6000038d4cf0_0 .net "en_result_addr", 0 0, v0x6000038d5b90_0;  alias, 1 drivers
v0x6000038d4d80_0 .var "img_addr", 5 0;
v0x6000038d4e10_0 .var "img_st", 5 0;
v0x6000038d4ea0_0 .var "k_col_cnt", 2 0;
v0x6000038d4f30_0 .var "kern_addr", 5 0;
v0x6000038d4fc0_0 .net "kern_addr_mode", 0 0, L_0x600003bc6ee0;  alias, 1 drivers
v0x6000038d5050_0 .net "kern_cols", 2 0, L_0x600003bc6b20;  alias, 1 drivers
v0x6000038d50e0_0 .net "kerns", 2 0, L_0x600003bc6c60;  alias, 1 drivers
v0x6000038d5170_0 .var "kerns_cnt", 2 0;
v0x6000038d5200_0 .net "reset", 0 0, L_0x6000021c2f40;  alias, 1 drivers
v0x6000038d5290_0 .var "result_addr", 5 0;
v0x6000038d5320_0 .net "result_cols", 5 0, L_0x600003bc7700;  alias, 1 drivers
v0x6000038d53b0_0 .net "start", 0 0, L_0x600003bc69e0;  alias, 1 drivers
v0x6000038d5440_0 .var "start_d", 0 0;
v0x6000038d54d0_0 .var "start_pedge", 0 0;
v0x6000038d5560_0 .net "stride", 5 0, L_0x600003bc7660;  alias, 1 drivers
E_0x600001f8e480 .event anyedge, v0x6000038d5290_0, v0x6000038d5320_0, v0x6000038d4cf0_0;
E_0x600001f8e4c0 .event anyedge, v0x6000038db690_0, v0x6000038d5440_0;
E_0x600001f8e500 .event anyedge, v0x6000038db180_0, v0x6000038d5170_0, v0x6000038d4ea0_0;
E_0x600001f8e540 .event anyedge, v0x6000038db690_0;
E_0x600001f8e580 .event anyedge, v0x6000038d4630_0;
E_0x600001f8e5c0 .event anyedge, v0x6000038d4480_0;
E_0x600001f8e600 .event anyedge, v0x6000038d5170_0, v0x6000038db2a0_0, v0x6000038d4c60_0;
E_0x600001f8e680 .event anyedge, v0x6000038d4870_0, v0x6000038daeb0_0, v0x6000038d4a20_0;
E_0x600001f8e6c0 .event anyedge, v0x6000038d4ea0_0, v0x6000038db210_0, v0x6000038db690_0;
S_0x141e75740 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x141e773f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x600001f8e640 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x6000038d41b0_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038d4240_0 .var "par_out", 7 0;
v0x6000038d42d0_0 .net "reset", 0 0, L_0x6000021c2f40;  alias, 1 drivers
v0x6000038d4360_0 .net "ser_in", 0 0, v0x6000038d46c0_0;  1 drivers
S_0x141e758b0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x141e76e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x141e75a20 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x141e75a60 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x141e75aa0 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x141e75ae0 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x141e75b20 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x141e75b60 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x141e75ba0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x6000021c2e60 .functor OR 1, L_0x6000021c2f40, L_0x600003bc7520, C4<0>, C4<0>;
L_0x6000021c2ed0 .functor AND 1, v0x6000038d6e20_0, L_0x600003bc75c0, C4<1>, C4<1>;
v0x6000038d69a0_0 .net *"_ivl_13", 0 0, L_0x600003bc7520;  1 drivers
v0x6000038d6a30_0 .net *"_ivl_17", 0 0, L_0x600003bc75c0;  1 drivers
v0x6000038d6ac0_0 .var "accum_ovrflow", 0 0;
v0x6000038d6b50_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038d6be0_0 .net "clr_col_cnt", 0 0, v0x6000038d4480_0;  alias, 1 drivers
v0x6000038d6c70_0 .net "clr_col_cnt_d", 7 0, v0x6000038d61c0_0;  1 drivers
v0x6000038d6d00_0 .net "clr_k_col_cnt", 0 0, v0x6000038d4630_0;  alias, 1 drivers
v0x6000038d6d90_0 .net "clr_k_col_cnt_d", 2 0, v0x6000038d6400_0;  1 drivers
v0x6000038d6e20_0 .var "clr_mult_accum", 0 0;
v0x6000038d6eb0_0 .net "en_max_pool", 0 0, L_0x600003bc6f80;  alias, 1 drivers
v0x6000038d6f40_0 .net "img_data", 23 0, v0x6000038dbb10_0;  alias, 1 drivers
v0x6000038d6fd0_0 .net "kern_data", 23 0, v0x6000038d4000_0;  alias, 1 drivers
v0x6000038d7060_0 .net "mask", 2 0, L_0x600003bc7020;  alias, 1 drivers
v0x6000038d70f0_0 .var "mult_accum", 19 0;
v0x6000038d7180_0 .var "mult_accum_mux", 20 0;
v0x6000038d7210_0 .var "mult_accum_r", 20 0;
v0x6000038d72a0_0 .net "mult_out0", 15 0, v0x6000038d5d40_0;  1 drivers
v0x6000038d7330_0 .var "mult_out0_r", 15 0;
v0x6000038d73c0_0 .net "mult_out1", 15 0, v0x6000038d5ef0_0;  1 drivers
v0x6000038d7450_0 .var "mult_out1_r", 15 0;
v0x6000038d74e0_0 .net "mult_out2", 15 0, v0x6000038d60a0_0;  1 drivers
v0x6000038d7570_0 .var "mult_out2_r", 15 0;
v0x6000038d7600_0 .net "reset", 0 0, L_0x6000021c2f40;  alias, 1 drivers
v0x6000038d7690_0 .net "result_data", 19 0, v0x6000038d5710_0;  alias, 1 drivers
v0x6000038d7720_0 .net "result_valid", 0 0, v0x6000038d5b90_0;  alias, 1 drivers
v0x6000038d77b0_0 .net "shift", 3 0, L_0x600003bc6e40;  alias, 1 drivers
v0x6000038d7840_0 .net "shift_out", 19 0, v0x6000038d6880_0;  1 drivers
v0x6000038d78d0_0 .net "start", 0 0, L_0x600003bc69e0;  alias, 1 drivers
v0x6000038d7960_0 .net "start_d", 15 0, v0x6000038d6640_0;  1 drivers
E_0x600001f8e8c0 .event anyedge, v0x6000038d6400_0, v0x6000038d6640_0;
E_0x600001f8e900 .event anyedge, v0x6000038d7210_0;
E_0x600001f8e940 .event anyedge, v0x6000038d6e20_0, v0x6000038d7210_0;
L_0x600003bc7160 .part v0x6000038dbb10_0, 0, 8;
L_0x600003bc7200 .part v0x6000038d4000_0, 0, 8;
L_0x600003bc72a0 .part v0x6000038dbb10_0, 8, 8;
L_0x600003bc7340 .part v0x6000038d4000_0, 8, 8;
L_0x600003bc73e0 .part v0x6000038dbb10_0, 16, 8;
L_0x600003bc7480 .part v0x6000038d4000_0, 16, 8;
L_0x600003bc7520 .part v0x6000038d61c0_0, 3, 1;
L_0x600003bc75c0 .part v0x6000038d6640_0, 2, 1;
S_0x141e71990 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x141e758b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x600001f8e980 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x6000038d55f0_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038d5680_0 .net "data_in", 19 0, v0x6000038d6880_0;  alias, 1 drivers
v0x6000038d5710_0 .var "data_out", 19 0;
v0x6000038d57a0_0 .var "data_r", 19 0;
v0x6000038d5830_0 .net "en_maxpool", 0 0, L_0x600003bc6f80;  alias, 1 drivers
v0x6000038d58c0_0 .var "max_pool_out", 19 0;
v0x6000038d5950_0 .var "max_pool_valid", 0 0;
v0x6000038d59e0_0 .net "reset", 0 0, L_0x6000021c2e60;  1 drivers
v0x6000038d5a70_0 .var "toggle", 0 0;
v0x6000038d5b00_0 .net "valid_in", 0 0, L_0x6000021c2ed0;  1 drivers
v0x6000038d5b90_0 .var "valid_out", 0 0;
E_0x600001f8ea40 .event anyedge, v0x6000038d5a70_0, v0x6000038d5b00_0;
E_0x600001f8ea80 .event anyedge, v0x6000038d57a0_0, v0x6000038d5680_0;
S_0x141e71b00 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x141e758b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x6000024d1000 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x6000024d1040 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x6000038d5c20_0 .net "a", 7 0, L_0x600003bc7160;  1 drivers
v0x6000038d5cb0_0 .net "b", 7 0, L_0x600003bc7200;  1 drivers
v0x6000038d5d40_0 .var "out", 15 0;
E_0x600001f8eb40 .event anyedge, v0x6000038d5c20_0, v0x6000038d5cb0_0;
S_0x141e6b1e0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x141e758b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x6000024d1080 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x6000024d10c0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x6000038d5dd0_0 .net "a", 7 0, L_0x600003bc72a0;  1 drivers
v0x6000038d5e60_0 .net "b", 7 0, L_0x600003bc7340;  1 drivers
v0x6000038d5ef0_0 .var "out", 15 0;
E_0x600001f8ec00 .event anyedge, v0x6000038d5dd0_0, v0x6000038d5e60_0;
S_0x141e6b350 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x141e758b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x6000024d1100 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x6000024d1140 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x6000038d5f80_0 .net "a", 7 0, L_0x600003bc73e0;  1 drivers
v0x6000038d6010_0 .net "b", 7 0, L_0x600003bc7480;  1 drivers
v0x6000038d60a0_0 .var "out", 15 0;
E_0x600001f8ecc0 .event anyedge, v0x6000038d5f80_0, v0x6000038d6010_0;
S_0x141e70a70 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x141e758b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x600001f8ed40 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x6000038d6130_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038d61c0_0 .var "par_out", 7 0;
v0x6000038d6250_0 .net "reset", 0 0, L_0x6000021c2f40;  alias, 1 drivers
v0x6000038d62e0_0 .net "ser_in", 0 0, v0x6000038d4480_0;  alias, 1 drivers
S_0x141e70be0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x141e758b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x600001f8ee00 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x6000038d6370_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038d6400_0 .var "par_out", 2 0;
v0x6000038d6490_0 .net "reset", 0 0, L_0x6000021c2f40;  alias, 1 drivers
v0x6000038d6520_0 .net "ser_in", 0 0, v0x6000038d4630_0;  alias, 1 drivers
S_0x141e70d50 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x141e758b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x600001f8ee80 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x6000038d65b0_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038d6640_0 .var "par_out", 15 0;
v0x6000038d66d0_0 .net "reset", 0 0, L_0x6000021c2f40;  alias, 1 drivers
v0x6000038d6760_0 .net "ser_in", 0 0, L_0x600003bc69e0;  alias, 1 drivers
S_0x141e70ec0 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x141e758b0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x600003fc0840 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x600003fc0880 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x600003fc08c0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x6000038d67f0_0 .net "in", 19 0, v0x6000038d70f0_0;  1 drivers
v0x6000038d6880_0 .var "out", 19 0;
v0x6000038d6910_0 .net "shift", 3 0, L_0x600003bc6e40;  alias, 1 drivers
E_0x600001f8efc0 .event anyedge, v0x6000038db570_0, v0x6000038d67f0_0;
S_0x141e6ea70 .scope module, "results_dffram" "dffram" 4 185, 7 1 0, S_0x141e761f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x6000024d1200 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x6000024d1240 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x6000038d0750_0 .net "adr_r", 5 0, L_0x600003bc7b60;  1 drivers
v0x6000038d07e0_0 .net "adr_w", 5 0, v0x6000038d5290_0;  alias, 1 drivers
v0x6000038d0870_0 .net "clk", 0 0, L_0x6000021c0620;  alias, 1 drivers
v0x6000038d0900_0 .net "dat_i", 19 0, v0x6000038d5710_0;  alias, 1 drivers
v0x6000038d0990_0 .var "dat_o", 19 0;
v0x6000038d0a20_0 .var "dat_o2", 19 0;
v0x6000038d0ab0 .array "r", 63 0, 19 0;
v0x6000038d0b40_0 .net "we", 0 0, L_0x6000021c2fb0;  1 drivers
S_0x141e6ebe0 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 3 119, 4 6 0, S_0x141e060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x141e6ed50 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x141e6ed90 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x141e6edd0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x141e6ee10 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x141e6ee50 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110010>;
P_0x141e6ee90 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x141e6eed0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x141e6ef10 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x6000021c3020 .functor BUFZ 1, v0x6000038ff330_0, C4<0>, C4<0>, C4<0>;
L_0x6000021c3090 .functor BUFZ 1, v0x6000038ff3c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000021c3100 .functor AND 1, L_0x600003bc7d40, v0x6000038ff570_0, C4<1>, C4<1>;
L_0x6000021c3170 .functor AND 1, L_0x6000021c3100, v0x6000038ff7b0_0, C4<1>, C4<1>;
L_0x6000021c31e0 .functor BUFZ 32, v0x6000038eb8d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000021c32c0 .functor AND 1, L_0x600003bc7f20, L_0x6000021c3170, C4<1>, C4<1>;
L_0x6000021c3330 .functor AND 1, L_0x6000021c32c0, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c33a0 .functor AND 1, L_0x600003bcbe80, L_0x6000021c3170, C4<1>, C4<1>;
L_0x6000021c3410 .functor AND 1, L_0x6000021c33a0, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c3480 .functor AND 1, L_0x600003bcba20, L_0x6000021c3170, C4<1>, C4<1>;
L_0x6000021c34f0 .functor AND 1, L_0x6000021c3480, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c3560 .functor AND 1, L_0x600003bcb480, L_0x6000021c3170, C4<1>, C4<1>;
L_0x6000021c3640 .functor AND 1, L_0x6000021c3560, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c3800 .functor OR 1, L_0x6000021c3090, L_0x600003bcb340, C4<0>, C4<0>;
L_0x6000021c35d0 .functor NOT 1, v0x6000038edb00_0, C4<0>, C4<0>, C4<0>;
L_0x6000021c3870 .functor AND 1, v0x6000038eed00_0, L_0x6000021c35d0, C4<1>, C4<1>;
L_0x148088718 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x6000038e9d40_0 .net/2u *"_ivl_10", 32 0, L_0x148088718;  1 drivers
v0x6000038e9dd0_0 .net *"_ivl_104", 0 0, L_0x6000021c35d0;  1 drivers
v0x6000038e9e60_0 .net *"_ivl_12", 0 0, L_0x600003bc7d40;  1 drivers
v0x6000038e9ef0_0 .net *"_ivl_14", 0 0, L_0x6000021c3100;  1 drivers
v0x6000038e9f80_0 .net *"_ivl_23", 1 0, L_0x600003bc7de0;  1 drivers
v0x6000038ea010_0 .net *"_ivl_24", 31 0, L_0x600003bc7e80;  1 drivers
L_0x148088760 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038ea0a0_0 .net *"_ivl_27", 29 0, L_0x148088760;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038ea130_0 .net/2u *"_ivl_28", 31 0, L_0x1480887a8;  1 drivers
v0x6000038ea1c0_0 .net *"_ivl_30", 0 0, L_0x600003bc7f20;  1 drivers
v0x6000038ea250_0 .net *"_ivl_32", 0 0, L_0x6000021c32c0;  1 drivers
v0x6000038ea2e0_0 .net *"_ivl_37", 1 0, L_0x600003bcbd40;  1 drivers
v0x6000038ea370_0 .net *"_ivl_38", 31 0, L_0x600003bcbde0;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038ea400_0 .net *"_ivl_41", 29 0, L_0x1480887f0;  1 drivers
L_0x148088838 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000038ea490_0 .net/2u *"_ivl_42", 31 0, L_0x148088838;  1 drivers
v0x6000038ea520_0 .net *"_ivl_44", 0 0, L_0x600003bcbe80;  1 drivers
v0x6000038ea5b0_0 .net *"_ivl_46", 0 0, L_0x6000021c33a0;  1 drivers
v0x6000038ea640_0 .net *"_ivl_5", 7 0, L_0x600003bc7c00;  1 drivers
v0x6000038ea6d0_0 .net *"_ivl_51", 1 0, L_0x600003bcbf20;  1 drivers
v0x6000038ea760_0 .net *"_ivl_52", 31 0, L_0x600003bcb980;  1 drivers
L_0x148088880 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038ea7f0_0 .net *"_ivl_55", 29 0, L_0x148088880;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000038ea880_0 .net/2u *"_ivl_56", 31 0, L_0x1480888c8;  1 drivers
v0x6000038ea910_0 .net *"_ivl_58", 0 0, L_0x600003bcba20;  1 drivers
v0x6000038ea9a0_0 .net *"_ivl_6", 32 0, L_0x600003bc7ca0;  1 drivers
v0x6000038eaa30_0 .net *"_ivl_60", 0 0, L_0x6000021c3480;  1 drivers
v0x6000038eaac0_0 .net *"_ivl_65", 1 0, L_0x600003bcb8e0;  1 drivers
v0x6000038eab50_0 .net *"_ivl_66", 31 0, L_0x600003bcb3e0;  1 drivers
L_0x148088910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038eabe0_0 .net *"_ivl_69", 29 0, L_0x148088910;  1 drivers
L_0x148088958 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000038eac70_0 .net/2u *"_ivl_70", 31 0, L_0x148088958;  1 drivers
v0x6000038ead00_0 .net *"_ivl_72", 0 0, L_0x600003bcb480;  1 drivers
v0x6000038ead90_0 .net *"_ivl_74", 0 0, L_0x6000021c3560;  1 drivers
v0x6000038eae20_0 .net *"_ivl_89", 5 0, L_0x600003bc9720;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038eaeb0_0 .net *"_ivl_9", 24 0, L_0x1480886d0;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000038eaf40_0 .net *"_ivl_93", 1 0, L_0x1480889a0;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000038eafd0_0 .net *"_ivl_98", 1 0, L_0x1480889e8;  1 drivers
v0x6000038eb060_0 .net "accum_ovrflow", 0 0, v0x6000038efc30_0;  1 drivers
v0x6000038eb0f0_0 .net "clk", 0 0, L_0x6000021c3020;  1 drivers
v0x6000038eb180_0 .net "cols", 7 0, L_0x600003bcb020;  1 drivers
v0x6000038eb210_0 .net "data_out_regs", 31 0, v0x6000038d39f0_0;  1 drivers
v0x6000038eb2a0_0 .net "data_out_result", 19 0, v0x6000038e9b90_0;  1 drivers
v0x6000038eb330_0 .net "done", 0 0, v0x6000038edb00_0;  1 drivers
v0x6000038eb3c0_0 .net "en_max_pool", 0 0, L_0x600003bca300;  1 drivers
v0x6000038eb450_0 .net "img_addr", 5 0, v0x6000038edef0_0;  1 drivers
v0x6000038eb4e0_0 .net "img_data", 23 0, v0x6000038eccf0_0;  1 drivers
v0x6000038eb570_0 .net "kern_addr", 5 0, v0x6000038ee0a0_0;  1 drivers
v0x6000038eb600_0 .net "kern_addr_mode", 0 0, L_0x600003bca260;  1 drivers
v0x6000038eb690_0 .net "kern_cols", 2 0, L_0x600003bcaee0;  1 drivers
v0x6000038eb720_0 .net "kern_data", 23 0, v0x6000038ed170_0;  1 drivers
v0x6000038eb7b0_0 .net "kerns", 2 0, L_0x600003bcb160;  1 drivers
v0x6000038eb840_0 .net "mask", 2 0, L_0x600003bca440;  1 drivers
v0x6000038eb8d0_0 .var "rdata", 31 0;
v0x6000038eb960_0 .var "ready", 0 0;
v0x6000038eb9f0_0 .net "reset", 0 0, L_0x6000021c3090;  1 drivers
v0x6000038eba80_0 .net "result_addr", 5 0, v0x6000038ee400_0;  1 drivers
v0x6000038ebb10_0 .net "result_cols", 7 0, L_0x600003bca080;  1 drivers
v0x6000038ebba0_0 .net "result_data", 19 0, v0x6000038ee880_0;  1 drivers
v0x6000038ebc30_0 .net "result_valid", 0 0, v0x6000038eed00_0;  1 drivers
v0x6000038ebcc0_0 .net "shift", 3 0, L_0x600003bca120;  1 drivers
v0x6000038ebd50_0 .net "soft_reset", 0 0, L_0x600003bcb340;  1 drivers
v0x6000038ebde0_0 .net "start", 0 0, L_0x600003bcb2a0;  1 drivers
v0x6000038ebe70_0 .net "stride", 7 0, L_0x600003bc9f40;  1 drivers
v0x6000038ebf00_0 .net "valid", 0 0, L_0x6000021c3170;  1 drivers
v0x6000038e4000_0 .net "wb_clk_i", 0 0, v0x6000038ff330_0;  alias, 1 drivers
v0x6000038e4090_0 .net "wb_rst_i", 0 0, v0x6000038ff3c0_0;  alias, 1 drivers
v0x6000038e4120_0 .net "wbs_ack_o", 0 0, v0x6000038eb960_0;  alias, 1 drivers
v0x6000038e41b0_0 .net "wbs_adr_i", 31 0, v0x6000038ff4e0_0;  alias, 1 drivers
v0x6000038e4240_0 .net "wbs_cyc_i", 0 0, v0x6000038ff570_0;  alias, 1 drivers
v0x6000038e42d0_0 .net "wbs_dat_i", 31 0, v0x6000038ff600_0;  alias, 1 drivers
v0x6000038e4360_0 .net "wbs_dat_o", 31 0, L_0x6000021c31e0;  alias, 1 drivers
v0x6000038e43f0_0 .net "wbs_sel_i", 3 0, v0x6000038ff720_0;  alias, 1 drivers
v0x6000038e4480_0 .net "wbs_stb_i", 0 0, v0x6000038ff7b0_0;  alias, 1 drivers
v0x6000038e4510_0 .net "wbs_we_i", 0 0, v0x6000038ff840_0;  alias, 1 drivers
v0x6000038e45a0_0 .net "we_img_ram", 0 0, L_0x6000021c3410;  1 drivers
v0x6000038e4630_0 .net "we_kern_ram", 0 0, L_0x6000021c34f0;  1 drivers
v0x6000038e46c0_0 .net "we_regs", 0 0, L_0x6000021c3330;  1 drivers
v0x6000038e4750_0 .net "we_res_ram", 0 0, L_0x6000021c3640;  1 drivers
L_0x600003bc7c00 .part v0x6000038ff4e0_0, 24, 8;
L_0x600003bc7ca0 .concat [ 8 25 0 0], L_0x600003bc7c00, L_0x1480886d0;
L_0x600003bc7d40 .cmp/eq 33, L_0x600003bc7ca0, L_0x148088718;
L_0x600003bc7de0 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc7e80 .concat [ 2 30 0 0], L_0x600003bc7de0, L_0x148088760;
L_0x600003bc7f20 .cmp/eq 32, L_0x600003bc7e80, L_0x1480887a8;
L_0x600003bcbd40 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bcbde0 .concat [ 2 30 0 0], L_0x600003bcbd40, L_0x1480887f0;
L_0x600003bcbe80 .cmp/eq 32, L_0x600003bcbde0, L_0x148088838;
L_0x600003bcbf20 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bcb980 .concat [ 2 30 0 0], L_0x600003bcbf20, L_0x148088880;
L_0x600003bcba20 .cmp/eq 32, L_0x600003bcb980, L_0x1480888c8;
L_0x600003bcb8e0 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bcb3e0 .concat [ 2 30 0 0], L_0x600003bcb8e0, L_0x148088910;
L_0x600003bcb480 .cmp/eq 32, L_0x600003bcb3e0, L_0x148088958;
L_0x600003bca4e0 .part v0x6000038ff4e0_0, 2, 2;
L_0x600003bc9c20 .part L_0x600003bc9f40, 0, 6;
L_0x600003bc9cc0 .part L_0x600003bca080, 0, 6;
L_0x600003bc9b80 .part v0x6000038ff600_0, 0, 24;
L_0x600003bc9720 .part v0x6000038ff4e0_0, 2, 6;
L_0x600003bc9900 .concat [ 6 2 0 0], L_0x600003bc9720, L_0x1480889a0;
L_0x600003bc9680 .concat [ 6 2 0 0], v0x6000038edef0_0, L_0x1480889e8;
L_0x600003bc94a0 .part v0x6000038ff600_0, 0, 24;
L_0x600003bc9540 .part v0x6000038ff4e0_0, 2, 6;
L_0x600003bc95e0 .part v0x6000038ff4e0_0, 2, 6;
S_0x141e6ef50 .scope module, "cfg_regs_inst" "regs" 4 91, 5 3 0, S_0x141e6ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x600001f8f780 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x6000038d3de0_0 .net *"_ivl_6", 29 0, L_0x600003bcb660;  1 drivers
v0x6000038d3e70_0 .net "accum_ovrflow", 0 0, v0x6000038efc30_0;  alias, 1 drivers
v0x6000038d3f00_0 .net "addr", 1 0, L_0x600003bca4e0;  1 drivers
v0x6000038ec000_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038ec090_0 .net "cols", 7 0, L_0x600003bcb020;  alias, 1 drivers
v0x6000038ec120_0 .net "data_in", 31 0, v0x6000038ff600_0;  alias, 1 drivers
v0x6000038ec1b0_0 .net "data_out", 31 0, v0x6000038d39f0_0;  alias, 1 drivers
v0x6000038ec240_0 .net "done", 0 0, v0x6000038edb00_0;  alias, 1 drivers
v0x6000038ec2d0_0 .net "en_max_pool", 0 0, L_0x600003bca300;  alias, 1 drivers
v0x6000038ec360_0 .net "kern_addr_mode", 0 0, L_0x600003bca260;  alias, 1 drivers
v0x6000038ec3f0_0 .net "kern_cols", 2 0, L_0x600003bcaee0;  alias, 1 drivers
v0x6000038ec480_0 .net "kerns", 2 0, L_0x600003bcb160;  alias, 1 drivers
v0x6000038ec510_0 .net "mask", 2 0, L_0x600003bca440;  alias, 1 drivers
v0x6000038ec5a0 .array "regs", 4 0;
v0x6000038ec5a0_0 .net v0x6000038ec5a0 0, 31 0, v0x6000038d3720_0; 1 drivers
v0x6000038ec5a0_1 .net v0x6000038ec5a0 1, 31 0, v0x6000038d37b0_0; 1 drivers
v0x6000038ec5a0_2 .net v0x6000038ec5a0 2, 31 0, v0x6000038d3840_0; 1 drivers
v0x6000038ec5a0_3 .net v0x6000038ec5a0 3, 31 0, v0x6000038d38d0_0; 1 drivers
o0x148057570 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000038ec5a0_4 .net v0x6000038ec5a0 4, 31 0, o0x148057570; 0 drivers
v0x6000038ec630_0 .net "reset", 0 0, L_0x6000021c3090;  alias, 1 drivers
v0x6000038ec6c0_0 .net "result_cols", 7 0, L_0x600003bca080;  alias, 1 drivers
v0x6000038ec750_0 .net "shift", 3 0, L_0x600003bca120;  alias, 1 drivers
v0x6000038ec7e0_0 .net "soft_reset", 0 0, L_0x600003bcb340;  alias, 1 drivers
v0x6000038ec870_0 .net "start", 0 0, L_0x600003bcb2a0;  alias, 1 drivers
v0x6000038ec900_0 .net "stride", 7 0, L_0x600003bc9f40;  alias, 1 drivers
v0x6000038ec990_0 .net "wr_en", 0 0, L_0x6000021c3330;  alias, 1 drivers
L_0x600003bcb660 .part v0x6000038d3720_0, 2, 30;
L_0x600003bcb200 .concat [ 1 1 30 0], v0x6000038edb00_0, v0x6000038efc30_0, L_0x600003bcb660;
L_0x600003bcb2a0 .part v0x6000038d3720_0, 2, 1;
L_0x600003bcb340 .part v0x6000038d3720_0, 3, 1;
L_0x600003bcaee0 .part v0x6000038d37b0_0, 0, 3;
L_0x600003bcb020 .part v0x6000038d37b0_0, 8, 8;
L_0x600003bcb160 .part v0x6000038d37b0_0, 16, 3;
L_0x600003bc9f40 .part v0x6000038d37b0_0, 24, 8;
L_0x600003bca080 .part v0x6000038d3840_0, 0, 8;
L_0x600003bca120 .part v0x6000038d3840_0, 8, 4;
L_0x600003bca260 .part v0x6000038d3840_0, 16, 1;
L_0x600003bca300 .part v0x6000038d3840_0, 17, 1;
L_0x600003bca440 .part v0x6000038d3840_0, 18, 3;
S_0x141e6f290 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x141e6ef50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x600001f8f800 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x6000038d3600_0 .net "addr", 1 0, L_0x600003bca4e0;  alias, 1 drivers
v0x6000038d3690_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038d3720_0 .var "ctrl0", 31 0;
v0x6000038d37b0_0 .var "ctrl1", 31 0;
v0x6000038d3840_0 .var "ctrl2", 31 0;
v0x6000038d38d0_0 .var "ctrl3", 31 0;
v0x6000038d3960_0 .net "data_in", 31 0, v0x6000038ff600_0;  alias, 1 drivers
v0x6000038d39f0_0 .var "data_out", 31 0;
v0x6000038d3a80_0 .net "reset", 0 0, L_0x6000021c3090;  alias, 1 drivers
v0x6000038d3b10_0 .net "status0", 31 0, L_0x600003bcb200;  1 drivers
v0x6000038d3ba0_0 .net "status1", 31 0, v0x6000038d37b0_0;  alias, 1 drivers
v0x6000038d3c30_0 .net "status2", 31 0, v0x6000038d3840_0;  alias, 1 drivers
v0x6000038d3cc0_0 .net "status3", 31 0, v0x6000038d38d0_0;  alias, 1 drivers
v0x6000038d3d50_0 .net "wr_en", 0 0, L_0x6000021c3330;  alias, 1 drivers
E_0x600001f8f880/0 .event anyedge, v0x6000038d3600_0, v0x6000038d3b10_0, v0x6000038d37b0_0, v0x6000038d3840_0;
E_0x600001f8f880/1 .event anyedge, v0x6000038d38d0_0;
E_0x600001f8f880 .event/or E_0x600001f8f880/0, E_0x600001f8f880/1;
E_0x600001f8f8c0 .event posedge, v0x6000038d3690_0;
S_0x141e6f400 .scope module, "img_dffram" "dffram" 4 153, 7 1 0, S_0x141e6ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x6000024d1500 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x6000024d1540 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x6000038eca20_0 .net "adr_r", 7 0, L_0x600003bc9680;  1 drivers
v0x6000038ecab0_0 .net "adr_w", 7 0, L_0x600003bc9900;  1 drivers
v0x6000038ecb40_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038ecbd0_0 .net "dat_i", 23 0, L_0x600003bc9b80;  1 drivers
v0x6000038ecc60_0 .var "dat_o", 23 0;
v0x6000038eccf0_0 .var "dat_o2", 23 0;
v0x6000038ecd80 .array "r", 255 0, 23 0;
v0x6000038ece10_0 .net "we", 0 0, L_0x6000021c3410;  alias, 1 drivers
S_0x141e6f570 .scope module, "kerns_dffram" "dffram" 4 169, 7 1 0, S_0x141e6ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x6000024d1580 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x6000024d15c0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x6000038ecea0_0 .net "adr_r", 5 0, v0x6000038ee0a0_0;  alias, 1 drivers
v0x6000038ecf30_0 .net "adr_w", 5 0, L_0x600003bc9540;  1 drivers
v0x6000038ecfc0_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038ed050_0 .net "dat_i", 23 0, L_0x600003bc94a0;  1 drivers
v0x6000038ed0e0_0 .var "dat_o", 23 0;
v0x6000038ed170_0 .var "dat_o2", 23 0;
v0x6000038ed200 .array "r", 63 0, 23 0;
v0x6000038ed290_0 .net "we", 0 0, L_0x6000021c34f0;  alias, 1 drivers
S_0x141e6f6e0 .scope module, "ren_conv_inst" "ren_conv" 4 123, 8 4 0, S_0x141e6ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x141e6f850 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x141e6f890 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x141e6f8d0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x141e6f910 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x141e6f950 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x141e6f990 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x141e6f9d0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x141e6fa10 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x141e6fa50 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x6000038e8bd0_0 .net "accum_ovrflow", 0 0, v0x6000038efc30_0;  alias, 1 drivers
v0x6000038e8c60_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038e8cf0_0 .net "clr_col_cnt", 0 0, v0x6000038ed5f0_0;  1 drivers
v0x6000038e8d80_0 .net "clr_k_col_cnt", 0 0, v0x6000038ed7a0_0;  1 drivers
v0x6000038e8e10_0 .net "cols", 7 0, L_0x600003bcb020;  alias, 1 drivers
v0x6000038e8ea0_0 .net "done", 0 0, v0x6000038edb00_0;  alias, 1 drivers
v0x6000038e8f30_0 .net "en_max_pool", 0 0, L_0x600003bca300;  alias, 1 drivers
v0x6000038e8fc0_0 .net "img_addr", 5 0, v0x6000038edef0_0;  alias, 1 drivers
v0x6000038e9050_0 .net "img_data", 23 0, v0x6000038eccf0_0;  alias, 1 drivers
v0x6000038e90e0_0 .net "kern_addr", 5 0, v0x6000038ee0a0_0;  alias, 1 drivers
v0x6000038e9170_0 .net "kern_addr_mode", 0 0, L_0x600003bca260;  alias, 1 drivers
v0x6000038e9200_0 .net "kern_cols", 2 0, L_0x600003bcaee0;  alias, 1 drivers
v0x6000038e9290_0 .net "kern_data", 23 0, v0x6000038ed170_0;  alias, 1 drivers
v0x6000038e9320_0 .net "kerns", 2 0, L_0x600003bcb160;  alias, 1 drivers
v0x6000038e93b0_0 .net "mask", 2 0, L_0x600003bca440;  alias, 1 drivers
v0x6000038e9440_0 .net "reset", 0 0, L_0x6000021c3800;  1 drivers
v0x6000038e94d0_0 .net "result_addr", 5 0, v0x6000038ee400_0;  alias, 1 drivers
v0x6000038e9560_0 .net "result_cols", 5 0, L_0x600003bc9cc0;  1 drivers
v0x6000038e95f0_0 .net "result_data", 19 0, v0x6000038ee880_0;  alias, 1 drivers
v0x6000038e9680_0 .net "result_valid", 0 0, v0x6000038eed00_0;  alias, 1 drivers
v0x6000038e9710_0 .net "shift", 3 0, L_0x600003bca120;  alias, 1 drivers
v0x6000038e97a0_0 .net "start", 0 0, L_0x600003bcb2a0;  alias, 1 drivers
v0x6000038e9830_0 .net "stride", 5 0, L_0x600003bc9c20;  1 drivers
S_0x141e6fc90 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x141e6f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x141e6fe00 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x141e6fe40 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000110>;
P_0x141e6fe80 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x141e6fec0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x141e6ff00 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000000110>;
v0x6000038ed560_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038ed5f0_0 .var "clr_col_cnt", 0 0;
v0x6000038ed680_0 .var "clr_img_addr", 0 0;
v0x6000038ed710_0 .var "clr_img_st", 0 0;
v0x6000038ed7a0_0 .var "clr_k_col_cnt", 0 0;
v0x6000038ed830_0 .var "clr_kerns_cnt", 0 0;
v0x6000038ed8c0_0 .net "clr_kerns_cnt_d", 7 0, v0x6000038ed3b0_0;  1 drivers
v0x6000038ed950_0 .var "clr_result_addr", 0 0;
v0x6000038ed9e0_0 .var "col_cnt", 7 0;
v0x6000038eda70_0 .net "cols", 7 0, L_0x600003bcb020;  alias, 1 drivers
v0x6000038edb00_0 .var "done", 0 0;
v0x6000038edb90_0 .var "en_col_cnt", 0 0;
v0x6000038edc20_0 .var "en_img_addr", 0 0;
v0x6000038edcb0_0 .var "en_img_st", 0 0;
v0x6000038edd40_0 .var "en_k_col_cnt", 0 0;
v0x6000038eddd0_0 .var "en_kerns_cnt", 0 0;
v0x6000038ede60_0 .net "en_result_addr", 0 0, v0x6000038eed00_0;  alias, 1 drivers
v0x6000038edef0_0 .var "img_addr", 5 0;
v0x6000038edf80_0 .var "img_st", 5 0;
v0x6000038ee010_0 .var "k_col_cnt", 2 0;
v0x6000038ee0a0_0 .var "kern_addr", 5 0;
v0x6000038ee130_0 .net "kern_addr_mode", 0 0, L_0x600003bca260;  alias, 1 drivers
v0x6000038ee1c0_0 .net "kern_cols", 2 0, L_0x600003bcaee0;  alias, 1 drivers
v0x6000038ee250_0 .net "kerns", 2 0, L_0x600003bcb160;  alias, 1 drivers
v0x6000038ee2e0_0 .var "kerns_cnt", 2 0;
v0x6000038ee370_0 .net "reset", 0 0, L_0x6000021c3800;  alias, 1 drivers
v0x6000038ee400_0 .var "result_addr", 5 0;
v0x6000038ee490_0 .net "result_cols", 5 0, L_0x600003bc9cc0;  alias, 1 drivers
v0x6000038ee520_0 .net "start", 0 0, L_0x600003bcb2a0;  alias, 1 drivers
v0x6000038ee5b0_0 .var "start_d", 0 0;
v0x6000038ee640_0 .var "start_pedge", 0 0;
v0x6000038ee6d0_0 .net "stride", 5 0, L_0x600003bc9c20;  alias, 1 drivers
E_0x600001f8ff80 .event anyedge, v0x6000038ee400_0, v0x6000038ee490_0, v0x6000038ede60_0;
E_0x600001f8ffc0 .event anyedge, v0x6000038ec870_0, v0x6000038ee5b0_0;
E_0x600001f88000 .event anyedge, v0x6000038ec360_0, v0x6000038ee2e0_0, v0x6000038ee010_0;
E_0x600001f88040 .event anyedge, v0x6000038ec870_0;
E_0x600001f88080 .event anyedge, v0x6000038ed7a0_0;
E_0x600001f880c0 .event anyedge, v0x6000038ed5f0_0;
E_0x600001f88100 .event anyedge, v0x6000038ee2e0_0, v0x6000038ec480_0, v0x6000038eddd0_0;
E_0x600001f88180 .event anyedge, v0x6000038ed9e0_0, v0x6000038ec090_0, v0x6000038edb90_0;
E_0x600001f881c0 .event anyedge, v0x6000038ee010_0, v0x6000038ec3f0_0, v0x6000038ec870_0;
S_0x141e700c0 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x141e6fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x600001f88140 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x6000038ed320_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038ed3b0_0 .var "par_out", 7 0;
v0x6000038ed440_0 .net "reset", 0 0, L_0x6000021c3800;  alias, 1 drivers
v0x6000038ed4d0_0 .net "ser_in", 0 0, v0x6000038ed830_0;  1 drivers
S_0x141e70230 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x141e6f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x141e703a0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x141e703e0 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x141e70420 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x141e70460 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x141e704a0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x141e704e0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x141e70520 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x6000021c3720 .functor OR 1, L_0x6000021c3800, L_0x600003bcb840, C4<0>, C4<0>;
L_0x6000021c3790 .functor AND 1, v0x6000038e8000_0, L_0x600003bcb7a0, C4<1>, C4<1>;
v0x6000038efb10_0 .net *"_ivl_13", 0 0, L_0x600003bcb840;  1 drivers
v0x6000038efba0_0 .net *"_ivl_17", 0 0, L_0x600003bcb7a0;  1 drivers
v0x6000038efc30_0 .var "accum_ovrflow", 0 0;
v0x6000038efcc0_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038efd50_0 .net "clr_col_cnt", 0 0, v0x6000038ed5f0_0;  alias, 1 drivers
v0x6000038efde0_0 .net "clr_col_cnt_d", 7 0, v0x6000038ef330_0;  1 drivers
v0x6000038efe70_0 .net "clr_k_col_cnt", 0 0, v0x6000038ed7a0_0;  alias, 1 drivers
v0x6000038eff00_0 .net "clr_k_col_cnt_d", 2 0, v0x6000038ef570_0;  1 drivers
v0x6000038e8000_0 .var "clr_mult_accum", 0 0;
v0x6000038e8090_0 .net "en_max_pool", 0 0, L_0x600003bca300;  alias, 1 drivers
v0x6000038e8120_0 .net "img_data", 23 0, v0x6000038eccf0_0;  alias, 1 drivers
v0x6000038e81b0_0 .net "kern_data", 23 0, v0x6000038ed170_0;  alias, 1 drivers
v0x6000038e8240_0 .net "mask", 2 0, L_0x600003bca440;  alias, 1 drivers
v0x6000038e82d0_0 .var "mult_accum", 19 0;
v0x6000038e8360_0 .var "mult_accum_mux", 20 0;
v0x6000038e83f0_0 .var "mult_accum_r", 20 0;
v0x6000038e8480_0 .net "mult_out0", 15 0, v0x6000038eeeb0_0;  1 drivers
v0x6000038e8510_0 .var "mult_out0_r", 15 0;
v0x6000038e85a0_0 .net "mult_out1", 15 0, v0x6000038ef060_0;  1 drivers
v0x6000038e8630_0 .var "mult_out1_r", 15 0;
v0x6000038e86c0_0 .net "mult_out2", 15 0, v0x6000038ef210_0;  1 drivers
v0x6000038e8750_0 .var "mult_out2_r", 15 0;
v0x6000038e87e0_0 .net "reset", 0 0, L_0x6000021c3800;  alias, 1 drivers
v0x6000038e8870_0 .net "result_data", 19 0, v0x6000038ee880_0;  alias, 1 drivers
v0x6000038e8900_0 .net "result_valid", 0 0, v0x6000038eed00_0;  alias, 1 drivers
v0x6000038e8990_0 .net "shift", 3 0, L_0x600003bca120;  alias, 1 drivers
v0x6000038e8a20_0 .net "shift_out", 19 0, v0x6000038ef9f0_0;  1 drivers
v0x6000038e8ab0_0 .net "start", 0 0, L_0x600003bcb2a0;  alias, 1 drivers
v0x6000038e8b40_0 .net "start_d", 15 0, v0x6000038ef7b0_0;  1 drivers
E_0x600001f88400 .event anyedge, v0x6000038ef570_0, v0x6000038ef7b0_0;
E_0x600001f88440 .event anyedge, v0x6000038e83f0_0;
E_0x600001f88480 .event anyedge, v0x6000038e8000_0, v0x6000038e83f0_0;
L_0x600003bca620 .part v0x6000038eccf0_0, 0, 8;
L_0x600003bca6c0 .part v0x6000038ed170_0, 0, 8;
L_0x600003bca940 .part v0x6000038eccf0_0, 8, 8;
L_0x600003bcaa80 .part v0x6000038ed170_0, 8, 8;
L_0x600003bcabc0 .part v0x6000038eccf0_0, 16, 8;
L_0x600003bc9d60 .part v0x6000038ed170_0, 16, 8;
L_0x600003bcb840 .part v0x6000038ef330_0, 3, 1;
L_0x600003bcb7a0 .part v0x6000038ef7b0_0, 2, 1;
S_0x141e6e550 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x141e70230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x600001f884c0 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x6000038ee760_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038ee7f0_0 .net "data_in", 19 0, v0x6000038ef9f0_0;  alias, 1 drivers
v0x6000038ee880_0 .var "data_out", 19 0;
v0x6000038ee910_0 .var "data_r", 19 0;
v0x6000038ee9a0_0 .net "en_maxpool", 0 0, L_0x600003bca300;  alias, 1 drivers
v0x6000038eea30_0 .var "max_pool_out", 19 0;
v0x6000038eeac0_0 .var "max_pool_valid", 0 0;
v0x6000038eeb50_0 .net "reset", 0 0, L_0x6000021c3720;  1 drivers
v0x6000038eebe0_0 .var "toggle", 0 0;
v0x6000038eec70_0 .net "valid_in", 0 0, L_0x6000021c3790;  1 drivers
v0x6000038eed00_0 .var "valid_out", 0 0;
E_0x600001f88580 .event anyedge, v0x6000038eebe0_0, v0x6000038eec70_0;
E_0x600001f885c0 .event anyedge, v0x6000038ee910_0, v0x6000038ee7f0_0;
S_0x141e6e6c0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x141e70230;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x6000024d1780 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x6000024d17c0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x6000038eed90_0 .net "a", 7 0, L_0x600003bca620;  1 drivers
v0x6000038eee20_0 .net "b", 7 0, L_0x600003bca6c0;  1 drivers
v0x6000038eeeb0_0 .var "out", 15 0;
E_0x600001f88680 .event anyedge, v0x6000038eed90_0, v0x6000038eee20_0;
S_0x141e6a520 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x141e70230;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x6000024d1800 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x6000024d1840 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x6000038eef40_0 .net "a", 7 0, L_0x600003bca940;  1 drivers
v0x6000038eefd0_0 .net "b", 7 0, L_0x600003bcaa80;  1 drivers
v0x6000038ef060_0 .var "out", 15 0;
E_0x600001f88740 .event anyedge, v0x6000038eef40_0, v0x6000038eefd0_0;
S_0x141e6a690 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x141e70230;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x6000024d1880 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x6000024d18c0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x6000038ef0f0_0 .net "a", 7 0, L_0x600003bcabc0;  1 drivers
v0x6000038ef180_0 .net "b", 7 0, L_0x600003bc9d60;  1 drivers
v0x6000038ef210_0 .var "out", 15 0;
E_0x600001f88800 .event anyedge, v0x6000038ef0f0_0, v0x6000038ef180_0;
S_0x141e63eb0 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x141e70230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x600001f88880 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x6000038ef2a0_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038ef330_0 .var "par_out", 7 0;
v0x6000038ef3c0_0 .net "reset", 0 0, L_0x6000021c3800;  alias, 1 drivers
v0x6000038ef450_0 .net "ser_in", 0 0, v0x6000038ed5f0_0;  alias, 1 drivers
S_0x141e64020 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x141e70230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x600001f88940 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x6000038ef4e0_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038ef570_0 .var "par_out", 2 0;
v0x6000038ef600_0 .net "reset", 0 0, L_0x6000021c3800;  alias, 1 drivers
v0x6000038ef690_0 .net "ser_in", 0 0, v0x6000038ed7a0_0;  alias, 1 drivers
S_0x141e69740 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x141e70230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x600001f889c0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x6000038ef720_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038ef7b0_0 .var "par_out", 15 0;
v0x6000038ef840_0 .net "reset", 0 0, L_0x6000021c3800;  alias, 1 drivers
v0x6000038ef8d0_0 .net "ser_in", 0 0, L_0x600003bcb2a0;  alias, 1 drivers
S_0x141e698b0 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x141e70230;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x600003fc0900 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x600003fc0940 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x600003fc0980 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x6000038ef960_0 .net "in", 19 0, v0x6000038e82d0_0;  1 drivers
v0x6000038ef9f0_0 .var "out", 19 0;
v0x6000038efa80_0 .net "shift", 3 0, L_0x600003bca120;  alias, 1 drivers
E_0x600001f88b00 .event anyedge, v0x6000038ec750_0, v0x6000038ef960_0;
S_0x141e69a20 .scope module, "results_dffram" "dffram" 4 185, 7 1 0, S_0x141e6ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x6000024d1980 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x6000024d19c0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x6000038e98c0_0 .net "adr_r", 5 0, L_0x600003bc95e0;  1 drivers
v0x6000038e9950_0 .net "adr_w", 5 0, v0x6000038ee400_0;  alias, 1 drivers
v0x6000038e99e0_0 .net "clk", 0 0, L_0x6000021c3020;  alias, 1 drivers
v0x6000038e9a70_0 .net "dat_i", 19 0, v0x6000038ee880_0;  alias, 1 drivers
v0x6000038e9b00_0 .var "dat_o", 19 0;
v0x6000038e9b90_0 .var "dat_o2", 19 0;
v0x6000038e9c20 .array "r", 63 0, 19 0;
v0x6000038e9cb0_0 .net "we", 0 0, L_0x6000021c3870;  1 drivers
S_0x141e69b90 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 3 145, 4 6 0, S_0x141e060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x141e67740 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x141e67780 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x141e677c0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x141e67800 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x141e67840 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110011>;
P_0x141e67880 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x141e678c0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x141e67900 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x6000021c38e0 .functor BUFZ 1, v0x6000038ff330_0, C4<0>, C4<0>, C4<0>;
L_0x6000021c3950 .functor BUFZ 1, v0x6000038ff3c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000021c39c0 .functor AND 1, L_0x600003bc9400, v0x6000038ff570_0, C4<1>, C4<1>;
L_0x6000021c3a30 .functor AND 1, L_0x6000021c39c0, v0x6000038ff7b0_0, C4<1>, C4<1>;
L_0x6000021c3aa0 .functor BUFZ 32, v0x6000038fcab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000021c3b80 .functor AND 1, L_0x600003bc83c0, L_0x6000021c3a30, C4<1>, C4<1>;
L_0x6000021c3bf0 .functor AND 1, L_0x6000021c3b80, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c3c60 .functor AND 1, L_0x600003bc86e0, L_0x6000021c3a30, C4<1>, C4<1>;
L_0x6000021c3cd0 .functor AND 1, L_0x6000021c3c60, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c3d40 .functor AND 1, L_0x600003bc8960, L_0x6000021c3a30, C4<1>, C4<1>;
L_0x6000021c3db0 .functor AND 1, L_0x6000021c3d40, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c3e20 .functor AND 1, L_0x600003bc8e60, L_0x6000021c3a30, C4<1>, C4<1>;
L_0x6000021c3f00 .functor AND 1, L_0x6000021c3e20, v0x6000038ff840_0, C4<1>, C4<1>;
L_0x6000021c7d40 .functor OR 1, L_0x6000021c3950, L_0x600003bcc320, C4<0>, C4<0>;
L_0x6000021c7e20 .functor NOT 1, v0x6000038e6c70_0, C4<0>, C4<0>, C4<0>;
L_0x6000021c6ed0 .functor AND 1, v0x6000038e7e70_0, L_0x6000021c7e20, C4<1>, C4<1>;
L_0x148088a78 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x6000038e2eb0_0 .net/2u *"_ivl_10", 32 0, L_0x148088a78;  1 drivers
v0x6000038e2f40_0 .net *"_ivl_104", 0 0, L_0x6000021c7e20;  1 drivers
v0x6000038e2fd0_0 .net *"_ivl_12", 0 0, L_0x600003bc9400;  1 drivers
v0x6000038e3060_0 .net *"_ivl_14", 0 0, L_0x6000021c39c0;  1 drivers
v0x6000038e30f0_0 .net *"_ivl_23", 1 0, L_0x600003bc81e0;  1 drivers
v0x6000038e3180_0 .net *"_ivl_24", 31 0, L_0x600003bc8320;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038e3210_0 .net *"_ivl_27", 29 0, L_0x148088ac0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038e32a0_0 .net/2u *"_ivl_28", 31 0, L_0x148088b08;  1 drivers
v0x6000038e3330_0 .net *"_ivl_30", 0 0, L_0x600003bc83c0;  1 drivers
v0x6000038e33c0_0 .net *"_ivl_32", 0 0, L_0x6000021c3b80;  1 drivers
v0x6000038e3450_0 .net *"_ivl_37", 1 0, L_0x600003bc8500;  1 drivers
v0x6000038e34e0_0 .net *"_ivl_38", 31 0, L_0x600003bc85a0;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038e3570_0 .net *"_ivl_41", 29 0, L_0x148088b50;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000038e3600_0 .net/2u *"_ivl_42", 31 0, L_0x148088b98;  1 drivers
v0x6000038e3690_0 .net *"_ivl_44", 0 0, L_0x600003bc86e0;  1 drivers
v0x6000038e3720_0 .net *"_ivl_46", 0 0, L_0x6000021c3c60;  1 drivers
v0x6000038e37b0_0 .net *"_ivl_5", 7 0, L_0x600003bc9180;  1 drivers
v0x6000038e3840_0 .net *"_ivl_51", 1 0, L_0x600003bc8780;  1 drivers
v0x6000038e38d0_0 .net *"_ivl_52", 31 0, L_0x600003bc88c0;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038e3960_0 .net *"_ivl_55", 29 0, L_0x148088be0;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000038e39f0_0 .net/2u *"_ivl_56", 31 0, L_0x148088c28;  1 drivers
v0x6000038e3a80_0 .net *"_ivl_58", 0 0, L_0x600003bc8960;  1 drivers
v0x6000038e3b10_0 .net *"_ivl_6", 32 0, L_0x600003bc92c0;  1 drivers
v0x6000038e3ba0_0 .net *"_ivl_60", 0 0, L_0x6000021c3d40;  1 drivers
v0x6000038e3c30_0 .net *"_ivl_65", 1 0, L_0x600003bc8be0;  1 drivers
v0x6000038e3cc0_0 .net *"_ivl_66", 31 0, L_0x600003bc8d20;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038e3d50_0 .net *"_ivl_69", 29 0, L_0x148088c70;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000038e3de0_0 .net/2u *"_ivl_70", 31 0, L_0x148088cb8;  1 drivers
v0x6000038e3e70_0 .net *"_ivl_72", 0 0, L_0x600003bc8e60;  1 drivers
v0x6000038e3f00_0 .net *"_ivl_74", 0 0, L_0x6000021c3e20;  1 drivers
v0x6000038fc000_0 .net *"_ivl_89", 5 0, L_0x600003bce940;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000038fc090_0 .net *"_ivl_9", 24 0, L_0x148088a30;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000038fc120_0 .net *"_ivl_93", 1 0, L_0x148088d00;  1 drivers
L_0x148088d48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000038fc1b0_0 .net *"_ivl_98", 1 0, L_0x148088d48;  1 drivers
v0x6000038fc240_0 .net "accum_ovrflow", 0 0, v0x6000038e0e10_0;  1 drivers
v0x6000038fc2d0_0 .net "clk", 0 0, L_0x6000021c38e0;  1 drivers
v0x6000038fc360_0 .net "cols", 7 0, L_0x600003bcc460;  1 drivers
v0x6000038fc3f0_0 .net "data_out_regs", 31 0, v0x6000038e4bd0_0;  1 drivers
v0x6000038fc480_0 .net "data_out_result", 19 0, v0x6000038e2d00_0;  1 drivers
v0x6000038fc510_0 .net "done", 0 0, v0x6000038e6c70_0;  1 drivers
v0x6000038fc5a0_0 .net "en_max_pool", 0 0, L_0x600003bcfde0;  1 drivers
v0x6000038fc630_0 .net "img_addr", 5 0, v0x6000038e7060_0;  1 drivers
v0x6000038fc6c0_0 .net "img_data", 23 0, v0x6000038e5e60_0;  1 drivers
v0x6000038fc750_0 .net "kern_addr", 5 0, v0x6000038e7210_0;  1 drivers
v0x6000038fc7e0_0 .net "kern_addr_mode", 0 0, L_0x600003bcff20;  1 drivers
v0x6000038fc870_0 .net "kern_cols", 2 0, L_0x600003bcc3c0;  1 drivers
v0x6000038fc900_0 .net "kern_data", 23 0, v0x6000038e62e0_0;  1 drivers
v0x6000038fc990_0 .net "kerns", 2 0, L_0x600003bcc140;  1 drivers
v0x6000038fca20_0 .net "mask", 2 0, L_0x600003bcf8e0;  1 drivers
v0x6000038fcab0_0 .var "rdata", 31 0;
v0x6000038fcb40_0 .var "ready", 0 0;
v0x6000038fcbd0_0 .net "reset", 0 0, L_0x6000021c3950;  1 drivers
v0x6000038fcc60_0 .net "result_addr", 5 0, v0x6000038e7570_0;  1 drivers
v0x6000038fccf0_0 .net "result_cols", 7 0, L_0x600003bcc280;  1 drivers
v0x6000038fcd80_0 .net "result_data", 19 0, v0x6000038e79f0_0;  1 drivers
v0x6000038fce10_0 .net "result_valid", 0 0, v0x6000038e7e70_0;  1 drivers
v0x6000038fcea0_0 .net "shift", 3 0, L_0x600003bcfe80;  1 drivers
v0x6000038fcf30_0 .net "soft_reset", 0 0, L_0x600003bcc320;  1 drivers
v0x6000038fcfc0_0 .net "start", 0 0, L_0x600003bc9a40;  1 drivers
v0x6000038fd050_0 .net "stride", 7 0, L_0x600003bcc1e0;  1 drivers
v0x6000038fd0e0_0 .net "valid", 0 0, L_0x6000021c3a30;  1 drivers
v0x6000038fd170_0 .net "wb_clk_i", 0 0, v0x6000038ff330_0;  alias, 1 drivers
v0x6000038fd200_0 .net "wb_rst_i", 0 0, v0x6000038ff3c0_0;  alias, 1 drivers
v0x6000038fd290_0 .net "wbs_ack_o", 0 0, v0x6000038fcb40_0;  alias, 1 drivers
v0x6000038fd320_0 .net "wbs_adr_i", 31 0, v0x6000038ff4e0_0;  alias, 1 drivers
v0x6000038fd3b0_0 .net "wbs_cyc_i", 0 0, v0x6000038ff570_0;  alias, 1 drivers
v0x6000038fd440_0 .net "wbs_dat_i", 31 0, v0x6000038ff600_0;  alias, 1 drivers
v0x6000038fd4d0_0 .net "wbs_dat_o", 31 0, L_0x6000021c3aa0;  alias, 1 drivers
v0x6000038fd560_0 .net "wbs_sel_i", 3 0, v0x6000038ff720_0;  alias, 1 drivers
v0x6000038fd5f0_0 .net "wbs_stb_i", 0 0, v0x6000038ff7b0_0;  alias, 1 drivers
v0x6000038fd680_0 .net "wbs_we_i", 0 0, v0x6000038ff840_0;  alias, 1 drivers
v0x6000038fd710_0 .net "we_img_ram", 0 0, L_0x6000021c3cd0;  1 drivers
v0x6000038fd7a0_0 .net "we_kern_ram", 0 0, L_0x6000021c3db0;  1 drivers
v0x6000038fd830_0 .net "we_regs", 0 0, L_0x6000021c3bf0;  1 drivers
v0x6000038fd8c0_0 .net "we_res_ram", 0 0, L_0x6000021c3f00;  1 drivers
L_0x600003bc9180 .part v0x6000038ff4e0_0, 24, 8;
L_0x600003bc92c0 .concat [ 8 25 0 0], L_0x600003bc9180, L_0x148088a30;
L_0x600003bc9400 .cmp/eq 33, L_0x600003bc92c0, L_0x148088a78;
L_0x600003bc81e0 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc8320 .concat [ 2 30 0 0], L_0x600003bc81e0, L_0x148088ac0;
L_0x600003bc83c0 .cmp/eq 32, L_0x600003bc8320, L_0x148088b08;
L_0x600003bc8500 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc85a0 .concat [ 2 30 0 0], L_0x600003bc8500, L_0x148088b50;
L_0x600003bc86e0 .cmp/eq 32, L_0x600003bc85a0, L_0x148088b98;
L_0x600003bc8780 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc88c0 .concat [ 2 30 0 0], L_0x600003bc8780, L_0x148088be0;
L_0x600003bc8960 .cmp/eq 32, L_0x600003bc88c0, L_0x148088c28;
L_0x600003bc8be0 .part v0x6000038ff4e0_0, 8, 2;
L_0x600003bc8d20 .concat [ 2 30 0 0], L_0x600003bc8be0, L_0x148088c70;
L_0x600003bc8e60 .cmp/eq 32, L_0x600003bc8d20, L_0x148088cb8;
L_0x600003bcf980 .part v0x6000038ff4e0_0, 2, 2;
L_0x600003bce580 .part L_0x600003bcc1e0, 0, 6;
L_0x600003bce620 .part L_0x600003bcc280, 0, 6;
L_0x600003bce760 .part v0x6000038ff600_0, 0, 24;
L_0x600003bce940 .part v0x6000038ff4e0_0, 2, 6;
L_0x600003bce9e0 .concat [ 6 2 0 0], L_0x600003bce940, L_0x148088d00;
L_0x600003bce800 .concat [ 6 2 0 0], v0x6000038e7060_0, L_0x148088d48;
L_0x600003bceb20 .part v0x6000038ff600_0, 0, 24;
L_0x600003bcebc0 .part v0x6000038ff4e0_0, 2, 6;
L_0x600003bcee40 .part v0x6000038ff4e0_0, 2, 6;
S_0x141e67940 .scope module, "cfg_regs_inst" "regs" 4 91, 5 3 0, S_0x141e69b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x600001f89480 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x6000038e4fc0_0 .net *"_ivl_6", 29 0, L_0x600003bc8000;  1 drivers
v0x6000038e5050_0 .net "accum_ovrflow", 0 0, v0x6000038e0e10_0;  alias, 1 drivers
v0x6000038e50e0_0 .net "addr", 1 0, L_0x600003bcf980;  1 drivers
v0x6000038e5170_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e5200_0 .net "cols", 7 0, L_0x600003bcc460;  alias, 1 drivers
v0x6000038e5290_0 .net "data_in", 31 0, v0x6000038ff600_0;  alias, 1 drivers
v0x6000038e5320_0 .net "data_out", 31 0, v0x6000038e4bd0_0;  alias, 1 drivers
v0x6000038e53b0_0 .net "done", 0 0, v0x6000038e6c70_0;  alias, 1 drivers
v0x6000038e5440_0 .net "en_max_pool", 0 0, L_0x600003bcfde0;  alias, 1 drivers
v0x6000038e54d0_0 .net "kern_addr_mode", 0 0, L_0x600003bcff20;  alias, 1 drivers
v0x6000038e5560_0 .net "kern_cols", 2 0, L_0x600003bcc3c0;  alias, 1 drivers
v0x6000038e55f0_0 .net "kerns", 2 0, L_0x600003bcc140;  alias, 1 drivers
v0x6000038e5680_0 .net "mask", 2 0, L_0x600003bcf8e0;  alias, 1 drivers
v0x6000038e5710 .array "regs", 4 0;
v0x6000038e5710_0 .net v0x6000038e5710 0, 31 0, v0x6000038e4900_0; 1 drivers
v0x6000038e5710_1 .net v0x6000038e5710 1, 31 0, v0x6000038e4990_0; 1 drivers
v0x6000038e5710_2 .net v0x6000038e5710 2, 31 0, v0x6000038e4a20_0; 1 drivers
v0x6000038e5710_3 .net v0x6000038e5710 3, 31 0, v0x6000038e4ab0_0; 1 drivers
o0x14805aa80 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000038e5710_4 .net v0x6000038e5710 4, 31 0, o0x14805aa80; 0 drivers
v0x6000038e57a0_0 .net "reset", 0 0, L_0x6000021c3950;  alias, 1 drivers
v0x6000038e5830_0 .net "result_cols", 7 0, L_0x600003bcc280;  alias, 1 drivers
v0x6000038e58c0_0 .net "shift", 3 0, L_0x600003bcfe80;  alias, 1 drivers
v0x6000038e5950_0 .net "soft_reset", 0 0, L_0x600003bcc320;  alias, 1 drivers
v0x6000038e59e0_0 .net "start", 0 0, L_0x600003bc9a40;  alias, 1 drivers
v0x6000038e5a70_0 .net "stride", 7 0, L_0x600003bcc1e0;  alias, 1 drivers
v0x6000038e5b00_0 .net "wr_en", 0 0, L_0x6000021c3bf0;  alias, 1 drivers
L_0x600003bc8000 .part v0x6000038e4900_0, 2, 30;
L_0x600003bc9ae0 .concat [ 1 1 30 0], v0x6000038e6c70_0, v0x6000038e0e10_0, L_0x600003bc8000;
L_0x600003bc9a40 .part v0x6000038e4900_0, 2, 1;
L_0x600003bcc320 .part v0x6000038e4900_0, 3, 1;
L_0x600003bcc3c0 .part v0x6000038e4990_0, 0, 3;
L_0x600003bcc460 .part v0x6000038e4990_0, 8, 8;
L_0x600003bcc140 .part v0x6000038e4990_0, 16, 3;
L_0x600003bcc1e0 .part v0x6000038e4990_0, 24, 8;
L_0x600003bcc280 .part v0x6000038e4a20_0, 0, 8;
L_0x600003bcfe80 .part v0x6000038e4a20_0, 8, 4;
L_0x600003bcff20 .part v0x6000038e4a20_0, 16, 1;
L_0x600003bcfde0 .part v0x6000038e4a20_0, 17, 1;
L_0x600003bcf8e0 .part v0x6000038e4a20_0, 18, 3;
S_0x141e67c80 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x141e67940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x600001f89500 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x6000038e47e0_0 .net "addr", 1 0, L_0x600003bcf980;  alias, 1 drivers
v0x6000038e4870_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e4900_0 .var "ctrl0", 31 0;
v0x6000038e4990_0 .var "ctrl1", 31 0;
v0x6000038e4a20_0 .var "ctrl2", 31 0;
v0x6000038e4ab0_0 .var "ctrl3", 31 0;
v0x6000038e4b40_0 .net "data_in", 31 0, v0x6000038ff600_0;  alias, 1 drivers
v0x6000038e4bd0_0 .var "data_out", 31 0;
v0x6000038e4c60_0 .net "reset", 0 0, L_0x6000021c3950;  alias, 1 drivers
v0x6000038e4cf0_0 .net "status0", 31 0, L_0x600003bc9ae0;  1 drivers
v0x6000038e4d80_0 .net "status1", 31 0, v0x6000038e4990_0;  alias, 1 drivers
v0x6000038e4e10_0 .net "status2", 31 0, v0x6000038e4a20_0;  alias, 1 drivers
v0x6000038e4ea0_0 .net "status3", 31 0, v0x6000038e4ab0_0;  alias, 1 drivers
v0x6000038e4f30_0 .net "wr_en", 0 0, L_0x6000021c3bf0;  alias, 1 drivers
E_0x600001f89580/0 .event anyedge, v0x6000038e47e0_0, v0x6000038e4cf0_0, v0x6000038e4990_0, v0x6000038e4a20_0;
E_0x600001f89580/1 .event anyedge, v0x6000038e4ab0_0;
E_0x600001f89580 .event/or E_0x600001f89580/0, E_0x600001f89580/1;
E_0x600001f895c0 .event posedge, v0x6000038e4870_0;
S_0x141e67df0 .scope module, "img_dffram" "dffram" 4 153, 7 1 0, S_0x141e69b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x6000024d1c00 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x6000024d1c40 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x6000038e5b90_0 .net "adr_r", 7 0, L_0x600003bce800;  1 drivers
v0x6000038e5c20_0 .net "adr_w", 7 0, L_0x600003bce9e0;  1 drivers
v0x6000038e5cb0_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e5d40_0 .net "dat_i", 23 0, L_0x600003bce760;  1 drivers
v0x6000038e5dd0_0 .var "dat_o", 23 0;
v0x6000038e5e60_0 .var "dat_o2", 23 0;
v0x6000038e5ef0 .array "r", 255 0, 23 0;
v0x6000038e5f80_0 .net "we", 0 0, L_0x6000021c3cd0;  alias, 1 drivers
S_0x141e67f60 .scope module, "kerns_dffram" "dffram" 4 169, 7 1 0, S_0x141e69b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x6000024d1c80 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x6000024d1cc0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x6000038e6010_0 .net "adr_r", 5 0, v0x6000038e7210_0;  alias, 1 drivers
v0x6000038e60a0_0 .net "adr_w", 5 0, L_0x600003bcebc0;  1 drivers
v0x6000038e6130_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e61c0_0 .net "dat_i", 23 0, L_0x600003bceb20;  1 drivers
v0x6000038e6250_0 .var "dat_o", 23 0;
v0x6000038e62e0_0 .var "dat_o2", 23 0;
v0x6000038e6370 .array "r", 63 0, 23 0;
v0x6000038e6400_0 .net "we", 0 0, L_0x6000021c3db0;  alias, 1 drivers
S_0x141e680d0 .scope module, "ren_conv_inst" "ren_conv" 4 123, 8 4 0, S_0x141e69b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x141e68240 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x141e68280 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x141e682c0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x141e68300 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x141e68340 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x141e68380 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x141e683c0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x141e68400 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x141e68440 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x6000038e1d40_0 .net "accum_ovrflow", 0 0, v0x6000038e0e10_0;  alias, 1 drivers
v0x6000038e1dd0_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e1e60_0 .net "clr_col_cnt", 0 0, v0x6000038e6760_0;  1 drivers
v0x6000038e1ef0_0 .net "clr_k_col_cnt", 0 0, v0x6000038e6910_0;  1 drivers
v0x6000038e1f80_0 .net "cols", 7 0, L_0x600003bcc460;  alias, 1 drivers
v0x6000038e2010_0 .net "done", 0 0, v0x6000038e6c70_0;  alias, 1 drivers
v0x6000038e20a0_0 .net "en_max_pool", 0 0, L_0x600003bcfde0;  alias, 1 drivers
v0x6000038e2130_0 .net "img_addr", 5 0, v0x6000038e7060_0;  alias, 1 drivers
v0x6000038e21c0_0 .net "img_data", 23 0, v0x6000038e5e60_0;  alias, 1 drivers
v0x6000038e2250_0 .net "kern_addr", 5 0, v0x6000038e7210_0;  alias, 1 drivers
v0x6000038e22e0_0 .net "kern_addr_mode", 0 0, L_0x600003bcff20;  alias, 1 drivers
v0x6000038e2370_0 .net "kern_cols", 2 0, L_0x600003bcc3c0;  alias, 1 drivers
v0x6000038e2400_0 .net "kern_data", 23 0, v0x6000038e62e0_0;  alias, 1 drivers
v0x6000038e2490_0 .net "kerns", 2 0, L_0x600003bcc140;  alias, 1 drivers
v0x6000038e2520_0 .net "mask", 2 0, L_0x600003bcf8e0;  alias, 1 drivers
v0x6000038e25b0_0 .net "reset", 0 0, L_0x6000021c7d40;  1 drivers
v0x6000038e2640_0 .net "result_addr", 5 0, v0x6000038e7570_0;  alias, 1 drivers
v0x6000038e26d0_0 .net "result_cols", 5 0, L_0x600003bce620;  1 drivers
v0x6000038e2760_0 .net "result_data", 19 0, v0x6000038e79f0_0;  alias, 1 drivers
v0x6000038e27f0_0 .net "result_valid", 0 0, v0x6000038e7e70_0;  alias, 1 drivers
v0x6000038e2880_0 .net "shift", 3 0, L_0x600003bcfe80;  alias, 1 drivers
v0x6000038e2910_0 .net "start", 0 0, L_0x600003bc9a40;  alias, 1 drivers
v0x6000038e29a0_0 .net "stride", 5 0, L_0x600003bce580;  1 drivers
S_0x141e68680 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x141e680d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x141e6a800 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x141e6a840 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000110>;
P_0x141e6a880 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x141e6a8c0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x141e6a900 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000000110>;
v0x6000038e66d0_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e6760_0 .var "clr_col_cnt", 0 0;
v0x6000038e67f0_0 .var "clr_img_addr", 0 0;
v0x6000038e6880_0 .var "clr_img_st", 0 0;
v0x6000038e6910_0 .var "clr_k_col_cnt", 0 0;
v0x6000038e69a0_0 .var "clr_kerns_cnt", 0 0;
v0x6000038e6a30_0 .net "clr_kerns_cnt_d", 7 0, v0x6000038e6520_0;  1 drivers
v0x6000038e6ac0_0 .var "clr_result_addr", 0 0;
v0x6000038e6b50_0 .var "col_cnt", 7 0;
v0x6000038e6be0_0 .net "cols", 7 0, L_0x600003bcc460;  alias, 1 drivers
v0x6000038e6c70_0 .var "done", 0 0;
v0x6000038e6d00_0 .var "en_col_cnt", 0 0;
v0x6000038e6d90_0 .var "en_img_addr", 0 0;
v0x6000038e6e20_0 .var "en_img_st", 0 0;
v0x6000038e6eb0_0 .var "en_k_col_cnt", 0 0;
v0x6000038e6f40_0 .var "en_kerns_cnt", 0 0;
v0x6000038e6fd0_0 .net "en_result_addr", 0 0, v0x6000038e7e70_0;  alias, 1 drivers
v0x6000038e7060_0 .var "img_addr", 5 0;
v0x6000038e70f0_0 .var "img_st", 5 0;
v0x6000038e7180_0 .var "k_col_cnt", 2 0;
v0x6000038e7210_0 .var "kern_addr", 5 0;
v0x6000038e72a0_0 .net "kern_addr_mode", 0 0, L_0x600003bcff20;  alias, 1 drivers
v0x6000038e7330_0 .net "kern_cols", 2 0, L_0x600003bcc3c0;  alias, 1 drivers
v0x6000038e73c0_0 .net "kerns", 2 0, L_0x600003bcc140;  alias, 1 drivers
v0x6000038e7450_0 .var "kerns_cnt", 2 0;
v0x6000038e74e0_0 .net "reset", 0 0, L_0x6000021c7d40;  alias, 1 drivers
v0x6000038e7570_0 .var "result_addr", 5 0;
v0x6000038e7600_0 .net "result_cols", 5 0, L_0x600003bce620;  alias, 1 drivers
v0x6000038e7690_0 .net "start", 0 0, L_0x600003bc9a40;  alias, 1 drivers
v0x6000038e7720_0 .var "start_d", 0 0;
v0x6000038e77b0_0 .var "start_pedge", 0 0;
v0x6000038e7840_0 .net "stride", 5 0, L_0x600003bce580;  alias, 1 drivers
E_0x600001f89c80 .event anyedge, v0x6000038e7570_0, v0x6000038e7600_0, v0x6000038e6fd0_0;
E_0x600001f89cc0 .event anyedge, v0x6000038e59e0_0, v0x6000038e7720_0;
E_0x600001f89d00 .event anyedge, v0x6000038e54d0_0, v0x6000038e7450_0, v0x6000038e7180_0;
E_0x600001f89d40 .event anyedge, v0x6000038e59e0_0;
E_0x600001f89d80 .event anyedge, v0x6000038e6910_0;
E_0x600001f89dc0 .event anyedge, v0x6000038e6760_0;
E_0x600001f89e00 .event anyedge, v0x6000038e7450_0, v0x6000038e55f0_0, v0x6000038e6f40_0;
E_0x600001f89e80 .event anyedge, v0x6000038e6b50_0, v0x6000038e5200_0, v0x6000038e6d00_0;
E_0x600001f89ec0 .event anyedge, v0x6000038e7180_0, v0x6000038e5560_0, v0x6000038e59e0_0;
S_0x141e68970 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x141e68680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x600001f89e40 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x6000038e6490_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e6520_0 .var "par_out", 7 0;
v0x6000038e65b0_0 .net "reset", 0 0, L_0x6000021c7d40;  alias, 1 drivers
v0x6000038e6640_0 .net "ser_in", 0 0, v0x6000038e69a0_0;  1 drivers
S_0x141e68ae0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x141e680d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x141e68c50 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x141e68c90 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x141e68cd0 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x141e68d10 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x141e68d50 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x141e68d90 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x141e68dd0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x6000021c7f70 .functor OR 1, L_0x6000021c7d40, L_0x600003bcf660, C4<0>, C4<0>;
L_0x6000021c7c60 .functor AND 1, v0x6000038e1170_0, L_0x600003bce440, C4<1>, C4<1>;
v0x6000038e0cf0_0 .net *"_ivl_13", 0 0, L_0x600003bcf660;  1 drivers
v0x6000038e0d80_0 .net *"_ivl_17", 0 0, L_0x600003bce440;  1 drivers
v0x6000038e0e10_0 .var "accum_ovrflow", 0 0;
v0x6000038e0ea0_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e0f30_0 .net "clr_col_cnt", 0 0, v0x6000038e6760_0;  alias, 1 drivers
v0x6000038e0fc0_0 .net "clr_col_cnt_d", 7 0, v0x6000038e0510_0;  1 drivers
v0x6000038e1050_0 .net "clr_k_col_cnt", 0 0, v0x6000038e6910_0;  alias, 1 drivers
v0x6000038e10e0_0 .net "clr_k_col_cnt_d", 2 0, v0x6000038e0750_0;  1 drivers
v0x6000038e1170_0 .var "clr_mult_accum", 0 0;
v0x6000038e1200_0 .net "en_max_pool", 0 0, L_0x600003bcfde0;  alias, 1 drivers
v0x6000038e1290_0 .net "img_data", 23 0, v0x6000038e5e60_0;  alias, 1 drivers
v0x6000038e1320_0 .net "kern_data", 23 0, v0x6000038e62e0_0;  alias, 1 drivers
v0x6000038e13b0_0 .net "mask", 2 0, L_0x600003bcf8e0;  alias, 1 drivers
v0x6000038e1440_0 .var "mult_accum", 19 0;
v0x6000038e14d0_0 .var "mult_accum_mux", 20 0;
v0x6000038e1560_0 .var "mult_accum_r", 20 0;
v0x6000038e15f0_0 .net "mult_out0", 15 0, v0x6000038e0090_0;  1 drivers
v0x6000038e1680_0 .var "mult_out0_r", 15 0;
v0x6000038e1710_0 .net "mult_out1", 15 0, v0x6000038e0240_0;  1 drivers
v0x6000038e17a0_0 .var "mult_out1_r", 15 0;
v0x6000038e1830_0 .net "mult_out2", 15 0, v0x6000038e03f0_0;  1 drivers
v0x6000038e18c0_0 .var "mult_out2_r", 15 0;
v0x6000038e1950_0 .net "reset", 0 0, L_0x6000021c7d40;  alias, 1 drivers
v0x6000038e19e0_0 .net "result_data", 19 0, v0x6000038e79f0_0;  alias, 1 drivers
v0x6000038e1a70_0 .net "result_valid", 0 0, v0x6000038e7e70_0;  alias, 1 drivers
v0x6000038e1b00_0 .net "shift", 3 0, L_0x600003bcfe80;  alias, 1 drivers
v0x6000038e1b90_0 .net "shift_out", 19 0, v0x6000038e0bd0_0;  1 drivers
v0x6000038e1c20_0 .net "start", 0 0, L_0x600003bc9a40;  alias, 1 drivers
v0x6000038e1cb0_0 .net "start_d", 15 0, v0x6000038e0990_0;  1 drivers
E_0x600001f8a0c0 .event anyedge, v0x6000038e0750_0, v0x6000038e0990_0;
E_0x600001f8a100 .event anyedge, v0x6000038e1560_0;
E_0x600001f8a140 .event anyedge, v0x6000038e1170_0, v0x6000038e1560_0;
L_0x600003bcfb60 .part v0x6000038e5e60_0, 0, 8;
L_0x600003bcf700 .part v0x6000038e62e0_0, 0, 8;
L_0x600003bcf7a0 .part v0x6000038e5e60_0, 8, 8;
L_0x600003bcf840 .part v0x6000038e62e0_0, 8, 8;
L_0x600003bcf3e0 .part v0x6000038e5e60_0, 16, 8;
L_0x600003bcf520 .part v0x6000038e62e0_0, 16, 8;
L_0x600003bcf660 .part v0x6000038e0510_0, 3, 1;
L_0x600003bce440 .part v0x6000038e0990_0, 2, 1;
S_0x141e68f50 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x141e68ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x600001f8a180 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x6000038e78d0_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e7960_0 .net "data_in", 19 0, v0x6000038e0bd0_0;  alias, 1 drivers
v0x6000038e79f0_0 .var "data_out", 19 0;
v0x6000038e7a80_0 .var "data_r", 19 0;
v0x6000038e7b10_0 .net "en_maxpool", 0 0, L_0x600003bcfde0;  alias, 1 drivers
v0x6000038e7ba0_0 .var "max_pool_out", 19 0;
v0x6000038e7c30_0 .var "max_pool_valid", 0 0;
v0x6000038e7cc0_0 .net "reset", 0 0, L_0x6000021c7f70;  1 drivers
v0x6000038e7d50_0 .var "toggle", 0 0;
v0x6000038e7de0_0 .net "valid_in", 0 0, L_0x6000021c7c60;  1 drivers
v0x6000038e7e70_0 .var "valid_out", 0 0;
E_0x600001f8a240 .event anyedge, v0x6000038e7d50_0, v0x6000038e7de0_0;
E_0x600001f8a280 .event anyedge, v0x6000038e7a80_0, v0x6000038e7960_0;
S_0x141e690c0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x141e68ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x6000024d1e80 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x6000024d1ec0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x6000038e7f00_0 .net "a", 7 0, L_0x600003bcfb60;  1 drivers
v0x6000038e0000_0 .net "b", 7 0, L_0x600003bcf700;  1 drivers
v0x6000038e0090_0 .var "out", 15 0;
E_0x600001f8a340 .event anyedge, v0x6000038e7f00_0, v0x6000038e0000_0;
S_0x141e670e0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x141e68ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x6000024d1f00 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x6000024d1f40 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x6000038e0120_0 .net "a", 7 0, L_0x600003bcf7a0;  1 drivers
v0x6000038e01b0_0 .net "b", 7 0, L_0x600003bcf840;  1 drivers
v0x6000038e0240_0 .var "out", 15 0;
E_0x600001f8a400 .event anyedge, v0x6000038e0120_0, v0x6000038e01b0_0;
S_0x141e67250 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x141e68ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x6000024d1f80 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x6000024d1fc0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x6000038e02d0_0 .net "a", 7 0, L_0x600003bcf3e0;  1 drivers
v0x6000038e0360_0 .net "b", 7 0, L_0x600003bcf520;  1 drivers
v0x6000038e03f0_0 .var "out", 15 0;
E_0x600001f8a4c0 .event anyedge, v0x6000038e02d0_0, v0x6000038e0360_0;
S_0x141e673c0 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x141e68ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x600001f8a540 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x6000038e0480_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e0510_0 .var "par_out", 7 0;
v0x6000038e05a0_0 .net "reset", 0 0, L_0x6000021c7d40;  alias, 1 drivers
v0x6000038e0630_0 .net "ser_in", 0 0, v0x6000038e6760_0;  alias, 1 drivers
S_0x141e631f0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x141e68ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x600001f8a600 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x6000038e06c0_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e0750_0 .var "par_out", 2 0;
v0x6000038e07e0_0 .net "reset", 0 0, L_0x6000021c7d40;  alias, 1 drivers
v0x6000038e0870_0 .net "ser_in", 0 0, v0x6000038e6910_0;  alias, 1 drivers
S_0x141e63360 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x141e68ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x600001f8a680 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x6000038e0900_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e0990_0 .var "par_out", 15 0;
v0x6000038e0a20_0 .net "reset", 0 0, L_0x6000021c7d40;  alias, 1 drivers
v0x6000038e0ab0_0 .net "ser_in", 0 0, L_0x600003bc9a40;  alias, 1 drivers
S_0x141e62410 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x141e68ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x600003fc09c0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x600003fc0a00 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x600003fc0a40 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x6000038e0b40_0 .net "in", 19 0, v0x6000038e1440_0;  1 drivers
v0x6000038e0bd0_0 .var "out", 19 0;
v0x6000038e0c60_0 .net "shift", 3 0, L_0x600003bcfe80;  alias, 1 drivers
E_0x600001f8a7c0 .event anyedge, v0x6000038e58c0_0, v0x6000038e0b40_0;
S_0x141e62580 .scope module, "results_dffram" "dffram" 4 185, 7 1 0, S_0x141e69b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x6000024d2080 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x6000024d20c0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x6000038e2a30_0 .net "adr_r", 5 0, L_0x600003bcee40;  1 drivers
v0x6000038e2ac0_0 .net "adr_w", 5 0, v0x6000038e7570_0;  alias, 1 drivers
v0x6000038e2b50_0 .net "clk", 0 0, L_0x6000021c38e0;  alias, 1 drivers
v0x6000038e2be0_0 .net "dat_i", 19 0, v0x6000038e79f0_0;  alias, 1 drivers
v0x6000038e2c70_0 .var "dat_o", 19 0;
v0x6000038e2d00_0 .var "dat_o2", 19 0;
v0x6000038e2d90 .array "r", 63 0, 19 0;
v0x6000038e2e20_0 .net "we", 0 0, L_0x6000021c6ed0;  1 drivers
S_0x141e626f0 .scope task, "wb_read" "wb_read" 2 518, 2 518 0, S_0x141e52f30;
 .timescale 0 0;
v0x6000038fe520_0 .var "addr", 31 0;
v0x6000038fe5b0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x600001ff3e00;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038ff7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038ff570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038ff840_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000038ff720_0, 0, 4;
    %load/vec4 v0x6000038fe520_0;
    %store/vec4 v0x6000038ff4e0_0, 0, 32;
    %wait E_0x600001ff3e00;
T_7.50 ;
    %load/vec4 v0x6000038ff450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.51, 8;
    %wait E_0x600001ff3e00;
    %jmp T_7.50;
T_7.51 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000038ff7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038ff570_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000038ff840_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x6000038ff720_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x6000038ff4e0_0, 0, 32;
    %load/vec4 v0x6000038ff690_0;
    %store/vec4 v0x6000038fe5b0_0, 0, 32;
    %end;
S_0x141e62860 .scope task, "wb_write" "wb_write" 2 491, 2 491 0, S_0x141e52f30;
 .timescale 0 0;
v0x6000038fe640_0 .var "addr", 31 0;
v0x6000038fe6d0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x600001ff3e00;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038ff7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038ff570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038ff840_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000038ff720_0, 0, 4;
    %load/vec4 v0x6000038fe6d0_0;
    %store/vec4 v0x6000038ff600_0, 0, 32;
    %load/vec4 v0x6000038fe640_0;
    %store/vec4 v0x6000038ff4e0_0, 0, 32;
    %wait E_0x600001ff3e00;
T_8.52 ;
    %load/vec4 v0x6000038ff450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.53, 8;
    %wait E_0x600001ff3e00;
    %jmp T_8.52;
T_8.53 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000038ff7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038ff570_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000038ff840_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x6000038ff720_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x6000038ff600_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x6000038ff4e0_0, 0, 32;
    %end;
S_0x141e60410 .scope task, "write_image" "write_image" 2 425, 2 425 0, S_0x141e52f30;
 .timescale 0 0;
v0x6000038fe760_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
T_9.54 ;
    %load/vec4 v0x6000038fea30_0;
    %cmpi/s 85, 0, 32;
    %jmp/0xz T_9.55, 5;
    %pushi/vec4 805306624, 0, 32;
    %load/vec4 v0x6000038fe760_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x6000038fea30_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x6000038fe640_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000038fea30_0;
    %load/vec4a v0x6000038feac0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000038fe6d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x141e62860;
    %join;
    %load/vec4 v0x6000038fea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
    %jmp T_9.54;
T_9.55 ;
    %vpi_call 2 433 "$display", "IMAGE DFFRAM\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
T_9.56 ;
    %load/vec4 v0x6000038fea30_0;
    %cmpi/s 85, 0, 32;
    %jmp/0xz T_9.57, 5;
    %ix/getv/s 4, v0x6000038fea30_0;
    %load/vec4a v0x6000038c2a30, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x6000038fea30_0;
    %load/vec4a v0x6000038c2a30, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x6000038fea30_0;
    %load/vec4a v0x6000038c2a30, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 436 "$display", "img[%2d] =  %10d %10d %10d", v0x6000038fea30_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0x6000038fea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
    %jmp T_9.56;
T_9.57 ;
    %end;
S_0x141e60580 .scope task, "write_kernel" "write_kernel" 2 441, 2 441 0, S_0x141e52f30;
 .timescale 0 0;
v0x6000038fe7f0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
T_10.58 ;
    %load/vec4 v0x6000038fea30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.59, 5;
    %pushi/vec4 805306880, 0, 32;
    %load/vec4 v0x6000038fe7f0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x6000038fea30_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x6000038fe640_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000038fea30_0;
    %load/vec4a v0x6000038fed00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000038fe6d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x141e62860;
    %join;
    %load/vec4 v0x6000038fea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
    %jmp T_10.58;
T_10.59 ;
    %end;
    .scope S_0x141e73230;
T_11 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038c17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038c1440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038c14d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038c1560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038c15f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000038c1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000038c1320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x6000038c1680_0;
    %assign/vec4 v0x6000038c1440_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x6000038c1680_0;
    %assign/vec4 v0x6000038c14d0_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x6000038c1680_0;
    %assign/vec4 v0x6000038c1560_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x6000038c1680_0;
    %assign/vec4 v0x6000038c15f0_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x141e73230;
T_12 ;
    %wait E_0x600001f8c280;
    %load/vec4 v0x6000038c1320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x6000038c1830_0;
    %store/vec4 v0x6000038c1710_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x6000038c18c0_0;
    %store/vec4 v0x6000038c1710_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x6000038c1950_0;
    %store/vec4 v0x6000038c1710_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x6000038c19e0_0;
    %store/vec4 v0x6000038c1710_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x141e72510;
T_13 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038c30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000038c3060_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000038c3060_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x6000038c3180_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038c3060_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x141e6af10;
T_14 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dc090_0;
    %load/vec4 v0x6000038c3450_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000038c3cc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000038c39f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000038c3cc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000038c3cc0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x141e6af10;
T_15 ;
    %wait E_0x600001f8cbc0;
    %load/vec4 v0x6000038c3cc0_0;
    %load/vec4 v0x6000038c3e70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038dc240_0;
    %and;
    %store/vec4 v0x6000038c3450_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x141e6af10;
T_16 ;
    %wait E_0x600001f8ca40;
    %load/vec4 v0x6000038dc240_0;
    %store/vec4 v0x6000038c39f0_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x141e6af10;
T_17 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dc090_0;
    %load/vec4 v0x6000038c32a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000038c3690_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000038c3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000038c3690_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000038c3690_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x141e6af10;
T_18 ;
    %wait E_0x600001f8cb80;
    %load/vec4 v0x6000038c3690_0;
    %load/vec4 v0x6000038c3720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038c3840_0;
    %and;
    %store/vec4 v0x6000038c32a0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x141e6af10;
T_19 ;
    %wait E_0x600001f8ca80;
    %load/vec4 v0x6000038c3450_0;
    %store/vec4 v0x6000038c3840_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x141e6af10;
T_20 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dc090_0;
    %load/vec4 v0x6000038c34e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000038dc000_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000038c3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000038dc000_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000038dc000_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x141e6af10;
T_21 ;
    %wait E_0x600001f8cb00;
    %load/vec4 v0x6000038dc000_0;
    %load/vec4 v0x6000038c3f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038c3a80_0;
    %and;
    %store/vec4 v0x6000038c34e0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x141e6af10;
T_22 ;
    %wait E_0x600001f8cac0;
    %load/vec4 v0x6000038c32a0_0;
    %store/vec4 v0x6000038c3a80_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x141e6af10;
T_23 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dc090_0;
    %load/vec4 v0x6000038c33c0_0;
    %or;
    %load/vec4 v0x6000038dc360_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x6000038dc3f0_0;
    %assign/vec4 v0x6000038c3c30_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000038c3960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000038c3c30_0;
    %load/vec4 v0x6000038dc3f0_0;
    %add;
    %assign/vec4 v0x6000038c3c30_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x141e6af10;
T_24 ;
    %wait E_0x600001f8cac0;
    %load/vec4 v0x6000038c32a0_0;
    %store/vec4 v0x6000038c33c0_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x141e6af10;
T_25 ;
    %wait E_0x600001f8ca80;
    %load/vec4 v0x6000038c3450_0;
    %store/vec4 v0x6000038c3960_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x141e6af10;
T_26 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dc090_0;
    %load/vec4 v0x6000038c33c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000038c3ba0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000038c3330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x6000038c3c30_0;
    %assign/vec4 v0x6000038c3ba0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x6000038c38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x6000038c3ba0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6000038c3ba0_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x141e6af10;
T_27 ;
    %wait E_0x600001f8ca80;
    %load/vec4 v0x6000038c3450_0;
    %store/vec4 v0x6000038c3330_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x141e6af10;
T_28 ;
    %wait E_0x600001f8ca40;
    %load/vec4 v0x6000038dc240_0;
    %store/vec4 v0x6000038c38d0_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x141e6af10;
T_29 ;
    %wait E_0x600001f8ca00;
    %load/vec4 v0x6000038c3de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x6000038dc000_0;
    %load/vec4 v0x6000038c3cc0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000038dc000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000038c3cc0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x6000038c3d50_0, 0, 6;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x141e6af10;
T_30 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dc090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038dc2d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x6000038dc240_0;
    %assign/vec4 v0x6000038dc2d0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x141e6af10;
T_31 ;
    %wait E_0x600001f8c9c0;
    %load/vec4 v0x6000038dc240_0;
    %load/vec4 v0x6000038dc2d0_0;
    %inv;
    %and;
    %store/vec4 v0x6000038dc360_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x141e6af10;
T_32 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dc090_0;
    %load/vec4 v0x6000038c3600_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000038dc120_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x6000038c3b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x6000038dc120_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6000038dc120_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x141e6af10;
T_33 ;
    %wait E_0x600001f8c980;
    %load/vec4 v0x6000038dc120_0;
    %load/vec4 v0x6000038dc1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038c3b10_0;
    %and;
    %store/vec4 v0x6000038c3600_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x141e6af10;
T_34 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dc090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038c37b0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x6000038c3570_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000038c37b0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x141e79b70;
T_35 ;
    %wait E_0x600001f8d040;
    %load/vec4 v0x6000038dcab0_0;
    %pad/u 16;
    %load/vec4 v0x6000038dcb40_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x6000038dcbd0_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x141e77da0;
T_36 ;
    %wait E_0x600001f8d100;
    %load/vec4 v0x6000038dcc60_0;
    %pad/u 16;
    %load/vec4 v0x6000038dccf0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x6000038dcd80_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x141e77f10;
T_37 ;
    %wait E_0x600001f8d1c0;
    %load/vec4 v0x6000038dce10_0;
    %pad/u 16;
    %load/vec4 v0x6000038dcea0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x6000038dcf30_0, 0, 16;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x141e75f10;
T_38 ;
    %wait E_0x600001f8d4c0;
    %load/vec4 v0x6000038dd7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %jmp T_38.13;
T_38.0 ;
    %load/vec4 v0x6000038dd680_0;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.1 ;
    %load/vec4 v0x6000038dd680_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.2 ;
    %load/vec4 v0x6000038dd680_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.3 ;
    %load/vec4 v0x6000038dd680_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.4 ;
    %load/vec4 v0x6000038dd680_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.5 ;
    %load/vec4 v0x6000038dd680_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.6 ;
    %load/vec4 v0x6000038dd680_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.7 ;
    %load/vec4 v0x6000038dd680_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v0x6000038dd680_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v0x6000038dd680_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v0x6000038dd680_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v0x6000038dd680_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v0x6000038dd680_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x6000038dd710_0, 0, 20;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x141e79a00;
T_39 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000038dc630_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x6000038dc990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x6000038dc510_0;
    %assign/vec4 v0x6000038dc630_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x141e79a00;
T_40 ;
    %wait E_0x600001f8cf80;
    %load/vec4 v0x6000038dc510_0;
    %load/vec4 v0x6000038dc630_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v0x6000038dc630_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x6000038dc510_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v0x6000038dc750_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x141e79a00;
T_41 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dc870_0;
    %load/vec4 v0x6000038dc6c0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038dc900_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x6000038dc990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x6000038dc900_0;
    %inv;
    %assign/vec4 v0x6000038dc900_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x141e79a00;
T_42 ;
    %wait E_0x600001f8cf40;
    %load/vec4 v0x6000038dc900_0;
    %load/vec4 v0x6000038dc990_0;
    %and;
    %assign/vec4 v0x6000038dc7e0_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x141e79a00;
T_43 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000038dc5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038dca20_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x6000038dc6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x6000038dc750_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x6000038dc510_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v0x6000038dc5a0_0, 0;
    %load/vec4 v0x6000038dc6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v0x6000038dc7e0_0;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v0x6000038dc990_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v0x6000038dca20_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x141e75da0;
T_44 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dd560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038dd4d0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x6000038dd4d0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x6000038dd5f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038dd4d0_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x141e781f0;
T_45 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dd320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000038dd290_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x6000038dd290_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000038dd3b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038dd290_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x141e78080;
T_46 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038dd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000038dd050_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x6000038dd050_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x6000038dd170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038dd050_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x141e72680;
T_47 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038de490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038de1c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038de2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038de400_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x6000038ddef0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x6000038de130_0;
    %and;
    %assign/vec4 v0x6000038de1c0_0, 0;
    %load/vec4 v0x6000038ddef0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x6000038de250_0;
    %and;
    %assign/vec4 v0x6000038de2e0_0, 0;
    %load/vec4 v0x6000038ddef0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x6000038de370_0;
    %and;
    %assign/vec4 v0x6000038de400_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x141e72680;
T_48 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038de490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x6000038de0a0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x6000038de010_0;
    %load/vec4 v0x6000038de1c0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x6000038de1c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6000038de2e0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x6000038de2e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6000038de400_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x6000038de400_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6000038de0a0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x141e72680;
T_49 ;
    %wait E_0x600001f8ce40;
    %load/vec4 v0x6000038ddcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x6000038de0a0_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x6000038de010_0, 0, 21;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x141e72680;
T_50 ;
    %wait E_0x600001f8ce00;
    %load/vec4 v0x6000038de0a0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x6000038ddf80_0, 0, 20;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x141e72680;
T_51 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038de490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038dd950_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x6000038de0a0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x6000038de0a0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x6000038de7f0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000038dd950_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x141e72680;
T_52 ;
    %wait E_0x600001f8cdc0;
    %load/vec4 v0x6000038ddc20_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x6000038de7f0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x6000038ddcb0_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x141e6bd90;
T_53 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038c2ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x6000038c2880_0;
    %load/vec4 v0x6000038c2760_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038c2a30, 0, 4;
T_53.0 ;
    %load/vec4 v0x6000038c2760_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000038c2a30, 4;
    %assign/vec4 v0x6000038c2910_0, 0;
    %load/vec4 v0x6000038c26d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000038c2a30, 4;
    %assign/vec4 v0x6000038c29a0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x141e6bf00;
T_54 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038c2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x6000038c2d00_0;
    %load/vec4 v0x6000038c2be0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038c2eb0, 0, 4;
T_54.0 ;
    %load/vec4 v0x6000038c2be0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038c2eb0, 4;
    %assign/vec4 v0x6000038c2d90_0, 0;
    %load/vec4 v0x6000038c2b50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038c2eb0, 4;
    %assign/vec4 v0x6000038c2e20_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x141e76080;
T_55 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038df960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x6000038df720_0;
    %load/vec4 v0x6000038df600_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038df8d0, 0, 4;
T_55.0 ;
    %load/vec4 v0x6000038df600_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038df8d0, 4;
    %assign/vec4 v0x6000038df7b0_0, 0;
    %load/vec4 v0x6000038df570_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038df8d0, 4;
    %assign/vec4 v0x6000038df840_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x141e059c0;
T_56 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038d9710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038d95f0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x6000038d9e60_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x6000038d8f30_0;
    %assign/vec4 v0x6000038d95f0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x6000038d9e60_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_56.4, 4;
    %load/vec4 v0x6000038d8fc0_0;
    %pad/u 32;
    %assign/vec4 v0x6000038d95f0_0, 0;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x141e059c0;
T_57 ;
    %wait E_0x600001f8c2c0;
    %load/vec4 v0x6000038d9710_0;
    %load/vec4 v0x6000038d9680_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038d9680_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x6000038d9c20_0;
    %load/vec4 v0x6000038d9680_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000038d9680_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x141e768a0;
T_58 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038da910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038da5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038da640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038da6d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038da760_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x6000038dabe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x6000038da490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %load/vec4 v0x6000038da7f0_0;
    %assign/vec4 v0x6000038da5b0_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0x6000038da7f0_0;
    %assign/vec4 v0x6000038da640_0, 0;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0x6000038da7f0_0;
    %assign/vec4 v0x6000038da6d0_0, 0;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0x6000038da7f0_0;
    %assign/vec4 v0x6000038da760_0, 0;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x141e768a0;
T_59 ;
    %wait E_0x600001f8ddc0;
    %load/vec4 v0x6000038da490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %jmp T_59.4;
T_59.0 ;
    %load/vec4 v0x6000038da9a0_0;
    %store/vec4 v0x6000038da880_0, 0, 32;
    %jmp T_59.4;
T_59.1 ;
    %load/vec4 v0x6000038daa30_0;
    %store/vec4 v0x6000038da880_0, 0, 32;
    %jmp T_59.4;
T_59.2 ;
    %load/vec4 v0x6000038daac0_0;
    %store/vec4 v0x6000038da880_0, 0, 32;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x6000038dab50_0;
    %store/vec4 v0x6000038da880_0, 0, 32;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x141e75740;
T_60 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000038d4240_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x6000038d4240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x6000038d4360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038d4240_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x141e773f0;
T_61 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d5200_0;
    %load/vec4 v0x6000038d4630_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000038d4ea0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x6000038d4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x6000038d4ea0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000038d4ea0_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x141e773f0;
T_62 ;
    %wait E_0x600001f8e6c0;
    %load/vec4 v0x6000038d4ea0_0;
    %load/vec4 v0x6000038d5050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038d53b0_0;
    %and;
    %store/vec4 v0x6000038d4630_0, 0, 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x141e773f0;
T_63 ;
    %wait E_0x600001f8e540;
    %load/vec4 v0x6000038d53b0_0;
    %store/vec4 v0x6000038d4bd0_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x141e773f0;
T_64 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d5200_0;
    %load/vec4 v0x6000038d4480_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000038d4870_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x6000038d4a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000038d4870_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000038d4870_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x141e773f0;
T_65 ;
    %wait E_0x600001f8e680;
    %load/vec4 v0x6000038d4870_0;
    %load/vec4 v0x6000038d4900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038d4a20_0;
    %and;
    %store/vec4 v0x6000038d4480_0, 0, 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x141e773f0;
T_66 ;
    %wait E_0x600001f8e580;
    %load/vec4 v0x6000038d4630_0;
    %store/vec4 v0x6000038d4a20_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x141e773f0;
T_67 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d5200_0;
    %load/vec4 v0x6000038d46c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000038d5170_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x6000038d4c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x6000038d5170_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000038d5170_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x141e773f0;
T_68 ;
    %wait E_0x600001f8e600;
    %load/vec4 v0x6000038d5170_0;
    %load/vec4 v0x6000038d50e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038d4c60_0;
    %and;
    %store/vec4 v0x6000038d46c0_0, 0, 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x141e773f0;
T_69 ;
    %wait E_0x600001f8e5c0;
    %load/vec4 v0x6000038d4480_0;
    %store/vec4 v0x6000038d4c60_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x141e773f0;
T_70 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d5200_0;
    %load/vec4 v0x6000038d45a0_0;
    %or;
    %load/vec4 v0x6000038d54d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000038d5560_0;
    %assign/vec4 v0x6000038d4e10_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x6000038d4b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000038d4e10_0;
    %load/vec4 v0x6000038d5560_0;
    %add;
    %assign/vec4 v0x6000038d4e10_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x141e773f0;
T_71 ;
    %wait E_0x600001f8e5c0;
    %load/vec4 v0x6000038d4480_0;
    %store/vec4 v0x6000038d45a0_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x141e773f0;
T_72 ;
    %wait E_0x600001f8e580;
    %load/vec4 v0x6000038d4630_0;
    %store/vec4 v0x6000038d4b40_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x141e773f0;
T_73 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d5200_0;
    %load/vec4 v0x6000038d45a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000038d4d80_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x6000038d4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x6000038d4e10_0;
    %assign/vec4 v0x6000038d4d80_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x6000038d4ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x6000038d4d80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6000038d4d80_0, 0;
T_73.4 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x141e773f0;
T_74 ;
    %wait E_0x600001f8e580;
    %load/vec4 v0x6000038d4630_0;
    %store/vec4 v0x6000038d4510_0, 0, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x141e773f0;
T_75 ;
    %wait E_0x600001f8e540;
    %load/vec4 v0x6000038d53b0_0;
    %store/vec4 v0x6000038d4ab0_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x141e773f0;
T_76 ;
    %wait E_0x600001f8e500;
    %load/vec4 v0x6000038d4fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x6000038d5170_0;
    %load/vec4 v0x6000038d4ea0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000038d5170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000038d4ea0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x6000038d4f30_0, 0, 6;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x141e773f0;
T_77 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038d5440_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x6000038d53b0_0;
    %assign/vec4 v0x6000038d5440_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x141e773f0;
T_78 ;
    %wait E_0x600001f8e4c0;
    %load/vec4 v0x6000038d53b0_0;
    %load/vec4 v0x6000038d5440_0;
    %inv;
    %and;
    %store/vec4 v0x6000038d54d0_0, 0, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x141e773f0;
T_79 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d5200_0;
    %load/vec4 v0x6000038d47e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000038d5290_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x6000038d4cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000038d5290_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6000038d5290_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x141e773f0;
T_80 ;
    %wait E_0x600001f8e480;
    %load/vec4 v0x6000038d5290_0;
    %load/vec4 v0x6000038d5320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038d4cf0_0;
    %and;
    %store/vec4 v0x6000038d47e0_0, 0, 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x141e773f0;
T_81 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038d4990_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x6000038d4750_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000038d4990_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x141e71b00;
T_82 ;
    %wait E_0x600001f8eb40;
    %load/vec4 v0x6000038d5c20_0;
    %pad/u 16;
    %load/vec4 v0x6000038d5cb0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x6000038d5d40_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x141e6b1e0;
T_83 ;
    %wait E_0x600001f8ec00;
    %load/vec4 v0x6000038d5dd0_0;
    %pad/u 16;
    %load/vec4 v0x6000038d5e60_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x6000038d5ef0_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x141e6b350;
T_84 ;
    %wait E_0x600001f8ecc0;
    %load/vec4 v0x6000038d5f80_0;
    %pad/u 16;
    %load/vec4 v0x6000038d6010_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x6000038d60a0_0, 0, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x141e70ec0;
T_85 ;
    %wait E_0x600001f8efc0;
    %load/vec4 v0x6000038d6910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_85.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_85.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_85.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_85.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_85.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_85.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_85.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_85.12, 6;
    %jmp T_85.13;
T_85.0 ;
    %load/vec4 v0x6000038d67f0_0;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.1 ;
    %load/vec4 v0x6000038d67f0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.2 ;
    %load/vec4 v0x6000038d67f0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.3 ;
    %load/vec4 v0x6000038d67f0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.4 ;
    %load/vec4 v0x6000038d67f0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.5 ;
    %load/vec4 v0x6000038d67f0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.6 ;
    %load/vec4 v0x6000038d67f0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.7 ;
    %load/vec4 v0x6000038d67f0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.8 ;
    %load/vec4 v0x6000038d67f0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.9 ;
    %load/vec4 v0x6000038d67f0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.10 ;
    %load/vec4 v0x6000038d67f0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.11 ;
    %load/vec4 v0x6000038d67f0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.12 ;
    %load/vec4 v0x6000038d67f0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x6000038d6880_0, 0, 20;
    %jmp T_85.13;
T_85.13 ;
    %pop/vec4 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x141e71990;
T_86 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000038d57a0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x6000038d5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x6000038d5680_0;
    %assign/vec4 v0x6000038d57a0_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x141e71990;
T_87 ;
    %wait E_0x600001f8ea80;
    %load/vec4 v0x6000038d5680_0;
    %load/vec4 v0x6000038d57a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_87.0, 8;
    %load/vec4 v0x6000038d57a0_0;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x6000038d5680_0;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %assign/vec4 v0x6000038d58c0_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x141e71990;
T_88 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d59e0_0;
    %load/vec4 v0x6000038d5830_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038d5a70_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x6000038d5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x6000038d5a70_0;
    %inv;
    %assign/vec4 v0x6000038d5a70_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x141e71990;
T_89 ;
    %wait E_0x600001f8ea40;
    %load/vec4 v0x6000038d5a70_0;
    %load/vec4 v0x6000038d5b00_0;
    %and;
    %assign/vec4 v0x6000038d5950_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x141e71990;
T_90 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000038d5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038d5b90_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x6000038d5830_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.2, 8;
    %load/vec4 v0x6000038d58c0_0;
    %jmp/1 T_90.3, 8;
T_90.2 ; End of true expr.
    %load/vec4 v0x6000038d5680_0;
    %jmp/0 T_90.3, 8;
 ; End of false expr.
    %blend;
T_90.3;
    %assign/vec4 v0x6000038d5710_0, 0;
    %load/vec4 v0x6000038d5830_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.4, 8;
    %load/vec4 v0x6000038d5950_0;
    %jmp/1 T_90.5, 8;
T_90.4 ; End of true expr.
    %load/vec4 v0x6000038d5b00_0;
    %jmp/0 T_90.5, 8;
 ; End of false expr.
    %blend;
T_90.5;
    %assign/vec4 v0x6000038d5b90_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x141e70d50;
T_91 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038d6640_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x6000038d6640_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x6000038d6760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038d6640_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x141e70be0;
T_92 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000038d6400_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x6000038d6400_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000038d6520_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038d6400_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x141e70a70;
T_93 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d6250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000038d61c0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x6000038d61c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x6000038d62e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038d61c0_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x141e758b0;
T_94 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d7600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038d7330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038d7450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038d7570_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x6000038d7060_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x6000038d72a0_0;
    %and;
    %assign/vec4 v0x6000038d7330_0, 0;
    %load/vec4 v0x6000038d7060_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x6000038d73c0_0;
    %and;
    %assign/vec4 v0x6000038d7450_0, 0;
    %load/vec4 v0x6000038d7060_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x6000038d74e0_0;
    %and;
    %assign/vec4 v0x6000038d7570_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x141e758b0;
T_95 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d7600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x6000038d7210_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x6000038d7180_0;
    %load/vec4 v0x6000038d7330_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x6000038d7330_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6000038d7450_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x6000038d7450_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6000038d7570_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x6000038d7570_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6000038d7210_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x141e758b0;
T_96 ;
    %wait E_0x600001f8e940;
    %load/vec4 v0x6000038d6e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x6000038d7210_0;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x6000038d7180_0, 0, 21;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x141e758b0;
T_97 ;
    %wait E_0x600001f8e900;
    %load/vec4 v0x6000038d7210_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x6000038d70f0_0, 0, 20;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x141e758b0;
T_98 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d7600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038d6ac0_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x6000038d7210_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x6000038d7210_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x6000038d7960_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000038d6ac0_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x141e758b0;
T_99 ;
    %wait E_0x600001f8e8c0;
    %load/vec4 v0x6000038d6d90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x6000038d7960_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x6000038d6e20_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x141e76b60;
T_100 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038dbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x6000038db9f0_0;
    %load/vec4 v0x6000038db8d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038dbba0, 0, 4;
T_100.0 ;
    %load/vec4 v0x6000038db8d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000038dbba0, 4;
    %assign/vec4 v0x6000038dba80_0, 0;
    %load/vec4 v0x6000038db840_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000038dbba0, 4;
    %assign/vec4 v0x6000038dbb10_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x141e76cd0;
T_101 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x6000038dbe70_0;
    %load/vec4 v0x6000038dbd50_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038d4090, 0, 4;
T_101.0 ;
    %load/vec4 v0x6000038dbd50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038d4090, 4;
    %assign/vec4 v0x6000038dbf00_0, 0;
    %load/vec4 v0x6000038dbcc0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038d4090, 4;
    %assign/vec4 v0x6000038d4000_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x141e6ea70;
T_102 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x6000038d0900_0;
    %load/vec4 v0x6000038d07e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038d0ab0, 0, 4;
T_102.0 ;
    %load/vec4 v0x6000038d07e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038d0ab0, 4;
    %assign/vec4 v0x6000038d0990_0, 0;
    %load/vec4 v0x6000038d0750_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038d0ab0, 4;
    %assign/vec4 v0x6000038d0a20_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x141e761f0;
T_103 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038d2760_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x6000038d2fd0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %load/vec4 v0x6000038d20a0_0;
    %assign/vec4 v0x6000038d2760_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v0x6000038d2fd0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_103.4, 4;
    %load/vec4 v0x6000038d2130_0;
    %pad/u 32;
    %assign/vec4 v0x6000038d2760_0, 0;
T_103.4 ;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x141e761f0;
T_104 ;
    %wait E_0x600001f8de00;
    %load/vec4 v0x6000038d2880_0;
    %load/vec4 v0x6000038d27f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038d27f0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x6000038d2d90_0;
    %load/vec4 v0x6000038d27f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000038d27f0_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x141e6f290;
T_105 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038d3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038d3720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038d37b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038d3840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038d38d0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x6000038d3d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x6000038d3600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %jmp T_105.8;
T_105.4 ;
    %load/vec4 v0x6000038d3960_0;
    %assign/vec4 v0x6000038d3720_0, 0;
    %jmp T_105.8;
T_105.5 ;
    %load/vec4 v0x6000038d3960_0;
    %assign/vec4 v0x6000038d37b0_0, 0;
    %jmp T_105.8;
T_105.6 ;
    %load/vec4 v0x6000038d3960_0;
    %assign/vec4 v0x6000038d3840_0, 0;
    %jmp T_105.8;
T_105.7 ;
    %load/vec4 v0x6000038d3960_0;
    %assign/vec4 v0x6000038d38d0_0, 0;
    %jmp T_105.8;
T_105.8 ;
    %pop/vec4 1;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x141e6f290;
T_106 ;
    %wait E_0x600001f8f880;
    %load/vec4 v0x6000038d3600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_106.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_106.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_106.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_106.3, 6;
    %jmp T_106.4;
T_106.0 ;
    %load/vec4 v0x6000038d3b10_0;
    %store/vec4 v0x6000038d39f0_0, 0, 32;
    %jmp T_106.4;
T_106.1 ;
    %load/vec4 v0x6000038d3ba0_0;
    %store/vec4 v0x6000038d39f0_0, 0, 32;
    %jmp T_106.4;
T_106.2 ;
    %load/vec4 v0x6000038d3c30_0;
    %store/vec4 v0x6000038d39f0_0, 0, 32;
    %jmp T_106.4;
T_106.3 ;
    %load/vec4 v0x6000038d3cc0_0;
    %store/vec4 v0x6000038d39f0_0, 0, 32;
    %jmp T_106.4;
T_106.4 ;
    %pop/vec4 1;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x141e700c0;
T_107 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ed440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000038ed3b0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x6000038ed3b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x6000038ed4d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038ed3b0_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x141e6fc90;
T_108 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ee370_0;
    %load/vec4 v0x6000038ed7a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000038ee010_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x6000038edd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x6000038ee010_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000038ee010_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x141e6fc90;
T_109 ;
    %wait E_0x600001f881c0;
    %load/vec4 v0x6000038ee010_0;
    %load/vec4 v0x6000038ee1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038ee520_0;
    %and;
    %store/vec4 v0x6000038ed7a0_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x141e6fc90;
T_110 ;
    %wait E_0x600001f88040;
    %load/vec4 v0x6000038ee520_0;
    %store/vec4 v0x6000038edd40_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x141e6fc90;
T_111 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ee370_0;
    %load/vec4 v0x6000038ed5f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000038ed9e0_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x6000038edb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x6000038ed9e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000038ed9e0_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x141e6fc90;
T_112 ;
    %wait E_0x600001f88180;
    %load/vec4 v0x6000038ed9e0_0;
    %load/vec4 v0x6000038eda70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038edb90_0;
    %and;
    %store/vec4 v0x6000038ed5f0_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x141e6fc90;
T_113 ;
    %wait E_0x600001f88080;
    %load/vec4 v0x6000038ed7a0_0;
    %store/vec4 v0x6000038edb90_0, 0, 1;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x141e6fc90;
T_114 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ee370_0;
    %load/vec4 v0x6000038ed830_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000038ee2e0_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x6000038eddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x6000038ee2e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000038ee2e0_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x141e6fc90;
T_115 ;
    %wait E_0x600001f88100;
    %load/vec4 v0x6000038ee2e0_0;
    %load/vec4 v0x6000038ee250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038eddd0_0;
    %and;
    %store/vec4 v0x6000038ed830_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x141e6fc90;
T_116 ;
    %wait E_0x600001f880c0;
    %load/vec4 v0x6000038ed5f0_0;
    %store/vec4 v0x6000038eddd0_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x141e6fc90;
T_117 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ee370_0;
    %load/vec4 v0x6000038ed710_0;
    %or;
    %load/vec4 v0x6000038ee640_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x6000038ee6d0_0;
    %assign/vec4 v0x6000038edf80_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x6000038edcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x6000038edf80_0;
    %load/vec4 v0x6000038ee6d0_0;
    %add;
    %assign/vec4 v0x6000038edf80_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x141e6fc90;
T_118 ;
    %wait E_0x600001f880c0;
    %load/vec4 v0x6000038ed5f0_0;
    %store/vec4 v0x6000038ed710_0, 0, 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x141e6fc90;
T_119 ;
    %wait E_0x600001f88080;
    %load/vec4 v0x6000038ed7a0_0;
    %store/vec4 v0x6000038edcb0_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x141e6fc90;
T_120 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ee370_0;
    %load/vec4 v0x6000038ed710_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000038edef0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x6000038ed680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x6000038edf80_0;
    %assign/vec4 v0x6000038edef0_0, 0;
    %jmp T_120.3;
T_120.2 ;
    %load/vec4 v0x6000038edc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x6000038edef0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6000038edef0_0, 0;
T_120.4 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x141e6fc90;
T_121 ;
    %wait E_0x600001f88080;
    %load/vec4 v0x6000038ed7a0_0;
    %store/vec4 v0x6000038ed680_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x141e6fc90;
T_122 ;
    %wait E_0x600001f88040;
    %load/vec4 v0x6000038ee520_0;
    %store/vec4 v0x6000038edc20_0, 0, 1;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x141e6fc90;
T_123 ;
    %wait E_0x600001f88000;
    %load/vec4 v0x6000038ee130_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x6000038ee2e0_0;
    %load/vec4 v0x6000038ee010_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000038ee2e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000038ee010_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x6000038ee0a0_0, 0, 6;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x141e6fc90;
T_124 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ee370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038ee5b0_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x6000038ee520_0;
    %assign/vec4 v0x6000038ee5b0_0, 0;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x141e6fc90;
T_125 ;
    %wait E_0x600001f8ffc0;
    %load/vec4 v0x6000038ee520_0;
    %load/vec4 v0x6000038ee5b0_0;
    %inv;
    %and;
    %store/vec4 v0x6000038ee640_0, 0, 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x141e6fc90;
T_126 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ee370_0;
    %load/vec4 v0x6000038ed950_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000038ee400_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x6000038ede60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x6000038ee400_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6000038ee400_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x141e6fc90;
T_127 ;
    %wait E_0x600001f8ff80;
    %load/vec4 v0x6000038ee400_0;
    %load/vec4 v0x6000038ee490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038ede60_0;
    %and;
    %store/vec4 v0x6000038ed950_0, 0, 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x141e6fc90;
T_128 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ee370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038edb00_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x6000038ed8c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000038edb00_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x141e6e6c0;
T_129 ;
    %wait E_0x600001f88680;
    %load/vec4 v0x6000038eed90_0;
    %pad/u 16;
    %load/vec4 v0x6000038eee20_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x6000038eeeb0_0, 0, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x141e6a520;
T_130 ;
    %wait E_0x600001f88740;
    %load/vec4 v0x6000038eef40_0;
    %pad/u 16;
    %load/vec4 v0x6000038eefd0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x6000038ef060_0, 0, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x141e6a690;
T_131 ;
    %wait E_0x600001f88800;
    %load/vec4 v0x6000038ef0f0_0;
    %pad/u 16;
    %load/vec4 v0x6000038ef180_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x6000038ef210_0, 0, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x141e698b0;
T_132 ;
    %wait E_0x600001f88b00;
    %load/vec4 v0x6000038efa80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_132.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_132.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_132.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_132.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_132.12, 6;
    %jmp T_132.13;
T_132.0 ;
    %load/vec4 v0x6000038ef960_0;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.1 ;
    %load/vec4 v0x6000038ef960_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.2 ;
    %load/vec4 v0x6000038ef960_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.3 ;
    %load/vec4 v0x6000038ef960_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.4 ;
    %load/vec4 v0x6000038ef960_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.5 ;
    %load/vec4 v0x6000038ef960_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.6 ;
    %load/vec4 v0x6000038ef960_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.7 ;
    %load/vec4 v0x6000038ef960_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.8 ;
    %load/vec4 v0x6000038ef960_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.9 ;
    %load/vec4 v0x6000038ef960_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.10 ;
    %load/vec4 v0x6000038ef960_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.11 ;
    %load/vec4 v0x6000038ef960_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.12 ;
    %load/vec4 v0x6000038ef960_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x6000038ef9f0_0, 0, 20;
    %jmp T_132.13;
T_132.13 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x141e6e550;
T_133 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038eeb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000038ee910_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x6000038eec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x6000038ee7f0_0;
    %assign/vec4 v0x6000038ee910_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x141e6e550;
T_134 ;
    %wait E_0x600001f885c0;
    %load/vec4 v0x6000038ee7f0_0;
    %load/vec4 v0x6000038ee910_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_134.0, 8;
    %load/vec4 v0x6000038ee910_0;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x6000038ee7f0_0;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %assign/vec4 v0x6000038eea30_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x141e6e550;
T_135 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038eeb50_0;
    %load/vec4 v0x6000038ee9a0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038eebe0_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x6000038eec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x6000038eebe0_0;
    %inv;
    %assign/vec4 v0x6000038eebe0_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x141e6e550;
T_136 ;
    %wait E_0x600001f88580;
    %load/vec4 v0x6000038eebe0_0;
    %load/vec4 v0x6000038eec70_0;
    %and;
    %assign/vec4 v0x6000038eeac0_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x141e6e550;
T_137 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038eeb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000038ee880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038eed00_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x6000038ee9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.2, 8;
    %load/vec4 v0x6000038eea30_0;
    %jmp/1 T_137.3, 8;
T_137.2 ; End of true expr.
    %load/vec4 v0x6000038ee7f0_0;
    %jmp/0 T_137.3, 8;
 ; End of false expr.
    %blend;
T_137.3;
    %assign/vec4 v0x6000038ee880_0, 0;
    %load/vec4 v0x6000038ee9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.4, 8;
    %load/vec4 v0x6000038eeac0_0;
    %jmp/1 T_137.5, 8;
T_137.4 ; End of true expr.
    %load/vec4 v0x6000038eec70_0;
    %jmp/0 T_137.5, 8;
 ; End of false expr.
    %blend;
T_137.5;
    %assign/vec4 v0x6000038eed00_0, 0;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x141e69740;
T_138 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ef840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038ef7b0_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x6000038ef7b0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x6000038ef8d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038ef7b0_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x141e64020;
T_139 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ef600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000038ef570_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x6000038ef570_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000038ef690_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038ef570_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x141e63eb0;
T_140 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ef3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000038ef330_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x6000038ef330_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x6000038ef450_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038ef330_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x141e70230;
T_141 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038e87e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038e8510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038e8630_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038e8750_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x6000038e8240_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x6000038e8480_0;
    %and;
    %assign/vec4 v0x6000038e8510_0, 0;
    %load/vec4 v0x6000038e8240_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x6000038e85a0_0;
    %and;
    %assign/vec4 v0x6000038e8630_0, 0;
    %load/vec4 v0x6000038e8240_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x6000038e86c0_0;
    %and;
    %assign/vec4 v0x6000038e8750_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x141e70230;
T_142 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038e87e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x6000038e83f0_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x6000038e8360_0;
    %load/vec4 v0x6000038e8510_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x6000038e8510_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6000038e8630_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x6000038e8630_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6000038e8750_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x6000038e8750_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6000038e83f0_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x141e70230;
T_143 ;
    %wait E_0x600001f88480;
    %load/vec4 v0x6000038e8000_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x6000038e83f0_0;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x6000038e8360_0, 0, 21;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x141e70230;
T_144 ;
    %wait E_0x600001f88440;
    %load/vec4 v0x6000038e83f0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x6000038e82d0_0, 0, 20;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x141e70230;
T_145 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038e87e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038efc30_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x6000038e83f0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x6000038e83f0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x6000038e8b40_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000038efc30_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x141e70230;
T_146 ;
    %wait E_0x600001f88400;
    %load/vec4 v0x6000038eff00_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x6000038e8b40_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x6000038e8000_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x141e6f400;
T_147 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ece10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x6000038ecbd0_0;
    %load/vec4 v0x6000038ecab0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038ecd80, 0, 4;
T_147.0 ;
    %load/vec4 v0x6000038ecab0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000038ecd80, 4;
    %assign/vec4 v0x6000038ecc60_0, 0;
    %load/vec4 v0x6000038eca20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000038ecd80, 4;
    %assign/vec4 v0x6000038eccf0_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x141e6f570;
T_148 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038ed290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x6000038ed050_0;
    %load/vec4 v0x6000038ecf30_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038ed200, 0, 4;
T_148.0 ;
    %load/vec4 v0x6000038ecf30_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038ed200, 4;
    %assign/vec4 v0x6000038ed0e0_0, 0;
    %load/vec4 v0x6000038ecea0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038ed200, 4;
    %assign/vec4 v0x6000038ed170_0, 0;
    %jmp T_148;
    .thread T_148;
    .scope S_0x141e69a20;
T_149 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038e9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x6000038e9a70_0;
    %load/vec4 v0x6000038e9950_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038e9c20, 0, 4;
T_149.0 ;
    %load/vec4 v0x6000038e9950_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038e9c20, 4;
    %assign/vec4 v0x6000038e9b00_0, 0;
    %load/vec4 v0x6000038e98c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038e9c20, 4;
    %assign/vec4 v0x6000038e9b90_0, 0;
    %jmp T_149;
    .thread T_149;
    .scope S_0x141e6ebe0;
T_150 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038eb9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038eb8d0_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x6000038e41b0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_150.2, 4;
    %load/vec4 v0x6000038eb210_0;
    %assign/vec4 v0x6000038eb8d0_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x6000038e41b0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_150.4, 4;
    %load/vec4 v0x6000038eb2a0_0;
    %pad/u 32;
    %assign/vec4 v0x6000038eb8d0_0, 0;
T_150.4 ;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x141e6ebe0;
T_151 ;
    %wait E_0x600001f8f8c0;
    %load/vec4 v0x6000038eb9f0_0;
    %load/vec4 v0x6000038eb960_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038eb960_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x6000038ebf00_0;
    %load/vec4 v0x6000038eb960_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000038eb960_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x141e67c80;
T_152 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e4c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038e4900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038e4990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038e4a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038e4ab0_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x6000038e4f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x6000038e47e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %jmp T_152.8;
T_152.4 ;
    %load/vec4 v0x6000038e4b40_0;
    %assign/vec4 v0x6000038e4900_0, 0;
    %jmp T_152.8;
T_152.5 ;
    %load/vec4 v0x6000038e4b40_0;
    %assign/vec4 v0x6000038e4990_0, 0;
    %jmp T_152.8;
T_152.6 ;
    %load/vec4 v0x6000038e4b40_0;
    %assign/vec4 v0x6000038e4a20_0, 0;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v0x6000038e4b40_0;
    %assign/vec4 v0x6000038e4ab0_0, 0;
    %jmp T_152.8;
T_152.8 ;
    %pop/vec4 1;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x141e67c80;
T_153 ;
    %wait E_0x600001f89580;
    %load/vec4 v0x6000038e47e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_153.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_153.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_153.3, 6;
    %jmp T_153.4;
T_153.0 ;
    %load/vec4 v0x6000038e4cf0_0;
    %store/vec4 v0x6000038e4bd0_0, 0, 32;
    %jmp T_153.4;
T_153.1 ;
    %load/vec4 v0x6000038e4d80_0;
    %store/vec4 v0x6000038e4bd0_0, 0, 32;
    %jmp T_153.4;
T_153.2 ;
    %load/vec4 v0x6000038e4e10_0;
    %store/vec4 v0x6000038e4bd0_0, 0, 32;
    %jmp T_153.4;
T_153.3 ;
    %load/vec4 v0x6000038e4ea0_0;
    %store/vec4 v0x6000038e4bd0_0, 0, 32;
    %jmp T_153.4;
T_153.4 ;
    %pop/vec4 1;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x141e68970;
T_154 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000038e6520_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x6000038e6520_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x6000038e6640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038e6520_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x141e68680;
T_155 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e74e0_0;
    %load/vec4 v0x6000038e6910_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000038e7180_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x6000038e6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x6000038e7180_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000038e7180_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x141e68680;
T_156 ;
    %wait E_0x600001f89ec0;
    %load/vec4 v0x6000038e7180_0;
    %load/vec4 v0x6000038e7330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038e7690_0;
    %and;
    %store/vec4 v0x6000038e6910_0, 0, 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x141e68680;
T_157 ;
    %wait E_0x600001f89d40;
    %load/vec4 v0x6000038e7690_0;
    %store/vec4 v0x6000038e6eb0_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x141e68680;
T_158 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e74e0_0;
    %load/vec4 v0x6000038e6760_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000038e6b50_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x6000038e6d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x6000038e6b50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000038e6b50_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x141e68680;
T_159 ;
    %wait E_0x600001f89e80;
    %load/vec4 v0x6000038e6b50_0;
    %load/vec4 v0x6000038e6be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038e6d00_0;
    %and;
    %store/vec4 v0x6000038e6760_0, 0, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x141e68680;
T_160 ;
    %wait E_0x600001f89d80;
    %load/vec4 v0x6000038e6910_0;
    %store/vec4 v0x6000038e6d00_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x141e68680;
T_161 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e74e0_0;
    %load/vec4 v0x6000038e69a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000038e7450_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x6000038e6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0x6000038e7450_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000038e7450_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x141e68680;
T_162 ;
    %wait E_0x600001f89e00;
    %load/vec4 v0x6000038e7450_0;
    %load/vec4 v0x6000038e73c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038e6f40_0;
    %and;
    %store/vec4 v0x6000038e69a0_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x141e68680;
T_163 ;
    %wait E_0x600001f89dc0;
    %load/vec4 v0x6000038e6760_0;
    %store/vec4 v0x6000038e6f40_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x141e68680;
T_164 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e74e0_0;
    %load/vec4 v0x6000038e6880_0;
    %or;
    %load/vec4 v0x6000038e77b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x6000038e7840_0;
    %assign/vec4 v0x6000038e70f0_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x6000038e6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x6000038e70f0_0;
    %load/vec4 v0x6000038e7840_0;
    %add;
    %assign/vec4 v0x6000038e70f0_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x141e68680;
T_165 ;
    %wait E_0x600001f89dc0;
    %load/vec4 v0x6000038e6760_0;
    %store/vec4 v0x6000038e6880_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x141e68680;
T_166 ;
    %wait E_0x600001f89d80;
    %load/vec4 v0x6000038e6910_0;
    %store/vec4 v0x6000038e6e20_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x141e68680;
T_167 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e74e0_0;
    %load/vec4 v0x6000038e6880_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000038e7060_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x6000038e67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x6000038e70f0_0;
    %assign/vec4 v0x6000038e7060_0, 0;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x6000038e6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x6000038e7060_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6000038e7060_0, 0;
T_167.4 ;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x141e68680;
T_168 ;
    %wait E_0x600001f89d80;
    %load/vec4 v0x6000038e6910_0;
    %store/vec4 v0x6000038e67f0_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x141e68680;
T_169 ;
    %wait E_0x600001f89d40;
    %load/vec4 v0x6000038e7690_0;
    %store/vec4 v0x6000038e6d90_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x141e68680;
T_170 ;
    %wait E_0x600001f89d00;
    %load/vec4 v0x6000038e72a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x6000038e7450_0;
    %load/vec4 v0x6000038e7180_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000038e7450_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000038e7180_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x6000038e7210_0, 0, 6;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x141e68680;
T_171 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038e7720_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x6000038e7690_0;
    %assign/vec4 v0x6000038e7720_0, 0;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x141e68680;
T_172 ;
    %wait E_0x600001f89cc0;
    %load/vec4 v0x6000038e7690_0;
    %load/vec4 v0x6000038e7720_0;
    %inv;
    %and;
    %store/vec4 v0x6000038e77b0_0, 0, 1;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x141e68680;
T_173 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e74e0_0;
    %load/vec4 v0x6000038e6ac0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000038e7570_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x6000038e6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %load/vec4 v0x6000038e7570_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6000038e7570_0, 0;
T_173.2 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x141e68680;
T_174 ;
    %wait E_0x600001f89c80;
    %load/vec4 v0x6000038e7570_0;
    %load/vec4 v0x6000038e7600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038e6fd0_0;
    %and;
    %store/vec4 v0x6000038e6ac0_0, 0, 1;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x141e68680;
T_175 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038e6c70_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x6000038e6a30_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000038e6c70_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x141e690c0;
T_176 ;
    %wait E_0x600001f8a340;
    %load/vec4 v0x6000038e7f00_0;
    %pad/u 16;
    %load/vec4 v0x6000038e0000_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x6000038e0090_0, 0, 16;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x141e670e0;
T_177 ;
    %wait E_0x600001f8a400;
    %load/vec4 v0x6000038e0120_0;
    %pad/u 16;
    %load/vec4 v0x6000038e01b0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x6000038e0240_0, 0, 16;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x141e67250;
T_178 ;
    %wait E_0x600001f8a4c0;
    %load/vec4 v0x6000038e02d0_0;
    %pad/u 16;
    %load/vec4 v0x6000038e0360_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x6000038e03f0_0, 0, 16;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x141e62410;
T_179 ;
    %wait E_0x600001f8a7c0;
    %load/vec4 v0x6000038e0c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_179.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_179.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_179.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_179.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_179.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_179.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_179.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_179.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_179.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_179.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_179.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_179.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_179.12, 6;
    %jmp T_179.13;
T_179.0 ;
    %load/vec4 v0x6000038e0b40_0;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.1 ;
    %load/vec4 v0x6000038e0b40_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.2 ;
    %load/vec4 v0x6000038e0b40_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.3 ;
    %load/vec4 v0x6000038e0b40_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.4 ;
    %load/vec4 v0x6000038e0b40_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.5 ;
    %load/vec4 v0x6000038e0b40_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.6 ;
    %load/vec4 v0x6000038e0b40_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.7 ;
    %load/vec4 v0x6000038e0b40_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.8 ;
    %load/vec4 v0x6000038e0b40_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.9 ;
    %load/vec4 v0x6000038e0b40_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.10 ;
    %load/vec4 v0x6000038e0b40_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.11 ;
    %load/vec4 v0x6000038e0b40_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.12 ;
    %load/vec4 v0x6000038e0b40_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x6000038e0bd0_0, 0, 20;
    %jmp T_179.13;
T_179.13 ;
    %pop/vec4 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x141e68f50;
T_180 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000038e7a80_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x6000038e7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x6000038e7960_0;
    %assign/vec4 v0x6000038e7a80_0, 0;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x141e68f50;
T_181 ;
    %wait E_0x600001f8a280;
    %load/vec4 v0x6000038e7960_0;
    %load/vec4 v0x6000038e7a80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_181.0, 8;
    %load/vec4 v0x6000038e7a80_0;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x6000038e7960_0;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %assign/vec4 v0x6000038e7ba0_0, 0;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x141e68f50;
T_182 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e7cc0_0;
    %load/vec4 v0x6000038e7b10_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038e7d50_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x6000038e7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x6000038e7d50_0;
    %inv;
    %assign/vec4 v0x6000038e7d50_0, 0;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x141e68f50;
T_183 ;
    %wait E_0x600001f8a240;
    %load/vec4 v0x6000038e7d50_0;
    %load/vec4 v0x6000038e7de0_0;
    %and;
    %assign/vec4 v0x6000038e7c30_0, 0;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x141e68f50;
T_184 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000038e79f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038e7e70_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x6000038e7b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.2, 8;
    %load/vec4 v0x6000038e7ba0_0;
    %jmp/1 T_184.3, 8;
T_184.2 ; End of true expr.
    %load/vec4 v0x6000038e7960_0;
    %jmp/0 T_184.3, 8;
 ; End of false expr.
    %blend;
T_184.3;
    %assign/vec4 v0x6000038e79f0_0, 0;
    %load/vec4 v0x6000038e7b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %load/vec4 v0x6000038e7c30_0;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %load/vec4 v0x6000038e7de0_0;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %assign/vec4 v0x6000038e7e70_0, 0;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x141e63360;
T_185 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e0a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038e0990_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x6000038e0990_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x6000038e0ab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038e0990_0, 0;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x141e631f0;
T_186 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e07e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000038e0750_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x6000038e0750_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000038e0870_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038e0750_0, 0;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x141e673c0;
T_187 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000038e0510_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x6000038e0510_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x6000038e0630_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038e0510_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x141e68ae0;
T_188 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038e1680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038e17a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000038e18c0_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x6000038e13b0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x6000038e15f0_0;
    %and;
    %assign/vec4 v0x6000038e1680_0, 0;
    %load/vec4 v0x6000038e13b0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x6000038e1710_0;
    %and;
    %assign/vec4 v0x6000038e17a0_0, 0;
    %load/vec4 v0x6000038e13b0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x6000038e1830_0;
    %and;
    %assign/vec4 v0x6000038e18c0_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x141e68ae0;
T_189 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x6000038e1560_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x6000038e14d0_0;
    %load/vec4 v0x6000038e1680_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x6000038e1680_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6000038e17a0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x6000038e17a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6000038e18c0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x6000038e18c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6000038e1560_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x141e68ae0;
T_190 ;
    %wait E_0x600001f8a140;
    %load/vec4 v0x6000038e1170_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x6000038e1560_0;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x6000038e14d0_0, 0, 21;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x141e68ae0;
T_191 ;
    %wait E_0x600001f8a100;
    %load/vec4 v0x6000038e1560_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x6000038e1440_0, 0, 20;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x141e68ae0;
T_192 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038e0e10_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x6000038e1560_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x6000038e1560_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x6000038e1cb0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000038e0e10_0, 0;
T_192.2 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x141e68ae0;
T_193 ;
    %wait E_0x600001f8a0c0;
    %load/vec4 v0x6000038e10e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x6000038e1cb0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x6000038e1170_0, 0, 1;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x141e67df0;
T_194 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e5f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %load/vec4 v0x6000038e5d40_0;
    %load/vec4 v0x6000038e5c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038e5ef0, 0, 4;
T_194.0 ;
    %load/vec4 v0x6000038e5c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000038e5ef0, 4;
    %assign/vec4 v0x6000038e5dd0_0, 0;
    %load/vec4 v0x6000038e5b90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000038e5ef0, 4;
    %assign/vec4 v0x6000038e5e60_0, 0;
    %jmp T_194;
    .thread T_194;
    .scope S_0x141e67f60;
T_195 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %load/vec4 v0x6000038e61c0_0;
    %load/vec4 v0x6000038e60a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038e6370, 0, 4;
T_195.0 ;
    %load/vec4 v0x6000038e60a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038e6370, 4;
    %assign/vec4 v0x6000038e6250_0, 0;
    %load/vec4 v0x6000038e6010_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038e6370, 4;
    %assign/vec4 v0x6000038e62e0_0, 0;
    %jmp T_195;
    .thread T_195;
    .scope S_0x141e62580;
T_196 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038e2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x6000038e2be0_0;
    %load/vec4 v0x6000038e2ac0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038e2d90, 0, 4;
T_196.0 ;
    %load/vec4 v0x6000038e2ac0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038e2d90, 4;
    %assign/vec4 v0x6000038e2c70_0, 0;
    %load/vec4 v0x6000038e2a30_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000038e2d90, 4;
    %assign/vec4 v0x6000038e2d00_0, 0;
    %jmp T_196;
    .thread T_196;
    .scope S_0x141e69b90;
T_197 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038fcbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038fcab0_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x6000038fd320_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_197.2, 4;
    %load/vec4 v0x6000038fc3f0_0;
    %assign/vec4 v0x6000038fcab0_0, 0;
    %jmp T_197.3;
T_197.2 ;
    %load/vec4 v0x6000038fd320_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_197.4, 4;
    %load/vec4 v0x6000038fc480_0;
    %pad/u 32;
    %assign/vec4 v0x6000038fcab0_0, 0;
T_197.4 ;
T_197.3 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x141e69b90;
T_198 ;
    %wait E_0x600001f895c0;
    %load/vec4 v0x6000038fcbd0_0;
    %load/vec4 v0x6000038fcb40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038fcb40_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x6000038fd0e0_0;
    %load/vec4 v0x6000038fcb40_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000038fcb40_0, 0;
T_198.2 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x141e060a0;
T_199 ;
    %wait E_0x600001ff7d80;
    %load/vec4 v0x6000038fdef0_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x6000038fda70_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_0x141e060a0;
T_200 ;
    %wait E_0x600001ff3fc0;
    %load/vec4 v0x6000038fda70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_200.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_200.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_200.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_200.3, 6;
    %jmp T_200.4;
T_200.0 ;
    %load/vec4 v0x6000038fe130_0;
    %store/vec4 v0x6000038fe0a0_0, 0, 32;
    %jmp T_200.4;
T_200.1 ;
    %load/vec4 v0x6000038fe1c0_0;
    %store/vec4 v0x6000038fe0a0_0, 0, 32;
    %jmp T_200.4;
T_200.2 ;
    %load/vec4 v0x6000038fe250_0;
    %store/vec4 v0x6000038fe0a0_0, 0, 32;
    %jmp T_200.4;
T_200.3 ;
    %load/vec4 v0x6000038fe2e0_0;
    %store/vec4 v0x6000038fe0a0_0, 0, 32;
    %jmp T_200.4;
T_200.4 ;
    %pop/vec4 1;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x141e52f30;
T_201 ;
    %wait E_0x600001ff3d80;
    %load/vec4 v0x6000038fe880_0;
    %store/vec4 v0x6000038ff330_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x141e52f30;
T_202 ;
    %wait E_0x600001ff3d40;
    %load/vec4 v0x6000038fef40_0;
    %store/vec4 v0x6000038ff3c0_0, 0, 1;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x141e52f30;
T_203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038fe880_0, 0, 1;
T_203.0 ;
    %delay 5, 0;
    %load/vec4 v0x6000038fe880_0;
    %inv;
    %store/vec4 v0x6000038fe880_0, 0, 1;
    %jmp T_203.0;
    %end;
    .thread T_203;
    .scope S_0x141e52f30;
T_204 ;
    %vpi_call 2 134 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 135 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x141e52f30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038ff330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038ff7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038ff570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038ff840_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000038ff720_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038ff600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038ff4e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038fef40_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.1, 5;
    %jmp/1 T_204.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600001ff3e00;
    %jmp T_204.0;
T_204.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038fef40_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.3, 5;
    %jmp/1 T_204.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600001ff3e00;
    %jmp T_204.2;
T_204.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038fef40_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_204.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.5, 5;
    %jmp/1 T_204.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600001ff3e00;
    %jmp T_204.4;
T_204.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038c1050_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x141e26530;
    %join;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x141e06430;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038feb50_0, 0, 32;
    %load/vec4 v0x6000038feb50_0;
    %pad/s 8;
    %store/vec4 v0x6000038fe760_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x141e60410;
    %join;
    %load/vec4 v0x6000038feb50_0;
    %pad/s 8;
    %store/vec4 v0x6000038fe7f0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x141e60580;
    %join;
    %vpi_call 2 163 "$display", "-------- iteration %0d ----------", v0x6000038feb50_0 {0 0 0};
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x141e44130;
    %join;
    %load/vec4 v0x6000038feb50_0;
    %pad/s 8;
    %store/vec4 v0x6000038c0bd0_0, 0, 8;
    %load/vec4 v0x6000038fec70_0;
    %subi 1, 0, 3;
    %store/vec4 v0x6000038c0cf0_0, 0, 3;
    %load/vec4 v0x6000038fe910_0;
    %subi 1, 0, 8;
    %store/vec4 v0x6000038c0ab0_0, 0, 8;
    %load/vec4 v0x6000038fed90_0;
    %subi 1, 0, 3;
    %store/vec4 v0x6000038c0d80_0, 0, 3;
    %load/vec4 v0x6000038ff210_0;
    %store/vec4 v0x6000038c0fc0_0, 0, 8;
    %load/vec4 v0x6000038febe0_0;
    %store/vec4 v0x6000038c0c60_0, 0, 1;
    %load/vec4 v0x6000038ff060_0;
    %subi 1, 0, 8;
    %store/vec4 v0x6000038c0ea0_0, 0, 8;
    %load/vec4 v0x6000038ff180_0;
    %store/vec4 v0x6000038c0f30_0, 0, 4;
    %load/vec4 v0x6000038fe9a0_0;
    %store/vec4 v0x6000038c0b40_0, 0, 1;
    %load/vec4 v0x6000038feeb0_0;
    %store/vec4 v0x6000038c0e10_0, 0, 3;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x141e5ca50;
    %join;
    %load/vec4 v0x6000038feb50_0;
    %pad/s 8;
    %store/vec4 v0x6000038c1200_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x141e065a0;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.7, 5;
    %jmp/1 T_204.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600001ff3e00;
    %jmp T_204.6;
T_204.7 ;
    %pop/vec4 1;
    %load/vec4 v0x6000038feb50_0;
    %pad/s 8;
    %store/vec4 v0x6000038c1290_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x141e05f30;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.9, 5;
    %jmp/1 T_204.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600001ff3e00;
    %jmp T_204.8;
T_204.9 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x141e35330;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x6000038feb50_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x6000038fe640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038fe6d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x141e62860;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x6000038feb50_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x6000038fe640_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000038fe6d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x141e62860;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
T_204.10 ;
    %load/vec4 v0x6000038fea30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_204.11, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000038fea30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038ff0f0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000038fea30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000038fefd0, 0, 4;
    %load/vec4 v0x6000038fea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038fea30_0, 0, 32;
    %jmp T_204.10;
T_204.11 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x6000038feb50_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x6000038fe640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038fe6d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x141e62860;
    %join;
    %load/vec4 v0x6000038feb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038feb50_0, 0, 32;
    %vpi_call 2 186 "$display", "STATUS: Simulation complete" {0 0 0};
    %vpi_call 2 202 "$finish" {0 0 0};
    %end;
    .thread T_204;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_ren_conv_top_wrapper_big.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
