;redcode
;assert 1
	SPL 0, <-54
	SUB @127, 106
	SPL <927, -106
	SPL 90, 90
	SPL 400, 90
	MOV -67, <-20
	SPL 400, 90
	SPL 400, 90
	MOV -67, <-20
	DJN -1, @-20
	JMZ <130, 79
	SUB @121, 103
	SUB @121, 103
	SPL 90, 90
	SPL <121, 103
	ADD @0, @2
	SLT 0, @39
	SLT 0, @39
	SPL 0, #30
	SPL 10, 201
	SUB @121, @603
	SPL 0, <-54
	ADD 245, 160
	JMN -7, @-20
	ADD 245, 160
	SUB @-5, @2
	ADD @0, @2
	SUB @127, 106
	SUB @121, @603
	ADD 210, 30
	JMZ 245, 160
	SUB @-5, @2
	SUB @-5, @2
	SUB @121, 103
	DJN 71, @-20
	SUB @127, 106
	SUB @127, 106
	SUB @0, @2
	SUB #0, -3
	JMP @72, #209
	DJN -401, @-20
	ADD 270, 60
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	JMN -7, @-20
	MOV -7, <-20
	SPL 0, <-54
	SPL 0, <-54
	SPL 400, 90
	SPL 400, 90
