
CONTROL.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000265e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  0000265e  000026f2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  0080007a  0080007a  0000270c  2**0
                  ALLOC
  3 .stab         00002ba4  00000000  00000000  0000270c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000182c  00000000  00000000  000052b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00006adc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00006c1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00006d8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000089d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000098c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000a670  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a7d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000aa5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b22b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 d6 05 	jmp	0xbac	; 0xbac <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 a3 05 	jmp	0xb46	; 0xb46 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e5       	ldi	r30, 0x5E	; 94
      68:	f6 e2       	ldi	r31, 0x26	; 38
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 37       	cpi	r26, 0x7A	; 122
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e7       	ldi	r26, 0x7A	; 122
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ab 38       	cpi	r26, 0x8B	; 139
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a7 11 	call	0x234e	; 0x234e <main>
      8a:	0c 94 2d 13 	jmp	0x265a	; 0x265a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 f6 12 	jmp	0x25ec	; 0x25ec <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 12 13 	jmp	0x2624	; 0x2624 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 02 13 	jmp	0x2604	; 0x2604 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 1e 13 	jmp	0x263c	; 0x263c <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 02 13 	jmp	0x2604	; 0x2604 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 1e 13 	jmp	0x263c	; 0x263c <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 f6 12 	jmp	0x25ec	; 0x25ec <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 12 13 	jmp	0x2624	; 0x2624 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 02 13 	jmp	0x2604	; 0x2604 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 1e 13 	jmp	0x263c	; 0x263c <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 02 13 	jmp	0x2604	; 0x2604 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 1e 13 	jmp	0x263c	; 0x263c <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 02 13 	jmp	0x2604	; 0x2604 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 1e 13 	jmp	0x263c	; 0x263c <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 06 13 	jmp	0x260c	; 0x260c <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 22 13 	jmp	0x2644	; 0x2644 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <__vector_9>:

/**********************GLOBAL VARIABLES*******************************/
static  void (*g_callBackPtr)(void) = NULL_PTR;

/***********************INTERRUPT SERVICE ROUTINE***********************/
ISR(TIMER1_OVF_vect) {
     b46:	1f 92       	push	r1
     b48:	0f 92       	push	r0
     b4a:	0f b6       	in	r0, 0x3f	; 63
     b4c:	0f 92       	push	r0
     b4e:	11 24       	eor	r1, r1
     b50:	2f 93       	push	r18
     b52:	3f 93       	push	r19
     b54:	4f 93       	push	r20
     b56:	5f 93       	push	r21
     b58:	6f 93       	push	r22
     b5a:	7f 93       	push	r23
     b5c:	8f 93       	push	r24
     b5e:	9f 93       	push	r25
     b60:	af 93       	push	r26
     b62:	bf 93       	push	r27
     b64:	ef 93       	push	r30
     b66:	ff 93       	push	r31
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) {
     b70:	80 91 7a 00 	lds	r24, 0x007A
     b74:	90 91 7b 00 	lds	r25, 0x007B
     b78:	00 97       	sbiw	r24, 0x00	; 0
     b7a:	29 f0       	breq	.+10     	; 0xb86 <__vector_9+0x40>
		(*g_callBackPtr)();
     b7c:	e0 91 7a 00 	lds	r30, 0x007A
     b80:	f0 91 7b 00 	lds	r31, 0x007B
     b84:	09 95       	icall
	}
}
     b86:	cf 91       	pop	r28
     b88:	df 91       	pop	r29
     b8a:	ff 91       	pop	r31
     b8c:	ef 91       	pop	r30
     b8e:	bf 91       	pop	r27
     b90:	af 91       	pop	r26
     b92:	9f 91       	pop	r25
     b94:	8f 91       	pop	r24
     b96:	7f 91       	pop	r23
     b98:	6f 91       	pop	r22
     b9a:	5f 91       	pop	r21
     b9c:	4f 91       	pop	r20
     b9e:	3f 91       	pop	r19
     ba0:	2f 91       	pop	r18
     ba2:	0f 90       	pop	r0
     ba4:	0f be       	out	0x3f, r0	; 63
     ba6:	0f 90       	pop	r0
     ba8:	1f 90       	pop	r1
     baa:	18 95       	reti

00000bac <__vector_7>:

ISR(TIMER1_COMPA_vect) {
     bac:	1f 92       	push	r1
     bae:	0f 92       	push	r0
     bb0:	0f b6       	in	r0, 0x3f	; 63
     bb2:	0f 92       	push	r0
     bb4:	11 24       	eor	r1, r1
     bb6:	2f 93       	push	r18
     bb8:	3f 93       	push	r19
     bba:	4f 93       	push	r20
     bbc:	5f 93       	push	r21
     bbe:	6f 93       	push	r22
     bc0:	7f 93       	push	r23
     bc2:	8f 93       	push	r24
     bc4:	9f 93       	push	r25
     bc6:	af 93       	push	r26
     bc8:	bf 93       	push	r27
     bca:	ef 93       	push	r30
     bcc:	ff 93       	push	r31
     bce:	df 93       	push	r29
     bd0:	cf 93       	push	r28
     bd2:	cd b7       	in	r28, 0x3d	; 61
     bd4:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) {
     bd6:	80 91 7a 00 	lds	r24, 0x007A
     bda:	90 91 7b 00 	lds	r25, 0x007B
     bde:	00 97       	sbiw	r24, 0x00	; 0
     be0:	29 f0       	breq	.+10     	; 0xbec <__vector_7+0x40>
		(*g_callBackPtr)();
     be2:	e0 91 7a 00 	lds	r30, 0x007A
     be6:	f0 91 7b 00 	lds	r31, 0x007B
     bea:	09 95       	icall
	}
}
     bec:	cf 91       	pop	r28
     bee:	df 91       	pop	r29
     bf0:	ff 91       	pop	r31
     bf2:	ef 91       	pop	r30
     bf4:	bf 91       	pop	r27
     bf6:	af 91       	pop	r26
     bf8:	9f 91       	pop	r25
     bfa:	8f 91       	pop	r24
     bfc:	7f 91       	pop	r23
     bfe:	6f 91       	pop	r22
     c00:	5f 91       	pop	r21
     c02:	4f 91       	pop	r20
     c04:	3f 91       	pop	r19
     c06:	2f 91       	pop	r18
     c08:	0f 90       	pop	r0
     c0a:	0f be       	out	0x3f, r0	; 63
     c0c:	0f 90       	pop	r0
     c0e:	1f 90       	pop	r1
     c10:	18 95       	reti

00000c12 <Timer1_init>:

void Timer1_init(const Timer_config *Config_Ptr) {
     c12:	df 93       	push	r29
     c14:	cf 93       	push	r28
     c16:	00 d0       	rcall	.+0      	; 0xc18 <Timer1_init+0x6>
     c18:	cd b7       	in	r28, 0x3d	; 61
     c1a:	de b7       	in	r29, 0x3e	; 62
     c1c:	9a 83       	std	Y+2, r25	; 0x02
     c1e:	89 83       	std	Y+1, r24	; 0x01
	/*************Timer0 Initialization**************/

	SET_BIT(TCCR1A, FOC1A);
     c20:	af e4       	ldi	r26, 0x4F	; 79
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	ef e4       	ldi	r30, 0x4F	; 79
     c26:	f0 e0       	ldi	r31, 0x00	; 0
     c28:	80 81       	ld	r24, Z
     c2a:	88 60       	ori	r24, 0x08	; 8
     c2c:	8c 93       	st	X, r24
	SET_BIT(TCCR1A,FOC1B);
     c2e:	af e4       	ldi	r26, 0x4F	; 79
     c30:	b0 e0       	ldi	r27, 0x00	; 0
     c32:	ef e4       	ldi	r30, 0x4F	; 79
     c34:	f0 e0       	ldi	r31, 0x00	; 0
     c36:	80 81       	ld	r24, Z
     c38:	84 60       	ori	r24, 0x04	; 4
     c3a:	8c 93       	st	X, r24
	TCCR1A |= Config_Ptr->prescaler;
     c3c:	af e4       	ldi	r26, 0x4F	; 79
     c3e:	b0 e0       	ldi	r27, 0x00	; 0
     c40:	ef e4       	ldi	r30, 0x4F	; 79
     c42:	f0 e0       	ldi	r31, 0x00	; 0
     c44:	90 81       	ld	r25, Z
     c46:	e9 81       	ldd	r30, Y+1	; 0x01
     c48:	fa 81       	ldd	r31, Y+2	; 0x02
     c4a:	81 81       	ldd	r24, Z+1	; 0x01
     c4c:	89 2b       	or	r24, r25
     c4e:	8c 93       	st	X, r24
	TCCR1B = Config_Ptr->prescaler;
     c50:	ae e4       	ldi	r26, 0x4E	; 78
     c52:	b0 e0       	ldi	r27, 0x00	; 0
     c54:	e9 81       	ldd	r30, Y+1	; 0x01
     c56:	fa 81       	ldd	r31, Y+2	; 0x02
     c58:	81 81       	ldd	r24, Z+1	; 0x01
     c5a:	8c 93       	st	X, r24
	TCNT1 = Config_Ptr->Initial_value;
     c5c:	ac e4       	ldi	r26, 0x4C	; 76
     c5e:	b0 e0       	ldi	r27, 0x00	; 0
     c60:	e9 81       	ldd	r30, Y+1	; 0x01
     c62:	fa 81       	ldd	r31, Y+2	; 0x02
     c64:	82 81       	ldd	r24, Z+2	; 0x02
     c66:	88 2f       	mov	r24, r24
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	11 96       	adiw	r26, 0x01	; 1
     c6c:	9c 93       	st	X, r25
     c6e:	8e 93       	st	-X, r24
	if (Config_Ptr->mode == NORMAL) {
     c70:	e9 81       	ldd	r30, Y+1	; 0x01
     c72:	fa 81       	ldd	r31, Y+2	; 0x02
     c74:	80 81       	ld	r24, Z
     c76:	88 23       	and	r24, r24
     c78:	79 f4       	brne	.+30     	; 0xc98 <Timer1_init+0x86>
		SET_BIT(TIMSK, TOIE1);
     c7a:	a9 e5       	ldi	r26, 0x59	; 89
     c7c:	b0 e0       	ldi	r27, 0x00	; 0
     c7e:	e9 e5       	ldi	r30, 0x59	; 89
     c80:	f0 e0       	ldi	r31, 0x00	; 0
     c82:	80 81       	ld	r24, Z
     c84:	84 60       	ori	r24, 0x04	; 4
     c86:	8c 93       	st	X, r24
		SET_BIT(TIFR,TOV1);
     c88:	a8 e5       	ldi	r26, 0x58	; 88
     c8a:	b0 e0       	ldi	r27, 0x00	; 0
     c8c:	e8 e5       	ldi	r30, 0x58	; 88
     c8e:	f0 e0       	ldi	r31, 0x00	; 0
     c90:	80 81       	ld	r24, Z
     c92:	84 60       	ori	r24, 0x04	; 4
     c94:	8c 93       	st	X, r24
     c96:	23 c0       	rjmp	.+70     	; 0xcde <Timer1_init+0xcc>
	} else if (Config_Ptr->mode == CTC) {
     c98:	e9 81       	ldd	r30, Y+1	; 0x01
     c9a:	fa 81       	ldd	r31, Y+2	; 0x02
     c9c:	80 81       	ld	r24, Z
     c9e:	84 30       	cpi	r24, 0x04	; 4
     ca0:	f1 f4       	brne	.+60     	; 0xcde <Timer1_init+0xcc>
		SET_BIT(TCCR1B,WGM12);
     ca2:	ae e4       	ldi	r26, 0x4E	; 78
     ca4:	b0 e0       	ldi	r27, 0x00	; 0
     ca6:	ee e4       	ldi	r30, 0x4E	; 78
     ca8:	f0 e0       	ldi	r31, 0x00	; 0
     caa:	80 81       	ld	r24, Z
     cac:	88 60       	ori	r24, 0x08	; 8
     cae:	8c 93       	st	X, r24
		OCR1A=Config_Ptr->Compare_value;
     cb0:	aa e4       	ldi	r26, 0x4A	; 74
     cb2:	b0 e0       	ldi	r27, 0x00	; 0
     cb4:	e9 81       	ldd	r30, Y+1	; 0x01
     cb6:	fa 81       	ldd	r31, Y+2	; 0x02
     cb8:	83 81       	ldd	r24, Z+3	; 0x03
     cba:	94 81       	ldd	r25, Z+4	; 0x04
     cbc:	11 96       	adiw	r26, 0x01	; 1
     cbe:	9c 93       	st	X, r25
     cc0:	8e 93       	st	-X, r24
		SET_BIT(TIMSK,OCIE1A);
     cc2:	a9 e5       	ldi	r26, 0x59	; 89
     cc4:	b0 e0       	ldi	r27, 0x00	; 0
     cc6:	e9 e5       	ldi	r30, 0x59	; 89
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	80 81       	ld	r24, Z
     ccc:	80 61       	ori	r24, 0x10	; 16
     cce:	8c 93       	st	X, r24
		SET_BIT(TIFR,OCF1A);
     cd0:	a8 e5       	ldi	r26, 0x58	; 88
     cd2:	b0 e0       	ldi	r27, 0x00	; 0
     cd4:	e8 e5       	ldi	r30, 0x58	; 88
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	80 81       	ld	r24, Z
     cda:	80 61       	ori	r24, 0x10	; 16
     cdc:	8c 93       	st	X, r24

	}
}
     cde:	0f 90       	pop	r0
     ce0:	0f 90       	pop	r0
     ce2:	cf 91       	pop	r28
     ce4:	df 91       	pop	r29
     ce6:	08 95       	ret

00000ce8 <Timer1_DeInit>:

void Timer1_DeInit(void) {
     ce8:	df 93       	push	r29
     cea:	cf 93       	push	r28
     cec:	cd b7       	in	r28, 0x3d	; 61
     cee:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0;
     cf0:	ef e4       	ldi	r30, 0x4F	; 79
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	10 82       	st	Z, r1
	TCCR1B = 0;
     cf6:	ee e4       	ldi	r30, 0x4E	; 78
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	10 82       	st	Z, r1
	TCNT1 =  0;
     cfc:	ec e4       	ldi	r30, 0x4C	; 76
     cfe:	f0 e0       	ldi	r31, 0x00	; 0
     d00:	11 82       	std	Z+1, r1	; 0x01
     d02:	10 82       	st	Z, r1
	CLEAR_BIT(TIMSK,TOIE1);
     d04:	a9 e5       	ldi	r26, 0x59	; 89
     d06:	b0 e0       	ldi	r27, 0x00	; 0
     d08:	e9 e5       	ldi	r30, 0x59	; 89
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	80 81       	ld	r24, Z
     d0e:	8b 7f       	andi	r24, 0xFB	; 251
     d10:	8c 93       	st	X, r24
	CLEAR_BIT(TIFR,TOV1);
     d12:	a8 e5       	ldi	r26, 0x58	; 88
     d14:	b0 e0       	ldi	r27, 0x00	; 0
     d16:	e8 e5       	ldi	r30, 0x58	; 88
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	80 81       	ld	r24, Z
     d1c:	8b 7f       	andi	r24, 0xFB	; 251
     d1e:	8c 93       	st	X, r24
	OCR1A = 0;
     d20:	ea e4       	ldi	r30, 0x4A	; 74
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	11 82       	std	Z+1, r1	; 0x01
     d26:	10 82       	st	Z, r1
	CLEAR_BIT(TIMSK,OCIE1A);
     d28:	a9 e5       	ldi	r26, 0x59	; 89
     d2a:	b0 e0       	ldi	r27, 0x00	; 0
     d2c:	e9 e5       	ldi	r30, 0x59	; 89
     d2e:	f0 e0       	ldi	r31, 0x00	; 0
     d30:	80 81       	ld	r24, Z
     d32:	8f 7e       	andi	r24, 0xEF	; 239
     d34:	8c 93       	st	X, r24
	CLEAR_BIT(TIFR,OCF1A);
     d36:	a8 e5       	ldi	r26, 0x58	; 88
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	e8 e5       	ldi	r30, 0x58	; 88
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
     d40:	8f 7e       	andi	r24, 0xEF	; 239
     d42:	8c 93       	st	X, r24

}
     d44:	cf 91       	pop	r28
     d46:	df 91       	pop	r29
     d48:	08 95       	ret

00000d4a <Delay>:

void Delay(uint32 seconds) {
     d4a:	df 93       	push	r29
     d4c:	cf 93       	push	r28
     d4e:	cd b7       	in	r28, 0x3d	; 61
     d50:	de b7       	in	r29, 0x3e	; 62
     d52:	27 97       	sbiw	r28, 0x07	; 7
     d54:	0f b6       	in	r0, 0x3f	; 63
     d56:	f8 94       	cli
     d58:	de bf       	out	0x3e, r29	; 62
     d5a:	0f be       	out	0x3f, r0	; 63
     d5c:	cd bf       	out	0x3d, r28	; 61
     d5e:	6c 83       	std	Y+4, r22	; 0x04
     d60:	7d 83       	std	Y+5, r23	; 0x05
     d62:	8e 83       	std	Y+6, r24	; 0x06
     d64:	9f 83       	std	Y+7, r25	; 0x07
	uint8 count;
	TCNT1 = 0;
     d66:	ec e4       	ldi	r30, 0x4C	; 76
     d68:	f0 e0       	ldi	r31, 0x00	; 0
     d6a:	11 82       	std	Z+1, r1	; 0x01
     d6c:	10 82       	st	Z, r1
	OCR1A = 65000;
     d6e:	ea e4       	ldi	r30, 0x4A	; 74
     d70:	f0 e0       	ldi	r31, 0x00	; 0
     d72:	88 ee       	ldi	r24, 0xE8	; 232
     d74:	9d ef       	ldi	r25, 0xFD	; 253
     d76:	91 83       	std	Z+1, r25	; 0x01
     d78:	80 83       	st	Z, r24
	for (int i = 0; i < seconds; i++) {
     d7a:	1a 82       	std	Y+2, r1	; 0x02
     d7c:	19 82       	std	Y+1, r1	; 0x01
     d7e:	89 81       	ldd	r24, Y+1	; 0x01
     d80:	9a 81       	ldd	r25, Y+2	; 0x02
     d82:	9c 01       	movw	r18, r24
     d84:	44 27       	eor	r20, r20
     d86:	37 fd       	sbrc	r19, 7
     d88:	40 95       	com	r20
     d8a:	54 2f       	mov	r21, r20
     d8c:	8c 81       	ldd	r24, Y+4	; 0x04
     d8e:	9d 81       	ldd	r25, Y+5	; 0x05
     d90:	ae 81       	ldd	r26, Y+6	; 0x06
     d92:	bf 81       	ldd	r27, Y+7	; 0x07
     d94:	28 17       	cp	r18, r24
     d96:	39 07       	cpc	r19, r25
     d98:	4a 07       	cpc	r20, r26
     d9a:	5b 07       	cpc	r21, r27
     d9c:	a8 f4       	brcc	.+42     	; 0xdc8 <Delay+0x7e>
		for (count = 0; count < 485; count++) {
     d9e:	1b 82       	std	Y+3, r1	; 0x03
			while (!(TIFR & (1 << OCF1A)));
     da0:	e8 e5       	ldi	r30, 0x58	; 88
     da2:	f0 e0       	ldi	r31, 0x00	; 0
     da4:	80 81       	ld	r24, Z
     da6:	88 2f       	mov	r24, r24
     da8:	90 e0       	ldi	r25, 0x00	; 0
     daa:	80 71       	andi	r24, 0x10	; 16
     dac:	90 70       	andi	r25, 0x00	; 0
     dae:	00 97       	sbiw	r24, 0x00	; 0
     db0:	b9 f3       	breq	.-18     	; 0xda0 <Delay+0x56>
			TIFR |= (1 << OCF1A);
     db2:	a8 e5       	ldi	r26, 0x58	; 88
     db4:	b0 e0       	ldi	r27, 0x00	; 0
     db6:	e8 e5       	ldi	r30, 0x58	; 88
     db8:	f0 e0       	ldi	r31, 0x00	; 0
     dba:	80 81       	ld	r24, Z
     dbc:	80 61       	ori	r24, 0x10	; 16
     dbe:	8c 93       	st	X, r24
void Delay(uint32 seconds) {
	uint8 count;
	TCNT1 = 0;
	OCR1A = 65000;
	for (int i = 0; i < seconds; i++) {
		for (count = 0; count < 485; count++) {
     dc0:	8b 81       	ldd	r24, Y+3	; 0x03
     dc2:	8f 5f       	subi	r24, 0xFF	; 255
     dc4:	8b 83       	std	Y+3, r24	; 0x03
     dc6:	ec cf       	rjmp	.-40     	; 0xda0 <Delay+0x56>
			while (!(TIFR & (1 << OCF1A)));
			TIFR |= (1 << OCF1A);
		}
	}
}
     dc8:	27 96       	adiw	r28, 0x07	; 7
     dca:	0f b6       	in	r0, 0x3f	; 63
     dcc:	f8 94       	cli
     dce:	de bf       	out	0x3e, r29	; 62
     dd0:	0f be       	out	0x3f, r0	; 63
     dd2:	cd bf       	out	0x3d, r28	; 61
     dd4:	cf 91       	pop	r28
     dd6:	df 91       	pop	r29
     dd8:	08 95       	ret

00000dda <Timer1_setCallBack>:

void Timer1_setCallBack(void (*a_ptr)(void)) {
     dda:	df 93       	push	r29
     ddc:	cf 93       	push	r28
     dde:	00 d0       	rcall	.+0      	; 0xde0 <Timer1_setCallBack+0x6>
     de0:	cd b7       	in	r28, 0x3d	; 61
     de2:	de b7       	in	r29, 0x3e	; 62
     de4:	9a 83       	std	Y+2, r25	; 0x02
     de6:	89 83       	std	Y+1, r24	; 0x01
	g_callBackPtr = a_ptr;
     de8:	89 81       	ldd	r24, Y+1	; 0x01
     dea:	9a 81       	ldd	r25, Y+2	; 0x02
     dec:	90 93 7b 00 	sts	0x007B, r25
     df0:	80 93 7a 00 	sts	0x007A, r24
}
     df4:	0f 90       	pop	r0
     df6:	0f 90       	pop	r0
     df8:	cf 91       	pop	r28
     dfa:	df 91       	pop	r29
     dfc:	08 95       	ret

00000dfe <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
     dfe:	df 93       	push	r29
     e00:	cf 93       	push	r28
     e02:	00 d0       	rcall	.+0      	; 0xe04 <GPIO_setupPinDirection+0x6>
     e04:	00 d0       	rcall	.+0      	; 0xe06 <GPIO_setupPinDirection+0x8>
     e06:	0f 92       	push	r0
     e08:	cd b7       	in	r28, 0x3d	; 61
     e0a:	de b7       	in	r29, 0x3e	; 62
     e0c:	89 83       	std	Y+1, r24	; 0x01
     e0e:	6a 83       	std	Y+2, r22	; 0x02
     e10:	4b 83       	std	Y+3, r20	; 0x03
	if((port_num >= NUM_OF_PORTS)||(pin_num >= NUM_OF_PINS_PER_PORT))
     e12:	89 81       	ldd	r24, Y+1	; 0x01
     e14:	84 30       	cpi	r24, 0x04	; 4
     e16:	08 f0       	brcs	.+2      	; 0xe1a <GPIO_setupPinDirection+0x1c>
     e18:	d5 c0       	rjmp	.+426    	; 0xfc4 <GPIO_setupPinDirection+0x1c6>
     e1a:	8a 81       	ldd	r24, Y+2	; 0x02
     e1c:	88 30       	cpi	r24, 0x08	; 8
     e1e:	08 f0       	brcs	.+2      	; 0xe22 <GPIO_setupPinDirection+0x24>
     e20:	d1 c0       	rjmp	.+418    	; 0xfc4 <GPIO_setupPinDirection+0x1c6>
	{
		/* nothing */
	}
	else
	{
		switch(port_num)
     e22:	89 81       	ldd	r24, Y+1	; 0x01
     e24:	28 2f       	mov	r18, r24
     e26:	30 e0       	ldi	r19, 0x00	; 0
     e28:	3d 83       	std	Y+5, r19	; 0x05
     e2a:	2c 83       	std	Y+4, r18	; 0x04
     e2c:	8c 81       	ldd	r24, Y+4	; 0x04
     e2e:	9d 81       	ldd	r25, Y+5	; 0x05
     e30:	81 30       	cpi	r24, 0x01	; 1
     e32:	91 05       	cpc	r25, r1
     e34:	09 f4       	brne	.+2      	; 0xe38 <GPIO_setupPinDirection+0x3a>
     e36:	43 c0       	rjmp	.+134    	; 0xebe <GPIO_setupPinDirection+0xc0>
     e38:	2c 81       	ldd	r18, Y+4	; 0x04
     e3a:	3d 81       	ldd	r19, Y+5	; 0x05
     e3c:	22 30       	cpi	r18, 0x02	; 2
     e3e:	31 05       	cpc	r19, r1
     e40:	2c f4       	brge	.+10     	; 0xe4c <GPIO_setupPinDirection+0x4e>
     e42:	8c 81       	ldd	r24, Y+4	; 0x04
     e44:	9d 81       	ldd	r25, Y+5	; 0x05
     e46:	00 97       	sbiw	r24, 0x00	; 0
     e48:	71 f0       	breq	.+28     	; 0xe66 <GPIO_setupPinDirection+0x68>
     e4a:	bc c0       	rjmp	.+376    	; 0xfc4 <GPIO_setupPinDirection+0x1c6>
     e4c:	2c 81       	ldd	r18, Y+4	; 0x04
     e4e:	3d 81       	ldd	r19, Y+5	; 0x05
     e50:	22 30       	cpi	r18, 0x02	; 2
     e52:	31 05       	cpc	r19, r1
     e54:	09 f4       	brne	.+2      	; 0xe58 <GPIO_setupPinDirection+0x5a>
     e56:	5f c0       	rjmp	.+190    	; 0xf16 <GPIO_setupPinDirection+0x118>
     e58:	8c 81       	ldd	r24, Y+4	; 0x04
     e5a:	9d 81       	ldd	r25, Y+5	; 0x05
     e5c:	83 30       	cpi	r24, 0x03	; 3
     e5e:	91 05       	cpc	r25, r1
     e60:	09 f4       	brne	.+2      	; 0xe64 <GPIO_setupPinDirection+0x66>
     e62:	85 c0       	rjmp	.+266    	; 0xf6e <GPIO_setupPinDirection+0x170>
     e64:	af c0       	rjmp	.+350    	; 0xfc4 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
     e66:	8b 81       	ldd	r24, Y+3	; 0x03
     e68:	81 30       	cpi	r24, 0x01	; 1
     e6a:	a1 f4       	brne	.+40     	; 0xe94 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
     e6c:	aa e3       	ldi	r26, 0x3A	; 58
     e6e:	b0 e0       	ldi	r27, 0x00	; 0
     e70:	ea e3       	ldi	r30, 0x3A	; 58
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	80 81       	ld	r24, Z
     e76:	48 2f       	mov	r20, r24
     e78:	8a 81       	ldd	r24, Y+2	; 0x02
     e7a:	28 2f       	mov	r18, r24
     e7c:	30 e0       	ldi	r19, 0x00	; 0
     e7e:	81 e0       	ldi	r24, 0x01	; 1
     e80:	90 e0       	ldi	r25, 0x00	; 0
     e82:	02 2e       	mov	r0, r18
     e84:	02 c0       	rjmp	.+4      	; 0xe8a <GPIO_setupPinDirection+0x8c>
     e86:	88 0f       	add	r24, r24
     e88:	99 1f       	adc	r25, r25
     e8a:	0a 94       	dec	r0
     e8c:	e2 f7       	brpl	.-8      	; 0xe86 <GPIO_setupPinDirection+0x88>
     e8e:	84 2b       	or	r24, r20
     e90:	8c 93       	st	X, r24
     e92:	98 c0       	rjmp	.+304    	; 0xfc4 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
     e94:	aa e3       	ldi	r26, 0x3A	; 58
     e96:	b0 e0       	ldi	r27, 0x00	; 0
     e98:	ea e3       	ldi	r30, 0x3A	; 58
     e9a:	f0 e0       	ldi	r31, 0x00	; 0
     e9c:	80 81       	ld	r24, Z
     e9e:	48 2f       	mov	r20, r24
     ea0:	8a 81       	ldd	r24, Y+2	; 0x02
     ea2:	28 2f       	mov	r18, r24
     ea4:	30 e0       	ldi	r19, 0x00	; 0
     ea6:	81 e0       	ldi	r24, 0x01	; 1
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	02 2e       	mov	r0, r18
     eac:	02 c0       	rjmp	.+4      	; 0xeb2 <GPIO_setupPinDirection+0xb4>
     eae:	88 0f       	add	r24, r24
     eb0:	99 1f       	adc	r25, r25
     eb2:	0a 94       	dec	r0
     eb4:	e2 f7       	brpl	.-8      	; 0xeae <GPIO_setupPinDirection+0xb0>
     eb6:	80 95       	com	r24
     eb8:	84 23       	and	r24, r20
     eba:	8c 93       	st	X, r24
     ebc:	83 c0       	rjmp	.+262    	; 0xfc4 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
     ebe:	8b 81       	ldd	r24, Y+3	; 0x03
     ec0:	81 30       	cpi	r24, 0x01	; 1
     ec2:	a1 f4       	brne	.+40     	; 0xeec <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
     ec4:	a7 e3       	ldi	r26, 0x37	; 55
     ec6:	b0 e0       	ldi	r27, 0x00	; 0
     ec8:	e7 e3       	ldi	r30, 0x37	; 55
     eca:	f0 e0       	ldi	r31, 0x00	; 0
     ecc:	80 81       	ld	r24, Z
     ece:	48 2f       	mov	r20, r24
     ed0:	8a 81       	ldd	r24, Y+2	; 0x02
     ed2:	28 2f       	mov	r18, r24
     ed4:	30 e0       	ldi	r19, 0x00	; 0
     ed6:	81 e0       	ldi	r24, 0x01	; 1
     ed8:	90 e0       	ldi	r25, 0x00	; 0
     eda:	02 2e       	mov	r0, r18
     edc:	02 c0       	rjmp	.+4      	; 0xee2 <GPIO_setupPinDirection+0xe4>
     ede:	88 0f       	add	r24, r24
     ee0:	99 1f       	adc	r25, r25
     ee2:	0a 94       	dec	r0
     ee4:	e2 f7       	brpl	.-8      	; 0xede <GPIO_setupPinDirection+0xe0>
     ee6:	84 2b       	or	r24, r20
     ee8:	8c 93       	st	X, r24
     eea:	6c c0       	rjmp	.+216    	; 0xfc4 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
     eec:	a7 e3       	ldi	r26, 0x37	; 55
     eee:	b0 e0       	ldi	r27, 0x00	; 0
     ef0:	e7 e3       	ldi	r30, 0x37	; 55
     ef2:	f0 e0       	ldi	r31, 0x00	; 0
     ef4:	80 81       	ld	r24, Z
     ef6:	48 2f       	mov	r20, r24
     ef8:	8a 81       	ldd	r24, Y+2	; 0x02
     efa:	28 2f       	mov	r18, r24
     efc:	30 e0       	ldi	r19, 0x00	; 0
     efe:	81 e0       	ldi	r24, 0x01	; 1
     f00:	90 e0       	ldi	r25, 0x00	; 0
     f02:	02 2e       	mov	r0, r18
     f04:	02 c0       	rjmp	.+4      	; 0xf0a <GPIO_setupPinDirection+0x10c>
     f06:	88 0f       	add	r24, r24
     f08:	99 1f       	adc	r25, r25
     f0a:	0a 94       	dec	r0
     f0c:	e2 f7       	brpl	.-8      	; 0xf06 <GPIO_setupPinDirection+0x108>
     f0e:	80 95       	com	r24
     f10:	84 23       	and	r24, r20
     f12:	8c 93       	st	X, r24
     f14:	57 c0       	rjmp	.+174    	; 0xfc4 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
     f16:	8b 81       	ldd	r24, Y+3	; 0x03
     f18:	81 30       	cpi	r24, 0x01	; 1
     f1a:	a1 f4       	brne	.+40     	; 0xf44 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
     f1c:	a4 e3       	ldi	r26, 0x34	; 52
     f1e:	b0 e0       	ldi	r27, 0x00	; 0
     f20:	e4 e3       	ldi	r30, 0x34	; 52
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	80 81       	ld	r24, Z
     f26:	48 2f       	mov	r20, r24
     f28:	8a 81       	ldd	r24, Y+2	; 0x02
     f2a:	28 2f       	mov	r18, r24
     f2c:	30 e0       	ldi	r19, 0x00	; 0
     f2e:	81 e0       	ldi	r24, 0x01	; 1
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	02 2e       	mov	r0, r18
     f34:	02 c0       	rjmp	.+4      	; 0xf3a <GPIO_setupPinDirection+0x13c>
     f36:	88 0f       	add	r24, r24
     f38:	99 1f       	adc	r25, r25
     f3a:	0a 94       	dec	r0
     f3c:	e2 f7       	brpl	.-8      	; 0xf36 <GPIO_setupPinDirection+0x138>
     f3e:	84 2b       	or	r24, r20
     f40:	8c 93       	st	X, r24
     f42:	40 c0       	rjmp	.+128    	; 0xfc4 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
     f44:	a4 e3       	ldi	r26, 0x34	; 52
     f46:	b0 e0       	ldi	r27, 0x00	; 0
     f48:	e4 e3       	ldi	r30, 0x34	; 52
     f4a:	f0 e0       	ldi	r31, 0x00	; 0
     f4c:	80 81       	ld	r24, Z
     f4e:	48 2f       	mov	r20, r24
     f50:	8a 81       	ldd	r24, Y+2	; 0x02
     f52:	28 2f       	mov	r18, r24
     f54:	30 e0       	ldi	r19, 0x00	; 0
     f56:	81 e0       	ldi	r24, 0x01	; 1
     f58:	90 e0       	ldi	r25, 0x00	; 0
     f5a:	02 2e       	mov	r0, r18
     f5c:	02 c0       	rjmp	.+4      	; 0xf62 <GPIO_setupPinDirection+0x164>
     f5e:	88 0f       	add	r24, r24
     f60:	99 1f       	adc	r25, r25
     f62:	0a 94       	dec	r0
     f64:	e2 f7       	brpl	.-8      	; 0xf5e <GPIO_setupPinDirection+0x160>
     f66:	80 95       	com	r24
     f68:	84 23       	and	r24, r20
     f6a:	8c 93       	st	X, r24
     f6c:	2b c0       	rjmp	.+86     	; 0xfc4 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
     f6e:	8b 81       	ldd	r24, Y+3	; 0x03
     f70:	81 30       	cpi	r24, 0x01	; 1
     f72:	a1 f4       	brne	.+40     	; 0xf9c <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
     f74:	a1 e3       	ldi	r26, 0x31	; 49
     f76:	b0 e0       	ldi	r27, 0x00	; 0
     f78:	e1 e3       	ldi	r30, 0x31	; 49
     f7a:	f0 e0       	ldi	r31, 0x00	; 0
     f7c:	80 81       	ld	r24, Z
     f7e:	48 2f       	mov	r20, r24
     f80:	8a 81       	ldd	r24, Y+2	; 0x02
     f82:	28 2f       	mov	r18, r24
     f84:	30 e0       	ldi	r19, 0x00	; 0
     f86:	81 e0       	ldi	r24, 0x01	; 1
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	02 2e       	mov	r0, r18
     f8c:	02 c0       	rjmp	.+4      	; 0xf92 <GPIO_setupPinDirection+0x194>
     f8e:	88 0f       	add	r24, r24
     f90:	99 1f       	adc	r25, r25
     f92:	0a 94       	dec	r0
     f94:	e2 f7       	brpl	.-8      	; 0xf8e <GPIO_setupPinDirection+0x190>
     f96:	84 2b       	or	r24, r20
     f98:	8c 93       	st	X, r24
     f9a:	14 c0       	rjmp	.+40     	; 0xfc4 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
     f9c:	a1 e3       	ldi	r26, 0x31	; 49
     f9e:	b0 e0       	ldi	r27, 0x00	; 0
     fa0:	e1 e3       	ldi	r30, 0x31	; 49
     fa2:	f0 e0       	ldi	r31, 0x00	; 0
     fa4:	80 81       	ld	r24, Z
     fa6:	48 2f       	mov	r20, r24
     fa8:	8a 81       	ldd	r24, Y+2	; 0x02
     faa:	28 2f       	mov	r18, r24
     fac:	30 e0       	ldi	r19, 0x00	; 0
     fae:	81 e0       	ldi	r24, 0x01	; 1
     fb0:	90 e0       	ldi	r25, 0x00	; 0
     fb2:	02 2e       	mov	r0, r18
     fb4:	02 c0       	rjmp	.+4      	; 0xfba <GPIO_setupPinDirection+0x1bc>
     fb6:	88 0f       	add	r24, r24
     fb8:	99 1f       	adc	r25, r25
     fba:	0a 94       	dec	r0
     fbc:	e2 f7       	brpl	.-8      	; 0xfb6 <GPIO_setupPinDirection+0x1b8>
     fbe:	80 95       	com	r24
     fc0:	84 23       	and	r24, r20
     fc2:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
     fc4:	0f 90       	pop	r0
     fc6:	0f 90       	pop	r0
     fc8:	0f 90       	pop	r0
     fca:	0f 90       	pop	r0
     fcc:	0f 90       	pop	r0
     fce:	cf 91       	pop	r28
     fd0:	df 91       	pop	r29
     fd2:	08 95       	ret

00000fd4 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
     fd4:	df 93       	push	r29
     fd6:	cf 93       	push	r28
     fd8:	00 d0       	rcall	.+0      	; 0xfda <GPIO_writePin+0x6>
     fda:	00 d0       	rcall	.+0      	; 0xfdc <GPIO_writePin+0x8>
     fdc:	0f 92       	push	r0
     fde:	cd b7       	in	r28, 0x3d	; 61
     fe0:	de b7       	in	r29, 0x3e	; 62
     fe2:	89 83       	std	Y+1, r24	; 0x01
     fe4:	6a 83       	std	Y+2, r22	; 0x02
     fe6:	4b 83       	std	Y+3, r20	; 0x03
	if((port_num >= NUM_OF_PORTS) || (pin_num >= NUM_OF_PINS_PER_PORT))
     fe8:	89 81       	ldd	r24, Y+1	; 0x01
     fea:	84 30       	cpi	r24, 0x04	; 4
     fec:	08 f0       	brcs	.+2      	; 0xff0 <GPIO_writePin+0x1c>
     fee:	d5 c0       	rjmp	.+426    	; 0x119a <GPIO_writePin+0x1c6>
     ff0:	8a 81       	ldd	r24, Y+2	; 0x02
     ff2:	88 30       	cpi	r24, 0x08	; 8
     ff4:	08 f0       	brcs	.+2      	; 0xff8 <GPIO_writePin+0x24>
     ff6:	d1 c0       	rjmp	.+418    	; 0x119a <GPIO_writePin+0x1c6>
	{
		/* nothing */
	}
	else
	{
		switch(port_num)
     ff8:	89 81       	ldd	r24, Y+1	; 0x01
     ffa:	28 2f       	mov	r18, r24
     ffc:	30 e0       	ldi	r19, 0x00	; 0
     ffe:	3d 83       	std	Y+5, r19	; 0x05
    1000:	2c 83       	std	Y+4, r18	; 0x04
    1002:	8c 81       	ldd	r24, Y+4	; 0x04
    1004:	9d 81       	ldd	r25, Y+5	; 0x05
    1006:	81 30       	cpi	r24, 0x01	; 1
    1008:	91 05       	cpc	r25, r1
    100a:	09 f4       	brne	.+2      	; 0x100e <GPIO_writePin+0x3a>
    100c:	43 c0       	rjmp	.+134    	; 0x1094 <GPIO_writePin+0xc0>
    100e:	2c 81       	ldd	r18, Y+4	; 0x04
    1010:	3d 81       	ldd	r19, Y+5	; 0x05
    1012:	22 30       	cpi	r18, 0x02	; 2
    1014:	31 05       	cpc	r19, r1
    1016:	2c f4       	brge	.+10     	; 0x1022 <GPIO_writePin+0x4e>
    1018:	8c 81       	ldd	r24, Y+4	; 0x04
    101a:	9d 81       	ldd	r25, Y+5	; 0x05
    101c:	00 97       	sbiw	r24, 0x00	; 0
    101e:	71 f0       	breq	.+28     	; 0x103c <GPIO_writePin+0x68>
    1020:	bc c0       	rjmp	.+376    	; 0x119a <GPIO_writePin+0x1c6>
    1022:	2c 81       	ldd	r18, Y+4	; 0x04
    1024:	3d 81       	ldd	r19, Y+5	; 0x05
    1026:	22 30       	cpi	r18, 0x02	; 2
    1028:	31 05       	cpc	r19, r1
    102a:	09 f4       	brne	.+2      	; 0x102e <GPIO_writePin+0x5a>
    102c:	5f c0       	rjmp	.+190    	; 0x10ec <GPIO_writePin+0x118>
    102e:	8c 81       	ldd	r24, Y+4	; 0x04
    1030:	9d 81       	ldd	r25, Y+5	; 0x05
    1032:	83 30       	cpi	r24, 0x03	; 3
    1034:	91 05       	cpc	r25, r1
    1036:	09 f4       	brne	.+2      	; 0x103a <GPIO_writePin+0x66>
    1038:	85 c0       	rjmp	.+266    	; 0x1144 <GPIO_writePin+0x170>
    103a:	af c0       	rjmp	.+350    	; 0x119a <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    103c:	8b 81       	ldd	r24, Y+3	; 0x03
    103e:	81 30       	cpi	r24, 0x01	; 1
    1040:	a1 f4       	brne	.+40     	; 0x106a <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1042:	ab e3       	ldi	r26, 0x3B	; 59
    1044:	b0 e0       	ldi	r27, 0x00	; 0
    1046:	eb e3       	ldi	r30, 0x3B	; 59
    1048:	f0 e0       	ldi	r31, 0x00	; 0
    104a:	80 81       	ld	r24, Z
    104c:	48 2f       	mov	r20, r24
    104e:	8a 81       	ldd	r24, Y+2	; 0x02
    1050:	28 2f       	mov	r18, r24
    1052:	30 e0       	ldi	r19, 0x00	; 0
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	90 e0       	ldi	r25, 0x00	; 0
    1058:	02 2e       	mov	r0, r18
    105a:	02 c0       	rjmp	.+4      	; 0x1060 <GPIO_writePin+0x8c>
    105c:	88 0f       	add	r24, r24
    105e:	99 1f       	adc	r25, r25
    1060:	0a 94       	dec	r0
    1062:	e2 f7       	brpl	.-8      	; 0x105c <GPIO_writePin+0x88>
    1064:	84 2b       	or	r24, r20
    1066:	8c 93       	st	X, r24
    1068:	98 c0       	rjmp	.+304    	; 0x119a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    106a:	ab e3       	ldi	r26, 0x3B	; 59
    106c:	b0 e0       	ldi	r27, 0x00	; 0
    106e:	eb e3       	ldi	r30, 0x3B	; 59
    1070:	f0 e0       	ldi	r31, 0x00	; 0
    1072:	80 81       	ld	r24, Z
    1074:	48 2f       	mov	r20, r24
    1076:	8a 81       	ldd	r24, Y+2	; 0x02
    1078:	28 2f       	mov	r18, r24
    107a:	30 e0       	ldi	r19, 0x00	; 0
    107c:	81 e0       	ldi	r24, 0x01	; 1
    107e:	90 e0       	ldi	r25, 0x00	; 0
    1080:	02 2e       	mov	r0, r18
    1082:	02 c0       	rjmp	.+4      	; 0x1088 <GPIO_writePin+0xb4>
    1084:	88 0f       	add	r24, r24
    1086:	99 1f       	adc	r25, r25
    1088:	0a 94       	dec	r0
    108a:	e2 f7       	brpl	.-8      	; 0x1084 <GPIO_writePin+0xb0>
    108c:	80 95       	com	r24
    108e:	84 23       	and	r24, r20
    1090:	8c 93       	st	X, r24
    1092:	83 c0       	rjmp	.+262    	; 0x119a <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1094:	8b 81       	ldd	r24, Y+3	; 0x03
    1096:	81 30       	cpi	r24, 0x01	; 1
    1098:	a1 f4       	brne	.+40     	; 0x10c2 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    109a:	a8 e3       	ldi	r26, 0x38	; 56
    109c:	b0 e0       	ldi	r27, 0x00	; 0
    109e:	e8 e3       	ldi	r30, 0x38	; 56
    10a0:	f0 e0       	ldi	r31, 0x00	; 0
    10a2:	80 81       	ld	r24, Z
    10a4:	48 2f       	mov	r20, r24
    10a6:	8a 81       	ldd	r24, Y+2	; 0x02
    10a8:	28 2f       	mov	r18, r24
    10aa:	30 e0       	ldi	r19, 0x00	; 0
    10ac:	81 e0       	ldi	r24, 0x01	; 1
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	02 2e       	mov	r0, r18
    10b2:	02 c0       	rjmp	.+4      	; 0x10b8 <GPIO_writePin+0xe4>
    10b4:	88 0f       	add	r24, r24
    10b6:	99 1f       	adc	r25, r25
    10b8:	0a 94       	dec	r0
    10ba:	e2 f7       	brpl	.-8      	; 0x10b4 <GPIO_writePin+0xe0>
    10bc:	84 2b       	or	r24, r20
    10be:	8c 93       	st	X, r24
    10c0:	6c c0       	rjmp	.+216    	; 0x119a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    10c2:	a8 e3       	ldi	r26, 0x38	; 56
    10c4:	b0 e0       	ldi	r27, 0x00	; 0
    10c6:	e8 e3       	ldi	r30, 0x38	; 56
    10c8:	f0 e0       	ldi	r31, 0x00	; 0
    10ca:	80 81       	ld	r24, Z
    10cc:	48 2f       	mov	r20, r24
    10ce:	8a 81       	ldd	r24, Y+2	; 0x02
    10d0:	28 2f       	mov	r18, r24
    10d2:	30 e0       	ldi	r19, 0x00	; 0
    10d4:	81 e0       	ldi	r24, 0x01	; 1
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	02 2e       	mov	r0, r18
    10da:	02 c0       	rjmp	.+4      	; 0x10e0 <GPIO_writePin+0x10c>
    10dc:	88 0f       	add	r24, r24
    10de:	99 1f       	adc	r25, r25
    10e0:	0a 94       	dec	r0
    10e2:	e2 f7       	brpl	.-8      	; 0x10dc <GPIO_writePin+0x108>
    10e4:	80 95       	com	r24
    10e6:	84 23       	and	r24, r20
    10e8:	8c 93       	st	X, r24
    10ea:	57 c0       	rjmp	.+174    	; 0x119a <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    10ec:	8b 81       	ldd	r24, Y+3	; 0x03
    10ee:	81 30       	cpi	r24, 0x01	; 1
    10f0:	a1 f4       	brne	.+40     	; 0x111a <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    10f2:	a5 e3       	ldi	r26, 0x35	; 53
    10f4:	b0 e0       	ldi	r27, 0x00	; 0
    10f6:	e5 e3       	ldi	r30, 0x35	; 53
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	80 81       	ld	r24, Z
    10fc:	48 2f       	mov	r20, r24
    10fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1100:	28 2f       	mov	r18, r24
    1102:	30 e0       	ldi	r19, 0x00	; 0
    1104:	81 e0       	ldi	r24, 0x01	; 1
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	02 2e       	mov	r0, r18
    110a:	02 c0       	rjmp	.+4      	; 0x1110 <GPIO_writePin+0x13c>
    110c:	88 0f       	add	r24, r24
    110e:	99 1f       	adc	r25, r25
    1110:	0a 94       	dec	r0
    1112:	e2 f7       	brpl	.-8      	; 0x110c <GPIO_writePin+0x138>
    1114:	84 2b       	or	r24, r20
    1116:	8c 93       	st	X, r24
    1118:	40 c0       	rjmp	.+128    	; 0x119a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    111a:	a5 e3       	ldi	r26, 0x35	; 53
    111c:	b0 e0       	ldi	r27, 0x00	; 0
    111e:	e5 e3       	ldi	r30, 0x35	; 53
    1120:	f0 e0       	ldi	r31, 0x00	; 0
    1122:	80 81       	ld	r24, Z
    1124:	48 2f       	mov	r20, r24
    1126:	8a 81       	ldd	r24, Y+2	; 0x02
    1128:	28 2f       	mov	r18, r24
    112a:	30 e0       	ldi	r19, 0x00	; 0
    112c:	81 e0       	ldi	r24, 0x01	; 1
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	02 2e       	mov	r0, r18
    1132:	02 c0       	rjmp	.+4      	; 0x1138 <GPIO_writePin+0x164>
    1134:	88 0f       	add	r24, r24
    1136:	99 1f       	adc	r25, r25
    1138:	0a 94       	dec	r0
    113a:	e2 f7       	brpl	.-8      	; 0x1134 <GPIO_writePin+0x160>
    113c:	80 95       	com	r24
    113e:	84 23       	and	r24, r20
    1140:	8c 93       	st	X, r24
    1142:	2b c0       	rjmp	.+86     	; 0x119a <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1144:	8b 81       	ldd	r24, Y+3	; 0x03
    1146:	81 30       	cpi	r24, 0x01	; 1
    1148:	a1 f4       	brne	.+40     	; 0x1172 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    114a:	a2 e3       	ldi	r26, 0x32	; 50
    114c:	b0 e0       	ldi	r27, 0x00	; 0
    114e:	e2 e3       	ldi	r30, 0x32	; 50
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	48 2f       	mov	r20, r24
    1156:	8a 81       	ldd	r24, Y+2	; 0x02
    1158:	28 2f       	mov	r18, r24
    115a:	30 e0       	ldi	r19, 0x00	; 0
    115c:	81 e0       	ldi	r24, 0x01	; 1
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	02 2e       	mov	r0, r18
    1162:	02 c0       	rjmp	.+4      	; 0x1168 <GPIO_writePin+0x194>
    1164:	88 0f       	add	r24, r24
    1166:	99 1f       	adc	r25, r25
    1168:	0a 94       	dec	r0
    116a:	e2 f7       	brpl	.-8      	; 0x1164 <GPIO_writePin+0x190>
    116c:	84 2b       	or	r24, r20
    116e:	8c 93       	st	X, r24
    1170:	14 c0       	rjmp	.+40     	; 0x119a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1172:	a2 e3       	ldi	r26, 0x32	; 50
    1174:	b0 e0       	ldi	r27, 0x00	; 0
    1176:	e2 e3       	ldi	r30, 0x32	; 50
    1178:	f0 e0       	ldi	r31, 0x00	; 0
    117a:	80 81       	ld	r24, Z
    117c:	48 2f       	mov	r20, r24
    117e:	8a 81       	ldd	r24, Y+2	; 0x02
    1180:	28 2f       	mov	r18, r24
    1182:	30 e0       	ldi	r19, 0x00	; 0
    1184:	81 e0       	ldi	r24, 0x01	; 1
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	02 2e       	mov	r0, r18
    118a:	02 c0       	rjmp	.+4      	; 0x1190 <GPIO_writePin+0x1bc>
    118c:	88 0f       	add	r24, r24
    118e:	99 1f       	adc	r25, r25
    1190:	0a 94       	dec	r0
    1192:	e2 f7       	brpl	.-8      	; 0x118c <GPIO_writePin+0x1b8>
    1194:	80 95       	com	r24
    1196:	84 23       	and	r24, r20
    1198:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    119a:	0f 90       	pop	r0
    119c:	0f 90       	pop	r0
    119e:	0f 90       	pop	r0
    11a0:	0f 90       	pop	r0
    11a2:	0f 90       	pop	r0
    11a4:	cf 91       	pop	r28
    11a6:	df 91       	pop	r29
    11a8:	08 95       	ret

000011aa <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    11aa:	df 93       	push	r29
    11ac:	cf 93       	push	r28
    11ae:	00 d0       	rcall	.+0      	; 0x11b0 <GPIO_readPin+0x6>
    11b0:	00 d0       	rcall	.+0      	; 0x11b2 <GPIO_readPin+0x8>
    11b2:	0f 92       	push	r0
    11b4:	cd b7       	in	r28, 0x3d	; 61
    11b6:	de b7       	in	r29, 0x3e	; 62
    11b8:	8a 83       	std	Y+2, r24	; 0x02
    11ba:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    11bc:	19 82       	std	Y+1, r1	; 0x01
	if((port_num >= NUM_OF_PORTS)||(pin_num >= NUM_OF_PINS_PER_PORT))
    11be:	8a 81       	ldd	r24, Y+2	; 0x02
    11c0:	84 30       	cpi	r24, 0x04	; 4
    11c2:	08 f0       	brcs	.+2      	; 0x11c6 <GPIO_readPin+0x1c>
    11c4:	84 c0       	rjmp	.+264    	; 0x12ce <GPIO_readPin+0x124>
    11c6:	8b 81       	ldd	r24, Y+3	; 0x03
    11c8:	88 30       	cpi	r24, 0x08	; 8
    11ca:	08 f0       	brcs	.+2      	; 0x11ce <GPIO_readPin+0x24>
    11cc:	80 c0       	rjmp	.+256    	; 0x12ce <GPIO_readPin+0x124>
	{
		/* nothing */
	}
	else
	{
		switch(port_num)
    11ce:	8a 81       	ldd	r24, Y+2	; 0x02
    11d0:	28 2f       	mov	r18, r24
    11d2:	30 e0       	ldi	r19, 0x00	; 0
    11d4:	3d 83       	std	Y+5, r19	; 0x05
    11d6:	2c 83       	std	Y+4, r18	; 0x04
    11d8:	4c 81       	ldd	r20, Y+4	; 0x04
    11da:	5d 81       	ldd	r21, Y+5	; 0x05
    11dc:	41 30       	cpi	r20, 0x01	; 1
    11de:	51 05       	cpc	r21, r1
    11e0:	79 f1       	breq	.+94     	; 0x1240 <GPIO_readPin+0x96>
    11e2:	8c 81       	ldd	r24, Y+4	; 0x04
    11e4:	9d 81       	ldd	r25, Y+5	; 0x05
    11e6:	82 30       	cpi	r24, 0x02	; 2
    11e8:	91 05       	cpc	r25, r1
    11ea:	34 f4       	brge	.+12     	; 0x11f8 <GPIO_readPin+0x4e>
    11ec:	2c 81       	ldd	r18, Y+4	; 0x04
    11ee:	3d 81       	ldd	r19, Y+5	; 0x05
    11f0:	21 15       	cp	r18, r1
    11f2:	31 05       	cpc	r19, r1
    11f4:	69 f0       	breq	.+26     	; 0x1210 <GPIO_readPin+0x66>
    11f6:	6b c0       	rjmp	.+214    	; 0x12ce <GPIO_readPin+0x124>
    11f8:	4c 81       	ldd	r20, Y+4	; 0x04
    11fa:	5d 81       	ldd	r21, Y+5	; 0x05
    11fc:	42 30       	cpi	r20, 0x02	; 2
    11fe:	51 05       	cpc	r21, r1
    1200:	b9 f1       	breq	.+110    	; 0x1270 <GPIO_readPin+0xc6>
    1202:	8c 81       	ldd	r24, Y+4	; 0x04
    1204:	9d 81       	ldd	r25, Y+5	; 0x05
    1206:	83 30       	cpi	r24, 0x03	; 3
    1208:	91 05       	cpc	r25, r1
    120a:	09 f4       	brne	.+2      	; 0x120e <GPIO_readPin+0x64>
    120c:	49 c0       	rjmp	.+146    	; 0x12a0 <GPIO_readPin+0xf6>
    120e:	5f c0       	rjmp	.+190    	; 0x12ce <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1210:	e9 e3       	ldi	r30, 0x39	; 57
    1212:	f0 e0       	ldi	r31, 0x00	; 0
    1214:	80 81       	ld	r24, Z
    1216:	28 2f       	mov	r18, r24
    1218:	30 e0       	ldi	r19, 0x00	; 0
    121a:	8b 81       	ldd	r24, Y+3	; 0x03
    121c:	88 2f       	mov	r24, r24
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	a9 01       	movw	r20, r18
    1222:	02 c0       	rjmp	.+4      	; 0x1228 <GPIO_readPin+0x7e>
    1224:	55 95       	asr	r21
    1226:	47 95       	ror	r20
    1228:	8a 95       	dec	r24
    122a:	e2 f7       	brpl	.-8      	; 0x1224 <GPIO_readPin+0x7a>
    122c:	ca 01       	movw	r24, r20
    122e:	81 70       	andi	r24, 0x01	; 1
    1230:	90 70       	andi	r25, 0x00	; 0
    1232:	88 23       	and	r24, r24
    1234:	19 f0       	breq	.+6      	; 0x123c <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1236:	81 e0       	ldi	r24, 0x01	; 1
    1238:	89 83       	std	Y+1, r24	; 0x01
    123a:	49 c0       	rjmp	.+146    	; 0x12ce <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    123c:	19 82       	std	Y+1, r1	; 0x01
    123e:	47 c0       	rjmp	.+142    	; 0x12ce <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1240:	e6 e3       	ldi	r30, 0x36	; 54
    1242:	f0 e0       	ldi	r31, 0x00	; 0
    1244:	80 81       	ld	r24, Z
    1246:	28 2f       	mov	r18, r24
    1248:	30 e0       	ldi	r19, 0x00	; 0
    124a:	8b 81       	ldd	r24, Y+3	; 0x03
    124c:	88 2f       	mov	r24, r24
    124e:	90 e0       	ldi	r25, 0x00	; 0
    1250:	a9 01       	movw	r20, r18
    1252:	02 c0       	rjmp	.+4      	; 0x1258 <GPIO_readPin+0xae>
    1254:	55 95       	asr	r21
    1256:	47 95       	ror	r20
    1258:	8a 95       	dec	r24
    125a:	e2 f7       	brpl	.-8      	; 0x1254 <GPIO_readPin+0xaa>
    125c:	ca 01       	movw	r24, r20
    125e:	81 70       	andi	r24, 0x01	; 1
    1260:	90 70       	andi	r25, 0x00	; 0
    1262:	88 23       	and	r24, r24
    1264:	19 f0       	breq	.+6      	; 0x126c <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1266:	81 e0       	ldi	r24, 0x01	; 1
    1268:	89 83       	std	Y+1, r24	; 0x01
    126a:	31 c0       	rjmp	.+98     	; 0x12ce <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    126c:	19 82       	std	Y+1, r1	; 0x01
    126e:	2f c0       	rjmp	.+94     	; 0x12ce <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1270:	e3 e3       	ldi	r30, 0x33	; 51
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	80 81       	ld	r24, Z
    1276:	28 2f       	mov	r18, r24
    1278:	30 e0       	ldi	r19, 0x00	; 0
    127a:	8b 81       	ldd	r24, Y+3	; 0x03
    127c:	88 2f       	mov	r24, r24
    127e:	90 e0       	ldi	r25, 0x00	; 0
    1280:	a9 01       	movw	r20, r18
    1282:	02 c0       	rjmp	.+4      	; 0x1288 <GPIO_readPin+0xde>
    1284:	55 95       	asr	r21
    1286:	47 95       	ror	r20
    1288:	8a 95       	dec	r24
    128a:	e2 f7       	brpl	.-8      	; 0x1284 <GPIO_readPin+0xda>
    128c:	ca 01       	movw	r24, r20
    128e:	81 70       	andi	r24, 0x01	; 1
    1290:	90 70       	andi	r25, 0x00	; 0
    1292:	88 23       	and	r24, r24
    1294:	19 f0       	breq	.+6      	; 0x129c <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1296:	81 e0       	ldi	r24, 0x01	; 1
    1298:	89 83       	std	Y+1, r24	; 0x01
    129a:	19 c0       	rjmp	.+50     	; 0x12ce <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    129c:	19 82       	std	Y+1, r1	; 0x01
    129e:	17 c0       	rjmp	.+46     	; 0x12ce <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    12a0:	e0 e3       	ldi	r30, 0x30	; 48
    12a2:	f0 e0       	ldi	r31, 0x00	; 0
    12a4:	80 81       	ld	r24, Z
    12a6:	28 2f       	mov	r18, r24
    12a8:	30 e0       	ldi	r19, 0x00	; 0
    12aa:	8b 81       	ldd	r24, Y+3	; 0x03
    12ac:	88 2f       	mov	r24, r24
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	a9 01       	movw	r20, r18
    12b2:	02 c0       	rjmp	.+4      	; 0x12b8 <GPIO_readPin+0x10e>
    12b4:	55 95       	asr	r21
    12b6:	47 95       	ror	r20
    12b8:	8a 95       	dec	r24
    12ba:	e2 f7       	brpl	.-8      	; 0x12b4 <GPIO_readPin+0x10a>
    12bc:	ca 01       	movw	r24, r20
    12be:	81 70       	andi	r24, 0x01	; 1
    12c0:	90 70       	andi	r25, 0x00	; 0
    12c2:	88 23       	and	r24, r24
    12c4:	19 f0       	breq	.+6      	; 0x12cc <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    12c6:	81 e0       	ldi	r24, 0x01	; 1
    12c8:	89 83       	std	Y+1, r24	; 0x01
    12ca:	01 c0       	rjmp	.+2      	; 0x12ce <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    12cc:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}
	return pin_value;
    12ce:	89 81       	ldd	r24, Y+1	; 0x01
}
    12d0:	0f 90       	pop	r0
    12d2:	0f 90       	pop	r0
    12d4:	0f 90       	pop	r0
    12d6:	0f 90       	pop	r0
    12d8:	0f 90       	pop	r0
    12da:	cf 91       	pop	r28
    12dc:	df 91       	pop	r29
    12de:	08 95       	ret

000012e0 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, uint8 direction)
{
    12e0:	df 93       	push	r29
    12e2:	cf 93       	push	r28
    12e4:	00 d0       	rcall	.+0      	; 0x12e6 <GPIO_setupPortDirection+0x6>
    12e6:	00 d0       	rcall	.+0      	; 0x12e8 <GPIO_setupPortDirection+0x8>
    12e8:	cd b7       	in	r28, 0x3d	; 61
    12ea:	de b7       	in	r29, 0x3e	; 62
    12ec:	89 83       	std	Y+1, r24	; 0x01
    12ee:	6a 83       	std	Y+2, r22	; 0x02
	if(port_num >= NUM_OF_PORTS)
    12f0:	89 81       	ldd	r24, Y+1	; 0x01
    12f2:	84 30       	cpi	r24, 0x04	; 4
    12f4:	90 f5       	brcc	.+100    	; 0x135a <GPIO_setupPortDirection+0x7a>
	{
		/* nothing */
	}
	else
	{
		switch(port_num)
    12f6:	89 81       	ldd	r24, Y+1	; 0x01
    12f8:	28 2f       	mov	r18, r24
    12fa:	30 e0       	ldi	r19, 0x00	; 0
    12fc:	3c 83       	std	Y+4, r19	; 0x04
    12fe:	2b 83       	std	Y+3, r18	; 0x03
    1300:	8b 81       	ldd	r24, Y+3	; 0x03
    1302:	9c 81       	ldd	r25, Y+4	; 0x04
    1304:	81 30       	cpi	r24, 0x01	; 1
    1306:	91 05       	cpc	r25, r1
    1308:	d1 f0       	breq	.+52     	; 0x133e <GPIO_setupPortDirection+0x5e>
    130a:	2b 81       	ldd	r18, Y+3	; 0x03
    130c:	3c 81       	ldd	r19, Y+4	; 0x04
    130e:	22 30       	cpi	r18, 0x02	; 2
    1310:	31 05       	cpc	r19, r1
    1312:	2c f4       	brge	.+10     	; 0x131e <GPIO_setupPortDirection+0x3e>
    1314:	8b 81       	ldd	r24, Y+3	; 0x03
    1316:	9c 81       	ldd	r25, Y+4	; 0x04
    1318:	00 97       	sbiw	r24, 0x00	; 0
    131a:	61 f0       	breq	.+24     	; 0x1334 <GPIO_setupPortDirection+0x54>
    131c:	1e c0       	rjmp	.+60     	; 0x135a <GPIO_setupPortDirection+0x7a>
    131e:	2b 81       	ldd	r18, Y+3	; 0x03
    1320:	3c 81       	ldd	r19, Y+4	; 0x04
    1322:	22 30       	cpi	r18, 0x02	; 2
    1324:	31 05       	cpc	r19, r1
    1326:	81 f0       	breq	.+32     	; 0x1348 <GPIO_setupPortDirection+0x68>
    1328:	8b 81       	ldd	r24, Y+3	; 0x03
    132a:	9c 81       	ldd	r25, Y+4	; 0x04
    132c:	83 30       	cpi	r24, 0x03	; 3
    132e:	91 05       	cpc	r25, r1
    1330:	81 f0       	breq	.+32     	; 0x1352 <GPIO_setupPortDirection+0x72>
    1332:	13 c0       	rjmp	.+38     	; 0x135a <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1334:	ea e3       	ldi	r30, 0x3A	; 58
    1336:	f0 e0       	ldi	r31, 0x00	; 0
    1338:	8a 81       	ldd	r24, Y+2	; 0x02
    133a:	80 83       	st	Z, r24
    133c:	0e c0       	rjmp	.+28     	; 0x135a <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    133e:	e7 e3       	ldi	r30, 0x37	; 55
    1340:	f0 e0       	ldi	r31, 0x00	; 0
    1342:	8a 81       	ldd	r24, Y+2	; 0x02
    1344:	80 83       	st	Z, r24
    1346:	09 c0       	rjmp	.+18     	; 0x135a <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1348:	e4 e3       	ldi	r30, 0x34	; 52
    134a:	f0 e0       	ldi	r31, 0x00	; 0
    134c:	8a 81       	ldd	r24, Y+2	; 0x02
    134e:	80 83       	st	Z, r24
    1350:	04 c0       	rjmp	.+8      	; 0x135a <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1352:	e1 e3       	ldi	r30, 0x31	; 49
    1354:	f0 e0       	ldi	r31, 0x00	; 0
    1356:	8a 81       	ldd	r24, Y+2	; 0x02
    1358:	80 83       	st	Z, r24
			break;
		}
	}
}
    135a:	0f 90       	pop	r0
    135c:	0f 90       	pop	r0
    135e:	0f 90       	pop	r0
    1360:	0f 90       	pop	r0
    1362:	cf 91       	pop	r28
    1364:	df 91       	pop	r29
    1366:	08 95       	ret

00001368 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1368:	df 93       	push	r29
    136a:	cf 93       	push	r28
    136c:	00 d0       	rcall	.+0      	; 0x136e <GPIO_writePort+0x6>
    136e:	00 d0       	rcall	.+0      	; 0x1370 <GPIO_writePort+0x8>
    1370:	cd b7       	in	r28, 0x3d	; 61
    1372:	de b7       	in	r29, 0x3e	; 62
    1374:	89 83       	std	Y+1, r24	; 0x01
    1376:	6a 83       	std	Y+2, r22	; 0x02
	if(port_num >= NUM_OF_PORTS)
    1378:	89 81       	ldd	r24, Y+1	; 0x01
    137a:	84 30       	cpi	r24, 0x04	; 4
    137c:	90 f5       	brcc	.+100    	; 0x13e2 <GPIO_writePort+0x7a>
	{
		/* nothing */
	}
	else
	{
		switch(port_num)
    137e:	89 81       	ldd	r24, Y+1	; 0x01
    1380:	28 2f       	mov	r18, r24
    1382:	30 e0       	ldi	r19, 0x00	; 0
    1384:	3c 83       	std	Y+4, r19	; 0x04
    1386:	2b 83       	std	Y+3, r18	; 0x03
    1388:	8b 81       	ldd	r24, Y+3	; 0x03
    138a:	9c 81       	ldd	r25, Y+4	; 0x04
    138c:	81 30       	cpi	r24, 0x01	; 1
    138e:	91 05       	cpc	r25, r1
    1390:	d1 f0       	breq	.+52     	; 0x13c6 <GPIO_writePort+0x5e>
    1392:	2b 81       	ldd	r18, Y+3	; 0x03
    1394:	3c 81       	ldd	r19, Y+4	; 0x04
    1396:	22 30       	cpi	r18, 0x02	; 2
    1398:	31 05       	cpc	r19, r1
    139a:	2c f4       	brge	.+10     	; 0x13a6 <GPIO_writePort+0x3e>
    139c:	8b 81       	ldd	r24, Y+3	; 0x03
    139e:	9c 81       	ldd	r25, Y+4	; 0x04
    13a0:	00 97       	sbiw	r24, 0x00	; 0
    13a2:	61 f0       	breq	.+24     	; 0x13bc <GPIO_writePort+0x54>
    13a4:	1e c0       	rjmp	.+60     	; 0x13e2 <GPIO_writePort+0x7a>
    13a6:	2b 81       	ldd	r18, Y+3	; 0x03
    13a8:	3c 81       	ldd	r19, Y+4	; 0x04
    13aa:	22 30       	cpi	r18, 0x02	; 2
    13ac:	31 05       	cpc	r19, r1
    13ae:	81 f0       	breq	.+32     	; 0x13d0 <GPIO_writePort+0x68>
    13b0:	8b 81       	ldd	r24, Y+3	; 0x03
    13b2:	9c 81       	ldd	r25, Y+4	; 0x04
    13b4:	83 30       	cpi	r24, 0x03	; 3
    13b6:	91 05       	cpc	r25, r1
    13b8:	81 f0       	breq	.+32     	; 0x13da <GPIO_writePort+0x72>
    13ba:	13 c0       	rjmp	.+38     	; 0x13e2 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    13bc:	eb e3       	ldi	r30, 0x3B	; 59
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	8a 81       	ldd	r24, Y+2	; 0x02
    13c2:	80 83       	st	Z, r24
    13c4:	0e c0       	rjmp	.+28     	; 0x13e2 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    13c6:	e8 e3       	ldi	r30, 0x38	; 56
    13c8:	f0 e0       	ldi	r31, 0x00	; 0
    13ca:	8a 81       	ldd	r24, Y+2	; 0x02
    13cc:	80 83       	st	Z, r24
    13ce:	09 c0       	rjmp	.+18     	; 0x13e2 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    13d0:	e5 e3       	ldi	r30, 0x35	; 53
    13d2:	f0 e0       	ldi	r31, 0x00	; 0
    13d4:	8a 81       	ldd	r24, Y+2	; 0x02
    13d6:	80 83       	st	Z, r24
    13d8:	04 c0       	rjmp	.+8      	; 0x13e2 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    13da:	e2 e3       	ldi	r30, 0x32	; 50
    13dc:	f0 e0       	ldi	r31, 0x00	; 0
    13de:	8a 81       	ldd	r24, Y+2	; 0x02
    13e0:	80 83       	st	Z, r24
			break;
		}
	}
}
    13e2:	0f 90       	pop	r0
    13e4:	0f 90       	pop	r0
    13e6:	0f 90       	pop	r0
    13e8:	0f 90       	pop	r0
    13ea:	cf 91       	pop	r28
    13ec:	df 91       	pop	r29
    13ee:	08 95       	ret

000013f0 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    13f0:	df 93       	push	r29
    13f2:	cf 93       	push	r28
    13f4:	00 d0       	rcall	.+0      	; 0x13f6 <GPIO_readPort+0x6>
    13f6:	00 d0       	rcall	.+0      	; 0x13f8 <GPIO_readPort+0x8>
    13f8:	cd b7       	in	r28, 0x3d	; 61
    13fa:	de b7       	in	r29, 0x3e	; 62
    13fc:	8a 83       	std	Y+2, r24	; 0x02
	uint8 port_value = LOGIC_LOW;
    13fe:	19 82       	std	Y+1, r1	; 0x01
	if(port_num >= NUM_OF_PORTS)
    1400:	8a 81       	ldd	r24, Y+2	; 0x02
    1402:	84 30       	cpi	r24, 0x04	; 4
    1404:	90 f5       	brcc	.+100    	; 0x146a <GPIO_readPort+0x7a>
	{
		/* nothing */
	}
	else
	{
		switch(port_num)
    1406:	8a 81       	ldd	r24, Y+2	; 0x02
    1408:	28 2f       	mov	r18, r24
    140a:	30 e0       	ldi	r19, 0x00	; 0
    140c:	3c 83       	std	Y+4, r19	; 0x04
    140e:	2b 83       	std	Y+3, r18	; 0x03
    1410:	8b 81       	ldd	r24, Y+3	; 0x03
    1412:	9c 81       	ldd	r25, Y+4	; 0x04
    1414:	81 30       	cpi	r24, 0x01	; 1
    1416:	91 05       	cpc	r25, r1
    1418:	d1 f0       	breq	.+52     	; 0x144e <GPIO_readPort+0x5e>
    141a:	2b 81       	ldd	r18, Y+3	; 0x03
    141c:	3c 81       	ldd	r19, Y+4	; 0x04
    141e:	22 30       	cpi	r18, 0x02	; 2
    1420:	31 05       	cpc	r19, r1
    1422:	2c f4       	brge	.+10     	; 0x142e <GPIO_readPort+0x3e>
    1424:	8b 81       	ldd	r24, Y+3	; 0x03
    1426:	9c 81       	ldd	r25, Y+4	; 0x04
    1428:	00 97       	sbiw	r24, 0x00	; 0
    142a:	61 f0       	breq	.+24     	; 0x1444 <GPIO_readPort+0x54>
    142c:	1e c0       	rjmp	.+60     	; 0x146a <GPIO_readPort+0x7a>
    142e:	2b 81       	ldd	r18, Y+3	; 0x03
    1430:	3c 81       	ldd	r19, Y+4	; 0x04
    1432:	22 30       	cpi	r18, 0x02	; 2
    1434:	31 05       	cpc	r19, r1
    1436:	81 f0       	breq	.+32     	; 0x1458 <GPIO_readPort+0x68>
    1438:	8b 81       	ldd	r24, Y+3	; 0x03
    143a:	9c 81       	ldd	r25, Y+4	; 0x04
    143c:	83 30       	cpi	r24, 0x03	; 3
    143e:	91 05       	cpc	r25, r1
    1440:	81 f0       	breq	.+32     	; 0x1462 <GPIO_readPort+0x72>
    1442:	13 c0       	rjmp	.+38     	; 0x146a <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			PINA = port_value;
    1444:	e9 e3       	ldi	r30, 0x39	; 57
    1446:	f0 e0       	ldi	r31, 0x00	; 0
    1448:	89 81       	ldd	r24, Y+1	; 0x01
    144a:	80 83       	st	Z, r24
    144c:	0e c0       	rjmp	.+28     	; 0x146a <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			PINB = port_value;
    144e:	e6 e3       	ldi	r30, 0x36	; 54
    1450:	f0 e0       	ldi	r31, 0x00	; 0
    1452:	89 81       	ldd	r24, Y+1	; 0x01
    1454:	80 83       	st	Z, r24
    1456:	09 c0       	rjmp	.+18     	; 0x146a <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			PINC = port_value;
    1458:	e3 e3       	ldi	r30, 0x33	; 51
    145a:	f0 e0       	ldi	r31, 0x00	; 0
    145c:	89 81       	ldd	r24, Y+1	; 0x01
    145e:	80 83       	st	Z, r24
    1460:	04 c0       	rjmp	.+8      	; 0x146a <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			PIND = port_value;
    1462:	e0 e3       	ldi	r30, 0x30	; 48
    1464:	f0 e0       	ldi	r31, 0x00	; 0
    1466:	89 81       	ldd	r24, Y+1	; 0x01
    1468:	80 83       	st	Z, r24
			break;
		}
	}
	return port_value;
    146a:	89 81       	ldd	r24, Y+1	; 0x01
}
    146c:	0f 90       	pop	r0
    146e:	0f 90       	pop	r0
    1470:	0f 90       	pop	r0
    1472:	0f 90       	pop	r0
    1474:	cf 91       	pop	r28
    1476:	df 91       	pop	r29
    1478:	08 95       	ret

0000147a <TWI_init>:

#include "../LIB/common_macros.h"
#include <avr/io.h>

void TWI_init(I2C_Config *Config_Ptr)
{
    147a:	0f 93       	push	r16
    147c:	1f 93       	push	r17
    147e:	df 93       	push	r29
    1480:	cf 93       	push	r28
    1482:	00 d0       	rcall	.+0      	; 0x1484 <TWI_init+0xa>
    1484:	cd b7       	in	r28, 0x3d	; 61
    1486:	de b7       	in	r29, 0x3e	; 62
    1488:	9a 83       	std	Y+2, r25	; 0x02
    148a:	89 83       	std	Y+1, r24	; 0x01
    TWBR = ((8000000/Config_Ptr->bit_rate)-16)/2;
    148c:	00 e2       	ldi	r16, 0x20	; 32
    148e:	10 e0       	ldi	r17, 0x00	; 0
    1490:	e9 81       	ldd	r30, Y+1	; 0x01
    1492:	fa 81       	ldd	r31, Y+2	; 0x02
    1494:	20 81       	ld	r18, Z
    1496:	31 81       	ldd	r19, Z+1	; 0x01
    1498:	42 81       	ldd	r20, Z+2	; 0x02
    149a:	53 81       	ldd	r21, Z+3	; 0x03
    149c:	80 e0       	ldi	r24, 0x00	; 0
    149e:	92 e1       	ldi	r25, 0x12	; 18
    14a0:	aa e7       	ldi	r26, 0x7A	; 122
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	bc 01       	movw	r22, r24
    14a6:	cd 01       	movw	r24, r26
    14a8:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <__udivmodsi4>
    14ac:	da 01       	movw	r26, r20
    14ae:	c9 01       	movw	r24, r18
    14b0:	40 97       	sbiw	r24, 0x10	; 16
    14b2:	a1 09       	sbc	r26, r1
    14b4:	b1 09       	sbc	r27, r1
    14b6:	b6 95       	lsr	r27
    14b8:	a7 95       	ror	r26
    14ba:	97 95       	ror	r25
    14bc:	87 95       	ror	r24
    14be:	f8 01       	movw	r30, r16
    14c0:	80 83       	st	Z, r24
	TWSR = 0x00;
    14c2:	e1 e2       	ldi	r30, 0x21	; 33
    14c4:	f0 e0       	ldi	r31, 0x00	; 0
    14c6:	10 82       	st	Z, r1
    TWAR = (Config_Ptr->slave_address)<<1;
    14c8:	a2 e2       	ldi	r26, 0x22	; 34
    14ca:	b0 e0       	ldi	r27, 0x00	; 0
    14cc:	e9 81       	ldd	r30, Y+1	; 0x01
    14ce:	fa 81       	ldd	r31, Y+2	; 0x02
    14d0:	84 81       	ldd	r24, Z+4	; 0x04
    14d2:	88 0f       	add	r24, r24
    14d4:	8c 93       	st	X, r24
    TWCR = (1<<TWEN); /* enable TWI */
    14d6:	e6 e5       	ldi	r30, 0x56	; 86
    14d8:	f0 e0       	ldi	r31, 0x00	; 0
    14da:	84 e0       	ldi	r24, 0x04	; 4
    14dc:	80 83       	st	Z, r24
}
    14de:	0f 90       	pop	r0
    14e0:	0f 90       	pop	r0
    14e2:	cf 91       	pop	r28
    14e4:	df 91       	pop	r29
    14e6:	1f 91       	pop	r17
    14e8:	0f 91       	pop	r16
    14ea:	08 95       	ret

000014ec <TWI_start>:

void TWI_start(void)
{
    14ec:	df 93       	push	r29
    14ee:	cf 93       	push	r28
    14f0:	cd b7       	in	r28, 0x3d	; 61
    14f2:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    14f4:	e6 e5       	ldi	r30, 0x56	; 86
    14f6:	f0 e0       	ldi	r31, 0x00	; 0
    14f8:	84 ea       	ldi	r24, 0xA4	; 164
    14fa:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    14fc:	e6 e5       	ldi	r30, 0x56	; 86
    14fe:	f0 e0       	ldi	r31, 0x00	; 0
    1500:	80 81       	ld	r24, Z
    1502:	88 23       	and	r24, r24
    1504:	dc f7       	brge	.-10     	; 0x14fc <TWI_start+0x10>
}
    1506:	cf 91       	pop	r28
    1508:	df 91       	pop	r29
    150a:	08 95       	ret

0000150c <TWI_stop>:

void TWI_stop(void)
{
    150c:	df 93       	push	r29
    150e:	cf 93       	push	r28
    1510:	cd b7       	in	r28, 0x3d	; 61
    1512:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1514:	e6 e5       	ldi	r30, 0x56	; 86
    1516:	f0 e0       	ldi	r31, 0x00	; 0
    1518:	84 e9       	ldi	r24, 0x94	; 148
    151a:	80 83       	st	Z, r24
}
    151c:	cf 91       	pop	r28
    151e:	df 91       	pop	r29
    1520:	08 95       	ret

00001522 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    1522:	df 93       	push	r29
    1524:	cf 93       	push	r28
    1526:	0f 92       	push	r0
    1528:	cd b7       	in	r28, 0x3d	; 61
    152a:	de b7       	in	r29, 0x3e	; 62
    152c:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    152e:	e3 e2       	ldi	r30, 0x23	; 35
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	89 81       	ldd	r24, Y+1	; 0x01
    1534:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    1536:	e6 e5       	ldi	r30, 0x56	; 86
    1538:	f0 e0       	ldi	r31, 0x00	; 0
    153a:	84 e8       	ldi	r24, 0x84	; 132
    153c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    153e:	e6 e5       	ldi	r30, 0x56	; 86
    1540:	f0 e0       	ldi	r31, 0x00	; 0
    1542:	80 81       	ld	r24, Z
    1544:	88 23       	and	r24, r24
    1546:	dc f7       	brge	.-10     	; 0x153e <TWI_writeByte+0x1c>
}
    1548:	0f 90       	pop	r0
    154a:	cf 91       	pop	r28
    154c:	df 91       	pop	r29
    154e:	08 95       	ret

00001550 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    1550:	df 93       	push	r29
    1552:	cf 93       	push	r28
    1554:	cd b7       	in	r28, 0x3d	; 61
    1556:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1558:	e6 e5       	ldi	r30, 0x56	; 86
    155a:	f0 e0       	ldi	r31, 0x00	; 0
    155c:	84 ec       	ldi	r24, 0xC4	; 196
    155e:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1560:	e6 e5       	ldi	r30, 0x56	; 86
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	80 81       	ld	r24, Z
    1566:	88 23       	and	r24, r24
    1568:	dc f7       	brge	.-10     	; 0x1560 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    156a:	e3 e2       	ldi	r30, 0x23	; 35
    156c:	f0 e0       	ldi	r31, 0x00	; 0
    156e:	80 81       	ld	r24, Z
}
    1570:	cf 91       	pop	r28
    1572:	df 91       	pop	r29
    1574:	08 95       	ret

00001576 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    1576:	df 93       	push	r29
    1578:	cf 93       	push	r28
    157a:	cd b7       	in	r28, 0x3d	; 61
    157c:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    157e:	e6 e5       	ldi	r30, 0x56	; 86
    1580:	f0 e0       	ldi	r31, 0x00	; 0
    1582:	84 e8       	ldi	r24, 0x84	; 132
    1584:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1586:	e6 e5       	ldi	r30, 0x56	; 86
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	80 81       	ld	r24, Z
    158c:	88 23       	and	r24, r24
    158e:	dc f7       	brge	.-10     	; 0x1586 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    1590:	e3 e2       	ldi	r30, 0x23	; 35
    1592:	f0 e0       	ldi	r31, 0x00	; 0
    1594:	80 81       	ld	r24, Z
}
    1596:	cf 91       	pop	r28
    1598:	df 91       	pop	r29
    159a:	08 95       	ret

0000159c <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    159c:	df 93       	push	r29
    159e:	cf 93       	push	r28
    15a0:	0f 92       	push	r0
    15a2:	cd b7       	in	r28, 0x3d	; 61
    15a4:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    15a6:	e1 e2       	ldi	r30, 0x21	; 33
    15a8:	f0 e0       	ldi	r31, 0x00	; 0
    15aa:	80 81       	ld	r24, Z
    15ac:	88 7f       	andi	r24, 0xF8	; 248
    15ae:	89 83       	std	Y+1, r24	; 0x01
    return status;
    15b0:	89 81       	ldd	r24, Y+1	; 0x01
}
    15b2:	0f 90       	pop	r0
    15b4:	cf 91       	pop	r28
    15b6:	df 91       	pop	r29
    15b8:	08 95       	ret

000015ba <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(UART_Config *Config_Ptr)
{
    15ba:	df 93       	push	r29
    15bc:	cf 93       	push	r28
    15be:	00 d0       	rcall	.+0      	; 0x15c0 <UART_init+0x6>
    15c0:	00 d0       	rcall	.+0      	; 0x15c2 <UART_init+0x8>
    15c2:	cd b7       	in	r28, 0x3d	; 61
    15c4:	de b7       	in	r29, 0x3e	; 62
    15c6:	9c 83       	std	Y+4, r25	; 0x04
    15c8:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    15ca:	1a 82       	std	Y+2, r1	; 0x02
    15cc:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    15ce:	eb e2       	ldi	r30, 0x2B	; 43
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	82 e0       	ldi	r24, 0x02	; 2
    15d4:	80 83       	st	Z, r24
	 * UDRIE = 0 Disable USART Data Register Empty Interrupt Enable
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 according to the configuration structure
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    15d6:	ea e2       	ldi	r30, 0x2A	; 42
    15d8:	f0 e0       	ldi	r31, 0x00	; 0
    15da:	88 e1       	ldi	r24, 0x18	; 24
    15dc:	80 83       	st	Z, r24
	UCSRB= (UCSRB&0xFB)| ((Config_Ptr->frame)&0b100);
    15de:	aa e2       	ldi	r26, 0x2A	; 42
    15e0:	b0 e0       	ldi	r27, 0x00	; 0
    15e2:	ea e2       	ldi	r30, 0x2A	; 42
    15e4:	f0 e0       	ldi	r31, 0x00	; 0
    15e6:	80 81       	ld	r24, Z
    15e8:	98 2f       	mov	r25, r24
    15ea:	9b 7f       	andi	r25, 0xFB	; 251
    15ec:	eb 81       	ldd	r30, Y+3	; 0x03
    15ee:	fc 81       	ldd	r31, Y+4	; 0x04
    15f0:	82 81       	ldd	r24, Z+2	; 0x02
    15f2:	84 70       	andi	r24, 0x04	; 4
    15f4:	89 2b       	or	r24, r25
    15f6:	8c 93       	st	X, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL);
    15f8:	e0 e4       	ldi	r30, 0x40	; 64
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	80 e8       	ldi	r24, 0x80	; 128
    15fe:	80 83       	st	Z, r24
	UCSRC= (UCSRC&0xCF) | ((Config_Ptr->parity)<<4);
    1600:	a0 e4       	ldi	r26, 0x40	; 64
    1602:	b0 e0       	ldi	r27, 0x00	; 0
    1604:	e0 e4       	ldi	r30, 0x40	; 64
    1606:	f0 e0       	ldi	r31, 0x00	; 0
    1608:	80 81       	ld	r24, Z
    160a:	28 2f       	mov	r18, r24
    160c:	2f 7c       	andi	r18, 0xCF	; 207
    160e:	eb 81       	ldd	r30, Y+3	; 0x03
    1610:	fc 81       	ldd	r31, Y+4	; 0x04
    1612:	80 81       	ld	r24, Z
    1614:	88 2f       	mov	r24, r24
    1616:	90 e0       	ldi	r25, 0x00	; 0
    1618:	82 95       	swap	r24
    161a:	92 95       	swap	r25
    161c:	90 7f       	andi	r25, 0xF0	; 240
    161e:	98 27       	eor	r25, r24
    1620:	80 7f       	andi	r24, 0xF0	; 240
    1622:	98 27       	eor	r25, r24
    1624:	82 2b       	or	r24, r18
    1626:	8c 93       	st	X, r24
	UCSRC=(UCSRC&0xF7) | ((Config_Ptr->stop_bit)<<3);
    1628:	a0 e4       	ldi	r26, 0x40	; 64
    162a:	b0 e0       	ldi	r27, 0x00	; 0
    162c:	e0 e4       	ldi	r30, 0x40	; 64
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	80 81       	ld	r24, Z
    1632:	28 2f       	mov	r18, r24
    1634:	27 7f       	andi	r18, 0xF7	; 247
    1636:	eb 81       	ldd	r30, Y+3	; 0x03
    1638:	fc 81       	ldd	r31, Y+4	; 0x04
    163a:	81 81       	ldd	r24, Z+1	; 0x01
    163c:	88 2f       	mov	r24, r24
    163e:	90 e0       	ldi	r25, 0x00	; 0
    1640:	88 0f       	add	r24, r24
    1642:	99 1f       	adc	r25, r25
    1644:	88 0f       	add	r24, r24
    1646:	99 1f       	adc	r25, r25
    1648:	88 0f       	add	r24, r24
    164a:	99 1f       	adc	r25, r25
    164c:	82 2b       	or	r24, r18
    164e:	8c 93       	st	X, r24
	UCSRC=(UCSRC&0xF9) | (((Config_Ptr->frame)&0x011)<<1);
    1650:	a0 e4       	ldi	r26, 0x40	; 64
    1652:	b0 e0       	ldi	r27, 0x00	; 0
    1654:	e0 e4       	ldi	r30, 0x40	; 64
    1656:	f0 e0       	ldi	r31, 0x00	; 0
    1658:	80 81       	ld	r24, Z
    165a:	28 2f       	mov	r18, r24
    165c:	29 7f       	andi	r18, 0xF9	; 249
    165e:	eb 81       	ldd	r30, Y+3	; 0x03
    1660:	fc 81       	ldd	r31, Y+4	; 0x04
    1662:	82 81       	ldd	r24, Z+2	; 0x02
    1664:	88 2f       	mov	r24, r24
    1666:	90 e0       	ldi	r25, 0x00	; 0
    1668:	81 71       	andi	r24, 0x11	; 17
    166a:	90 70       	andi	r25, 0x00	; 0
    166c:	88 0f       	add	r24, r24
    166e:	99 1f       	adc	r25, r25
    1670:	82 2b       	or	r24, r18
    1672:	8c 93       	st	X, r24
//	UCSRC = (1<<URSEL) |((Config_Ptr->parity & 0x03)<<UPM0)|((Config_Ptr->stop_bit & 0x01)<<USBS)|
	//		(Config_Ptr->frame);
	
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_Ptr->baud_rate * 8UL))) - 1);
    1674:	eb 81       	ldd	r30, Y+3	; 0x03
    1676:	fc 81       	ldd	r31, Y+4	; 0x04
    1678:	83 81       	ldd	r24, Z+3	; 0x03
    167a:	94 81       	ldd	r25, Z+4	; 0x04
    167c:	a5 81       	ldd	r26, Z+5	; 0x05
    167e:	b6 81       	ldd	r27, Z+6	; 0x06
    1680:	88 0f       	add	r24, r24
    1682:	99 1f       	adc	r25, r25
    1684:	aa 1f       	adc	r26, r26
    1686:	bb 1f       	adc	r27, r27
    1688:	88 0f       	add	r24, r24
    168a:	99 1f       	adc	r25, r25
    168c:	aa 1f       	adc	r26, r26
    168e:	bb 1f       	adc	r27, r27
    1690:	88 0f       	add	r24, r24
    1692:	99 1f       	adc	r25, r25
    1694:	aa 1f       	adc	r26, r26
    1696:	bb 1f       	adc	r27, r27
    1698:	9c 01       	movw	r18, r24
    169a:	ad 01       	movw	r20, r26
    169c:	80 e0       	ldi	r24, 0x00	; 0
    169e:	92 e1       	ldi	r25, 0x12	; 18
    16a0:	aa e7       	ldi	r26, 0x7A	; 122
    16a2:	b0 e0       	ldi	r27, 0x00	; 0
    16a4:	bc 01       	movw	r22, r24
    16a6:	cd 01       	movw	r24, r26
    16a8:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <__udivmodsi4>
    16ac:	da 01       	movw	r26, r20
    16ae:	c9 01       	movw	r24, r18
    16b0:	01 97       	sbiw	r24, 0x01	; 1
    16b2:	9a 83       	std	Y+2, r25	; 0x02
    16b4:	89 83       	std	Y+1, r24	; 0x01
	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    16b6:	e0 e4       	ldi	r30, 0x40	; 64
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	89 81       	ldd	r24, Y+1	; 0x01
    16bc:	9a 81       	ldd	r25, Y+2	; 0x02
    16be:	89 2f       	mov	r24, r25
    16c0:	99 27       	eor	r25, r25
    16c2:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    16c4:	e9 e2       	ldi	r30, 0x29	; 41
    16c6:	f0 e0       	ldi	r31, 0x00	; 0
    16c8:	89 81       	ldd	r24, Y+1	; 0x01
    16ca:	80 83       	st	Z, r24
}
    16cc:	0f 90       	pop	r0
    16ce:	0f 90       	pop	r0
    16d0:	0f 90       	pop	r0
    16d2:	0f 90       	pop	r0
    16d4:	cf 91       	pop	r28
    16d6:	df 91       	pop	r29
    16d8:	08 95       	ret

000016da <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    16da:	df 93       	push	r29
    16dc:	cf 93       	push	r28
    16de:	0f 92       	push	r0
    16e0:	cd b7       	in	r28, 0x3d	; 61
    16e2:	de b7       	in	r29, 0x3e	; 62
    16e4:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    16e6:	eb e2       	ldi	r30, 0x2B	; 43
    16e8:	f0 e0       	ldi	r31, 0x00	; 0
    16ea:	80 81       	ld	r24, Z
    16ec:	88 2f       	mov	r24, r24
    16ee:	90 e0       	ldi	r25, 0x00	; 0
    16f0:	80 72       	andi	r24, 0x20	; 32
    16f2:	90 70       	andi	r25, 0x00	; 0
    16f4:	00 97       	sbiw	r24, 0x00	; 0
    16f6:	b9 f3       	breq	.-18     	; 0x16e6 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    16f8:	ec e2       	ldi	r30, 0x2C	; 44
    16fa:	f0 e0       	ldi	r31, 0x00	; 0
    16fc:	89 81       	ldd	r24, Y+1	; 0x01
    16fe:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    1700:	0f 90       	pop	r0
    1702:	cf 91       	pop	r28
    1704:	df 91       	pop	r29
    1706:	08 95       	ret

00001708 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    1708:	df 93       	push	r29
    170a:	cf 93       	push	r28
    170c:	cd b7       	in	r28, 0x3d	; 61
    170e:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    1710:	eb e2       	ldi	r30, 0x2B	; 43
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	80 81       	ld	r24, Z
    1716:	88 23       	and	r24, r24
    1718:	dc f7       	brge	.-10     	; 0x1710 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    171a:	ec e2       	ldi	r30, 0x2C	; 44
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
}
    1720:	cf 91       	pop	r28
    1722:	df 91       	pop	r29
    1724:	08 95       	ret

00001726 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    1726:	df 93       	push	r29
    1728:	cf 93       	push	r28
    172a:	00 d0       	rcall	.+0      	; 0x172c <UART_sendString+0x6>
    172c:	0f 92       	push	r0
    172e:	cd b7       	in	r28, 0x3d	; 61
    1730:	de b7       	in	r29, 0x3e	; 62
    1732:	9b 83       	std	Y+3, r25	; 0x03
    1734:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1736:	19 82       	std	Y+1, r1	; 0x01
    1738:	0e c0       	rjmp	.+28     	; 0x1756 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    173a:	89 81       	ldd	r24, Y+1	; 0x01
    173c:	28 2f       	mov	r18, r24
    173e:	30 e0       	ldi	r19, 0x00	; 0
    1740:	8a 81       	ldd	r24, Y+2	; 0x02
    1742:	9b 81       	ldd	r25, Y+3	; 0x03
    1744:	fc 01       	movw	r30, r24
    1746:	e2 0f       	add	r30, r18
    1748:	f3 1f       	adc	r31, r19
    174a:	80 81       	ld	r24, Z
    174c:	0e 94 6d 0b 	call	0x16da	; 0x16da <UART_sendByte>
		i++;
    1750:	89 81       	ldd	r24, Y+1	; 0x01
    1752:	8f 5f       	subi	r24, 0xFF	; 255
    1754:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    1756:	89 81       	ldd	r24, Y+1	; 0x01
    1758:	28 2f       	mov	r18, r24
    175a:	30 e0       	ldi	r19, 0x00	; 0
    175c:	8a 81       	ldd	r24, Y+2	; 0x02
    175e:	9b 81       	ldd	r25, Y+3	; 0x03
    1760:	fc 01       	movw	r30, r24
    1762:	e2 0f       	add	r30, r18
    1764:	f3 1f       	adc	r31, r19
    1766:	80 81       	ld	r24, Z
    1768:	88 23       	and	r24, r24
    176a:	39 f7       	brne	.-50     	; 0x173a <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    176c:	0f 90       	pop	r0
    176e:	0f 90       	pop	r0
    1770:	0f 90       	pop	r0
    1772:	cf 91       	pop	r28
    1774:	df 91       	pop	r29
    1776:	08 95       	ret

00001778 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    1778:	0f 93       	push	r16
    177a:	1f 93       	push	r17
    177c:	df 93       	push	r29
    177e:	cf 93       	push	r28
    1780:	00 d0       	rcall	.+0      	; 0x1782 <UART_receiveString+0xa>
    1782:	0f 92       	push	r0
    1784:	cd b7       	in	r28, 0x3d	; 61
    1786:	de b7       	in	r29, 0x3e	; 62
    1788:	9b 83       	std	Y+3, r25	; 0x03
    178a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    178c:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    178e:	89 81       	ldd	r24, Y+1	; 0x01
    1790:	28 2f       	mov	r18, r24
    1792:	30 e0       	ldi	r19, 0x00	; 0
    1794:	8a 81       	ldd	r24, Y+2	; 0x02
    1796:	9b 81       	ldd	r25, Y+3	; 0x03
    1798:	8c 01       	movw	r16, r24
    179a:	02 0f       	add	r16, r18
    179c:	13 1f       	adc	r17, r19
    179e:	0e 94 84 0b 	call	0x1708	; 0x1708 <UART_recieveByte>
    17a2:	f8 01       	movw	r30, r16
    17a4:	80 83       	st	Z, r24
    17a6:	0f c0       	rjmp	.+30     	; 0x17c6 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    17a8:	89 81       	ldd	r24, Y+1	; 0x01
    17aa:	8f 5f       	subi	r24, 0xFF	; 255
    17ac:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    17ae:	89 81       	ldd	r24, Y+1	; 0x01
    17b0:	28 2f       	mov	r18, r24
    17b2:	30 e0       	ldi	r19, 0x00	; 0
    17b4:	8a 81       	ldd	r24, Y+2	; 0x02
    17b6:	9b 81       	ldd	r25, Y+3	; 0x03
    17b8:	8c 01       	movw	r16, r24
    17ba:	02 0f       	add	r16, r18
    17bc:	13 1f       	adc	r17, r19
    17be:	0e 94 84 0b 	call	0x1708	; 0x1708 <UART_recieveByte>
    17c2:	f8 01       	movw	r30, r16
    17c4:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    17c6:	89 81       	ldd	r24, Y+1	; 0x01
    17c8:	28 2f       	mov	r18, r24
    17ca:	30 e0       	ldi	r19, 0x00	; 0
    17cc:	8a 81       	ldd	r24, Y+2	; 0x02
    17ce:	9b 81       	ldd	r25, Y+3	; 0x03
    17d0:	fc 01       	movw	r30, r24
    17d2:	e2 0f       	add	r30, r18
    17d4:	f3 1f       	adc	r31, r19
    17d6:	80 81       	ld	r24, Z
    17d8:	83 32       	cpi	r24, 0x23	; 35
    17da:	31 f7       	brne	.-52     	; 0x17a8 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    17dc:	89 81       	ldd	r24, Y+1	; 0x01
    17de:	28 2f       	mov	r18, r24
    17e0:	30 e0       	ldi	r19, 0x00	; 0
    17e2:	8a 81       	ldd	r24, Y+2	; 0x02
    17e4:	9b 81       	ldd	r25, Y+3	; 0x03
    17e6:	fc 01       	movw	r30, r24
    17e8:	e2 0f       	add	r30, r18
    17ea:	f3 1f       	adc	r31, r19
    17ec:	10 82       	st	Z, r1
}
    17ee:	0f 90       	pop	r0
    17f0:	0f 90       	pop	r0
    17f2:	0f 90       	pop	r0
    17f4:	cf 91       	pop	r28
    17f6:	df 91       	pop	r29
    17f8:	1f 91       	pop	r17
    17fa:	0f 91       	pop	r16
    17fc:	08 95       	ret

000017fe <Buzzer_init>:
 * Setup the direction for the buzzer pin as output pin through the
 * GPIO driver.Turn off the buzzer through the GPIO.
 *
 */
void Buzzer_init()
{
    17fe:	df 93       	push	r29
    1800:	cf 93       	push	r28
    1802:	cd b7       	in	r28, 0x3d	; 61
    1804:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT_ID, BUZZER_PIN_ID, PIN_OUTPUT);
    1806:	81 e0       	ldi	r24, 0x01	; 1
    1808:	60 e0       	ldi	r22, 0x00	; 0
    180a:	41 e0       	ldi	r20, 0x01	; 1
    180c:	0e 94 ff 06 	call	0xdfe	; 0xdfe <GPIO_setupPinDirection>
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
    1810:	81 e0       	ldi	r24, 0x01	; 1
    1812:	60 e0       	ldi	r22, 0x00	; 0
    1814:	40 e0       	ldi	r20, 0x00	; 0
    1816:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <GPIO_writePin>
}
    181a:	cf 91       	pop	r28
    181c:	df 91       	pop	r29
    181e:	08 95       	ret

00001820 <Buzzer_on>:
/*
 * Function to enable the Buzzer through the GPIO.
 */
void Buzzer_on(void)
{
    1820:	df 93       	push	r29
    1822:	cf 93       	push	r28
    1824:	cd b7       	in	r28, 0x3d	; 61
    1826:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_HIGH);
    1828:	81 e0       	ldi	r24, 0x01	; 1
    182a:	60 e0       	ldi	r22, 0x00	; 0
    182c:	41 e0       	ldi	r20, 0x01	; 1
    182e:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <GPIO_writePin>

}
    1832:	cf 91       	pop	r28
    1834:	df 91       	pop	r29
    1836:	08 95       	ret

00001838 <Buzzer_off>:
/*
 * Function to disable the Buzzer through the GPIO.
 */
void Buzzer_off(void)
{
    1838:	df 93       	push	r29
    183a:	cf 93       	push	r28
    183c:	cd b7       	in	r28, 0x3d	; 61
    183e:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
    1840:	81 e0       	ldi	r24, 0x01	; 1
    1842:	60 e0       	ldi	r22, 0x00	; 0
    1844:	40 e0       	ldi	r20, 0x00	; 0
    1846:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <GPIO_writePin>

}
    184a:	cf 91       	pop	r28
    184c:	df 91       	pop	r29
    184e:	08 95       	ret

00001850 <DcMotor_Init>:
#include "../MCAL/gpio.h"
#include "dc_Motor.h"


void DcMotor_Init(void)
{
    1850:	df 93       	push	r29
    1852:	cf 93       	push	r28
    1854:	cd b7       	in	r28, 0x3d	; 61
    1856:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection (DC_PORT_ID,DC_ANTI_PIN_ID,PIN_OUTPUT);
    1858:	82 e0       	ldi	r24, 0x02	; 2
    185a:	65 e0       	ldi	r22, 0x05	; 5
    185c:	41 e0       	ldi	r20, 0x01	; 1
    185e:	0e 94 ff 06 	call	0xdfe	; 0xdfe <GPIO_setupPinDirection>
	GPIO_setupPinDirection (DC_PORT_ID,DC_CLOCK_PIN_ID,PIN_OUTPUT);
    1862:	82 e0       	ldi	r24, 0x02	; 2
    1864:	64 e0       	ldi	r22, 0x04	; 4
    1866:	41 e0       	ldi	r20, 0x01	; 1
    1868:	0e 94 ff 06 	call	0xdfe	; 0xdfe <GPIO_setupPinDirection>
	GPIO_writePin (DC_PORT_ID,DC_ANTI_PIN_ID,LOGIC_LOW);
    186c:	82 e0       	ldi	r24, 0x02	; 2
    186e:	65 e0       	ldi	r22, 0x05	; 5
    1870:	40 e0       	ldi	r20, 0x00	; 0
    1872:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <GPIO_writePin>
	GPIO_writePin (DC_PORT_ID,DC_CLOCK_PIN_ID,LOGIC_LOW);
    1876:	82 e0       	ldi	r24, 0x02	; 2
    1878:	64 e0       	ldi	r22, 0x04	; 4
    187a:	40 e0       	ldi	r20, 0x00	; 0
    187c:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <GPIO_writePin>

}
    1880:	cf 91       	pop	r28
    1882:	df 91       	pop	r29
    1884:	08 95       	ret

00001886 <DcMotor_Rotate>:

void DcMotor_Rotate(DcMotor_State state)
{
    1886:	df 93       	push	r29
    1888:	cf 93       	push	r28
    188a:	0f 92       	push	r0
    188c:	cd b7       	in	r28, 0x3d	; 61
    188e:	de b7       	in	r29, 0x3e	; 62
    1890:	89 83       	std	Y+1, r24	; 0x01
	if (state == STOP)
    1892:	89 81       	ldd	r24, Y+1	; 0x01
    1894:	88 23       	and	r24, r24
    1896:	59 f4       	brne	.+22     	; 0x18ae <DcMotor_Rotate+0x28>
	{
		/*Stop the motor*/
		GPIO_writePin (DC_PORT_ID,DC_ANTI_PIN_ID,LOGIC_LOW);
    1898:	82 e0       	ldi	r24, 0x02	; 2
    189a:	65 e0       	ldi	r22, 0x05	; 5
    189c:	40 e0       	ldi	r20, 0x00	; 0
    189e:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <GPIO_writePin>
		GPIO_writePin (DC_PORT_ID,DC_CLOCK_PIN_ID,LOGIC_LOW);
    18a2:	82 e0       	ldi	r24, 0x02	; 2
    18a4:	64 e0       	ldi	r22, 0x04	; 4
    18a6:	40 e0       	ldi	r20, 0x00	; 0
    18a8:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <GPIO_writePin>
    18ac:	1b c0       	rjmp	.+54     	; 0x18e4 <DcMotor_Rotate+0x5e>
	}

	else if (state == CLOCKWISE)
    18ae:	89 81       	ldd	r24, Y+1	; 0x01
    18b0:	81 30       	cpi	r24, 0x01	; 1
    18b2:	59 f4       	brne	.+22     	; 0x18ca <DcMotor_Rotate+0x44>
	{
		/*Rotate Clockwise*/
		GPIO_writePin (DC_PORT_ID,DC_ANTI_PIN_ID,LOGIC_LOW);
    18b4:	82 e0       	ldi	r24, 0x02	; 2
    18b6:	65 e0       	ldi	r22, 0x05	; 5
    18b8:	40 e0       	ldi	r20, 0x00	; 0
    18ba:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <GPIO_writePin>
		GPIO_writePin (DC_PORT_ID,DC_CLOCK_PIN_ID,LOGIC_HIGH);
    18be:	82 e0       	ldi	r24, 0x02	; 2
    18c0:	64 e0       	ldi	r22, 0x04	; 4
    18c2:	41 e0       	ldi	r20, 0x01	; 1
    18c4:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <GPIO_writePin>
    18c8:	0d c0       	rjmp	.+26     	; 0x18e4 <DcMotor_Rotate+0x5e>

	}

	else if (state == ANTICLOCKWISE)
    18ca:	89 81       	ldd	r24, Y+1	; 0x01
    18cc:	82 30       	cpi	r24, 0x02	; 2
    18ce:	51 f4       	brne	.+20     	; 0x18e4 <DcMotor_Rotate+0x5e>
	{
		/*Rotate AntiClockwise*/
		GPIO_writePin (DC_PORT_ID,DC_ANTI_PIN_ID,LOGIC_HIGH);
    18d0:	82 e0       	ldi	r24, 0x02	; 2
    18d2:	65 e0       	ldi	r22, 0x05	; 5
    18d4:	41 e0       	ldi	r20, 0x01	; 1
    18d6:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <GPIO_writePin>
		GPIO_writePin (DC_PORT_ID,DC_CLOCK_PIN_ID,LOGIC_LOW);
    18da:	82 e0       	ldi	r24, 0x02	; 2
    18dc:	64 e0       	ldi	r22, 0x04	; 4
    18de:	40 e0       	ldi	r20, 0x00	; 0
    18e0:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <GPIO_writePin>
	}
}
    18e4:	0f 90       	pop	r0
    18e6:	cf 91       	pop	r28
    18e8:	df 91       	pop	r29
    18ea:	08 95       	ret

000018ec <EEPROM_writeByte>:

#include "external_eeprom.h"
#include "../MCAL/twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    18ec:	df 93       	push	r29
    18ee:	cf 93       	push	r28
    18f0:	00 d0       	rcall	.+0      	; 0x18f2 <EEPROM_writeByte+0x6>
    18f2:	00 d0       	rcall	.+0      	; 0x18f4 <EEPROM_writeByte+0x8>
    18f4:	cd b7       	in	r28, 0x3d	; 61
    18f6:	de b7       	in	r29, 0x3e	; 62
    18f8:	9a 83       	std	Y+2, r25	; 0x02
    18fa:	89 83       	std	Y+1, r24	; 0x01
    18fc:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    18fe:	0e 94 76 0a 	call	0x14ec	; 0x14ec <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1902:	0e 94 ce 0a 	call	0x159c	; 0x159c <TWI_getStatus>
    1906:	88 30       	cpi	r24, 0x08	; 8
    1908:	11 f0       	breq	.+4      	; 0x190e <EEPROM_writeByte+0x22>
        return ERROR;
    190a:	1c 82       	std	Y+4, r1	; 0x04
    190c:	28 c0       	rjmp	.+80     	; 0x195e <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    190e:	89 81       	ldd	r24, Y+1	; 0x01
    1910:	9a 81       	ldd	r25, Y+2	; 0x02
    1912:	80 70       	andi	r24, 0x00	; 0
    1914:	97 70       	andi	r25, 0x07	; 7
    1916:	88 0f       	add	r24, r24
    1918:	89 2f       	mov	r24, r25
    191a:	88 1f       	adc	r24, r24
    191c:	99 0b       	sbc	r25, r25
    191e:	91 95       	neg	r25
    1920:	80 6a       	ori	r24, 0xA0	; 160
    1922:	0e 94 91 0a 	call	0x1522	; 0x1522 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1926:	0e 94 ce 0a 	call	0x159c	; 0x159c <TWI_getStatus>
    192a:	88 31       	cpi	r24, 0x18	; 24
    192c:	11 f0       	breq	.+4      	; 0x1932 <EEPROM_writeByte+0x46>
        return ERROR; 
    192e:	1c 82       	std	Y+4, r1	; 0x04
    1930:	16 c0       	rjmp	.+44     	; 0x195e <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1932:	89 81       	ldd	r24, Y+1	; 0x01
    1934:	0e 94 91 0a 	call	0x1522	; 0x1522 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1938:	0e 94 ce 0a 	call	0x159c	; 0x159c <TWI_getStatus>
    193c:	88 32       	cpi	r24, 0x28	; 40
    193e:	11 f0       	breq	.+4      	; 0x1944 <EEPROM_writeByte+0x58>
        return ERROR;
    1940:	1c 82       	std	Y+4, r1	; 0x04
    1942:	0d c0       	rjmp	.+26     	; 0x195e <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    1944:	8b 81       	ldd	r24, Y+3	; 0x03
    1946:	0e 94 91 0a 	call	0x1522	; 0x1522 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    194a:	0e 94 ce 0a 	call	0x159c	; 0x159c <TWI_getStatus>
    194e:	88 32       	cpi	r24, 0x28	; 40
    1950:	11 f0       	breq	.+4      	; 0x1956 <EEPROM_writeByte+0x6a>
        return ERROR;
    1952:	1c 82       	std	Y+4, r1	; 0x04
    1954:	04 c0       	rjmp	.+8      	; 0x195e <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    1956:	0e 94 86 0a 	call	0x150c	; 0x150c <TWI_stop>
	
    return SUCCESS;
    195a:	81 e0       	ldi	r24, 0x01	; 1
    195c:	8c 83       	std	Y+4, r24	; 0x04
    195e:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1960:	0f 90       	pop	r0
    1962:	0f 90       	pop	r0
    1964:	0f 90       	pop	r0
    1966:	0f 90       	pop	r0
    1968:	cf 91       	pop	r28
    196a:	df 91       	pop	r29
    196c:	08 95       	ret

0000196e <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    196e:	df 93       	push	r29
    1970:	cf 93       	push	r28
    1972:	00 d0       	rcall	.+0      	; 0x1974 <EEPROM_readByte+0x6>
    1974:	00 d0       	rcall	.+0      	; 0x1976 <EEPROM_readByte+0x8>
    1976:	0f 92       	push	r0
    1978:	cd b7       	in	r28, 0x3d	; 61
    197a:	de b7       	in	r29, 0x3e	; 62
    197c:	9a 83       	std	Y+2, r25	; 0x02
    197e:	89 83       	std	Y+1, r24	; 0x01
    1980:	7c 83       	std	Y+4, r23	; 0x04
    1982:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1984:	0e 94 76 0a 	call	0x14ec	; 0x14ec <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1988:	0e 94 ce 0a 	call	0x159c	; 0x159c <TWI_getStatus>
    198c:	88 30       	cpi	r24, 0x08	; 8
    198e:	11 f0       	breq	.+4      	; 0x1994 <EEPROM_readByte+0x26>
        return ERROR;
    1990:	1d 82       	std	Y+5, r1	; 0x05
    1992:	44 c0       	rjmp	.+136    	; 0x1a1c <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1994:	89 81       	ldd	r24, Y+1	; 0x01
    1996:	9a 81       	ldd	r25, Y+2	; 0x02
    1998:	80 70       	andi	r24, 0x00	; 0
    199a:	97 70       	andi	r25, 0x07	; 7
    199c:	88 0f       	add	r24, r24
    199e:	89 2f       	mov	r24, r25
    19a0:	88 1f       	adc	r24, r24
    19a2:	99 0b       	sbc	r25, r25
    19a4:	91 95       	neg	r25
    19a6:	80 6a       	ori	r24, 0xA0	; 160
    19a8:	0e 94 91 0a 	call	0x1522	; 0x1522 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    19ac:	0e 94 ce 0a 	call	0x159c	; 0x159c <TWI_getStatus>
    19b0:	88 31       	cpi	r24, 0x18	; 24
    19b2:	11 f0       	breq	.+4      	; 0x19b8 <EEPROM_readByte+0x4a>
        return ERROR;
    19b4:	1d 82       	std	Y+5, r1	; 0x05
    19b6:	32 c0       	rjmp	.+100    	; 0x1a1c <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    19b8:	89 81       	ldd	r24, Y+1	; 0x01
    19ba:	0e 94 91 0a 	call	0x1522	; 0x1522 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    19be:	0e 94 ce 0a 	call	0x159c	; 0x159c <TWI_getStatus>
    19c2:	88 32       	cpi	r24, 0x28	; 40
    19c4:	11 f0       	breq	.+4      	; 0x19ca <EEPROM_readByte+0x5c>
        return ERROR;
    19c6:	1d 82       	std	Y+5, r1	; 0x05
    19c8:	29 c0       	rjmp	.+82     	; 0x1a1c <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    19ca:	0e 94 76 0a 	call	0x14ec	; 0x14ec <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    19ce:	0e 94 ce 0a 	call	0x159c	; 0x159c <TWI_getStatus>
    19d2:	80 31       	cpi	r24, 0x10	; 16
    19d4:	11 f0       	breq	.+4      	; 0x19da <EEPROM_readByte+0x6c>
        return ERROR;
    19d6:	1d 82       	std	Y+5, r1	; 0x05
    19d8:	21 c0       	rjmp	.+66     	; 0x1a1c <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    19da:	89 81       	ldd	r24, Y+1	; 0x01
    19dc:	9a 81       	ldd	r25, Y+2	; 0x02
    19de:	80 70       	andi	r24, 0x00	; 0
    19e0:	97 70       	andi	r25, 0x07	; 7
    19e2:	88 0f       	add	r24, r24
    19e4:	89 2f       	mov	r24, r25
    19e6:	88 1f       	adc	r24, r24
    19e8:	99 0b       	sbc	r25, r25
    19ea:	91 95       	neg	r25
    19ec:	81 6a       	ori	r24, 0xA1	; 161
    19ee:	0e 94 91 0a 	call	0x1522	; 0x1522 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    19f2:	0e 94 ce 0a 	call	0x159c	; 0x159c <TWI_getStatus>
    19f6:	80 34       	cpi	r24, 0x40	; 64
    19f8:	11 f0       	breq	.+4      	; 0x19fe <EEPROM_readByte+0x90>
        return ERROR;
    19fa:	1d 82       	std	Y+5, r1	; 0x05
    19fc:	0f c0       	rjmp	.+30     	; 0x1a1c <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    19fe:	0e 94 bb 0a 	call	0x1576	; 0x1576 <TWI_readByteWithNACK>
    1a02:	eb 81       	ldd	r30, Y+3	; 0x03
    1a04:	fc 81       	ldd	r31, Y+4	; 0x04
    1a06:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1a08:	0e 94 ce 0a 	call	0x159c	; 0x159c <TWI_getStatus>
    1a0c:	88 35       	cpi	r24, 0x58	; 88
    1a0e:	11 f0       	breq	.+4      	; 0x1a14 <EEPROM_readByte+0xa6>
        return ERROR;
    1a10:	1d 82       	std	Y+5, r1	; 0x05
    1a12:	04 c0       	rjmp	.+8      	; 0x1a1c <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    1a14:	0e 94 86 0a 	call	0x150c	; 0x150c <TWI_stop>

    return SUCCESS;
    1a18:	81 e0       	ldi	r24, 0x01	; 1
    1a1a:	8d 83       	std	Y+5, r24	; 0x05
    1a1c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1a1e:	0f 90       	pop	r0
    1a20:	0f 90       	pop	r0
    1a22:	0f 90       	pop	r0
    1a24:	0f 90       	pop	r0
    1a26:	0f 90       	pop	r0
    1a28:	cf 91       	pop	r28
    1a2a:	df 91       	pop	r29
    1a2c:	08 95       	ret

00001a2e <start>:
 */
#include "control.h"

uint8 Pass_Save[SIZE],Pass_Recieved[SIZE],Pass_EEPROM[SIZE];

void start(void) {
    1a2e:	df 93       	push	r29
    1a30:	cf 93       	push	r28
    1a32:	cd b7       	in	r28, 0x3d	; 61
    1a34:	de b7       	in	r29, 0x3e	; 62
    1a36:	a0 97       	sbiw	r28, 0x20	; 32
    1a38:	0f b6       	in	r0, 0x3f	; 63
    1a3a:	f8 94       	cli
    1a3c:	de bf       	out	0x3e, r29	; 62
    1a3e:	0f be       	out	0x3f, r0	; 63
    1a40:	cd bf       	out	0x3d, r28	; 61
	UART_Config UARTconfig= { DISABLED, ONE, EIGHT, 9600 };
    1a42:	ce 01       	movw	r24, r28
    1a44:	01 96       	adiw	r24, 0x01	; 1
    1a46:	9b 8b       	std	Y+19, r25	; 0x13
    1a48:	8a 8b       	std	Y+18, r24	; 0x12
    1a4a:	e2 e7       	ldi	r30, 0x72	; 114
    1a4c:	f0 e0       	ldi	r31, 0x00	; 0
    1a4e:	fd 8b       	std	Y+21, r31	; 0x15
    1a50:	ec 8b       	std	Y+20, r30	; 0x14
    1a52:	f7 e0       	ldi	r31, 0x07	; 7
    1a54:	fe 8b       	std	Y+22, r31	; 0x16
    1a56:	ec 89       	ldd	r30, Y+20	; 0x14
    1a58:	fd 89       	ldd	r31, Y+21	; 0x15
    1a5a:	00 80       	ld	r0, Z
    1a5c:	8c 89       	ldd	r24, Y+20	; 0x14
    1a5e:	9d 89       	ldd	r25, Y+21	; 0x15
    1a60:	01 96       	adiw	r24, 0x01	; 1
    1a62:	9d 8b       	std	Y+21, r25	; 0x15
    1a64:	8c 8b       	std	Y+20, r24	; 0x14
    1a66:	ea 89       	ldd	r30, Y+18	; 0x12
    1a68:	fb 89       	ldd	r31, Y+19	; 0x13
    1a6a:	00 82       	st	Z, r0
    1a6c:	8a 89       	ldd	r24, Y+18	; 0x12
    1a6e:	9b 89       	ldd	r25, Y+19	; 0x13
    1a70:	01 96       	adiw	r24, 0x01	; 1
    1a72:	9b 8b       	std	Y+19, r25	; 0x13
    1a74:	8a 8b       	std	Y+18, r24	; 0x12
    1a76:	9e 89       	ldd	r25, Y+22	; 0x16
    1a78:	91 50       	subi	r25, 0x01	; 1
    1a7a:	9e 8b       	std	Y+22, r25	; 0x16
    1a7c:	ee 89       	ldd	r30, Y+22	; 0x16
    1a7e:	ee 23       	and	r30, r30
    1a80:	51 f7       	brne	.-44     	; 0x1a56 <start+0x28>
	UART_init(&UARTconfig);
    1a82:	ce 01       	movw	r24, r28
    1a84:	01 96       	adiw	r24, 0x01	; 1
    1a86:	0e 94 dd 0a 	call	0x15ba	; 0x15ba <UART_init>
	I2C_Config configr = { 400000, 0x01 };
    1a8a:	ce 01       	movw	r24, r28
    1a8c:	08 96       	adiw	r24, 0x08	; 8
    1a8e:	98 8f       	std	Y+24, r25	; 0x18
    1a90:	8f 8b       	std	Y+23, r24	; 0x17
    1a92:	ed e6       	ldi	r30, 0x6D	; 109
    1a94:	f0 e0       	ldi	r31, 0x00	; 0
    1a96:	fa 8f       	std	Y+26, r31	; 0x1a
    1a98:	e9 8f       	std	Y+25, r30	; 0x19
    1a9a:	f5 e0       	ldi	r31, 0x05	; 5
    1a9c:	fb 8f       	std	Y+27, r31	; 0x1b
    1a9e:	e9 8d       	ldd	r30, Y+25	; 0x19
    1aa0:	fa 8d       	ldd	r31, Y+26	; 0x1a
    1aa2:	00 80       	ld	r0, Z
    1aa4:	89 8d       	ldd	r24, Y+25	; 0x19
    1aa6:	9a 8d       	ldd	r25, Y+26	; 0x1a
    1aa8:	01 96       	adiw	r24, 0x01	; 1
    1aaa:	9a 8f       	std	Y+26, r25	; 0x1a
    1aac:	89 8f       	std	Y+25, r24	; 0x19
    1aae:	ef 89       	ldd	r30, Y+23	; 0x17
    1ab0:	f8 8d       	ldd	r31, Y+24	; 0x18
    1ab2:	00 82       	st	Z, r0
    1ab4:	8f 89       	ldd	r24, Y+23	; 0x17
    1ab6:	98 8d       	ldd	r25, Y+24	; 0x18
    1ab8:	01 96       	adiw	r24, 0x01	; 1
    1aba:	98 8f       	std	Y+24, r25	; 0x18
    1abc:	8f 8b       	std	Y+23, r24	; 0x17
    1abe:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1ac0:	91 50       	subi	r25, 0x01	; 1
    1ac2:	9b 8f       	std	Y+27, r25	; 0x1b
    1ac4:	eb 8d       	ldd	r30, Y+27	; 0x1b
    1ac6:	ee 23       	and	r30, r30
    1ac8:	51 f7       	brne	.-44     	; 0x1a9e <start+0x70>
	TWI_init(&configr);
    1aca:	ce 01       	movw	r24, r28
    1acc:	08 96       	adiw	r24, 0x08	; 8
    1ace:	0e 94 3d 0a 	call	0x147a	; 0x147a <TWI_init>
	DcMotor_Init();
    1ad2:	0e 94 28 0c 	call	0x1850	; 0x1850 <DcMotor_Init>
	Timer_config TIMERconfg = { CTC,PRESCALAR_CLK1024,0,7813};
    1ad6:	ce 01       	movw	r24, r28
    1ad8:	0d 96       	adiw	r24, 0x0d	; 13
    1ada:	9d 8f       	std	Y+29, r25	; 0x1d
    1adc:	8c 8f       	std	Y+28, r24	; 0x1c
    1ade:	e8 e6       	ldi	r30, 0x68	; 104
    1ae0:	f0 e0       	ldi	r31, 0x00	; 0
    1ae2:	ff 8f       	std	Y+31, r31	; 0x1f
    1ae4:	ee 8f       	std	Y+30, r30	; 0x1e
    1ae6:	f5 e0       	ldi	r31, 0x05	; 5
    1ae8:	f8 a3       	std	Y+32, r31	; 0x20
    1aea:	ee 8d       	ldd	r30, Y+30	; 0x1e
    1aec:	ff 8d       	ldd	r31, Y+31	; 0x1f
    1aee:	00 80       	ld	r0, Z
    1af0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1af2:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1af4:	01 96       	adiw	r24, 0x01	; 1
    1af6:	9f 8f       	std	Y+31, r25	; 0x1f
    1af8:	8e 8f       	std	Y+30, r24	; 0x1e
    1afa:	ec 8d       	ldd	r30, Y+28	; 0x1c
    1afc:	fd 8d       	ldd	r31, Y+29	; 0x1d
    1afe:	00 82       	st	Z, r0
    1b00:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1b02:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1b04:	01 96       	adiw	r24, 0x01	; 1
    1b06:	9d 8f       	std	Y+29, r25	; 0x1d
    1b08:	8c 8f       	std	Y+28, r24	; 0x1c
    1b0a:	98 a1       	ldd	r25, Y+32	; 0x20
    1b0c:	91 50       	subi	r25, 0x01	; 1
    1b0e:	98 a3       	std	Y+32, r25	; 0x20
    1b10:	e8 a1       	ldd	r30, Y+32	; 0x20
    1b12:	ee 23       	and	r30, r30
    1b14:	51 f7       	brne	.-44     	; 0x1aea <start+0xbc>
	Timer1_init(&TIMERconfg);
    1b16:	ce 01       	movw	r24, r28
    1b18:	0d 96       	adiw	r24, 0x0d	; 13
    1b1a:	0e 94 09 06 	call	0xc12	; 0xc12 <Timer1_init>
	Buzzer_init();
    1b1e:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <Buzzer_init>
}
    1b22:	a0 96       	adiw	r28, 0x20	; 32
    1b24:	0f b6       	in	r0, 0x3f	; 63
    1b26:	f8 94       	cli
    1b28:	de bf       	out	0x3e, r29	; 62
    1b2a:	0f be       	out	0x3f, r0	; 63
    1b2c:	cd bf       	out	0x3d, r28	; 61
    1b2e:	cf 91       	pop	r28
    1b30:	df 91       	pop	r29
    1b32:	08 95       	ret

00001b34 <receive_pass>:

void receive_pass(void) {
    1b34:	0f 93       	push	r16
    1b36:	1f 93       	push	r17
    1b38:	df 93       	push	r29
    1b3a:	cf 93       	push	r28
    1b3c:	cd b7       	in	r28, 0x3d	; 61
    1b3e:	de b7       	in	r29, 0x3e	; 62
    1b40:	6d 97       	sbiw	r28, 0x1d	; 29
    1b42:	0f b6       	in	r0, 0x3f	; 63
    1b44:	f8 94       	cli
    1b46:	de bf       	out	0x3e, r29	; 62
    1b48:	0f be       	out	0x3f, r0	; 63
    1b4a:	cd bf       	out	0x3d, r28	; 61
	uint8 i;
	for (i = 0; i < SIZE; i++) {
    1b4c:	1d 8e       	std	Y+29, r1	; 0x1d
    1b4e:	7e c0       	rjmp	.+252    	; 0x1c4c <receive_pass+0x118>
		Pass_Save[i] = UART_recieveByte();
    1b50:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1b52:	08 2f       	mov	r16, r24
    1b54:	10 e0       	ldi	r17, 0x00	; 0
    1b56:	0e 94 84 0b 	call	0x1708	; 0x1708 <UART_recieveByte>
    1b5a:	f8 01       	movw	r30, r16
    1b5c:	ef 57       	subi	r30, 0x7F	; 127
    1b5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1b60:	80 83       	st	Z, r24
    1b62:	80 e0       	ldi	r24, 0x00	; 0
    1b64:	90 e0       	ldi	r25, 0x00	; 0
    1b66:	a0 e2       	ldi	r26, 0x20	; 32
    1b68:	b1 e4       	ldi	r27, 0x41	; 65
    1b6a:	89 8f       	std	Y+25, r24	; 0x19
    1b6c:	9a 8f       	std	Y+26, r25	; 0x1a
    1b6e:	ab 8f       	std	Y+27, r26	; 0x1b
    1b70:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b72:	69 8d       	ldd	r22, Y+25	; 0x19
    1b74:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b76:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b78:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1b7a:	20 e0       	ldi	r18, 0x00	; 0
    1b7c:	30 e0       	ldi	r19, 0x00	; 0
    1b7e:	4a ef       	ldi	r20, 0xFA	; 250
    1b80:	54 e4       	ldi	r21, 0x44	; 68
    1b82:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b86:	dc 01       	movw	r26, r24
    1b88:	cb 01       	movw	r24, r22
    1b8a:	8d 8b       	std	Y+21, r24	; 0x15
    1b8c:	9e 8b       	std	Y+22, r25	; 0x16
    1b8e:	af 8b       	std	Y+23, r26	; 0x17
    1b90:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1b92:	6d 89       	ldd	r22, Y+21	; 0x15
    1b94:	7e 89       	ldd	r23, Y+22	; 0x16
    1b96:	8f 89       	ldd	r24, Y+23	; 0x17
    1b98:	98 8d       	ldd	r25, Y+24	; 0x18
    1b9a:	20 e0       	ldi	r18, 0x00	; 0
    1b9c:	30 e0       	ldi	r19, 0x00	; 0
    1b9e:	40 e8       	ldi	r20, 0x80	; 128
    1ba0:	5f e3       	ldi	r21, 0x3F	; 63
    1ba2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1ba6:	88 23       	and	r24, r24
    1ba8:	2c f4       	brge	.+10     	; 0x1bb4 <receive_pass+0x80>
		__ticks = 1;
    1baa:	81 e0       	ldi	r24, 0x01	; 1
    1bac:	90 e0       	ldi	r25, 0x00	; 0
    1bae:	9c 8b       	std	Y+20, r25	; 0x14
    1bb0:	8b 8b       	std	Y+19, r24	; 0x13
    1bb2:	3f c0       	rjmp	.+126    	; 0x1c32 <receive_pass+0xfe>
	else if (__tmp > 65535)
    1bb4:	6d 89       	ldd	r22, Y+21	; 0x15
    1bb6:	7e 89       	ldd	r23, Y+22	; 0x16
    1bb8:	8f 89       	ldd	r24, Y+23	; 0x17
    1bba:	98 8d       	ldd	r25, Y+24	; 0x18
    1bbc:	20 e0       	ldi	r18, 0x00	; 0
    1bbe:	3f ef       	ldi	r19, 0xFF	; 255
    1bc0:	4f e7       	ldi	r20, 0x7F	; 127
    1bc2:	57 e4       	ldi	r21, 0x47	; 71
    1bc4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1bc8:	18 16       	cp	r1, r24
    1bca:	4c f5       	brge	.+82     	; 0x1c1e <receive_pass+0xea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bcc:	69 8d       	ldd	r22, Y+25	; 0x19
    1bce:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1bd0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1bd2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1bd4:	20 e0       	ldi	r18, 0x00	; 0
    1bd6:	30 e0       	ldi	r19, 0x00	; 0
    1bd8:	40 e2       	ldi	r20, 0x20	; 32
    1bda:	51 e4       	ldi	r21, 0x41	; 65
    1bdc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1be0:	dc 01       	movw	r26, r24
    1be2:	cb 01       	movw	r24, r22
    1be4:	bc 01       	movw	r22, r24
    1be6:	cd 01       	movw	r24, r26
    1be8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bec:	dc 01       	movw	r26, r24
    1bee:	cb 01       	movw	r24, r22
    1bf0:	9c 8b       	std	Y+20, r25	; 0x14
    1bf2:	8b 8b       	std	Y+19, r24	; 0x13
    1bf4:	0f c0       	rjmp	.+30     	; 0x1c14 <receive_pass+0xe0>
    1bf6:	88 ec       	ldi	r24, 0xC8	; 200
    1bf8:	90 e0       	ldi	r25, 0x00	; 0
    1bfa:	9a 8b       	std	Y+18, r25	; 0x12
    1bfc:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1bfe:	89 89       	ldd	r24, Y+17	; 0x11
    1c00:	9a 89       	ldd	r25, Y+18	; 0x12
    1c02:	01 97       	sbiw	r24, 0x01	; 1
    1c04:	f1 f7       	brne	.-4      	; 0x1c02 <receive_pass+0xce>
    1c06:	9a 8b       	std	Y+18, r25	; 0x12
    1c08:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c0a:	8b 89       	ldd	r24, Y+19	; 0x13
    1c0c:	9c 89       	ldd	r25, Y+20	; 0x14
    1c0e:	01 97       	sbiw	r24, 0x01	; 1
    1c10:	9c 8b       	std	Y+20, r25	; 0x14
    1c12:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c14:	8b 89       	ldd	r24, Y+19	; 0x13
    1c16:	9c 89       	ldd	r25, Y+20	; 0x14
    1c18:	00 97       	sbiw	r24, 0x00	; 0
    1c1a:	69 f7       	brne	.-38     	; 0x1bf6 <receive_pass+0xc2>
    1c1c:	14 c0       	rjmp	.+40     	; 0x1c46 <receive_pass+0x112>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c1e:	6d 89       	ldd	r22, Y+21	; 0x15
    1c20:	7e 89       	ldd	r23, Y+22	; 0x16
    1c22:	8f 89       	ldd	r24, Y+23	; 0x17
    1c24:	98 8d       	ldd	r25, Y+24	; 0x18
    1c26:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c2a:	dc 01       	movw	r26, r24
    1c2c:	cb 01       	movw	r24, r22
    1c2e:	9c 8b       	std	Y+20, r25	; 0x14
    1c30:	8b 8b       	std	Y+19, r24	; 0x13
    1c32:	8b 89       	ldd	r24, Y+19	; 0x13
    1c34:	9c 89       	ldd	r25, Y+20	; 0x14
    1c36:	98 8b       	std	Y+16, r25	; 0x10
    1c38:	8f 87       	std	Y+15, r24	; 0x0f
    1c3a:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c3c:	98 89       	ldd	r25, Y+16	; 0x10
    1c3e:	01 97       	sbiw	r24, 0x01	; 1
    1c40:	f1 f7       	brne	.-4      	; 0x1c3e <receive_pass+0x10a>
    1c42:	98 8b       	std	Y+16, r25	; 0x10
    1c44:	8f 87       	std	Y+15, r24	; 0x0f
	Buzzer_init();
}

void receive_pass(void) {
	uint8 i;
	for (i = 0; i < SIZE; i++) {
    1c46:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1c48:	8f 5f       	subi	r24, 0xFF	; 255
    1c4a:	8d 8f       	std	Y+29, r24	; 0x1d
    1c4c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1c4e:	85 30       	cpi	r24, 0x05	; 5
    1c50:	08 f4       	brcc	.+2      	; 0x1c54 <receive_pass+0x120>
    1c52:	7e cf       	rjmp	.-260    	; 0x1b50 <receive_pass+0x1c>
		Pass_Save[i] = UART_recieveByte();
		_delay_ms(10);
	}
	for (i = 0; i < SIZE; i++) {
    1c54:	1d 8e       	std	Y+29, r1	; 0x1d
    1c56:	83 c0       	rjmp	.+262    	; 0x1d5e <receive_pass+0x22a>
		EEPROM_writeByte(i, Pass_Save[i]);
    1c58:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1c5a:	48 2f       	mov	r20, r24
    1c5c:	50 e0       	ldi	r21, 0x00	; 0
    1c5e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1c60:	88 2f       	mov	r24, r24
    1c62:	90 e0       	ldi	r25, 0x00	; 0
    1c64:	fc 01       	movw	r30, r24
    1c66:	ef 57       	subi	r30, 0x7F	; 127
    1c68:	ff 4f       	sbci	r31, 0xFF	; 255
    1c6a:	20 81       	ld	r18, Z
    1c6c:	ca 01       	movw	r24, r20
    1c6e:	62 2f       	mov	r22, r18
    1c70:	0e 94 76 0c 	call	0x18ec	; 0x18ec <EEPROM_writeByte>
    1c74:	80 e0       	ldi	r24, 0x00	; 0
    1c76:	90 e0       	ldi	r25, 0x00	; 0
    1c78:	a0 e2       	ldi	r26, 0x20	; 32
    1c7a:	b1 e4       	ldi	r27, 0x41	; 65
    1c7c:	8b 87       	std	Y+11, r24	; 0x0b
    1c7e:	9c 87       	std	Y+12, r25	; 0x0c
    1c80:	ad 87       	std	Y+13, r26	; 0x0d
    1c82:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c84:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c86:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c88:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c8a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c8c:	20 e0       	ldi	r18, 0x00	; 0
    1c8e:	30 e0       	ldi	r19, 0x00	; 0
    1c90:	4a ef       	ldi	r20, 0xFA	; 250
    1c92:	54 e4       	ldi	r21, 0x44	; 68
    1c94:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c98:	dc 01       	movw	r26, r24
    1c9a:	cb 01       	movw	r24, r22
    1c9c:	8f 83       	std	Y+7, r24	; 0x07
    1c9e:	98 87       	std	Y+8, r25	; 0x08
    1ca0:	a9 87       	std	Y+9, r26	; 0x09
    1ca2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1ca4:	6f 81       	ldd	r22, Y+7	; 0x07
    1ca6:	78 85       	ldd	r23, Y+8	; 0x08
    1ca8:	89 85       	ldd	r24, Y+9	; 0x09
    1caa:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cac:	20 e0       	ldi	r18, 0x00	; 0
    1cae:	30 e0       	ldi	r19, 0x00	; 0
    1cb0:	40 e8       	ldi	r20, 0x80	; 128
    1cb2:	5f e3       	ldi	r21, 0x3F	; 63
    1cb4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1cb8:	88 23       	and	r24, r24
    1cba:	2c f4       	brge	.+10     	; 0x1cc6 <receive_pass+0x192>
		__ticks = 1;
    1cbc:	81 e0       	ldi	r24, 0x01	; 1
    1cbe:	90 e0       	ldi	r25, 0x00	; 0
    1cc0:	9e 83       	std	Y+6, r25	; 0x06
    1cc2:	8d 83       	std	Y+5, r24	; 0x05
    1cc4:	3f c0       	rjmp	.+126    	; 0x1d44 <receive_pass+0x210>
	else if (__tmp > 65535)
    1cc6:	6f 81       	ldd	r22, Y+7	; 0x07
    1cc8:	78 85       	ldd	r23, Y+8	; 0x08
    1cca:	89 85       	ldd	r24, Y+9	; 0x09
    1ccc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cce:	20 e0       	ldi	r18, 0x00	; 0
    1cd0:	3f ef       	ldi	r19, 0xFF	; 255
    1cd2:	4f e7       	ldi	r20, 0x7F	; 127
    1cd4:	57 e4       	ldi	r21, 0x47	; 71
    1cd6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1cda:	18 16       	cp	r1, r24
    1cdc:	4c f5       	brge	.+82     	; 0x1d30 <receive_pass+0x1fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cde:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ce0:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ce2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ce4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ce6:	20 e0       	ldi	r18, 0x00	; 0
    1ce8:	30 e0       	ldi	r19, 0x00	; 0
    1cea:	40 e2       	ldi	r20, 0x20	; 32
    1cec:	51 e4       	ldi	r21, 0x41	; 65
    1cee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cf2:	dc 01       	movw	r26, r24
    1cf4:	cb 01       	movw	r24, r22
    1cf6:	bc 01       	movw	r22, r24
    1cf8:	cd 01       	movw	r24, r26
    1cfa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cfe:	dc 01       	movw	r26, r24
    1d00:	cb 01       	movw	r24, r22
    1d02:	9e 83       	std	Y+6, r25	; 0x06
    1d04:	8d 83       	std	Y+5, r24	; 0x05
    1d06:	0f c0       	rjmp	.+30     	; 0x1d26 <receive_pass+0x1f2>
    1d08:	88 ec       	ldi	r24, 0xC8	; 200
    1d0a:	90 e0       	ldi	r25, 0x00	; 0
    1d0c:	9c 83       	std	Y+4, r25	; 0x04
    1d0e:	8b 83       	std	Y+3, r24	; 0x03
    1d10:	8b 81       	ldd	r24, Y+3	; 0x03
    1d12:	9c 81       	ldd	r25, Y+4	; 0x04
    1d14:	01 97       	sbiw	r24, 0x01	; 1
    1d16:	f1 f7       	brne	.-4      	; 0x1d14 <receive_pass+0x1e0>
    1d18:	9c 83       	std	Y+4, r25	; 0x04
    1d1a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d1c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d1e:	9e 81       	ldd	r25, Y+6	; 0x06
    1d20:	01 97       	sbiw	r24, 0x01	; 1
    1d22:	9e 83       	std	Y+6, r25	; 0x06
    1d24:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d26:	8d 81       	ldd	r24, Y+5	; 0x05
    1d28:	9e 81       	ldd	r25, Y+6	; 0x06
    1d2a:	00 97       	sbiw	r24, 0x00	; 0
    1d2c:	69 f7       	brne	.-38     	; 0x1d08 <receive_pass+0x1d4>
    1d2e:	14 c0       	rjmp	.+40     	; 0x1d58 <receive_pass+0x224>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d30:	6f 81       	ldd	r22, Y+7	; 0x07
    1d32:	78 85       	ldd	r23, Y+8	; 0x08
    1d34:	89 85       	ldd	r24, Y+9	; 0x09
    1d36:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d38:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d3c:	dc 01       	movw	r26, r24
    1d3e:	cb 01       	movw	r24, r22
    1d40:	9e 83       	std	Y+6, r25	; 0x06
    1d42:	8d 83       	std	Y+5, r24	; 0x05
    1d44:	8d 81       	ldd	r24, Y+5	; 0x05
    1d46:	9e 81       	ldd	r25, Y+6	; 0x06
    1d48:	9a 83       	std	Y+2, r25	; 0x02
    1d4a:	89 83       	std	Y+1, r24	; 0x01
    1d4c:	89 81       	ldd	r24, Y+1	; 0x01
    1d4e:	9a 81       	ldd	r25, Y+2	; 0x02
    1d50:	01 97       	sbiw	r24, 0x01	; 1
    1d52:	f1 f7       	brne	.-4      	; 0x1d50 <receive_pass+0x21c>
    1d54:	9a 83       	std	Y+2, r25	; 0x02
    1d56:	89 83       	std	Y+1, r24	; 0x01
	uint8 i;
	for (i = 0; i < SIZE; i++) {
		Pass_Save[i] = UART_recieveByte();
		_delay_ms(10);
	}
	for (i = 0; i < SIZE; i++) {
    1d58:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1d5a:	8f 5f       	subi	r24, 0xFF	; 255
    1d5c:	8d 8f       	std	Y+29, r24	; 0x1d
    1d5e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1d60:	85 30       	cpi	r24, 0x05	; 5
    1d62:	08 f4       	brcc	.+2      	; 0x1d66 <receive_pass+0x232>
    1d64:	79 cf       	rjmp	.-270    	; 0x1c58 <receive_pass+0x124>
		EEPROM_writeByte(i, Pass_Save[i]);
		_delay_ms(10);
	}
}
    1d66:	6d 96       	adiw	r28, 0x1d	; 29
    1d68:	0f b6       	in	r0, 0x3f	; 63
    1d6a:	f8 94       	cli
    1d6c:	de bf       	out	0x3e, r29	; 62
    1d6e:	0f be       	out	0x3f, r0	; 63
    1d70:	cd bf       	out	0x3d, r28	; 61
    1d72:	cf 91       	pop	r28
    1d74:	df 91       	pop	r29
    1d76:	1f 91       	pop	r17
    1d78:	0f 91       	pop	r16
    1d7a:	08 95       	ret

00001d7c <check_pass>:

void check_pass(void) {
    1d7c:	0f 93       	push	r16
    1d7e:	1f 93       	push	r17
    1d80:	df 93       	push	r29
    1d82:	cf 93       	push	r28
    1d84:	cd b7       	in	r28, 0x3d	; 61
    1d86:	de b7       	in	r29, 0x3e	; 62
    1d88:	6e 97       	sbiw	r28, 0x1e	; 30
    1d8a:	0f b6       	in	r0, 0x3f	; 63
    1d8c:	f8 94       	cli
    1d8e:	de bf       	out	0x3e, r29	; 62
    1d90:	0f be       	out	0x3f, r0	; 63
    1d92:	cd bf       	out	0x3d, r28	; 61
	uint8 i;
	uint8 check=0;
    1d94:	1d 8e       	std	Y+29, r1	; 0x1d

	for (i = 0; i < SIZE; i++) {
    1d96:	1e 8e       	std	Y+30, r1	; 0x1e
    1d98:	7e c0       	rjmp	.+252    	; 0x1e96 <check_pass+0x11a>
		Pass_Recieved[i] = UART_recieveByte();
    1d9a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1d9c:	08 2f       	mov	r16, r24
    1d9e:	10 e0       	ldi	r17, 0x00	; 0
    1da0:	0e 94 84 0b 	call	0x1708	; 0x1708 <UART_recieveByte>
    1da4:	f8 01       	movw	r30, r16
    1da6:	ea 57       	subi	r30, 0x7A	; 122
    1da8:	ff 4f       	sbci	r31, 0xFF	; 255
    1daa:	80 83       	st	Z, r24
    1dac:	80 e0       	ldi	r24, 0x00	; 0
    1dae:	90 e0       	ldi	r25, 0x00	; 0
    1db0:	a0 e2       	ldi	r26, 0x20	; 32
    1db2:	b1 e4       	ldi	r27, 0x41	; 65
    1db4:	89 8f       	std	Y+25, r24	; 0x19
    1db6:	9a 8f       	std	Y+26, r25	; 0x1a
    1db8:	ab 8f       	std	Y+27, r26	; 0x1b
    1dba:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1dbc:	69 8d       	ldd	r22, Y+25	; 0x19
    1dbe:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1dc0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1dc2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1dc4:	20 e0       	ldi	r18, 0x00	; 0
    1dc6:	30 e0       	ldi	r19, 0x00	; 0
    1dc8:	4a ef       	ldi	r20, 0xFA	; 250
    1dca:	54 e4       	ldi	r21, 0x44	; 68
    1dcc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dd0:	dc 01       	movw	r26, r24
    1dd2:	cb 01       	movw	r24, r22
    1dd4:	8d 8b       	std	Y+21, r24	; 0x15
    1dd6:	9e 8b       	std	Y+22, r25	; 0x16
    1dd8:	af 8b       	std	Y+23, r26	; 0x17
    1dda:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1ddc:	6d 89       	ldd	r22, Y+21	; 0x15
    1dde:	7e 89       	ldd	r23, Y+22	; 0x16
    1de0:	8f 89       	ldd	r24, Y+23	; 0x17
    1de2:	98 8d       	ldd	r25, Y+24	; 0x18
    1de4:	20 e0       	ldi	r18, 0x00	; 0
    1de6:	30 e0       	ldi	r19, 0x00	; 0
    1de8:	40 e8       	ldi	r20, 0x80	; 128
    1dea:	5f e3       	ldi	r21, 0x3F	; 63
    1dec:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1df0:	88 23       	and	r24, r24
    1df2:	2c f4       	brge	.+10     	; 0x1dfe <check_pass+0x82>
		__ticks = 1;
    1df4:	81 e0       	ldi	r24, 0x01	; 1
    1df6:	90 e0       	ldi	r25, 0x00	; 0
    1df8:	9c 8b       	std	Y+20, r25	; 0x14
    1dfa:	8b 8b       	std	Y+19, r24	; 0x13
    1dfc:	3f c0       	rjmp	.+126    	; 0x1e7c <check_pass+0x100>
	else if (__tmp > 65535)
    1dfe:	6d 89       	ldd	r22, Y+21	; 0x15
    1e00:	7e 89       	ldd	r23, Y+22	; 0x16
    1e02:	8f 89       	ldd	r24, Y+23	; 0x17
    1e04:	98 8d       	ldd	r25, Y+24	; 0x18
    1e06:	20 e0       	ldi	r18, 0x00	; 0
    1e08:	3f ef       	ldi	r19, 0xFF	; 255
    1e0a:	4f e7       	ldi	r20, 0x7F	; 127
    1e0c:	57 e4       	ldi	r21, 0x47	; 71
    1e0e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e12:	18 16       	cp	r1, r24
    1e14:	4c f5       	brge	.+82     	; 0x1e68 <check_pass+0xec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e16:	69 8d       	ldd	r22, Y+25	; 0x19
    1e18:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e1a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e1c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e1e:	20 e0       	ldi	r18, 0x00	; 0
    1e20:	30 e0       	ldi	r19, 0x00	; 0
    1e22:	40 e2       	ldi	r20, 0x20	; 32
    1e24:	51 e4       	ldi	r21, 0x41	; 65
    1e26:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e2a:	dc 01       	movw	r26, r24
    1e2c:	cb 01       	movw	r24, r22
    1e2e:	bc 01       	movw	r22, r24
    1e30:	cd 01       	movw	r24, r26
    1e32:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e36:	dc 01       	movw	r26, r24
    1e38:	cb 01       	movw	r24, r22
    1e3a:	9c 8b       	std	Y+20, r25	; 0x14
    1e3c:	8b 8b       	std	Y+19, r24	; 0x13
    1e3e:	0f c0       	rjmp	.+30     	; 0x1e5e <check_pass+0xe2>
    1e40:	88 ec       	ldi	r24, 0xC8	; 200
    1e42:	90 e0       	ldi	r25, 0x00	; 0
    1e44:	9a 8b       	std	Y+18, r25	; 0x12
    1e46:	89 8b       	std	Y+17, r24	; 0x11
    1e48:	89 89       	ldd	r24, Y+17	; 0x11
    1e4a:	9a 89       	ldd	r25, Y+18	; 0x12
    1e4c:	01 97       	sbiw	r24, 0x01	; 1
    1e4e:	f1 f7       	brne	.-4      	; 0x1e4c <check_pass+0xd0>
    1e50:	9a 8b       	std	Y+18, r25	; 0x12
    1e52:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e54:	8b 89       	ldd	r24, Y+19	; 0x13
    1e56:	9c 89       	ldd	r25, Y+20	; 0x14
    1e58:	01 97       	sbiw	r24, 0x01	; 1
    1e5a:	9c 8b       	std	Y+20, r25	; 0x14
    1e5c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e5e:	8b 89       	ldd	r24, Y+19	; 0x13
    1e60:	9c 89       	ldd	r25, Y+20	; 0x14
    1e62:	00 97       	sbiw	r24, 0x00	; 0
    1e64:	69 f7       	brne	.-38     	; 0x1e40 <check_pass+0xc4>
    1e66:	14 c0       	rjmp	.+40     	; 0x1e90 <check_pass+0x114>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e68:	6d 89       	ldd	r22, Y+21	; 0x15
    1e6a:	7e 89       	ldd	r23, Y+22	; 0x16
    1e6c:	8f 89       	ldd	r24, Y+23	; 0x17
    1e6e:	98 8d       	ldd	r25, Y+24	; 0x18
    1e70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e74:	dc 01       	movw	r26, r24
    1e76:	cb 01       	movw	r24, r22
    1e78:	9c 8b       	std	Y+20, r25	; 0x14
    1e7a:	8b 8b       	std	Y+19, r24	; 0x13
    1e7c:	8b 89       	ldd	r24, Y+19	; 0x13
    1e7e:	9c 89       	ldd	r25, Y+20	; 0x14
    1e80:	98 8b       	std	Y+16, r25	; 0x10
    1e82:	8f 87       	std	Y+15, r24	; 0x0f
    1e84:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e86:	98 89       	ldd	r25, Y+16	; 0x10
    1e88:	01 97       	sbiw	r24, 0x01	; 1
    1e8a:	f1 f7       	brne	.-4      	; 0x1e88 <check_pass+0x10c>
    1e8c:	98 8b       	std	Y+16, r25	; 0x10
    1e8e:	8f 87       	std	Y+15, r24	; 0x0f

void check_pass(void) {
	uint8 i;
	uint8 check=0;

	for (i = 0; i < SIZE; i++) {
    1e90:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1e92:	8f 5f       	subi	r24, 0xFF	; 255
    1e94:	8e 8f       	std	Y+30, r24	; 0x1e
    1e96:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1e98:	85 30       	cpi	r24, 0x05	; 5
    1e9a:	08 f4       	brcc	.+2      	; 0x1e9e <check_pass+0x122>
    1e9c:	7e cf       	rjmp	.-260    	; 0x1d9a <check_pass+0x1e>
		Pass_Recieved[i] = UART_recieveByte();
		_delay_ms(10);
	}
	for (i = 0; i < SIZE; i++) {
    1e9e:	1e 8e       	std	Y+30, r1	; 0x1e
    1ea0:	82 c0       	rjmp	.+260    	; 0x1fa6 <check_pass+0x22a>
		EEPROM_readByte(i, &Pass_EEPROM[i]);
    1ea2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1ea4:	48 2f       	mov	r20, r24
    1ea6:	50 e0       	ldi	r21, 0x00	; 0
    1ea8:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1eaa:	88 2f       	mov	r24, r24
    1eac:	90 e0       	ldi	r25, 0x00	; 0
    1eae:	9c 01       	movw	r18, r24
    1eb0:	24 58       	subi	r18, 0x84	; 132
    1eb2:	3f 4f       	sbci	r19, 0xFF	; 255
    1eb4:	ca 01       	movw	r24, r20
    1eb6:	b9 01       	movw	r22, r18
    1eb8:	0e 94 b7 0c 	call	0x196e	; 0x196e <EEPROM_readByte>
    1ebc:	80 e0       	ldi	r24, 0x00	; 0
    1ebe:	90 e0       	ldi	r25, 0x00	; 0
    1ec0:	a0 e2       	ldi	r26, 0x20	; 32
    1ec2:	b1 e4       	ldi	r27, 0x41	; 65
    1ec4:	8b 87       	std	Y+11, r24	; 0x0b
    1ec6:	9c 87       	std	Y+12, r25	; 0x0c
    1ec8:	ad 87       	std	Y+13, r26	; 0x0d
    1eca:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ecc:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ece:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ed0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ed2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ed4:	20 e0       	ldi	r18, 0x00	; 0
    1ed6:	30 e0       	ldi	r19, 0x00	; 0
    1ed8:	4a ef       	ldi	r20, 0xFA	; 250
    1eda:	54 e4       	ldi	r21, 0x44	; 68
    1edc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ee0:	dc 01       	movw	r26, r24
    1ee2:	cb 01       	movw	r24, r22
    1ee4:	8f 83       	std	Y+7, r24	; 0x07
    1ee6:	98 87       	std	Y+8, r25	; 0x08
    1ee8:	a9 87       	std	Y+9, r26	; 0x09
    1eea:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1eec:	6f 81       	ldd	r22, Y+7	; 0x07
    1eee:	78 85       	ldd	r23, Y+8	; 0x08
    1ef0:	89 85       	ldd	r24, Y+9	; 0x09
    1ef2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ef4:	20 e0       	ldi	r18, 0x00	; 0
    1ef6:	30 e0       	ldi	r19, 0x00	; 0
    1ef8:	40 e8       	ldi	r20, 0x80	; 128
    1efa:	5f e3       	ldi	r21, 0x3F	; 63
    1efc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f00:	88 23       	and	r24, r24
    1f02:	2c f4       	brge	.+10     	; 0x1f0e <check_pass+0x192>
		__ticks = 1;
    1f04:	81 e0       	ldi	r24, 0x01	; 1
    1f06:	90 e0       	ldi	r25, 0x00	; 0
    1f08:	9e 83       	std	Y+6, r25	; 0x06
    1f0a:	8d 83       	std	Y+5, r24	; 0x05
    1f0c:	3f c0       	rjmp	.+126    	; 0x1f8c <check_pass+0x210>
	else if (__tmp > 65535)
    1f0e:	6f 81       	ldd	r22, Y+7	; 0x07
    1f10:	78 85       	ldd	r23, Y+8	; 0x08
    1f12:	89 85       	ldd	r24, Y+9	; 0x09
    1f14:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f16:	20 e0       	ldi	r18, 0x00	; 0
    1f18:	3f ef       	ldi	r19, 0xFF	; 255
    1f1a:	4f e7       	ldi	r20, 0x7F	; 127
    1f1c:	57 e4       	ldi	r21, 0x47	; 71
    1f1e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f22:	18 16       	cp	r1, r24
    1f24:	4c f5       	brge	.+82     	; 0x1f78 <check_pass+0x1fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f26:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f28:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f2a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f2c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f2e:	20 e0       	ldi	r18, 0x00	; 0
    1f30:	30 e0       	ldi	r19, 0x00	; 0
    1f32:	40 e2       	ldi	r20, 0x20	; 32
    1f34:	51 e4       	ldi	r21, 0x41	; 65
    1f36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f3a:	dc 01       	movw	r26, r24
    1f3c:	cb 01       	movw	r24, r22
    1f3e:	bc 01       	movw	r22, r24
    1f40:	cd 01       	movw	r24, r26
    1f42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f46:	dc 01       	movw	r26, r24
    1f48:	cb 01       	movw	r24, r22
    1f4a:	9e 83       	std	Y+6, r25	; 0x06
    1f4c:	8d 83       	std	Y+5, r24	; 0x05
    1f4e:	0f c0       	rjmp	.+30     	; 0x1f6e <check_pass+0x1f2>
    1f50:	88 ec       	ldi	r24, 0xC8	; 200
    1f52:	90 e0       	ldi	r25, 0x00	; 0
    1f54:	9c 83       	std	Y+4, r25	; 0x04
    1f56:	8b 83       	std	Y+3, r24	; 0x03
    1f58:	8b 81       	ldd	r24, Y+3	; 0x03
    1f5a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f5c:	01 97       	sbiw	r24, 0x01	; 1
    1f5e:	f1 f7       	brne	.-4      	; 0x1f5c <check_pass+0x1e0>
    1f60:	9c 83       	std	Y+4, r25	; 0x04
    1f62:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f64:	8d 81       	ldd	r24, Y+5	; 0x05
    1f66:	9e 81       	ldd	r25, Y+6	; 0x06
    1f68:	01 97       	sbiw	r24, 0x01	; 1
    1f6a:	9e 83       	std	Y+6, r25	; 0x06
    1f6c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f6e:	8d 81       	ldd	r24, Y+5	; 0x05
    1f70:	9e 81       	ldd	r25, Y+6	; 0x06
    1f72:	00 97       	sbiw	r24, 0x00	; 0
    1f74:	69 f7       	brne	.-38     	; 0x1f50 <check_pass+0x1d4>
    1f76:	14 c0       	rjmp	.+40     	; 0x1fa0 <check_pass+0x224>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f78:	6f 81       	ldd	r22, Y+7	; 0x07
    1f7a:	78 85       	ldd	r23, Y+8	; 0x08
    1f7c:	89 85       	ldd	r24, Y+9	; 0x09
    1f7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f80:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f84:	dc 01       	movw	r26, r24
    1f86:	cb 01       	movw	r24, r22
    1f88:	9e 83       	std	Y+6, r25	; 0x06
    1f8a:	8d 83       	std	Y+5, r24	; 0x05
    1f8c:	8d 81       	ldd	r24, Y+5	; 0x05
    1f8e:	9e 81       	ldd	r25, Y+6	; 0x06
    1f90:	9a 83       	std	Y+2, r25	; 0x02
    1f92:	89 83       	std	Y+1, r24	; 0x01
    1f94:	89 81       	ldd	r24, Y+1	; 0x01
    1f96:	9a 81       	ldd	r25, Y+2	; 0x02
    1f98:	01 97       	sbiw	r24, 0x01	; 1
    1f9a:	f1 f7       	brne	.-4      	; 0x1f98 <check_pass+0x21c>
    1f9c:	9a 83       	std	Y+2, r25	; 0x02
    1f9e:	89 83       	std	Y+1, r24	; 0x01

	for (i = 0; i < SIZE; i++) {
		Pass_Recieved[i] = UART_recieveByte();
		_delay_ms(10);
	}
	for (i = 0; i < SIZE; i++) {
    1fa0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1fa2:	8f 5f       	subi	r24, 0xFF	; 255
    1fa4:	8e 8f       	std	Y+30, r24	; 0x1e
    1fa6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1fa8:	85 30       	cpi	r24, 0x05	; 5
    1faa:	08 f4       	brcc	.+2      	; 0x1fae <check_pass+0x232>
    1fac:	7a cf       	rjmp	.-268    	; 0x1ea2 <check_pass+0x126>
		EEPROM_readByte(i, &Pass_EEPROM[i]);
		_delay_ms(10);
	}
	for (i = 0; i < SIZE; i++){
    1fae:	1e 8e       	std	Y+30, r1	; 0x1e
    1fb0:	16 c0       	rjmp	.+44     	; 0x1fde <check_pass+0x262>
		if (Pass_Recieved[i]==Pass_EEPROM[i]){
    1fb2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1fb4:	88 2f       	mov	r24, r24
    1fb6:	90 e0       	ldi	r25, 0x00	; 0
    1fb8:	fc 01       	movw	r30, r24
    1fba:	ea 57       	subi	r30, 0x7A	; 122
    1fbc:	ff 4f       	sbci	r31, 0xFF	; 255
    1fbe:	20 81       	ld	r18, Z
    1fc0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1fc2:	88 2f       	mov	r24, r24
    1fc4:	90 e0       	ldi	r25, 0x00	; 0
    1fc6:	fc 01       	movw	r30, r24
    1fc8:	e4 58       	subi	r30, 0x84	; 132
    1fca:	ff 4f       	sbci	r31, 0xFF	; 255
    1fcc:	80 81       	ld	r24, Z
    1fce:	28 17       	cp	r18, r24
    1fd0:	19 f4       	brne	.+6      	; 0x1fd8 <check_pass+0x25c>
			check++;
    1fd2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1fd4:	8f 5f       	subi	r24, 0xFF	; 255
    1fd6:	8d 8f       	std	Y+29, r24	; 0x1d
	}
	for (i = 0; i < SIZE; i++) {
		EEPROM_readByte(i, &Pass_EEPROM[i]);
		_delay_ms(10);
	}
	for (i = 0; i < SIZE; i++){
    1fd8:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1fda:	8f 5f       	subi	r24, 0xFF	; 255
    1fdc:	8e 8f       	std	Y+30, r24	; 0x1e
    1fde:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1fe0:	85 30       	cpi	r24, 0x05	; 5
    1fe2:	38 f3       	brcs	.-50     	; 0x1fb2 <check_pass+0x236>
		if (Pass_Recieved[i]==Pass_EEPROM[i]){
			check++;
		}

	}
	if (check==5) {
    1fe4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1fe6:	85 30       	cpi	r24, 0x05	; 5
    1fe8:	21 f4       	brne	.+8      	; 0x1ff2 <check_pass+0x276>
		UART_sendByte(CORRECT);
    1fea:	84 e0       	ldi	r24, 0x04	; 4
    1fec:	0e 94 6d 0b 	call	0x16da	; 0x16da <UART_sendByte>
    1ff0:	03 c0       	rjmp	.+6      	; 0x1ff8 <check_pass+0x27c>

	}
	else {
		UART_sendByte(WRONG);
    1ff2:	86 e0       	ldi	r24, 0x06	; 6
    1ff4:	0e 94 6d 0b 	call	0x16da	; 0x16da <UART_sendByte>
	}
	check=0;
    1ff8:	1d 8e       	std	Y+29, r1	; 0x1d
}
    1ffa:	6e 96       	adiw	r28, 0x1e	; 30
    1ffc:	0f b6       	in	r0, 0x3f	; 63
    1ffe:	f8 94       	cli
    2000:	de bf       	out	0x3e, r29	; 62
    2002:	0f be       	out	0x3f, r0	; 63
    2004:	cd bf       	out	0x3d, r28	; 61
    2006:	cf 91       	pop	r28
    2008:	df 91       	pop	r29
    200a:	1f 91       	pop	r17
    200c:	0f 91       	pop	r16
    200e:	08 95       	ret

00002010 <rotate>:


void rotate(void){
    2010:	df 93       	push	r29
    2012:	cf 93       	push	r28
    2014:	cd b7       	in	r28, 0x3d	; 61
    2016:	de b7       	in	r29, 0x3e	; 62
    2018:	e0 97       	sbiw	r28, 0x30	; 48
    201a:	0f b6       	in	r0, 0x3f	; 63
    201c:	f8 94       	cli
    201e:	de bf       	out	0x3e, r29	; 62
    2020:	0f be       	out	0x3f, r0	; 63
    2022:	cd bf       	out	0x3d, r28	; 61

	DcMotor_Rotate(CLOCKWISE);
    2024:	81 e0       	ldi	r24, 0x01	; 1
    2026:	0e 94 43 0c 	call	0x1886	; 0x1886 <DcMotor_Rotate>
	for (int var = 0; var < 15; var++) {
    202a:	18 aa       	std	Y+48, r1	; 0x30
    202c:	1f a6       	std	Y+47, r1	; 0x2f
    202e:	77 c0       	rjmp	.+238    	; 0x211e <rotate+0x10e>
    2030:	80 e0       	ldi	r24, 0x00	; 0
    2032:	90 e0       	ldi	r25, 0x00	; 0
    2034:	aa e7       	ldi	r26, 0x7A	; 122
    2036:	b4 e4       	ldi	r27, 0x44	; 68
    2038:	8f a3       	std	Y+39, r24	; 0x27
    203a:	98 a7       	std	Y+40, r25	; 0x28
    203c:	a9 a7       	std	Y+41, r26	; 0x29
    203e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2040:	6f a1       	ldd	r22, Y+39	; 0x27
    2042:	78 a5       	ldd	r23, Y+40	; 0x28
    2044:	89 a5       	ldd	r24, Y+41	; 0x29
    2046:	9a a5       	ldd	r25, Y+42	; 0x2a
    2048:	20 e0       	ldi	r18, 0x00	; 0
    204a:	30 e0       	ldi	r19, 0x00	; 0
    204c:	4a ef       	ldi	r20, 0xFA	; 250
    204e:	54 e4       	ldi	r21, 0x44	; 68
    2050:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2054:	dc 01       	movw	r26, r24
    2056:	cb 01       	movw	r24, r22
    2058:	8b a3       	std	Y+35, r24	; 0x23
    205a:	9c a3       	std	Y+36, r25	; 0x24
    205c:	ad a3       	std	Y+37, r26	; 0x25
    205e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2060:	6b a1       	ldd	r22, Y+35	; 0x23
    2062:	7c a1       	ldd	r23, Y+36	; 0x24
    2064:	8d a1       	ldd	r24, Y+37	; 0x25
    2066:	9e a1       	ldd	r25, Y+38	; 0x26
    2068:	20 e0       	ldi	r18, 0x00	; 0
    206a:	30 e0       	ldi	r19, 0x00	; 0
    206c:	40 e8       	ldi	r20, 0x80	; 128
    206e:	5f e3       	ldi	r21, 0x3F	; 63
    2070:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2074:	88 23       	and	r24, r24
    2076:	2c f4       	brge	.+10     	; 0x2082 <rotate+0x72>
		__ticks = 1;
    2078:	81 e0       	ldi	r24, 0x01	; 1
    207a:	90 e0       	ldi	r25, 0x00	; 0
    207c:	9a a3       	std	Y+34, r25	; 0x22
    207e:	89 a3       	std	Y+33, r24	; 0x21
    2080:	3f c0       	rjmp	.+126    	; 0x2100 <rotate+0xf0>
	else if (__tmp > 65535)
    2082:	6b a1       	ldd	r22, Y+35	; 0x23
    2084:	7c a1       	ldd	r23, Y+36	; 0x24
    2086:	8d a1       	ldd	r24, Y+37	; 0x25
    2088:	9e a1       	ldd	r25, Y+38	; 0x26
    208a:	20 e0       	ldi	r18, 0x00	; 0
    208c:	3f ef       	ldi	r19, 0xFF	; 255
    208e:	4f e7       	ldi	r20, 0x7F	; 127
    2090:	57 e4       	ldi	r21, 0x47	; 71
    2092:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2096:	18 16       	cp	r1, r24
    2098:	4c f5       	brge	.+82     	; 0x20ec <rotate+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    209a:	6f a1       	ldd	r22, Y+39	; 0x27
    209c:	78 a5       	ldd	r23, Y+40	; 0x28
    209e:	89 a5       	ldd	r24, Y+41	; 0x29
    20a0:	9a a5       	ldd	r25, Y+42	; 0x2a
    20a2:	20 e0       	ldi	r18, 0x00	; 0
    20a4:	30 e0       	ldi	r19, 0x00	; 0
    20a6:	40 e2       	ldi	r20, 0x20	; 32
    20a8:	51 e4       	ldi	r21, 0x41	; 65
    20aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20ae:	dc 01       	movw	r26, r24
    20b0:	cb 01       	movw	r24, r22
    20b2:	bc 01       	movw	r22, r24
    20b4:	cd 01       	movw	r24, r26
    20b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20ba:	dc 01       	movw	r26, r24
    20bc:	cb 01       	movw	r24, r22
    20be:	9a a3       	std	Y+34, r25	; 0x22
    20c0:	89 a3       	std	Y+33, r24	; 0x21
    20c2:	0f c0       	rjmp	.+30     	; 0x20e2 <rotate+0xd2>
    20c4:	88 ec       	ldi	r24, 0xC8	; 200
    20c6:	90 e0       	ldi	r25, 0x00	; 0
    20c8:	98 a3       	std	Y+32, r25	; 0x20
    20ca:	8f 8f       	std	Y+31, r24	; 0x1f
    20cc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    20ce:	98 a1       	ldd	r25, Y+32	; 0x20
    20d0:	01 97       	sbiw	r24, 0x01	; 1
    20d2:	f1 f7       	brne	.-4      	; 0x20d0 <rotate+0xc0>
    20d4:	98 a3       	std	Y+32, r25	; 0x20
    20d6:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20d8:	89 a1       	ldd	r24, Y+33	; 0x21
    20da:	9a a1       	ldd	r25, Y+34	; 0x22
    20dc:	01 97       	sbiw	r24, 0x01	; 1
    20de:	9a a3       	std	Y+34, r25	; 0x22
    20e0:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20e2:	89 a1       	ldd	r24, Y+33	; 0x21
    20e4:	9a a1       	ldd	r25, Y+34	; 0x22
    20e6:	00 97       	sbiw	r24, 0x00	; 0
    20e8:	69 f7       	brne	.-38     	; 0x20c4 <rotate+0xb4>
    20ea:	14 c0       	rjmp	.+40     	; 0x2114 <rotate+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20ec:	6b a1       	ldd	r22, Y+35	; 0x23
    20ee:	7c a1       	ldd	r23, Y+36	; 0x24
    20f0:	8d a1       	ldd	r24, Y+37	; 0x25
    20f2:	9e a1       	ldd	r25, Y+38	; 0x26
    20f4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20f8:	dc 01       	movw	r26, r24
    20fa:	cb 01       	movw	r24, r22
    20fc:	9a a3       	std	Y+34, r25	; 0x22
    20fe:	89 a3       	std	Y+33, r24	; 0x21
    2100:	89 a1       	ldd	r24, Y+33	; 0x21
    2102:	9a a1       	ldd	r25, Y+34	; 0x22
    2104:	9e 8f       	std	Y+30, r25	; 0x1e
    2106:	8d 8f       	std	Y+29, r24	; 0x1d
    2108:	8d 8d       	ldd	r24, Y+29	; 0x1d
    210a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    210c:	01 97       	sbiw	r24, 0x01	; 1
    210e:	f1 f7       	brne	.-4      	; 0x210c <rotate+0xfc>
    2110:	9e 8f       	std	Y+30, r25	; 0x1e
    2112:	8d 8f       	std	Y+29, r24	; 0x1d
    2114:	8f a5       	ldd	r24, Y+47	; 0x2f
    2116:	98 a9       	ldd	r25, Y+48	; 0x30
    2118:	01 96       	adiw	r24, 0x01	; 1
    211a:	98 ab       	std	Y+48, r25	; 0x30
    211c:	8f a7       	std	Y+47, r24	; 0x2f
    211e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2120:	98 a9       	ldd	r25, Y+48	; 0x30
    2122:	8f 30       	cpi	r24, 0x0F	; 15
    2124:	91 05       	cpc	r25, r1
    2126:	0c f4       	brge	.+2      	; 0x212a <rotate+0x11a>
    2128:	83 cf       	rjmp	.-250    	; 0x2030 <rotate+0x20>
		_delay_ms(1000);
	}
	DcMotor_Rotate(STOP);
    212a:	80 e0       	ldi	r24, 0x00	; 0
    212c:	0e 94 43 0c 	call	0x1886	; 0x1886 <DcMotor_Rotate>
	for (int var = 0; var < 3; var++) {
    2130:	1e a6       	std	Y+46, r1	; 0x2e
    2132:	1d a6       	std	Y+45, r1	; 0x2d
    2134:	77 c0       	rjmp	.+238    	; 0x2224 <rotate+0x214>
    2136:	80 e0       	ldi	r24, 0x00	; 0
    2138:	90 e0       	ldi	r25, 0x00	; 0
    213a:	aa e7       	ldi	r26, 0x7A	; 122
    213c:	b4 e4       	ldi	r27, 0x44	; 68
    213e:	89 8f       	std	Y+25, r24	; 0x19
    2140:	9a 8f       	std	Y+26, r25	; 0x1a
    2142:	ab 8f       	std	Y+27, r26	; 0x1b
    2144:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2146:	69 8d       	ldd	r22, Y+25	; 0x19
    2148:	7a 8d       	ldd	r23, Y+26	; 0x1a
    214a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    214c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    214e:	20 e0       	ldi	r18, 0x00	; 0
    2150:	30 e0       	ldi	r19, 0x00	; 0
    2152:	4a ef       	ldi	r20, 0xFA	; 250
    2154:	54 e4       	ldi	r21, 0x44	; 68
    2156:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    215a:	dc 01       	movw	r26, r24
    215c:	cb 01       	movw	r24, r22
    215e:	8d 8b       	std	Y+21, r24	; 0x15
    2160:	9e 8b       	std	Y+22, r25	; 0x16
    2162:	af 8b       	std	Y+23, r26	; 0x17
    2164:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2166:	6d 89       	ldd	r22, Y+21	; 0x15
    2168:	7e 89       	ldd	r23, Y+22	; 0x16
    216a:	8f 89       	ldd	r24, Y+23	; 0x17
    216c:	98 8d       	ldd	r25, Y+24	; 0x18
    216e:	20 e0       	ldi	r18, 0x00	; 0
    2170:	30 e0       	ldi	r19, 0x00	; 0
    2172:	40 e8       	ldi	r20, 0x80	; 128
    2174:	5f e3       	ldi	r21, 0x3F	; 63
    2176:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    217a:	88 23       	and	r24, r24
    217c:	2c f4       	brge	.+10     	; 0x2188 <rotate+0x178>
		__ticks = 1;
    217e:	81 e0       	ldi	r24, 0x01	; 1
    2180:	90 e0       	ldi	r25, 0x00	; 0
    2182:	9c 8b       	std	Y+20, r25	; 0x14
    2184:	8b 8b       	std	Y+19, r24	; 0x13
    2186:	3f c0       	rjmp	.+126    	; 0x2206 <rotate+0x1f6>
	else if (__tmp > 65535)
    2188:	6d 89       	ldd	r22, Y+21	; 0x15
    218a:	7e 89       	ldd	r23, Y+22	; 0x16
    218c:	8f 89       	ldd	r24, Y+23	; 0x17
    218e:	98 8d       	ldd	r25, Y+24	; 0x18
    2190:	20 e0       	ldi	r18, 0x00	; 0
    2192:	3f ef       	ldi	r19, 0xFF	; 255
    2194:	4f e7       	ldi	r20, 0x7F	; 127
    2196:	57 e4       	ldi	r21, 0x47	; 71
    2198:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    219c:	18 16       	cp	r1, r24
    219e:	4c f5       	brge	.+82     	; 0x21f2 <rotate+0x1e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21a0:	69 8d       	ldd	r22, Y+25	; 0x19
    21a2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    21a4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    21a6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    21a8:	20 e0       	ldi	r18, 0x00	; 0
    21aa:	30 e0       	ldi	r19, 0x00	; 0
    21ac:	40 e2       	ldi	r20, 0x20	; 32
    21ae:	51 e4       	ldi	r21, 0x41	; 65
    21b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21b4:	dc 01       	movw	r26, r24
    21b6:	cb 01       	movw	r24, r22
    21b8:	bc 01       	movw	r22, r24
    21ba:	cd 01       	movw	r24, r26
    21bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21c0:	dc 01       	movw	r26, r24
    21c2:	cb 01       	movw	r24, r22
    21c4:	9c 8b       	std	Y+20, r25	; 0x14
    21c6:	8b 8b       	std	Y+19, r24	; 0x13
    21c8:	0f c0       	rjmp	.+30     	; 0x21e8 <rotate+0x1d8>
    21ca:	88 ec       	ldi	r24, 0xC8	; 200
    21cc:	90 e0       	ldi	r25, 0x00	; 0
    21ce:	9a 8b       	std	Y+18, r25	; 0x12
    21d0:	89 8b       	std	Y+17, r24	; 0x11
    21d2:	89 89       	ldd	r24, Y+17	; 0x11
    21d4:	9a 89       	ldd	r25, Y+18	; 0x12
    21d6:	01 97       	sbiw	r24, 0x01	; 1
    21d8:	f1 f7       	brne	.-4      	; 0x21d6 <rotate+0x1c6>
    21da:	9a 8b       	std	Y+18, r25	; 0x12
    21dc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21de:	8b 89       	ldd	r24, Y+19	; 0x13
    21e0:	9c 89       	ldd	r25, Y+20	; 0x14
    21e2:	01 97       	sbiw	r24, 0x01	; 1
    21e4:	9c 8b       	std	Y+20, r25	; 0x14
    21e6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21e8:	8b 89       	ldd	r24, Y+19	; 0x13
    21ea:	9c 89       	ldd	r25, Y+20	; 0x14
    21ec:	00 97       	sbiw	r24, 0x00	; 0
    21ee:	69 f7       	brne	.-38     	; 0x21ca <rotate+0x1ba>
    21f0:	14 c0       	rjmp	.+40     	; 0x221a <rotate+0x20a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21f2:	6d 89       	ldd	r22, Y+21	; 0x15
    21f4:	7e 89       	ldd	r23, Y+22	; 0x16
    21f6:	8f 89       	ldd	r24, Y+23	; 0x17
    21f8:	98 8d       	ldd	r25, Y+24	; 0x18
    21fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21fe:	dc 01       	movw	r26, r24
    2200:	cb 01       	movw	r24, r22
    2202:	9c 8b       	std	Y+20, r25	; 0x14
    2204:	8b 8b       	std	Y+19, r24	; 0x13
    2206:	8b 89       	ldd	r24, Y+19	; 0x13
    2208:	9c 89       	ldd	r25, Y+20	; 0x14
    220a:	98 8b       	std	Y+16, r25	; 0x10
    220c:	8f 87       	std	Y+15, r24	; 0x0f
    220e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2210:	98 89       	ldd	r25, Y+16	; 0x10
    2212:	01 97       	sbiw	r24, 0x01	; 1
    2214:	f1 f7       	brne	.-4      	; 0x2212 <rotate+0x202>
    2216:	98 8b       	std	Y+16, r25	; 0x10
    2218:	8f 87       	std	Y+15, r24	; 0x0f
    221a:	8d a5       	ldd	r24, Y+45	; 0x2d
    221c:	9e a5       	ldd	r25, Y+46	; 0x2e
    221e:	01 96       	adiw	r24, 0x01	; 1
    2220:	9e a7       	std	Y+46, r25	; 0x2e
    2222:	8d a7       	std	Y+45, r24	; 0x2d
    2224:	8d a5       	ldd	r24, Y+45	; 0x2d
    2226:	9e a5       	ldd	r25, Y+46	; 0x2e
    2228:	83 30       	cpi	r24, 0x03	; 3
    222a:	91 05       	cpc	r25, r1
    222c:	0c f4       	brge	.+2      	; 0x2230 <rotate+0x220>
    222e:	83 cf       	rjmp	.-250    	; 0x2136 <rotate+0x126>
		_delay_ms(1000);
	}
	DcMotor_Rotate(ANTICLOCKWISE);
    2230:	82 e0       	ldi	r24, 0x02	; 2
    2232:	0e 94 43 0c 	call	0x1886	; 0x1886 <DcMotor_Rotate>
	for (int var = 0; var < 15; var++) {
    2236:	1c a6       	std	Y+44, r1	; 0x2c
    2238:	1b a6       	std	Y+43, r1	; 0x2b
    223a:	77 c0       	rjmp	.+238    	; 0x232a <rotate+0x31a>
    223c:	80 e0       	ldi	r24, 0x00	; 0
    223e:	90 e0       	ldi	r25, 0x00	; 0
    2240:	aa e7       	ldi	r26, 0x7A	; 122
    2242:	b4 e4       	ldi	r27, 0x44	; 68
    2244:	8b 87       	std	Y+11, r24	; 0x0b
    2246:	9c 87       	std	Y+12, r25	; 0x0c
    2248:	ad 87       	std	Y+13, r26	; 0x0d
    224a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    224c:	6b 85       	ldd	r22, Y+11	; 0x0b
    224e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2250:	8d 85       	ldd	r24, Y+13	; 0x0d
    2252:	9e 85       	ldd	r25, Y+14	; 0x0e
    2254:	20 e0       	ldi	r18, 0x00	; 0
    2256:	30 e0       	ldi	r19, 0x00	; 0
    2258:	4a ef       	ldi	r20, 0xFA	; 250
    225a:	54 e4       	ldi	r21, 0x44	; 68
    225c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2260:	dc 01       	movw	r26, r24
    2262:	cb 01       	movw	r24, r22
    2264:	8f 83       	std	Y+7, r24	; 0x07
    2266:	98 87       	std	Y+8, r25	; 0x08
    2268:	a9 87       	std	Y+9, r26	; 0x09
    226a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    226c:	6f 81       	ldd	r22, Y+7	; 0x07
    226e:	78 85       	ldd	r23, Y+8	; 0x08
    2270:	89 85       	ldd	r24, Y+9	; 0x09
    2272:	9a 85       	ldd	r25, Y+10	; 0x0a
    2274:	20 e0       	ldi	r18, 0x00	; 0
    2276:	30 e0       	ldi	r19, 0x00	; 0
    2278:	40 e8       	ldi	r20, 0x80	; 128
    227a:	5f e3       	ldi	r21, 0x3F	; 63
    227c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2280:	88 23       	and	r24, r24
    2282:	2c f4       	brge	.+10     	; 0x228e <rotate+0x27e>
		__ticks = 1;
    2284:	81 e0       	ldi	r24, 0x01	; 1
    2286:	90 e0       	ldi	r25, 0x00	; 0
    2288:	9e 83       	std	Y+6, r25	; 0x06
    228a:	8d 83       	std	Y+5, r24	; 0x05
    228c:	3f c0       	rjmp	.+126    	; 0x230c <rotate+0x2fc>
	else if (__tmp > 65535)
    228e:	6f 81       	ldd	r22, Y+7	; 0x07
    2290:	78 85       	ldd	r23, Y+8	; 0x08
    2292:	89 85       	ldd	r24, Y+9	; 0x09
    2294:	9a 85       	ldd	r25, Y+10	; 0x0a
    2296:	20 e0       	ldi	r18, 0x00	; 0
    2298:	3f ef       	ldi	r19, 0xFF	; 255
    229a:	4f e7       	ldi	r20, 0x7F	; 127
    229c:	57 e4       	ldi	r21, 0x47	; 71
    229e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    22a2:	18 16       	cp	r1, r24
    22a4:	4c f5       	brge	.+82     	; 0x22f8 <rotate+0x2e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22a6:	6b 85       	ldd	r22, Y+11	; 0x0b
    22a8:	7c 85       	ldd	r23, Y+12	; 0x0c
    22aa:	8d 85       	ldd	r24, Y+13	; 0x0d
    22ac:	9e 85       	ldd	r25, Y+14	; 0x0e
    22ae:	20 e0       	ldi	r18, 0x00	; 0
    22b0:	30 e0       	ldi	r19, 0x00	; 0
    22b2:	40 e2       	ldi	r20, 0x20	; 32
    22b4:	51 e4       	ldi	r21, 0x41	; 65
    22b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22ba:	dc 01       	movw	r26, r24
    22bc:	cb 01       	movw	r24, r22
    22be:	bc 01       	movw	r22, r24
    22c0:	cd 01       	movw	r24, r26
    22c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22c6:	dc 01       	movw	r26, r24
    22c8:	cb 01       	movw	r24, r22
    22ca:	9e 83       	std	Y+6, r25	; 0x06
    22cc:	8d 83       	std	Y+5, r24	; 0x05
    22ce:	0f c0       	rjmp	.+30     	; 0x22ee <rotate+0x2de>
    22d0:	88 ec       	ldi	r24, 0xC8	; 200
    22d2:	90 e0       	ldi	r25, 0x00	; 0
    22d4:	9c 83       	std	Y+4, r25	; 0x04
    22d6:	8b 83       	std	Y+3, r24	; 0x03
    22d8:	8b 81       	ldd	r24, Y+3	; 0x03
    22da:	9c 81       	ldd	r25, Y+4	; 0x04
    22dc:	01 97       	sbiw	r24, 0x01	; 1
    22de:	f1 f7       	brne	.-4      	; 0x22dc <rotate+0x2cc>
    22e0:	9c 83       	std	Y+4, r25	; 0x04
    22e2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22e4:	8d 81       	ldd	r24, Y+5	; 0x05
    22e6:	9e 81       	ldd	r25, Y+6	; 0x06
    22e8:	01 97       	sbiw	r24, 0x01	; 1
    22ea:	9e 83       	std	Y+6, r25	; 0x06
    22ec:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22ee:	8d 81       	ldd	r24, Y+5	; 0x05
    22f0:	9e 81       	ldd	r25, Y+6	; 0x06
    22f2:	00 97       	sbiw	r24, 0x00	; 0
    22f4:	69 f7       	brne	.-38     	; 0x22d0 <rotate+0x2c0>
    22f6:	14 c0       	rjmp	.+40     	; 0x2320 <rotate+0x310>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22f8:	6f 81       	ldd	r22, Y+7	; 0x07
    22fa:	78 85       	ldd	r23, Y+8	; 0x08
    22fc:	89 85       	ldd	r24, Y+9	; 0x09
    22fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    2300:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2304:	dc 01       	movw	r26, r24
    2306:	cb 01       	movw	r24, r22
    2308:	9e 83       	std	Y+6, r25	; 0x06
    230a:	8d 83       	std	Y+5, r24	; 0x05
    230c:	8d 81       	ldd	r24, Y+5	; 0x05
    230e:	9e 81       	ldd	r25, Y+6	; 0x06
    2310:	9a 83       	std	Y+2, r25	; 0x02
    2312:	89 83       	std	Y+1, r24	; 0x01
    2314:	89 81       	ldd	r24, Y+1	; 0x01
    2316:	9a 81       	ldd	r25, Y+2	; 0x02
    2318:	01 97       	sbiw	r24, 0x01	; 1
    231a:	f1 f7       	brne	.-4      	; 0x2318 <rotate+0x308>
    231c:	9a 83       	std	Y+2, r25	; 0x02
    231e:	89 83       	std	Y+1, r24	; 0x01
    2320:	8b a5       	ldd	r24, Y+43	; 0x2b
    2322:	9c a5       	ldd	r25, Y+44	; 0x2c
    2324:	01 96       	adiw	r24, 0x01	; 1
    2326:	9c a7       	std	Y+44, r25	; 0x2c
    2328:	8b a7       	std	Y+43, r24	; 0x2b
    232a:	8b a5       	ldd	r24, Y+43	; 0x2b
    232c:	9c a5       	ldd	r25, Y+44	; 0x2c
    232e:	8f 30       	cpi	r24, 0x0F	; 15
    2330:	91 05       	cpc	r25, r1
    2332:	0c f4       	brge	.+2      	; 0x2336 <rotate+0x326>
    2334:	83 cf       	rjmp	.-250    	; 0x223c <rotate+0x22c>
		_delay_ms(1000);
	}
	DcMotor_Rotate(STOP);
    2336:	80 e0       	ldi	r24, 0x00	; 0
    2338:	0e 94 43 0c 	call	0x1886	; 0x1886 <DcMotor_Rotate>


}
    233c:	e0 96       	adiw	r28, 0x30	; 48
    233e:	0f b6       	in	r0, 0x3f	; 63
    2340:	f8 94       	cli
    2342:	de bf       	out	0x3e, r29	; 62
    2344:	0f be       	out	0x3f, r0	; 63
    2346:	cd bf       	out	0x3d, r28	; 61
    2348:	cf 91       	pop	r28
    234a:	df 91       	pop	r29
    234c:	08 95       	ret

0000234e <main>:
 *      Author: merna
 */

#include "APP/control.h"

int main(void){
    234e:	df 93       	push	r29
    2350:	cf 93       	push	r28
    2352:	cd b7       	in	r28, 0x3d	; 61
    2354:	de b7       	in	r29, 0x3e	; 62
    2356:	a0 97       	sbiw	r28, 0x20	; 32
    2358:	0f b6       	in	r0, 0x3f	; 63
    235a:	f8 94       	cli
    235c:	de bf       	out	0x3e, r29	; 62
    235e:	0f be       	out	0x3f, r0	; 63
    2360:	cd bf       	out	0x3d, r28	; 61
	start();
    2362:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <start>
    2366:	80 e0       	ldi	r24, 0x00	; 0
    2368:	90 e0       	ldi	r25, 0x00	; 0
    236a:	a8 e4       	ldi	r26, 0x48	; 72
    236c:	b2 e4       	ldi	r27, 0x42	; 66
    236e:	89 8f       	std	Y+25, r24	; 0x19
    2370:	9a 8f       	std	Y+26, r25	; 0x1a
    2372:	ab 8f       	std	Y+27, r26	; 0x1b
    2374:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2376:	69 8d       	ldd	r22, Y+25	; 0x19
    2378:	7a 8d       	ldd	r23, Y+26	; 0x1a
    237a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    237c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    237e:	20 e0       	ldi	r18, 0x00	; 0
    2380:	30 e0       	ldi	r19, 0x00	; 0
    2382:	4a ef       	ldi	r20, 0xFA	; 250
    2384:	54 e4       	ldi	r21, 0x44	; 68
    2386:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    238a:	dc 01       	movw	r26, r24
    238c:	cb 01       	movw	r24, r22
    238e:	8d 8b       	std	Y+21, r24	; 0x15
    2390:	9e 8b       	std	Y+22, r25	; 0x16
    2392:	af 8b       	std	Y+23, r26	; 0x17
    2394:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2396:	6d 89       	ldd	r22, Y+21	; 0x15
    2398:	7e 89       	ldd	r23, Y+22	; 0x16
    239a:	8f 89       	ldd	r24, Y+23	; 0x17
    239c:	98 8d       	ldd	r25, Y+24	; 0x18
    239e:	20 e0       	ldi	r18, 0x00	; 0
    23a0:	30 e0       	ldi	r19, 0x00	; 0
    23a2:	40 e8       	ldi	r20, 0x80	; 128
    23a4:	5f e3       	ldi	r21, 0x3F	; 63
    23a6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    23aa:	88 23       	and	r24, r24
    23ac:	2c f4       	brge	.+10     	; 0x23b8 <main+0x6a>
		__ticks = 1;
    23ae:	81 e0       	ldi	r24, 0x01	; 1
    23b0:	90 e0       	ldi	r25, 0x00	; 0
    23b2:	9c 8b       	std	Y+20, r25	; 0x14
    23b4:	8b 8b       	std	Y+19, r24	; 0x13
    23b6:	3f c0       	rjmp	.+126    	; 0x2436 <main+0xe8>
	else if (__tmp > 65535)
    23b8:	6d 89       	ldd	r22, Y+21	; 0x15
    23ba:	7e 89       	ldd	r23, Y+22	; 0x16
    23bc:	8f 89       	ldd	r24, Y+23	; 0x17
    23be:	98 8d       	ldd	r25, Y+24	; 0x18
    23c0:	20 e0       	ldi	r18, 0x00	; 0
    23c2:	3f ef       	ldi	r19, 0xFF	; 255
    23c4:	4f e7       	ldi	r20, 0x7F	; 127
    23c6:	57 e4       	ldi	r21, 0x47	; 71
    23c8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    23cc:	18 16       	cp	r1, r24
    23ce:	4c f5       	brge	.+82     	; 0x2422 <main+0xd4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23d0:	69 8d       	ldd	r22, Y+25	; 0x19
    23d2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    23d4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    23d6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    23d8:	20 e0       	ldi	r18, 0x00	; 0
    23da:	30 e0       	ldi	r19, 0x00	; 0
    23dc:	40 e2       	ldi	r20, 0x20	; 32
    23de:	51 e4       	ldi	r21, 0x41	; 65
    23e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23e4:	dc 01       	movw	r26, r24
    23e6:	cb 01       	movw	r24, r22
    23e8:	bc 01       	movw	r22, r24
    23ea:	cd 01       	movw	r24, r26
    23ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23f0:	dc 01       	movw	r26, r24
    23f2:	cb 01       	movw	r24, r22
    23f4:	9c 8b       	std	Y+20, r25	; 0x14
    23f6:	8b 8b       	std	Y+19, r24	; 0x13
    23f8:	0f c0       	rjmp	.+30     	; 0x2418 <main+0xca>
    23fa:	88 ec       	ldi	r24, 0xC8	; 200
    23fc:	90 e0       	ldi	r25, 0x00	; 0
    23fe:	9a 8b       	std	Y+18, r25	; 0x12
    2400:	89 8b       	std	Y+17, r24	; 0x11
    2402:	89 89       	ldd	r24, Y+17	; 0x11
    2404:	9a 89       	ldd	r25, Y+18	; 0x12
    2406:	01 97       	sbiw	r24, 0x01	; 1
    2408:	f1 f7       	brne	.-4      	; 0x2406 <main+0xb8>
    240a:	9a 8b       	std	Y+18, r25	; 0x12
    240c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    240e:	8b 89       	ldd	r24, Y+19	; 0x13
    2410:	9c 89       	ldd	r25, Y+20	; 0x14
    2412:	01 97       	sbiw	r24, 0x01	; 1
    2414:	9c 8b       	std	Y+20, r25	; 0x14
    2416:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2418:	8b 89       	ldd	r24, Y+19	; 0x13
    241a:	9c 89       	ldd	r25, Y+20	; 0x14
    241c:	00 97       	sbiw	r24, 0x00	; 0
    241e:	69 f7       	brne	.-38     	; 0x23fa <main+0xac>
    2420:	14 c0       	rjmp	.+40     	; 0x244a <main+0xfc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2422:	6d 89       	ldd	r22, Y+21	; 0x15
    2424:	7e 89       	ldd	r23, Y+22	; 0x16
    2426:	8f 89       	ldd	r24, Y+23	; 0x17
    2428:	98 8d       	ldd	r25, Y+24	; 0x18
    242a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    242e:	dc 01       	movw	r26, r24
    2430:	cb 01       	movw	r24, r22
    2432:	9c 8b       	std	Y+20, r25	; 0x14
    2434:	8b 8b       	std	Y+19, r24	; 0x13
    2436:	8b 89       	ldd	r24, Y+19	; 0x13
    2438:	9c 89       	ldd	r25, Y+20	; 0x14
    243a:	98 8b       	std	Y+16, r25	; 0x10
    243c:	8f 87       	std	Y+15, r24	; 0x0f
    243e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2440:	98 89       	ldd	r25, Y+16	; 0x10
    2442:	01 97       	sbiw	r24, 0x01	; 1
    2444:	f1 f7       	brne	.-4      	; 0x2442 <main+0xf4>
    2446:	98 8b       	std	Y+16, r25	; 0x10
    2448:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(50);
	while(1){
		switch (UART_recieveByte()){
    244a:	0e 94 84 0b 	call	0x1708	; 0x1708 <UART_recieveByte>
    244e:	28 2f       	mov	r18, r24
    2450:	30 e0       	ldi	r19, 0x00	; 0
    2452:	38 a3       	std	Y+32, r19	; 0x20
    2454:	2f 8f       	std	Y+31, r18	; 0x1f
    2456:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2458:	98 a1       	ldd	r25, Y+32	; 0x20
    245a:	82 30       	cpi	r24, 0x02	; 2
    245c:	91 05       	cpc	r25, r1
    245e:	c9 f0       	breq	.+50     	; 0x2492 <main+0x144>
    2460:	2f 8d       	ldd	r18, Y+31	; 0x1f
    2462:	38 a1       	ldd	r19, Y+32	; 0x20
    2464:	23 30       	cpi	r18, 0x03	; 3
    2466:	31 05       	cpc	r19, r1
    2468:	34 f4       	brge	.+12     	; 0x2476 <main+0x128>
    246a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    246c:	98 a1       	ldd	r25, Y+32	; 0x20
    246e:	81 30       	cpi	r24, 0x01	; 1
    2470:	91 05       	cpc	r25, r1
    2472:	61 f0       	breq	.+24     	; 0x248c <main+0x13e>
    2474:	ea cf       	rjmp	.-44     	; 0x244a <main+0xfc>
    2476:	2f 8d       	ldd	r18, Y+31	; 0x1f
    2478:	38 a1       	ldd	r19, Y+32	; 0x20
    247a:	23 30       	cpi	r18, 0x03	; 3
    247c:	31 05       	cpc	r19, r1
    247e:	61 f0       	breq	.+24     	; 0x2498 <main+0x14a>
    2480:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2482:	98 a1       	ldd	r25, Y+32	; 0x20
    2484:	87 30       	cpi	r24, 0x07	; 7
    2486:	91 05       	cpc	r25, r1
    2488:	51 f0       	breq	.+20     	; 0x249e <main+0x150>
    248a:	df cf       	rjmp	.-66     	; 0x244a <main+0xfc>

		case RECEIVEPASS:
			receive_pass();
    248c:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <receive_pass>
    2490:	dc cf       	rjmp	.-72     	; 0x244a <main+0xfc>
			break;

		case CHECK_PASS:
			check_pass();
    2492:	0e 94 be 0e 	call	0x1d7c	; 0x1d7c <check_pass>
    2496:	d9 cf       	rjmp	.-78     	; 0x244a <main+0xfc>
			break;

		case OPENDOOR:
			rotate();
    2498:	0e 94 08 10 	call	0x2010	; 0x2010 <rotate>
    249c:	d6 cf       	rjmp	.-84     	; 0x244a <main+0xfc>
			break;

		case BUZZERON:
			Buzzer_on();
    249e:	0e 94 10 0c 	call	0x1820	; 0x1820 <Buzzer_on>
			for (int var = 0; var < 60; var++) {
    24a2:	1e 8e       	std	Y+30, r1	; 0x1e
    24a4:	1d 8e       	std	Y+29, r1	; 0x1d
    24a6:	77 c0       	rjmp	.+238    	; 0x2596 <main+0x248>
    24a8:	80 e0       	ldi	r24, 0x00	; 0
    24aa:	90 e0       	ldi	r25, 0x00	; 0
    24ac:	aa e7       	ldi	r26, 0x7A	; 122
    24ae:	b4 e4       	ldi	r27, 0x44	; 68
    24b0:	8b 87       	std	Y+11, r24	; 0x0b
    24b2:	9c 87       	std	Y+12, r25	; 0x0c
    24b4:	ad 87       	std	Y+13, r26	; 0x0d
    24b6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    24b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    24ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    24bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    24be:	9e 85       	ldd	r25, Y+14	; 0x0e
    24c0:	20 e0       	ldi	r18, 0x00	; 0
    24c2:	30 e0       	ldi	r19, 0x00	; 0
    24c4:	4a ef       	ldi	r20, 0xFA	; 250
    24c6:	54 e4       	ldi	r21, 0x44	; 68
    24c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24cc:	dc 01       	movw	r26, r24
    24ce:	cb 01       	movw	r24, r22
    24d0:	8f 83       	std	Y+7, r24	; 0x07
    24d2:	98 87       	std	Y+8, r25	; 0x08
    24d4:	a9 87       	std	Y+9, r26	; 0x09
    24d6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    24d8:	6f 81       	ldd	r22, Y+7	; 0x07
    24da:	78 85       	ldd	r23, Y+8	; 0x08
    24dc:	89 85       	ldd	r24, Y+9	; 0x09
    24de:	9a 85       	ldd	r25, Y+10	; 0x0a
    24e0:	20 e0       	ldi	r18, 0x00	; 0
    24e2:	30 e0       	ldi	r19, 0x00	; 0
    24e4:	40 e8       	ldi	r20, 0x80	; 128
    24e6:	5f e3       	ldi	r21, 0x3F	; 63
    24e8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    24ec:	88 23       	and	r24, r24
    24ee:	2c f4       	brge	.+10     	; 0x24fa <main+0x1ac>
		__ticks = 1;
    24f0:	81 e0       	ldi	r24, 0x01	; 1
    24f2:	90 e0       	ldi	r25, 0x00	; 0
    24f4:	9e 83       	std	Y+6, r25	; 0x06
    24f6:	8d 83       	std	Y+5, r24	; 0x05
    24f8:	3f c0       	rjmp	.+126    	; 0x2578 <main+0x22a>
	else if (__tmp > 65535)
    24fa:	6f 81       	ldd	r22, Y+7	; 0x07
    24fc:	78 85       	ldd	r23, Y+8	; 0x08
    24fe:	89 85       	ldd	r24, Y+9	; 0x09
    2500:	9a 85       	ldd	r25, Y+10	; 0x0a
    2502:	20 e0       	ldi	r18, 0x00	; 0
    2504:	3f ef       	ldi	r19, 0xFF	; 255
    2506:	4f e7       	ldi	r20, 0x7F	; 127
    2508:	57 e4       	ldi	r21, 0x47	; 71
    250a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    250e:	18 16       	cp	r1, r24
    2510:	4c f5       	brge	.+82     	; 0x2564 <main+0x216>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2512:	6b 85       	ldd	r22, Y+11	; 0x0b
    2514:	7c 85       	ldd	r23, Y+12	; 0x0c
    2516:	8d 85       	ldd	r24, Y+13	; 0x0d
    2518:	9e 85       	ldd	r25, Y+14	; 0x0e
    251a:	20 e0       	ldi	r18, 0x00	; 0
    251c:	30 e0       	ldi	r19, 0x00	; 0
    251e:	40 e2       	ldi	r20, 0x20	; 32
    2520:	51 e4       	ldi	r21, 0x41	; 65
    2522:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2526:	dc 01       	movw	r26, r24
    2528:	cb 01       	movw	r24, r22
    252a:	bc 01       	movw	r22, r24
    252c:	cd 01       	movw	r24, r26
    252e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2532:	dc 01       	movw	r26, r24
    2534:	cb 01       	movw	r24, r22
    2536:	9e 83       	std	Y+6, r25	; 0x06
    2538:	8d 83       	std	Y+5, r24	; 0x05
    253a:	0f c0       	rjmp	.+30     	; 0x255a <main+0x20c>
    253c:	88 ec       	ldi	r24, 0xC8	; 200
    253e:	90 e0       	ldi	r25, 0x00	; 0
    2540:	9c 83       	std	Y+4, r25	; 0x04
    2542:	8b 83       	std	Y+3, r24	; 0x03
    2544:	8b 81       	ldd	r24, Y+3	; 0x03
    2546:	9c 81       	ldd	r25, Y+4	; 0x04
    2548:	01 97       	sbiw	r24, 0x01	; 1
    254a:	f1 f7       	brne	.-4      	; 0x2548 <main+0x1fa>
    254c:	9c 83       	std	Y+4, r25	; 0x04
    254e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2550:	8d 81       	ldd	r24, Y+5	; 0x05
    2552:	9e 81       	ldd	r25, Y+6	; 0x06
    2554:	01 97       	sbiw	r24, 0x01	; 1
    2556:	9e 83       	std	Y+6, r25	; 0x06
    2558:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    255a:	8d 81       	ldd	r24, Y+5	; 0x05
    255c:	9e 81       	ldd	r25, Y+6	; 0x06
    255e:	00 97       	sbiw	r24, 0x00	; 0
    2560:	69 f7       	brne	.-38     	; 0x253c <main+0x1ee>
    2562:	14 c0       	rjmp	.+40     	; 0x258c <main+0x23e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2564:	6f 81       	ldd	r22, Y+7	; 0x07
    2566:	78 85       	ldd	r23, Y+8	; 0x08
    2568:	89 85       	ldd	r24, Y+9	; 0x09
    256a:	9a 85       	ldd	r25, Y+10	; 0x0a
    256c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2570:	dc 01       	movw	r26, r24
    2572:	cb 01       	movw	r24, r22
    2574:	9e 83       	std	Y+6, r25	; 0x06
    2576:	8d 83       	std	Y+5, r24	; 0x05
    2578:	8d 81       	ldd	r24, Y+5	; 0x05
    257a:	9e 81       	ldd	r25, Y+6	; 0x06
    257c:	9a 83       	std	Y+2, r25	; 0x02
    257e:	89 83       	std	Y+1, r24	; 0x01
    2580:	89 81       	ldd	r24, Y+1	; 0x01
    2582:	9a 81       	ldd	r25, Y+2	; 0x02
    2584:	01 97       	sbiw	r24, 0x01	; 1
    2586:	f1 f7       	brne	.-4      	; 0x2584 <main+0x236>
    2588:	9a 83       	std	Y+2, r25	; 0x02
    258a:	89 83       	std	Y+1, r24	; 0x01
    258c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    258e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2590:	01 96       	adiw	r24, 0x01	; 1
    2592:	9e 8f       	std	Y+30, r25	; 0x1e
    2594:	8d 8f       	std	Y+29, r24	; 0x1d
    2596:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2598:	9e 8d       	ldd	r25, Y+30	; 0x1e
    259a:	8c 33       	cpi	r24, 0x3C	; 60
    259c:	91 05       	cpc	r25, r1
    259e:	0c f4       	brge	.+2      	; 0x25a2 <main+0x254>
    25a0:	83 cf       	rjmp	.-250    	; 0x24a8 <main+0x15a>
				_delay_ms(1000);
			}
			Buzzer_off();
    25a2:	0e 94 1c 0c 	call	0x1838	; 0x1838 <Buzzer_off>
    25a6:	51 cf       	rjmp	.-350    	; 0x244a <main+0xfc>

000025a8 <__udivmodsi4>:
    25a8:	a1 e2       	ldi	r26, 0x21	; 33
    25aa:	1a 2e       	mov	r1, r26
    25ac:	aa 1b       	sub	r26, r26
    25ae:	bb 1b       	sub	r27, r27
    25b0:	fd 01       	movw	r30, r26
    25b2:	0d c0       	rjmp	.+26     	; 0x25ce <__udivmodsi4_ep>

000025b4 <__udivmodsi4_loop>:
    25b4:	aa 1f       	adc	r26, r26
    25b6:	bb 1f       	adc	r27, r27
    25b8:	ee 1f       	adc	r30, r30
    25ba:	ff 1f       	adc	r31, r31
    25bc:	a2 17       	cp	r26, r18
    25be:	b3 07       	cpc	r27, r19
    25c0:	e4 07       	cpc	r30, r20
    25c2:	f5 07       	cpc	r31, r21
    25c4:	20 f0       	brcs	.+8      	; 0x25ce <__udivmodsi4_ep>
    25c6:	a2 1b       	sub	r26, r18
    25c8:	b3 0b       	sbc	r27, r19
    25ca:	e4 0b       	sbc	r30, r20
    25cc:	f5 0b       	sbc	r31, r21

000025ce <__udivmodsi4_ep>:
    25ce:	66 1f       	adc	r22, r22
    25d0:	77 1f       	adc	r23, r23
    25d2:	88 1f       	adc	r24, r24
    25d4:	99 1f       	adc	r25, r25
    25d6:	1a 94       	dec	r1
    25d8:	69 f7       	brne	.-38     	; 0x25b4 <__udivmodsi4_loop>
    25da:	60 95       	com	r22
    25dc:	70 95       	com	r23
    25de:	80 95       	com	r24
    25e0:	90 95       	com	r25
    25e2:	9b 01       	movw	r18, r22
    25e4:	ac 01       	movw	r20, r24
    25e6:	bd 01       	movw	r22, r26
    25e8:	cf 01       	movw	r24, r30
    25ea:	08 95       	ret

000025ec <__prologue_saves__>:
    25ec:	2f 92       	push	r2
    25ee:	3f 92       	push	r3
    25f0:	4f 92       	push	r4
    25f2:	5f 92       	push	r5
    25f4:	6f 92       	push	r6
    25f6:	7f 92       	push	r7
    25f8:	8f 92       	push	r8
    25fa:	9f 92       	push	r9
    25fc:	af 92       	push	r10
    25fe:	bf 92       	push	r11
    2600:	cf 92       	push	r12
    2602:	df 92       	push	r13
    2604:	ef 92       	push	r14
    2606:	ff 92       	push	r15
    2608:	0f 93       	push	r16
    260a:	1f 93       	push	r17
    260c:	cf 93       	push	r28
    260e:	df 93       	push	r29
    2610:	cd b7       	in	r28, 0x3d	; 61
    2612:	de b7       	in	r29, 0x3e	; 62
    2614:	ca 1b       	sub	r28, r26
    2616:	db 0b       	sbc	r29, r27
    2618:	0f b6       	in	r0, 0x3f	; 63
    261a:	f8 94       	cli
    261c:	de bf       	out	0x3e, r29	; 62
    261e:	0f be       	out	0x3f, r0	; 63
    2620:	cd bf       	out	0x3d, r28	; 61
    2622:	09 94       	ijmp

00002624 <__epilogue_restores__>:
    2624:	2a 88       	ldd	r2, Y+18	; 0x12
    2626:	39 88       	ldd	r3, Y+17	; 0x11
    2628:	48 88       	ldd	r4, Y+16	; 0x10
    262a:	5f 84       	ldd	r5, Y+15	; 0x0f
    262c:	6e 84       	ldd	r6, Y+14	; 0x0e
    262e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2630:	8c 84       	ldd	r8, Y+12	; 0x0c
    2632:	9b 84       	ldd	r9, Y+11	; 0x0b
    2634:	aa 84       	ldd	r10, Y+10	; 0x0a
    2636:	b9 84       	ldd	r11, Y+9	; 0x09
    2638:	c8 84       	ldd	r12, Y+8	; 0x08
    263a:	df 80       	ldd	r13, Y+7	; 0x07
    263c:	ee 80       	ldd	r14, Y+6	; 0x06
    263e:	fd 80       	ldd	r15, Y+5	; 0x05
    2640:	0c 81       	ldd	r16, Y+4	; 0x04
    2642:	1b 81       	ldd	r17, Y+3	; 0x03
    2644:	aa 81       	ldd	r26, Y+2	; 0x02
    2646:	b9 81       	ldd	r27, Y+1	; 0x01
    2648:	ce 0f       	add	r28, r30
    264a:	d1 1d       	adc	r29, r1
    264c:	0f b6       	in	r0, 0x3f	; 63
    264e:	f8 94       	cli
    2650:	de bf       	out	0x3e, r29	; 62
    2652:	0f be       	out	0x3f, r0	; 63
    2654:	cd bf       	out	0x3d, r28	; 61
    2656:	ed 01       	movw	r28, r26
    2658:	08 95       	ret

0000265a <_exit>:
    265a:	f8 94       	cli

0000265c <__stop_program>:
    265c:	ff cf       	rjmp	.-2      	; 0x265c <__stop_program>
