 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGIN
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Fri Mar 13 12:10:55 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 31.12%

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 r
  core/fe_queue_fifo/wptr/reset_i (net)               322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/U7/IN1 (NOR2X0)                         0.3154    0.1023 @   0.2023 r
  core/fe_queue_fifo/wptr/U7/QN (NOR2X0)                          0.0433    0.0565     0.2588 f
  core/fe_queue_fifo/wptr/n12 (net)             1       2.1669              0.0000     0.2588 f
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/D (DFFX1)                  0.0433    0.0000 &   0.2588 f
  data arrival time                                                                    0.2588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                             0.0000     0.4165
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.4165 r
  library hold time                                                         0.0200     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.2588
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1777


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 r
  core/fe_queue_fifo/wptr/reset_i (net)               322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/U9/IN1 (NOR2X0)                         0.3151    0.1036 @   0.2036 r
  core/fe_queue_fifo/wptr/U9/QN (NOR2X0)                          0.0425    0.0568     0.2604 f
  core/fe_queue_fifo/wptr/n10 (net)             1       2.2145              0.0000     0.2604 f
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/D (DFFX1)                  0.0425    0.0000 &   0.2604 f
  data arrival time                                                                    0.2604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  clock reconvergence pessimism                                             0.0000     0.4168
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.4168 r
  library hold time                                                         0.0202     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.2604
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1766


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/U7/IN1 (NOR2X0)                0.3154    0.1025 @   0.2025 r
  core/fe_queue_fifo/rptr_circ_ptr/U7/QN (NOR2X0)                 0.0435    0.0575     0.2600 f
  core/fe_queue_fifo/rptr_circ_ptr/n13 (net)     1      2.3145              0.0000     0.2600 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/D (DFFX1)         0.0435    0.0000 &   0.2600 f
  data arrival time                                                                    0.2600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                             0.0000     0.4165
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/CLK (DFFX1)                 0.0000     0.4165 r
  library hold time                                                         0.0200     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.2600
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1764


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/U12/IN1 (NOR2X0)               0.3152    0.1036 @   0.2036 r
  core/fe_queue_fifo/rptr_circ_ptr/U12/QN (NOR2X0)                0.0430    0.0572     0.2608 f
  core/fe_queue_fifo/rptr_circ_ptr/n15 (net)     1      2.2823              0.0000     0.2608 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/D (DFFX1)         0.0430    0.0000 &   0.2608 f
  data arrival time                                                                    0.2608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/CLK (DFFX1)                 0.0000     0.4169 r
  library hold time                                                         0.0201     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.2608
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1761


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/cptr/reset_i (net)               322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/U18/IN1 (NOR2X0)                        0.3152    0.1035 @   0.2035 r
  core/fe_queue_fifo/cptr/U18/QN (NOR2X0)                         0.0462    0.0578     0.2613 f
  core/fe_queue_fifo/cptr/n7 (net)              1       2.3625              0.0000     0.2613 f
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/D (DFFX1)                  0.0462    0.0000 &   0.2613 f
  data arrival time                                                                    0.2613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4179     0.4179
  clock reconvergence pessimism                                             0.0000     0.4179
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.4179 r
  library hold time                                                         0.0194     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.2613
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1760


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/cptr/reset_i (net)               322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/U6/IN1 (NOR2X0)                         0.3154    0.1031 @   0.2031 r
  core/fe_queue_fifo/cptr/U6/QN (NOR2X0)                          0.0437    0.0579     0.2610 f
  core/fe_queue_fifo/cptr/n13 (net)             1       2.3786              0.0000     0.2610 f
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/D (DFFX1)                  0.0437    0.0000 &   0.2611 f
  data arrival time                                                                    0.2611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.4167 r
  library hold time                                                         0.0200     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.2611
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1756


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/cptr/reset_i (net)               322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/U11/IN1 (NOR2X0)                        0.3152    0.1035 @   0.2035 r
  core/fe_queue_fifo/cptr/U11/QN (NOR2X0)                         0.0441    0.0587     0.2622 f
  core/fe_queue_fifo/cptr/n11 (net)             1       2.4963              0.0000     0.2622 f
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/D (DFFX1)                  0.0441    0.0000 &   0.2622 f
  data arrival time                                                                    0.2622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.4173 r
  library hold time                                                         0.0198     0.4372
  data required time                                                                   0.4372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4372
  data arrival time                                                                   -0.2622
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1749


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 r
  core/fe_queue_fifo/wptr/reset_i (net)               322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/U16/IN1 (NOR2X0)                        0.3152    0.1035 @   0.2035 r
  core/fe_queue_fifo/wptr/U16/QN (NOR2X0)                         0.0452    0.0585     0.2620 f
  core/fe_queue_fifo/wptr/n6 (net)              1       2.4674              0.0000     0.2620 f
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/D (DFFX1)                  0.0452    0.0000 &   0.2620 f
  data arrival time                                                                    0.2620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.4167 r
  library hold time                                                         0.0196     0.4363
  data required time                                                                   0.4363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4363
  data arrival time                                                                   -0.2620
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1743


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/U16/IN1 (NOR2X0)               0.3152    0.1035 @   0.2035 r
  core/fe_queue_fifo/rptr_circ_ptr/U16/QN (NOR2X0)                0.0468    0.0606     0.2642 f
  core/fe_queue_fifo/rptr_circ_ptr/n16 (net)     1      2.7665              0.0000     0.2642 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/D (DFFX1)         0.0468    0.0000 &   0.2642 f
  data arrival time                                                                    0.2642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                             0.0000     0.4181
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/CLK (DFFX1)                 0.0000     0.4181 r
  library hold time                                                         0.0193     0.4374
  data required time                                                                   0.4374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4374
  data arrival time                                                                   -0.2642
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1732


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/cptr/reset_i (net)               322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/U16/IN1 (NOR2X0)                        0.3152    0.1035 @   0.2035 r
  core/fe_queue_fifo/cptr/U16/QN (NOR2X0)                         0.0474    0.0628     0.2663 f
  core/fe_queue_fifo/cptr/n9 (net)              1       3.0722              0.0000     0.2663 f
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/D (DFFX1)                  0.0474    0.0000 &   0.2663 f
  data arrival time                                                                    0.2663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                             0.0000     0.4181
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.4181 r
  library hold time                                                         0.0191     0.4372
  data required time                                                                   0.4372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4372
  data arrival time                                                                   -0.2663
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1709


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/U9/IN1 (NOR2X0)                0.3154    0.1033 @   0.2033 r
  core/fe_queue_fifo/rptr_circ_ptr/U9/QN (NOR2X0)                 0.0473    0.0622     0.2654 f
  core/fe_queue_fifo/rptr_circ_ptr/n14 (net)     1      2.9822              0.0000     0.2654 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/D (DFFX1)         0.0473    0.0000 &   0.2655 f
  data arrival time                                                                    0.2655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/CLK (DFFX1)                 0.0000     0.4167 r
  library hold time                                                         0.0192     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.2655
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1705


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 r
  core/fe_queue_fifo/wptr/reset_i (net)               322.7410              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/U12/IN1 (NOR2X0)                        0.3151    0.1036 @   0.2036 r
  core/fe_queue_fifo/wptr/U12/QN (NOR2X0)                         0.0483    0.0637     0.2673 f
  core/fe_queue_fifo/wptr/n8 (net)              1       3.1985              0.0000     0.2673 f
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/D (DFFX1)                  0.0483   -0.0010 &   0.2662 f
  data arrival time                                                                    0.2662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.4169 r
  library hold time                                                         0.0190     0.4358
  data required time                                                                   0.4358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4358
  data arrival time                                                                   -0.2662
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1696


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 f
  core/fe_queue_fifo/wptr/reset_i (net)               312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/U7/IN1 (NOR2X0)                         0.3025    0.0983 @   0.1983 f
  core/fe_queue_fifo/wptr/U7/QN (NOR2X0)                          0.0484    0.0481     0.2464 r
  core/fe_queue_fifo/wptr/n12 (net)             1       2.3393              0.0000     0.2464 r
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/D (DFFX1)                  0.0484    0.0000 &   0.2465 r
  data arrival time                                                                    0.2465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                             0.0000     0.4165
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.4165 r
  library hold time                                                        -0.0303     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.2465
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1398


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 f
  core/fe_queue_fifo/wptr/reset_i (net)               312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/U9/IN1 (NOR2X0)                         0.3022    0.0995 @   0.1995 f
  core/fe_queue_fifo/wptr/U9/QN (NOR2X0)                          0.0476    0.0485     0.2480 r
  core/fe_queue_fifo/wptr/n10 (net)             1       2.3869              0.0000     0.2480 r
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/D (DFFX1)                  0.0476    0.0000 &   0.2480 r
  data arrival time                                                                    0.2480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  clock reconvergence pessimism                                             0.0000     0.4168
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.4168 r
  library hold time                                                        -0.0301     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.2480
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1388


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/U7/IN1 (NOR2X0)                0.3025    0.0985 @   0.1985 f
  core/fe_queue_fifo/rptr_circ_ptr/U7/QN (NOR2X0)                 0.0490    0.0492     0.2477 r
  core/fe_queue_fifo/rptr_circ_ptr/n13 (net)     1      2.4869              0.0000     0.2477 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/D (DFFX1)         0.0490    0.0000 &   0.2477 r
  data arrival time                                                                    0.2477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                             0.0000     0.4165
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/CLK (DFFX1)                 0.0000     0.4165 r
  library hold time                                                        -0.0304     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.2477
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1384


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/U12/IN1 (NOR2X0)               0.3022    0.0995 @   0.1995 f
  core/fe_queue_fifo/rptr_circ_ptr/U12/QN (NOR2X0)                0.0481    0.0489     0.2484 r
  core/fe_queue_fifo/rptr_circ_ptr/n15 (net)     1      2.4547              0.0000     0.2484 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/D (DFFX1)         0.0481    0.0000 &   0.2484 r
  data arrival time                                                                    0.2484

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/CLK (DFFX1)                 0.0000     0.4169 r
  library hold time                                                        -0.0302     0.3867
  data required time                                                                   0.3867
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3867
  data arrival time                                                                   -0.2484
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1383


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/cptr/reset_i (net)               312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/U18/IN1 (NOR2X0)                        0.3022    0.0994 @   0.1994 f
  core/fe_queue_fifo/cptr/U18/QN (NOR2X0)                         0.0513    0.0495     0.2489 r
  core/fe_queue_fifo/cptr/n7 (net)              1       2.5349              0.0000     0.2489 r
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/D (DFFX1)                  0.0513    0.0000 &   0.2490 r
  data arrival time                                                                    0.2490

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4179     0.4179
  clock reconvergence pessimism                                             0.0000     0.4179
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.4179 r
  library hold time                                                        -0.0310     0.3869
  data required time                                                                   0.3869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3869
  data arrival time                                                                   -0.2490
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1380


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/cptr/reset_i (net)               312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/U6/IN1 (NOR2X0)                         0.3024    0.0991 @   0.1991 f
  core/fe_queue_fifo/cptr/U6/QN (NOR2X0)                          0.0490    0.0496     0.2487 r
  core/fe_queue_fifo/cptr/n13 (net)             1       2.5510              0.0000     0.2487 r
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/D (DFFX1)                  0.0490    0.0000 &   0.2487 r
  data arrival time                                                                    0.2487

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.4167 r
  library hold time                                                        -0.0304     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.2487
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1376


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/cptr/reset_i (net)               312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/U11/IN1 (NOR2X0)                        0.3022    0.0994 @   0.1994 f
  core/fe_queue_fifo/cptr/U11/QN (NOR2X0)                         0.0498    0.0505     0.2498 r
  core/fe_queue_fifo/cptr/n11 (net)             1       2.6687              0.0000     0.2498 r
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/D (DFFX1)                  0.0498    0.0000 &   0.2499 r
  data arrival time                                                                    0.2499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.4173 r
  library hold time                                                        -0.0306     0.3867
  data required time                                                                   0.3867
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3867
  data arrival time                                                                   -0.2499
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1369


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 f
  core/fe_queue_fifo/wptr/reset_i (net)               312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/U16/IN1 (NOR2X0)                        0.3022    0.0994 @   0.1994 f
  core/fe_queue_fifo/wptr/U16/QN (NOR2X0)                         0.0501    0.0503     0.2496 r
  core/fe_queue_fifo/wptr/n6 (net)              1       2.6398              0.0000     0.2496 r
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/D (DFFX1)                  0.0501    0.0000 &   0.2497 r
  data arrival time                                                                    0.2497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.4167 r
  library hold time                                                        -0.0307     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.2497
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1364


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/U16/IN1 (NOR2X0)               0.3022    0.0994 @   0.1994 f
  core/fe_queue_fifo/rptr_circ_ptr/U16/QN (NOR2X0)                0.0522    0.0524     0.2518 r
  core/fe_queue_fifo/rptr_circ_ptr/n16 (net)     1      2.9389              0.0000     0.2518 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/D (DFFX1)         0.0522    0.0000 &   0.2518 r
  data arrival time                                                                    0.2518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                             0.0000     0.4181
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/CLK (DFFX1)                 0.0000     0.4181 r
  library hold time                                                        -0.0312     0.3869
  data required time                                                                   0.3869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3869
  data arrival time                                                                   -0.2518
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1351


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/cptr/reset_i (net)               312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/U16/IN1 (NOR2X0)                        0.3022    0.0994 @   0.1994 f
  core/fe_queue_fifo/cptr/U16/QN (NOR2X0)                         0.0540    0.0545     0.2540 r
  core/fe_queue_fifo/cptr/n9 (net)              1       3.2446              0.0000     0.2540 r
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/D (DFFX1)                  0.0540    0.0000 &   0.2540 r
  data arrival time                                                                    0.2540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                             0.0000     0.4181
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.4181 r
  library hold time                                                        -0.0317     0.3864
  data required time                                                                   0.3864
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3864
  data arrival time                                                                   -0.2540
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1324


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/U9/IN1 (NOR2X0)                0.3023    0.0992 @   0.1992 f
  core/fe_queue_fifo/rptr_circ_ptr/U9/QN (NOR2X0)                 0.0534    0.0539     0.2531 r
  core/fe_queue_fifo/rptr_circ_ptr/n14 (net)     1      3.1546              0.0000     0.2531 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/D (DFFX1)         0.0534    0.0000 &   0.2532 r
  data arrival time                                                                    0.2532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/CLK (DFFX1)                 0.0000     0.4167 r
  library hold time                                                        -0.0315     0.3852
  data required time                                                                   0.3852
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3852
  data arrival time                                                                   -0.2532
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1320


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 f
  core/fe_queue_fifo/wptr/reset_i (net)               312.5086              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/U12/IN1 (NOR2X0)                        0.3022    0.0995 @   0.1995 f
  core/fe_queue_fifo/wptr/U12/QN (NOR2X0)                         0.0550    0.0554     0.2550 r
  core/fe_queue_fifo/wptr/n8 (net)              1       3.3709              0.0000     0.2550 r
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/D (DFFX1)                  0.0550   -0.0011 &   0.2538 r
  data arrival time                                                                    0.2538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.4169 r
  library hold time                                                        -0.0319     0.3850
  data required time                                                                   0.3850
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3850
  data arrival time                                                                   -0.2538
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1311


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_84 (bp_be_dcache_02_0_0)        0.0000     0.1000 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_84 (net)  312.5086              0.0000     0.1000 f
  core/be/be_mem/dcache/U1188/IN1 (NOR2X0)                        0.3067    0.1179 @   0.2179 f
  core/be/be_mem/dcache/U1188/QN (NOR2X0)                         0.0761    0.0529     0.2708 r
  core/be/be_mem/dcache/n_10_net_ (net)         1       2.9946              0.0000     0.2708 r
  core/be/be_mem/dcache/stat_mem/v_i (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.2708 r
  core/be/be_mem/dcache/stat_mem/v_i (net)              2.9946              0.0000     0.2708 r
  core/be/be_mem/dcache/stat_mem/icc_place9/INP (IBUFFX4)         0.0761    0.0000 &   0.2709 r
  core/be/be_mem/dcache/stat_mem/icc_place9/ZN (IBUFFX4)          0.0480    0.0951 @   0.3659 f
  core/be/be_mem/dcache/stat_mem/n11 (net)      1      38.4967              0.0000     0.3659 f
  core/be/be_mem/dcache/stat_mem/macro_mem/CSB1 (saed90_16x64_1P_bit)   0.0480   0.0003 @   0.3662 f d 
  data arrival time                                                                    0.3662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4366     0.4366
  clock reconvergence pessimism                                             0.0000     0.4366
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.4366 r
  library hold time                                                         0.0500     0.4866
  data required time                                                                   0.4866
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4866
  data arrival time                                                                   -0.3662
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1204


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[62] (net)                           2      20.8786              0.0000     0.1000 f
  U3206/IN6 (AO222X1)                                             0.0021    0.0005 @   0.1005 f
  U3206/Q (AO222X1)                                               0.0564    0.0750     0.1755 f
  mem_resp_li[632] (net)                        1       9.8179              0.0000     0.1755 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.1755 f
  uce_1__uce/mem_resp_i[62] (net)                       9.8179              0.0000     0.1755 f
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0564   -0.0075 &   0.1679 f
  uce_1__uce/U106/Q (AND2X1)                                      0.0777    0.0908     0.2587 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3      19.8722              0.0000     0.2587 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2587 f
  data_mem_pkt_li[528] (net)                           19.8722              0.0000     0.2587 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2587 f
  core/data_mem_pkt_i[529] (net)                       19.8722              0.0000     0.2587 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2587 f
  core/be/data_mem_pkt_i[6] (net)                      19.8722              0.0000     0.2587 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2587 f
  core/be/be_mem/data_mem_pkt_i[6] (net)               19.8722              0.0000     0.2587 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2587 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        19.8722              0.0000     0.2587 f
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0777   -0.0118 &   0.2469 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0370    0.0729     0.3198 f
  core/be/be_mem/dcache/n2313 (net)             1       2.6572              0.0000     0.3198 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0370    0.0000 &   0.3198 f
  data arrival time                                                                    0.3198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.4093 r
  library hold time                                                         0.0200     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3198
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1094


  Startpoint: io_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[113] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[113] (net)                          2      19.6761              0.0000     0.1000 f
  U3263/IN5 (AO222X1)                                             0.0016    0.0002 @   0.1002 f
  U3263/Q (AO222X1)                                               0.0768    0.0862     0.1864 f
  mem_resp_li[683] (net)                        1      17.5742              0.0000     0.1864 f
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.1864 f
  uce_1__uce/mem_resp_i[113] (net)                     17.5742              0.0000     0.1864 f
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0768   -0.0175 &   0.1690 f
  uce_1__uce/U161/Q (AND2X1)                                      0.0704    0.0904     0.2594 f
  uce_1__uce/data_mem_pkt_o[57] (net)           3      17.1514              0.0000     0.2594 f
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.2594 f
  data_mem_pkt_li[579] (net)                           17.1514              0.0000     0.2594 f
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.2594 f
  core/data_mem_pkt_i[580] (net)                       17.1514              0.0000     0.2594 f
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.2594 f
  core/be/data_mem_pkt_i[57] (net)                     17.1514              0.0000     0.2594 f
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.2594 f
  core/be/be_mem/data_mem_pkt_i[57] (net)              17.1514              0.0000     0.2594 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.2594 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       17.1514              0.0000     0.2594 f
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.0704   -0.0093 &   0.2501 f
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0375    0.0724     0.3225 f
  core/be/be_mem/dcache/n2262 (net)             1       2.9364              0.0000     0.3225 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0375    0.0000 &   0.3226 f
  data arrival time                                                                    0.3226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0199     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3226
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1080


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_84 (bp_be_dcache_02_0_0)        0.0000     0.1000 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_84 (net)  322.7410              0.0000     0.1000 r
  core/be/be_mem/dcache/U1188/IN1 (NOR2X0)                        0.3197    0.1224 @   0.2224 r
  core/be/be_mem/dcache/U1188/QN (NOR2X0)                         0.0873    0.0621     0.2845 f
  core/be/be_mem/dcache/n_10_net_ (net)         1       2.9392              0.0000     0.2845 f
  core/be/be_mem/dcache/stat_mem/v_i (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.2845 f
  core/be/be_mem/dcache/stat_mem/v_i (net)              2.9392              0.0000     0.2845 f
  core/be/be_mem/dcache/stat_mem/icc_place9/INP (IBUFFX4)         0.0873    0.0000 &   0.2845 f
  core/be/be_mem/dcache/stat_mem/icc_place9/ZN (IBUFFX4)          0.0506    0.0945 @   0.3791 r
  core/be/be_mem/dcache/stat_mem/n11 (net)      1      38.4967              0.0000     0.3791 r
  core/be/be_mem/dcache/stat_mem/macro_mem/CSB1 (saed90_16x64_1P_bit)   0.0506   0.0000 @   0.3791 r d 
  data arrival time                                                                    0.3791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4366     0.4366
  clock reconvergence pessimism                                             0.0000     0.4366
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.4366 r
  library hold time                                                         0.0500     0.4866
  data required time                                                                   0.4866
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4866
  data arrival time                                                                   -0.3791
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1075


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[116] (net)                          2      23.5766              0.0000     0.1000 f
  U3266/IN5 (AO222X1)                                             0.0026    0.0003 @   0.1003 f
  U3266/Q (AO222X1)                                               0.0673    0.0803     0.1806 f
  mem_resp_li[686] (net)                        1      14.1006              0.0000     0.1806 f
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.1806 f
  uce_1__uce/mem_resp_i[116] (net)                     14.1006              0.0000     0.1806 f
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0673   -0.0089 &   0.1717 f
  uce_1__uce/U164/Q (AND2X1)                                      0.0843    0.0968     0.2685 f
  uce_1__uce/data_mem_pkt_o[60] (net)           3      22.0740              0.0000     0.2685 f
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2685 f
  data_mem_pkt_li[582] (net)                           22.0740              0.0000     0.2685 f
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2685 f
  core/data_mem_pkt_i[583] (net)                       22.0740              0.0000     0.2685 f
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2685 f
  core/be/data_mem_pkt_i[60] (net)                     22.0740              0.0000     0.2685 f
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2685 f
  core/be/be_mem/data_mem_pkt_i[60] (net)              22.0740              0.0000     0.2685 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2685 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       22.0740              0.0000     0.2685 f
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.0843   -0.0165 &   0.2520 f
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0359    0.0726     0.3246 f
  core/be/be_mem/dcache/n2259 (net)             1       2.0748              0.0000     0.3246 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0359    0.0000 &   0.3246 f
  data arrival time                                                                    0.3246

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0203     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.3246
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1064


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[58] (net)                           2      13.6560              0.0000     0.1000 f
  U3202/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3202/Q (AO222X1)                                               0.0859    0.0919     0.1920 f
  mem_resp_li[628] (net)                        1      20.8996              0.0000     0.1920 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.1920 f
  uce_1__uce/mem_resp_i[58] (net)                      20.8996              0.0000     0.1920 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0859   -0.0270 &   0.1650 f
  uce_1__uce/U102/Q (AND2X1)                                      0.0756    0.0948     0.2598 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      18.8084              0.0000     0.2598 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2598 f
  data_mem_pkt_li[524] (net)                           18.8084              0.0000     0.2598 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2598 f
  core/data_mem_pkt_i[525] (net)                       18.8084              0.0000     0.2598 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2598 f
  core/be/data_mem_pkt_i[2] (net)                      18.8084              0.0000     0.2598 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2598 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               18.8084              0.0000     0.2598 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2598 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        18.8084              0.0000     0.2598 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0756   -0.0082 &   0.2516 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0365    0.0723     0.3239 f
  core/be/be_mem/dcache/n2317 (net)             1       2.5172              0.0000     0.3239 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0365    0.0000 &   0.3239 f
  data arrival time                                                                    0.3239

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4090 r
  library hold time                                                         0.0201     0.4291
  data required time                                                                   0.4291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4291
  data arrival time                                                                   -0.3239
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1053


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[68] (net)                           2      20.9770              0.0000     0.1000 f
  U3213/IN6 (AO222X1)                                             0.0021    0.0004 @   0.1004 f
  U3213/Q (AO222X1)                                               0.0603    0.0777     0.1781 f
  mem_resp_li[638] (net)                        1      11.2297              0.0000     0.1781 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.1781 f
  uce_1__uce/mem_resp_i[68] (net)                      11.2297              0.0000     0.1781 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0603   -0.0079 &   0.1702 f
  uce_1__uce/U112/Q (AND2X1)                                      0.0722    0.0886     0.2588 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      17.9919              0.0000     0.2588 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2588 f
  data_mem_pkt_li[534] (net)                           17.9919              0.0000     0.2588 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2588 f
  core/data_mem_pkt_i[535] (net)                       17.9919              0.0000     0.2588 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2588 f
  core/be/data_mem_pkt_i[12] (net)                     17.9919              0.0000     0.2588 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2588 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              17.9919              0.0000     0.2588 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2588 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       17.9919              0.0000     0.2588 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0722   -0.0018 &   0.2571 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0374    0.0725     0.3296 f
  core/be/be_mem/dcache/n2307 (net)             1       2.8570              0.0000     0.3296 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0374   -0.0013 &   0.3283 f
  data arrival time                                                                    0.3283

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                         0.0199     0.4291
  data required time                                                                   0.4291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4291
  data arrival time                                                                   -0.3283
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1008


  Startpoint: io_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[120] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[120] (net)                          2      20.4708              0.0000     0.1000 f
  U3270/IN6 (AO222X1)                                             0.0018    0.0001 @   0.1001 f
  U3270/Q (AO222X1)                                               0.0729    0.0863     0.1864 f
  mem_resp_li[690] (net)                        1      15.8067              0.0000     0.1864 f
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.1864 f
  uce_1__uce/mem_resp_i[120] (net)                     15.8067              0.0000     0.1864 f
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0729   -0.0091 &   0.1773 f
  uce_1__uce/U169/Q (AND2X1)                                      0.0760    0.0930     0.2702 f
  uce_1__uce/data_mem_pkt_o[64] (net)           3      19.1356              0.0000     0.2702 f
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.2702 f
  data_mem_pkt_li[586] (net)                           19.1356              0.0000     0.2702 f
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.2702 f
  core/data_mem_pkt_i[587] (net)                       19.1356              0.0000     0.2702 f
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.2702 f
  core/be/data_mem_pkt_i[64] (net)                     19.1356              0.0000     0.2702 f
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.2702 f
  core/be/be_mem/data_mem_pkt_i[64] (net)              19.1356              0.0000     0.2702 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.2702 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       19.1356              0.0000     0.2702 f
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0760   -0.0113 &   0.2589 f
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0354    0.0714     0.3303 f
  core/be/be_mem/dcache/n2255 (net)             1       2.0997              0.0000     0.3303 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0354    0.0000 &   0.3303 f
  data arrival time                                                                    0.3303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0204     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.3303
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0994


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[76] (net)                           2      19.5194              0.0000     0.1000 f
  U3222/IN5 (AO222X1)                                             0.0018    0.0003 @   0.1003 f
  U3222/Q (AO222X1)                                               0.0615    0.0762     0.1764 f
  mem_resp_li[646] (net)                        1      12.0167              0.0000     0.1764 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.1764 f
  uce_1__uce/mem_resp_i[76] (net)                      12.0167              0.0000     0.1764 f
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0615   -0.0062 &   0.1702 f
  uce_1__uce/U121/Q (AND2X1)                                      0.0751    0.0905     0.2606 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3      18.9499              0.0000     0.2606 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2606 f
  data_mem_pkt_li[542] (net)                           18.9499              0.0000     0.2606 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2606 f
  core/data_mem_pkt_i[543] (net)                       18.9499              0.0000     0.2606 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2606 f
  core/be/data_mem_pkt_i[20] (net)                     18.9499              0.0000     0.2606 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2606 f
  core/be/be_mem/data_mem_pkt_i[20] (net)              18.9499              0.0000     0.2606 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2606 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       18.9499              0.0000     0.2606 f
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0751   -0.0042 &   0.2565 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0381    0.0734     0.3299 f
  core/be/be_mem/dcache/n2299 (net)             1       3.0476              0.0000     0.3299 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0381    0.0000 &   0.3299 f
  data arrival time                                                                    0.3299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.4090 r
  library hold time                                                         0.0198     0.4288
  data required time                                                                   0.4288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4288
  data arrival time                                                                   -0.3299
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0989


  Startpoint: io_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[117] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[117] (net)                          2      20.6571              0.0000     0.1000 f
  U3267/IN6 (AO222X1)                                             0.0021    0.0004 @   0.1004 f
  U3267/Q (AO222X1)                                               0.0689    0.0838     0.1842 f
  mem_resp_li[687] (net)                        1      14.3768              0.0000     0.1842 f
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.1842 f
  uce_1__uce/mem_resp_i[117] (net)                     14.3768              0.0000     0.1842 f
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0689   -0.0094 &   0.1747 f
  uce_1__uce/U165/Q (AND2X1)                                      0.0668    0.0871     0.2618 f
  uce_1__uce/data_mem_pkt_o[61] (net)           3      16.0140              0.0000     0.2618 f
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.2618 f
  data_mem_pkt_li[583] (net)                           16.0140              0.0000     0.2618 f
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.2618 f
  core/data_mem_pkt_i[584] (net)                       16.0140              0.0000     0.2618 f
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.2618 f
  core/be/data_mem_pkt_i[61] (net)                     16.0140              0.0000     0.2618 f
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.2618 f
  core/be/be_mem/data_mem_pkt_i[61] (net)              16.0140              0.0000     0.2618 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.2618 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       16.0140              0.0000     0.2618 f
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.0668   -0.0011 &   0.2607 f
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0359    0.0708     0.3315 f
  core/be/be_mem/dcache/n2258 (net)             1       2.4767              0.0000     0.3315 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0359    0.0000 &   0.3316 f
  data arrival time                                                                    0.3316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0203     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.3316
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0980


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[65] (net)                           2      23.9392              0.0000     0.1000 f
  U3209/IN5 (AO222X1)                                             0.0022    0.0004 @   0.1004 f
  U3209/Q (AO222X1)                                               0.0619    0.0765     0.1769 f
  mem_resp_li[635] (net)                        1      12.1700              0.0000     0.1769 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.1769 f
  uce_1__uce/mem_resp_i[65] (net)                      12.1700              0.0000     0.1769 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0619   -0.0024 &   0.1745 f
  uce_1__uce/U109/Q (AND2X1)                                      0.0822    0.0946     0.2691 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3      21.3934              0.0000     0.2691 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2691 f
  data_mem_pkt_li[531] (net)                           21.3934              0.0000     0.2691 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2691 f
  core/data_mem_pkt_i[532] (net)                       21.3934              0.0000     0.2691 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2691 f
  core/be/data_mem_pkt_i[9] (net)                      21.3934              0.0000     0.2691 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2691 f
  core/be/be_mem/data_mem_pkt_i[9] (net)               21.3934              0.0000     0.2691 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2691 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        21.3934              0.0000     0.2691 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0822   -0.0090 &   0.2601 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0359    0.0728     0.3328 f
  core/be/be_mem/dcache/n2310 (net)             1       2.2856              0.0000     0.3328 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0359    0.0000 &   0.3328 f
  data arrival time                                                                    0.3328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.4091 r
  library hold time                                                         0.0203     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.3328
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0966


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[61] (net)                           2      12.0291              0.0000     0.1000 f
  U3205/IN5 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3205/Q (AO222X1)                                               0.0812    0.0888     0.1889 f
  mem_resp_li[631] (net)                        1      19.1711              0.0000     0.1889 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.1889 f
  uce_1__uce/mem_resp_i[61] (net)                      19.1711              0.0000     0.1889 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0812   -0.0158 &   0.1730 f
  uce_1__uce/U105/Q (AND2X1)                                      0.0774    0.0951     0.2681 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      19.5279              0.0000     0.2681 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2681 f
  data_mem_pkt_li[527] (net)                           19.5279              0.0000     0.2681 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2681 f
  core/data_mem_pkt_i[528] (net)                       19.5279              0.0000     0.2681 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2681 f
  core/be/data_mem_pkt_i[5] (net)                      19.5279              0.0000     0.2681 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2681 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               19.5279              0.0000     0.2681 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2681 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        19.5279              0.0000     0.2681 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0774   -0.0085 &   0.2596 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0391    0.0745     0.3341 f
  core/be/be_mem/dcache/n2314 (net)             1       3.3712              0.0000     0.3341 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0391    0.0000 &   0.3342 f
  data arrival time                                                                    0.3342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.4092 r
  library hold time                                                         0.0196     0.4288
  data required time                                                                   0.4288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4288
  data arrival time                                                                   -0.3342
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0946


  Startpoint: io_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[98] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[98] (net)                           2      17.4296              0.0000     0.1000 f
  U3247/IN5 (AO222X1)                                             0.0016    0.0002 @   0.1002 f
  U3247/Q (AO222X1)                                               0.0768    0.0862     0.1864 f
  mem_resp_li[668] (net)                        1      17.5630              0.0000     0.1864 f
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.1864 f
  uce_1__uce/mem_resp_i[98] (net)                      17.5630              0.0000     0.1864 f
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0768   -0.0135 &   0.1729 f
  uce_1__uce/U145/Q (AND2X1)                                      0.0846    0.0985     0.2714 f
  uce_1__uce/data_mem_pkt_o[42] (net)           3      22.0561              0.0000     0.2714 f
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.2714 f
  data_mem_pkt_li[564] (net)                           22.0561              0.0000     0.2714 f
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.2714 f
  core/data_mem_pkt_i[565] (net)                       22.0561              0.0000     0.2714 f
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.2714 f
  core/be/data_mem_pkt_i[42] (net)                     22.0561              0.0000     0.2714 f
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.2714 f
  core/be/be_mem/data_mem_pkt_i[42] (net)              22.0561              0.0000     0.2714 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.2714 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       22.0561              0.0000     0.2714 f
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.0846   -0.0091 &   0.2623 f
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0383    0.0746     0.3370 f
  core/be/be_mem/dcache/n2277 (net)             1       2.9262              0.0000     0.3370 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0383    0.0000 &   0.3370 f
  data arrival time                                                                    0.3370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                         0.0197     0.4305
  data required time                                                                   0.4305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4305
  data arrival time                                                                   -0.3370
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0935


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[86] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[86] (net)                           2      10.9332              0.0000     0.1000 f
  U3233/IN5 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3233/Q (AO222X1)                                               0.0846    0.0909     0.1911 f
  mem_resp_li[656] (net)                        1      20.4082              0.0000     0.1911 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.1911 f
  uce_1__uce/mem_resp_i[86] (net)                      20.4082              0.0000     0.1911 f
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0846   -0.0144 &   0.1767 f
  uce_1__uce/U132/Q (AND2X1)                                      0.0781    0.0960     0.2727 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3      19.7258              0.0000     0.2727 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2727 f
  data_mem_pkt_li[552] (net)                           19.7258              0.0000     0.2727 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2727 f
  core/data_mem_pkt_i[553] (net)                       19.7258              0.0000     0.2727 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2727 f
  core/be/data_mem_pkt_i[30] (net)                     19.7258              0.0000     0.2727 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2727 f
  core/be/be_mem/data_mem_pkt_i[30] (net)              19.7258              0.0000     0.2727 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2727 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       19.7258              0.0000     0.2727 f
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0781   -0.0071 &   0.2656 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0364    0.0725     0.3381 f
  core/be/be_mem/dcache/n2289 (net)             1       2.4461              0.0000     0.3381 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0364    0.0000 &   0.3381 f
  data arrival time                                                                    0.3381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0202     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.3381
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0927


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[60] (net)                           2      23.3221              0.0000     0.1000 f
  U3204/IN6 (AO222X1)                                             0.0022    0.0003 @   0.1003 f
  U3204/Q (AO222X1)                                               0.0642    0.0805     0.1808 f
  mem_resp_li[630] (net)                        1      12.6455              0.0000     0.1808 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.1808 f
  uce_1__uce/mem_resp_i[60] (net)                      12.6455              0.0000     0.1808 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0642   -0.0043 &   0.1764 f
  uce_1__uce/U104/Q (AND2X1)                                      0.0834    0.0958     0.2722 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      21.8190              0.0000     0.2722 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2722 f
  data_mem_pkt_li[526] (net)                           21.8190              0.0000     0.2722 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2722 f
  core/data_mem_pkt_i[527] (net)                       21.8190              0.0000     0.2722 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2722 f
  core/be/data_mem_pkt_i[4] (net)                      21.8190              0.0000     0.2722 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2722 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               21.8190              0.0000     0.2722 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2722 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        21.8190              0.0000     0.2722 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0834   -0.0094 &   0.2629 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0367    0.0736     0.3365 f
  core/be/be_mem/dcache/n2315 (net)             1       2.5735              0.0000     0.3365 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0367    0.0000 &   0.3365 f
  data arrival time                                                                    0.3365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.4090 r
  library hold time                                                         0.0201     0.4291
  data required time                                                                   0.4291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4291
  data arrival time                                                                   -0.3365
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0926


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[79] (net)                           2      10.7417              0.0000     0.1000 f
  U3225/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3225/Q (AO222X1)                                               0.0921    0.0957     0.1958 f
  mem_resp_li[649] (net)                        1      23.1768              0.0000     0.1958 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.1958 f
  uce_1__uce/mem_resp_i[79] (net)                      23.1768              0.0000     0.1958 f
  uce_1__uce/U124/IN2 (AND2X1)                                    0.0921   -0.0144 &   0.1813 f
  uce_1__uce/U124/Q (AND2X1)                                      0.0749    0.0954     0.2767 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3      18.4875              0.0000     0.2767 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.2767 f
  data_mem_pkt_li[545] (net)                           18.4875              0.0000     0.2767 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.2767 f
  core/data_mem_pkt_i[546] (net)                       18.4875              0.0000     0.2767 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.2767 f
  core/be/data_mem_pkt_i[23] (net)                     18.4875              0.0000     0.2767 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.2767 f
  core/be/be_mem/data_mem_pkt_i[23] (net)              18.4875              0.0000     0.2767 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.2767 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       18.4875              0.0000     0.2767 f
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0749   -0.0093 &   0.2674 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0359    0.0716     0.3390 f
  core/be/be_mem/dcache/n2296 (net)             1       2.2740              0.0000     0.3390 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0359    0.0000 &   0.3390 f
  data arrival time                                                                    0.3390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.4102 r
  library hold time                                                         0.0203     0.4305
  data required time                                                                   0.4305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4305
  data arrival time                                                                   -0.3390
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0915


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[96] (net)                           2       9.0880              0.0000     0.1000 f
  U3245/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 f
  U3245/Q (AO222X1)                                               0.1207    0.1093 @   0.2095 f
  mem_resp_li[666] (net)                        1      31.9322              0.0000     0.2095 f
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2095 f
  uce_1__uce/mem_resp_i[96] (net)                      31.9322              0.0000     0.2095 f
  uce_1__uce/U143/IN2 (AND2X1)                                    0.1209   -0.0361 @   0.1734 f
  uce_1__uce/U143/Q (AND2X1)                                      0.0881    0.1076     0.2810 f
  uce_1__uce/data_mem_pkt_o[40] (net)           3      22.7622              0.0000     0.2810 f
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.2810 f
  data_mem_pkt_li[562] (net)                           22.7622              0.0000     0.2810 f
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.2810 f
  core/data_mem_pkt_i[563] (net)                       22.7622              0.0000     0.2810 f
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.2810 f
  core/be/data_mem_pkt_i[40] (net)                     22.7622              0.0000     0.2810 f
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.2810 f
  core/be/be_mem/data_mem_pkt_i[40] (net)              22.7622              0.0000     0.2810 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.2810 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       22.7622              0.0000     0.2810 f
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0881   -0.0159 &   0.2651 f
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0379    0.0746     0.3397 f
  core/be/be_mem/dcache/n2279 (net)             1       2.6840              0.0000     0.3397 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0379    0.0000 &   0.3397 f
  data arrival time                                                                    0.3397

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                         0.0198     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.3397
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0911


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[85] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[85] (net)                           2      14.1596              0.0000     0.1000 f
  U3232/IN5 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3232/Q (AO222X1)                                               0.0861    0.0920     0.1920 f
  mem_resp_li[655] (net)                        1      20.9560              0.0000     0.1920 f
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.1920 f
  uce_1__uce/mem_resp_i[85] (net)                      20.9560              0.0000     0.1920 f
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0861   -0.0120 &   0.1799 f
  uce_1__uce/U131/Q (AND2X1)                                      0.0631    0.0876     0.2675 f
  uce_1__uce/data_mem_pkt_o[29] (net)           3      14.4633              0.0000     0.2675 f
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2675 f
  data_mem_pkt_li[551] (net)                           14.4633              0.0000     0.2675 f
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2675 f
  core/data_mem_pkt_i[552] (net)                       14.4633              0.0000     0.2675 f
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2675 f
  core/be/data_mem_pkt_i[29] (net)                     14.4633              0.0000     0.2675 f
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2675 f
  core/be/be_mem/data_mem_pkt_i[29] (net)              14.4633              0.0000     0.2675 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2675 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       14.4633              0.0000     0.2675 f
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0631    0.0006 &   0.2681 f
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0389    0.0727     0.3408 f
  core/be/be_mem/dcache/n2290 (net)             1       3.5613              0.0000     0.3408 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0389    0.0000 &   0.3409 f
  data arrival time                                                                    0.3409

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.4105 r
  library hold time                                                         0.0196     0.4301
  data required time                                                                   0.4301
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4301
  data arrival time                                                                   -0.3409
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0892


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[111] (net)                          2      17.7110              0.0000     0.1000 f
  U3261/IN5 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3261/Q (AO222X1)                                               0.0742    0.0846     0.1849 f
  mem_resp_li[681] (net)                        1      16.6335              0.0000     0.1849 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.1849 f
  uce_1__uce/mem_resp_i[111] (net)                     16.6335              0.0000     0.1849 f
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0742   -0.0090 &   0.1759 f
  uce_1__uce/U159/Q (AND2X1)                                      0.0871    0.0995     0.2754 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3      22.9688              0.0000     0.2754 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.2754 f
  data_mem_pkt_li[577] (net)                           22.9688              0.0000     0.2754 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.2754 f
  core/data_mem_pkt_i[578] (net)                       22.9688              0.0000     0.2754 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.2754 f
  core/be/data_mem_pkt_i[55] (net)                     22.9688              0.0000     0.2754 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.2754 f
  core/be/be_mem/data_mem_pkt_i[55] (net)              22.9688              0.0000     0.2754 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.2754 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       22.9688              0.0000     0.2754 f
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.0871   -0.0080 &   0.2674 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0383    0.0748     0.3423 f
  core/be/be_mem/dcache/n2264 (net)             1       2.8524              0.0000     0.3423 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0383    0.0000 &   0.3423 f
  data arrival time                                                                    0.3423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                         0.0197     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3423
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0883


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[83] (net)                           2      25.7570              0.0000     0.1000 f
  U3229/IN5 (AO222X1)                                             0.0023    0.0004 @   0.1004 f
  U3229/Q (AO222X1)                                               0.0770    0.0865     0.1869 f
  mem_resp_li[653] (net)                        1      17.6402              0.0000     0.1869 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.1869 f
  uce_1__uce/mem_resp_i[83] (net)                      17.6402              0.0000     0.1869 f
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0770   -0.0059 &   0.1810 f
  uce_1__uce/U129/Q (AND2X1)                                      0.0681    0.0891     0.2702 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3      16.3707              0.0000     0.2702 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2702 f
  data_mem_pkt_li[549] (net)                           16.3707              0.0000     0.2702 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2702 f
  core/data_mem_pkt_i[550] (net)                       16.3707              0.0000     0.2702 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2702 f
  core/be/data_mem_pkt_i[27] (net)                     16.3707              0.0000     0.2702 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2702 f
  core/be/be_mem/data_mem_pkt_i[27] (net)              16.3707              0.0000     0.2702 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2702 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       16.3707              0.0000     0.2702 f
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0681    0.0008 &   0.2710 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0382    0.0728     0.3438 f
  core/be/be_mem/dcache/n2292 (net)             1       3.2424              0.0000     0.3438 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0382   -0.0005 &   0.3433 f
  data arrival time                                                                    0.3433

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0198     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.3433
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0871


  Startpoint: io_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[105] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[105] (net)                          2      15.2313              0.0000     0.1000 f
  U3254/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3254/Q (AO222X1)                                               0.0815    0.0891     0.1893 f
  mem_resp_li[675] (net)                        1      19.2908              0.0000     0.1893 f
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.1893 f
  uce_1__uce/mem_resp_i[105] (net)                     19.2908              0.0000     0.1893 f
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0815   -0.0126 &   0.1768 f
  uce_1__uce/U152/Q (AND2X1)                                      0.0804    0.0968     0.2736 f
  uce_1__uce/data_mem_pkt_o[49] (net)           3      20.5286              0.0000     0.2736 f
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.2736 f
  data_mem_pkt_li[571] (net)                           20.5286              0.0000     0.2736 f
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.2736 f
  core/data_mem_pkt_i[572] (net)                       20.5286              0.0000     0.2736 f
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.2736 f
  core/be/data_mem_pkt_i[49] (net)                     20.5286              0.0000     0.2736 f
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.2736 f
  core/be/be_mem/data_mem_pkt_i[49] (net)              20.5286              0.0000     0.2736 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.2736 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       20.5286              0.0000     0.2736 f
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.0804   -0.0025 &   0.2711 f
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0381    0.0739     0.3450 f
  core/be/be_mem/dcache/n2270 (net)             1       2.9198              0.0000     0.3450 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0381    0.0000 &   0.3450 f
  data arrival time                                                                    0.3450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                         0.0198     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.3450
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0859


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[75] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[75] (net)                           2       8.5671              0.0000     0.1000 f
  U3221/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 f
  U3221/Q (AO222X1)                                               0.1188    0.1081 @   0.2080 f
  mem_resp_li[645] (net)                        1      31.2137              0.0000     0.2080 f
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2080 f
  uce_1__uce/mem_resp_i[75] (net)                      31.2137              0.0000     0.2080 f
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1190   -0.0240 @   0.1840 f
  uce_1__uce/U120/Q (AND2X1)                                      0.0734    0.0993     0.2833 f
  uce_1__uce/data_mem_pkt_o[19] (net)           3      17.8975              0.0000     0.2833 f
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.2833 f
  data_mem_pkt_li[541] (net)                           17.8975              0.0000     0.2833 f
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.2833 f
  core/data_mem_pkt_i[542] (net)                       17.8975              0.0000     0.2833 f
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.2833 f
  core/be/data_mem_pkt_i[19] (net)                     17.8975              0.0000     0.2833 f
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.2833 f
  core/be/be_mem/data_mem_pkt_i[19] (net)              17.8975              0.0000     0.2833 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.2833 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       17.8975              0.0000     0.2833 f
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0734   -0.0114 &   0.2718 f
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0374    0.0727     0.3445 f
  core/be/be_mem/dcache/n2300 (net)             1       2.8354              0.0000     0.3445 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0374    0.0000 &   0.3445 f
  data arrival time                                                                    0.3445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  clock reconvergence pessimism                                             0.0000     0.4103
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.4103 r
  library hold time                                                         0.0199     0.4302
  data required time                                                                   0.4302
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4302
  data arrival time                                                                   -0.3445
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0857


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[97] (net)                           2      10.0492              0.0000     0.1000 f
  U3246/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3246/Q (AO222X1)                                               0.1024    0.1020     0.2020 f
  mem_resp_li[667] (net)                        1      26.9208              0.0000     0.2020 f
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2020 f
  uce_1__uce/mem_resp_i[97] (net)                      26.9208              0.0000     0.2020 f
  uce_1__uce/U144/IN2 (AND2X1)                                    0.1024   -0.0201 &   0.1819 f
  uce_1__uce/U144/Q (AND2X1)                                      0.0855    0.1031     0.2850 f
  uce_1__uce/data_mem_pkt_o[41] (net)           3      22.0449              0.0000     0.2850 f
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.2850 f
  data_mem_pkt_li[563] (net)                           22.0449              0.0000     0.2850 f
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.2850 f
  core/data_mem_pkt_i[564] (net)                       22.0449              0.0000     0.2850 f
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.2850 f
  core/be/data_mem_pkt_i[41] (net)                     22.0449              0.0000     0.2850 f
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.2850 f
  core/be/be_mem/data_mem_pkt_i[41] (net)              22.0449              0.0000     0.2850 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.2850 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       22.0449              0.0000     0.2850 f
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0855   -0.0125 &   0.2726 f
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0389    0.0752     0.3478 f
  core/be/be_mem/dcache/n2278 (net)             1       3.1095              0.0000     0.3478 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0389    0.0000 &   0.3478 f
  data arrival time                                                                    0.3478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0196     0.4303
  data required time                                                                   0.4303
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4303
  data arrival time                                                                   -0.3478
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0825


  Startpoint: mem_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[62] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[62] (net)                          2      20.3230              0.0000     0.1000 f
  U3206/IN4 (AO222X1)                                             0.0022    0.0004 @   0.1004 f
  U3206/Q (AO222X1)                                               0.0564    0.1022     0.2026 f
  mem_resp_li[632] (net)                        1       9.8179              0.0000     0.2026 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2026 f
  uce_1__uce/mem_resp_i[62] (net)                       9.8179              0.0000     0.2026 f
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0564   -0.0075 &   0.1951 f
  uce_1__uce/U106/Q (AND2X1)                                      0.0777    0.0908     0.2858 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3      19.8722              0.0000     0.2858 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2858 f
  data_mem_pkt_li[528] (net)                           19.8722              0.0000     0.2858 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2858 f
  core/data_mem_pkt_i[529] (net)                       19.8722              0.0000     0.2858 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2858 f
  core/be/data_mem_pkt_i[6] (net)                      19.8722              0.0000     0.2858 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2858 f
  core/be/be_mem/data_mem_pkt_i[6] (net)               19.8722              0.0000     0.2858 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2858 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        19.8722              0.0000     0.2858 f
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0777   -0.0118 &   0.2740 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0370    0.0729     0.3469 f
  core/be/be_mem/dcache/n2313 (net)             1       2.6572              0.0000     0.3469 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0370    0.0000 &   0.3470 f
  data arrival time                                                                    0.3470

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.4093 r
  library hold time                                                         0.0200     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3470
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0823


  Startpoint: io_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[104] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[104] (net)                          2       9.1840              0.0000     0.1000 f
  U3253/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3253/Q (AO222X1)                                               0.1051    0.1036     0.2037 f
  mem_resp_li[674] (net)                        1      27.9220              0.0000     0.2037 f
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2037 f
  uce_1__uce/mem_resp_i[104] (net)                     27.9220              0.0000     0.2037 f
  uce_1__uce/U151/IN2 (AND2X1)                                    0.1051   -0.0214 &   0.1823 f
  uce_1__uce/U151/Q (AND2X1)                                      0.0994    0.1114     0.2937 f
  uce_1__uce/data_mem_pkt_o[48] (net)           3      26.8028              0.0000     0.2937 f
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.2937 f
  data_mem_pkt_li[570] (net)                           26.8028              0.0000     0.2937 f
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.2937 f
  core/data_mem_pkt_i[571] (net)                       26.8028              0.0000     0.2937 f
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.2937 f
  core/be/data_mem_pkt_i[48] (net)                     26.8028              0.0000     0.2937 f
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.2937 f
  core/be/be_mem/data_mem_pkt_i[48] (net)              26.8028              0.0000     0.2937 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.2937 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       26.8028              0.0000     0.2937 f
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.0994   -0.0177 &   0.2760 f
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0361    0.0755     0.3515 f
  core/be/be_mem/dcache/n2271 (net)             1       2.3192              0.0000     0.3515 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0361    0.0000 &   0.3515 f
  data arrival time                                                                    0.3515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  clock reconvergence pessimism                                             0.0000     0.4135
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.4135 r
  library hold time                                                         0.0203     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.3515
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0822


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[121] (net)                          2       9.4041              0.0000     0.1000 f
  U3271/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3271/Q (AO222X1)                                               0.1028    0.1023     0.2023 f
  mem_resp_li[691] (net)                        1      27.0915              0.0000     0.2023 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2023 f
  uce_1__uce/mem_resp_i[121] (net)                     27.0915              0.0000     0.2023 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.1028   -0.0132 &   0.1890 f
  uce_1__uce/U170/Q (AND2X1)                                      0.0749    0.0971     0.2861 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      18.3628              0.0000     0.2861 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.2861 f
  data_mem_pkt_li[587] (net)                           18.3628              0.0000     0.2861 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.2861 f
  core/data_mem_pkt_i[588] (net)                       18.3628              0.0000     0.2861 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.2861 f
  core/be/data_mem_pkt_i[65] (net)                     18.3628              0.0000     0.2861 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.2861 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              18.3628              0.0000     0.2861 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.2861 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       18.3628              0.0000     0.2861 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.0749   -0.0101 &   0.2760 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0373    0.0727     0.3488 f
  core/be/be_mem/dcache/n2254 (net)             1       2.7638              0.0000     0.3488 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0373    0.0000 &   0.3488 f
  data arrival time                                                                    0.3488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0200     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.3488
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0804


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[63] (net)                           2       9.9190              0.0000     0.1000 f
  U3207/IN5 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3207/Q (AO222X1)                                               0.1017    0.1016     0.2016 f
  mem_resp_li[633] (net)                        1      26.6606              0.0000     0.2016 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2016 f
  uce_1__uce/mem_resp_i[63] (net)                      26.6606              0.0000     0.2016 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.1017   -0.0189 &   0.1827 f
  uce_1__uce/U107/Q (AND2X1)                                      0.0721    0.0953     0.2780 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      17.3949              0.0000     0.2780 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2780 f
  data_mem_pkt_li[529] (net)                           17.3949              0.0000     0.2780 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2780 f
  core/data_mem_pkt_i[530] (net)                       17.3949              0.0000     0.2780 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2780 f
  core/be/data_mem_pkt_i[7] (net)                      17.3949              0.0000     0.2780 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2780 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               17.3949              0.0000     0.2780 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2780 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        17.3949              0.0000     0.2780 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0721   -0.0007 &   0.2772 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0374    0.0725     0.3498 f
  core/be/be_mem/dcache/n2312 (net)             1       2.8624              0.0000     0.3498 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0374    0.0000 &   0.3498 f
  data arrival time                                                                    0.3498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4084 r
  library hold time                                                         0.0199     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3498
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0785


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[69] (net)                           2      10.2231              0.0000     0.1000 f
  U3214/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 f
  U3214/Q (AO222X1)                                               0.0998    0.1006     0.2008 f
  mem_resp_li[639] (net)                        1      25.9794              0.0000     0.2008 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2008 f
  uce_1__uce/mem_resp_i[69] (net)                      25.9794              0.0000     0.2008 f
  uce_1__uce/U113/IN2 (AND2X1)                                    0.0998   -0.0102 &   0.1906 f
  uce_1__uce/U113/Q (AND2X1)                                      0.0772    0.0979     0.2885 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3      19.1921              0.0000     0.2885 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.2885 f
  data_mem_pkt_li[535] (net)                           19.1921              0.0000     0.2885 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.2885 f
  core/data_mem_pkt_i[536] (net)                       19.1921              0.0000     0.2885 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.2885 f
  core/be/data_mem_pkt_i[13] (net)                     19.1921              0.0000     0.2885 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.2885 f
  core/be/be_mem/data_mem_pkt_i[13] (net)              19.1921              0.0000     0.2885 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.2885 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       19.1921              0.0000     0.2885 f
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0772   -0.0101 &   0.2784 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0370    0.0728     0.3512 f
  core/be/be_mem/dcache/n2306 (net)             1       2.6432              0.0000     0.3512 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0370    0.0000 &   0.3512 f
  data arrival time                                                                    0.3512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0200     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3512
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0781


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[80] (net)                           2       9.1861              0.0000     0.1000 f
  U3226/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 f
  U3226/Q (AO222X1)                                               0.0967    0.0986     0.1988 f
  mem_resp_li[650] (net)                        1      24.8638              0.0000     0.1988 f
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.1988 f
  uce_1__uce/mem_resp_i[80] (net)                      24.8638              0.0000     0.1988 f
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0967   -0.0170 &   0.1818 f
  uce_1__uce/U125/Q (AND2X1)                                      0.0873    0.1032     0.2850 f
  uce_1__uce/data_mem_pkt_o[24] (net)           3      22.7332              0.0000     0.2850 f
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.2850 f
  data_mem_pkt_li[546] (net)                           22.7332              0.0000     0.2850 f
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.2850 f
  core/data_mem_pkt_i[547] (net)                       22.7332              0.0000     0.2850 f
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.2850 f
  core/be/data_mem_pkt_i[24] (net)                     22.7332              0.0000     0.2850 f
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.2850 f
  core/be/be_mem/data_mem_pkt_i[24] (net)              22.7332              0.0000     0.2850 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.2850 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       22.7332              0.0000     0.2850 f
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0873   -0.0066 &   0.2784 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0367    0.0738     0.3522 f
  core/be/be_mem/dcache/n2295 (net)             1       2.3992              0.0000     0.3522 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0367    0.0000 &   0.3522 f
  data arrival time                                                                    0.3522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  clock reconvergence pessimism                                             0.0000     0.4099
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.4099 r
  library hold time                                                         0.0201     0.4300
  data required time                                                                   0.4300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4300
  data arrival time                                                                   -0.3522
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0778


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[88] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[88] (net)                           2      14.1159              0.0000     0.1000 f
  U3236/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3236/Q (AO222X1)                                               0.1431    0.1222 @   0.2224 f
  mem_resp_li[658] (net)                        1      40.0923              0.0000     0.2224 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2224 f
  uce_1__uce/mem_resp_i[88] (net)                      40.0923              0.0000     0.2224 f
  uce_1__uce/U134/IN2 (AND2X1)                                    0.1431   -0.0395 @   0.1829 f
  uce_1__uce/U134/Q (AND2X1)                                      0.0793    0.1061     0.2889 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3      19.9474              0.0000     0.2889 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.2889 f
  data_mem_pkt_li[554] (net)                           19.9474              0.0000     0.2889 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.2889 f
  core/data_mem_pkt_i[555] (net)                       19.9474              0.0000     0.2889 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.2889 f
  core/be/data_mem_pkt_i[32] (net)                     19.9474              0.0000     0.2889 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.2889 f
  core/be/be_mem/data_mem_pkt_i[32] (net)              19.9474              0.0000     0.2889 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.2889 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       19.9474              0.0000     0.2889 f
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0793   -0.0114 &   0.2776 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0408    0.0764     0.3540 f
  core/be/be_mem/dcache/n2287 (net)             1       4.0608              0.0000     0.3540 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0408   -0.0018 &   0.3522 f
  data arrival time                                                                    0.3522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                         0.0192     0.4298
  data required time                                                                   0.4298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4298
  data arrival time                                                                   -0.3522
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0775


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[113] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[113] (net)                         2      19.6627              0.0000     0.1000 f
  U3263/IN4 (AO222X1)                                             0.0019    0.0004 @   0.1004 f
  U3263/Q (AO222X1)                                               0.0768    0.1173     0.2176 f
  mem_resp_li[683] (net)                        1      17.5742              0.0000     0.2176 f
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.2176 f
  uce_1__uce/mem_resp_i[113] (net)                     17.5742              0.0000     0.2176 f
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0768   -0.0175 &   0.2002 f
  uce_1__uce/U161/Q (AND2X1)                                      0.0704    0.0904     0.2906 f
  uce_1__uce/data_mem_pkt_o[57] (net)           3      17.1514              0.0000     0.2906 f
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.2906 f
  data_mem_pkt_li[579] (net)                           17.1514              0.0000     0.2906 f
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.2906 f
  core/data_mem_pkt_i[580] (net)                       17.1514              0.0000     0.2906 f
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.2906 f
  core/be/data_mem_pkt_i[57] (net)                     17.1514              0.0000     0.2906 f
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.2906 f
  core/be/be_mem/data_mem_pkt_i[57] (net)              17.1514              0.0000     0.2906 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.2906 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       17.1514              0.0000     0.2906 f
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.0704   -0.0093 &   0.2813 f
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0375    0.0724     0.3537 f
  core/be/be_mem/dcache/n2262 (net)             1       2.9364              0.0000     0.3537 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0375    0.0000 &   0.3538 f
  data arrival time                                                                    0.3538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0199     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3538
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0768


  Startpoint: io_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[102] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[102] (net)                          2       9.1651              0.0000     0.1000 f
  U3251/IN6 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3251/Q (AO222X1)                                               0.1028    0.1048     0.2049 f
  mem_resp_li[672] (net)                        1      26.7916              0.0000     0.2049 f
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2049 f
  uce_1__uce/mem_resp_i[102] (net)                     26.7916              0.0000     0.2049 f
  uce_1__uce/U149/IN2 (AND2X1)                                    0.1028   -0.0219 &   0.1830 f
  uce_1__uce/U149/Q (AND2X1)                                      0.0900    0.1058     0.2888 f
  uce_1__uce/data_mem_pkt_o[46] (net)           3      23.6208              0.0000     0.2888 f
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.2888 f
  data_mem_pkt_li[568] (net)                           23.6208              0.0000     0.2888 f
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.2888 f
  core/data_mem_pkt_i[569] (net)                       23.6208              0.0000     0.2888 f
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.2888 f
  core/be/data_mem_pkt_i[46] (net)                     23.6208              0.0000     0.2888 f
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.2888 f
  core/be/be_mem/data_mem_pkt_i[46] (net)              23.6208              0.0000     0.2888 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.2888 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       23.6208              0.0000     0.2888 f
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.0900   -0.0080 &   0.2807 f
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0368    0.0739     0.3546 f
  core/be/be_mem/dcache/n2273 (net)             1       2.2663              0.0000     0.3546 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0368    0.0000 &   0.3546 f
  data arrival time                                                                    0.3546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                         0.0201     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.3546
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0762


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[116] (net)                         2      26.5397              0.0000     0.1000 f
  U3266/IN4 (AO222X1)                                             0.0026    0.0000 @   0.1000 f
  U3266/Q (AO222X1)                                               0.0673    0.1109     0.2109 f
  mem_resp_li[686] (net)                        1      14.1006              0.0000     0.2109 f
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.2109 f
  uce_1__uce/mem_resp_i[116] (net)                     14.1006              0.0000     0.2109 f
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0673   -0.0089 &   0.2020 f
  uce_1__uce/U164/Q (AND2X1)                                      0.0843    0.0968     0.2988 f
  uce_1__uce/data_mem_pkt_o[60] (net)           3      22.0740              0.0000     0.2988 f
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2988 f
  data_mem_pkt_li[582] (net)                           22.0740              0.0000     0.2988 f
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2988 f
  core/data_mem_pkt_i[583] (net)                       22.0740              0.0000     0.2988 f
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2988 f
  core/be/data_mem_pkt_i[60] (net)                     22.0740              0.0000     0.2988 f
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2988 f
  core/be/be_mem/data_mem_pkt_i[60] (net)              22.0740              0.0000     0.2988 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2988 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       22.0740              0.0000     0.2988 f
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.0843   -0.0165 &   0.2823 f
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0359    0.0726     0.3549 f
  core/be/be_mem/dcache/n2259 (net)             1       2.0748              0.0000     0.3549 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0359    0.0000 &   0.3549 f
  data arrival time                                                                    0.3549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0203     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.3549
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0761


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[91] (net)                           2      10.1617              0.0000     0.1000 f
  U3239/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3239/Q (AO222X1)                                               0.1212    0.1103 @   0.2104 f
  mem_resp_li[661] (net)                        1      32.5046              0.0000     0.2104 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2104 f
  uce_1__uce/mem_resp_i[91] (net)                      32.5046              0.0000     0.2104 f
  uce_1__uce/U137/IN2 (AND2X1)                                    0.1212   -0.0219 @   0.1885 f
  uce_1__uce/U137/Q (AND2X1)                                      0.0806    0.1038     0.2923 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3      20.3870              0.0000     0.2923 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2923 f
  data_mem_pkt_li[557] (net)                           20.3870              0.0000     0.2923 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2923 f
  core/data_mem_pkt_i[558] (net)                       20.3870              0.0000     0.2923 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2923 f
  core/be/data_mem_pkt_i[35] (net)                     20.3870              0.0000     0.2923 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2923 f
  core/be/be_mem/data_mem_pkt_i[35] (net)              20.3870              0.0000     0.2923 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2923 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       20.3870              0.0000     0.2923 f
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0806   -0.0083 &   0.2840 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0367    0.0732     0.3571 f
  core/be/be_mem/dcache/n2284 (net)             1       2.5632              0.0000     0.3571 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0367    0.0000 &   0.3571 f
  data arrival time                                                                    0.3571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  clock reconvergence pessimism                                             0.0000     0.4130
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.4130 r
  library hold time                                                         0.0201     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.3571
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0760


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[87] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[87] (net)                           2       9.5451              0.0000     0.1000 f
  U3235/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3235/Q (AO222X1)                                               0.1251    0.1126 @   0.2126 f
  mem_resp_li[657] (net)                        1      33.9637              0.0000     0.2126 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2126 f
  uce_1__uce/mem_resp_i[87] (net)                      33.9637              0.0000     0.2126 f
  uce_1__uce/U133/IN2 (AND2X1)                                    0.1251   -0.0258 @   0.1868 f
  uce_1__uce/U133/Q (AND2X1)                                      0.0775    0.1027     0.2895 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3      19.3019              0.0000     0.2895 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.2895 f
  data_mem_pkt_li[553] (net)                           19.3019              0.0000     0.2895 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.2895 f
  core/data_mem_pkt_i[554] (net)                       19.3019              0.0000     0.2895 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.2895 f
  core/be/data_mem_pkt_i[31] (net)                     19.3019              0.0000     0.2895 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.2895 f
  core/be/be_mem/data_mem_pkt_i[31] (net)              19.3019              0.0000     0.2895 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.2895 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       19.3019              0.0000     0.2895 f
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0775   -0.0079 &   0.2816 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0384    0.0741     0.3557 f
  core/be/be_mem/dcache/n2288 (net)             1       3.1928              0.0000     0.3557 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0384    0.0000 &   0.3557 f
  data arrival time                                                                    0.3557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                         0.0197     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3557
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0748


  Startpoint: io_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[94] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[94] (net)                           2       9.9913              0.0000     0.1000 f
  U3242/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 f
  U3242/Q (AO222X1)                                               0.1104    0.1067     0.2069 f
  mem_resp_li[664] (net)                        1      29.8585              0.0000     0.2069 f
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2069 f
  uce_1__uce/mem_resp_i[94] (net)                      29.8585              0.0000     0.2069 f
  uce_1__uce/U141/IN2 (AND2X1)                                    0.1104   -0.0106 &   0.1963 f
  uce_1__uce/U141/Q (AND2X1)                                      0.0798    0.1013     0.2977 f
  uce_1__uce/data_mem_pkt_o[38] (net)           3      20.1015              0.0000     0.2977 f
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.2977 f
  data_mem_pkt_li[560] (net)                           20.1015              0.0000     0.2977 f
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.2977 f
  core/data_mem_pkt_i[561] (net)                       20.1015              0.0000     0.2977 f
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.2977 f
  core/be/data_mem_pkt_i[38] (net)                     20.1015              0.0000     0.2977 f
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.2977 f
  core/be/be_mem/data_mem_pkt_i[38] (net)              20.1015              0.0000     0.2977 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.2977 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       20.1015              0.0000     0.2977 f
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0798   -0.0149 &   0.2827 f
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0377    0.0739     0.3566 f
  core/be/be_mem/dcache/n2281 (net)             1       2.9234              0.0000     0.3566 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0377    0.0000 &   0.3566 f
  data arrival time                                                                    0.3566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                         0.0199     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.3566
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0742


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[90] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[90] (net)                           2      13.0583              0.0000     0.1000 f
  U3238/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3238/Q (AO222X1)                                               0.1455    0.1235 @   0.2238 f
  mem_resp_li[660] (net)                        1      40.9562              0.0000     0.2238 f
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2238 f
  uce_1__uce/mem_resp_i[90] (net)                      40.9562              0.0000     0.2238 f
  uce_1__uce/U136/IN2 (AND2X1)                                    0.1455   -0.0367 @   0.1871 f
  uce_1__uce/U136/Q (AND2X1)                                      0.0628    0.0962     0.2832 f
  uce_1__uce/data_mem_pkt_o[34] (net)           3      13.8429              0.0000     0.2832 f
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.2832 f
  data_mem_pkt_li[556] (net)                           13.8429              0.0000     0.2832 f
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.2832 f
  core/data_mem_pkt_i[557] (net)                       13.8429              0.0000     0.2832 f
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.2832 f
  core/be/data_mem_pkt_i[34] (net)                     13.8429              0.0000     0.2832 f
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.2832 f
  core/be/be_mem/data_mem_pkt_i[34] (net)              13.8429              0.0000     0.2832 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.2832 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       13.8429              0.0000     0.2832 f
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0628    0.0005 &   0.2837 f
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0373    0.0714     0.3551 f
  core/be/be_mem/dcache/n2285 (net)             1       3.0101              0.0000     0.3551 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0373    0.0000 &   0.3551 f
  data arrival time                                                                    0.3551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0200     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3551
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0742


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[58] (net)                          2      14.8920              0.0000     0.1000 f
  U3202/IN4 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3202/Q (AO222X1)                                               0.0859    0.1232     0.2232 f
  mem_resp_li[628] (net)                        1      20.8996              0.0000     0.2232 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2232 f
  uce_1__uce/mem_resp_i[58] (net)                      20.8996              0.0000     0.2232 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0859   -0.0270 &   0.1962 f
  uce_1__uce/U102/Q (AND2X1)                                      0.0756    0.0948     0.2910 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      18.8084              0.0000     0.2910 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2910 f
  data_mem_pkt_li[524] (net)                           18.8084              0.0000     0.2910 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2910 f
  core/data_mem_pkt_i[525] (net)                       18.8084              0.0000     0.2910 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2910 f
  core/be/data_mem_pkt_i[2] (net)                      18.8084              0.0000     0.2910 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2910 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               18.8084              0.0000     0.2910 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2910 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        18.8084              0.0000     0.2910 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0756   -0.0082 &   0.2828 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0365    0.0723     0.3551 f
  core/be/be_mem/dcache/n2317 (net)             1       2.5172              0.0000     0.3551 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0365    0.0000 &   0.3551 f
  data arrival time                                                                    0.3551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4090 r
  library hold time                                                         0.0201     0.4291
  data required time                                                                   0.4291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4291
  data arrival time                                                                   -0.3551
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0740


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[68] (net)                          2      21.7519              0.0000     0.1000 f
  U3213/IN4 (AO222X1)                                             0.0022   -0.0001 @   0.0999 f
  U3213/Q (AO222X1)                                               0.0603    0.1051     0.2050 f
  mem_resp_li[638] (net)                        1      11.2297              0.0000     0.2050 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2050 f
  uce_1__uce/mem_resp_i[68] (net)                      11.2297              0.0000     0.2050 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0603   -0.0079 &   0.1971 f
  uce_1__uce/U112/Q (AND2X1)                                      0.0722    0.0886     0.2857 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      17.9919              0.0000     0.2857 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2857 f
  data_mem_pkt_li[534] (net)                           17.9919              0.0000     0.2857 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2857 f
  core/data_mem_pkt_i[535] (net)                       17.9919              0.0000     0.2857 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2857 f
  core/be/data_mem_pkt_i[12] (net)                     17.9919              0.0000     0.2857 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2857 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              17.9919              0.0000     0.2857 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2857 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       17.9919              0.0000     0.2857 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0722   -0.0018 &   0.2839 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0374    0.0725     0.3565 f
  core/be/be_mem/dcache/n2307 (net)             1       2.8570              0.0000     0.3565 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0374   -0.0013 &   0.3551 f
  data arrival time                                                                    0.3551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                         0.0199     0.4291
  data required time                                                                   0.4291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4291
  data arrival time                                                                   -0.3551
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0739


  Startpoint: io_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[114] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[114] (net)                          2      13.3038              0.0000     0.1000 f
  U3264/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3264/Q (AO222X1)                                               0.1395    0.1201 @   0.2202 f
  mem_resp_li[684] (net)                        1      38.7895              0.0000     0.2202 f
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2202 f
  uce_1__uce/mem_resp_i[114] (net)                     38.7895              0.0000     0.2202 f
  uce_1__uce/U162/IN2 (AND2X1)                                    0.1395   -0.0349 @   0.1853 f
  uce_1__uce/U162/Q (AND2X1)                                      0.0709    0.1008     0.2861 f
  uce_1__uce/data_mem_pkt_o[58] (net)           3      17.0194              0.0000     0.2861 f
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.2861 f
  data_mem_pkt_li[580] (net)                           17.0194              0.0000     0.2861 f
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.2861 f
  core/data_mem_pkt_i[581] (net)                       17.0194              0.0000     0.2861 f
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.2861 f
  core/be/data_mem_pkt_i[58] (net)                     17.0194              0.0000     0.2861 f
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.2861 f
  core/be/be_mem/data_mem_pkt_i[58] (net)              17.0194              0.0000     0.2861 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.2861 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       17.0194              0.0000     0.2861 f
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.0709   -0.0007 &   0.2854 f
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0359    0.0712     0.3566 f
  core/be/be_mem/dcache/n2261 (net)             1       2.3649              0.0000     0.3566 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0359    0.0000 &   0.3567 f
  data arrival time                                                                    0.3567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0203     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.3567
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0729


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[73] (net)                           2       7.9309              0.0000     0.1000 f
  U3219/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3219/Q (AO222X1)                                               0.1138    0.1056 @   0.2056 f
  mem_resp_li[643] (net)                        1      29.5687              0.0000     0.2056 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2056 f
  uce_1__uce/mem_resp_i[73] (net)                      29.5687              0.0000     0.2056 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1140   -0.0146 @   0.1910 f
  uce_1__uce/U118/Q (AND2X1)                                      0.0780    0.1006     0.2916 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      19.2767              0.0000     0.2916 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2916 f
  data_mem_pkt_li[539] (net)                           19.2767              0.0000     0.2916 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2916 f
  core/data_mem_pkt_i[540] (net)                       19.2767              0.0000     0.2916 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2916 f
  core/be/data_mem_pkt_i[17] (net)                     19.2767              0.0000     0.2916 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2916 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              19.2767              0.0000     0.2916 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2916 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       19.2767              0.0000     0.2916 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0780   -0.0071 &   0.2845 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0369    0.0728     0.3573 f
  core/be/be_mem/dcache/n2302 (net)             1       2.5735              0.0000     0.3573 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0369    0.0000 &   0.3573 f
  data arrival time                                                                    0.3573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.4092 r
  library hold time                                                         0.0200     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.3573
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0719


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[120] (net)                         2      19.3910              0.0000     0.1000 f
  U3270/IN4 (AO222X1)                                             0.0018    0.0000 @   0.1000 f
  U3270/Q (AO222X1)                                               0.0729    0.1140     0.2140 f
  mem_resp_li[690] (net)                        1      15.8067              0.0000     0.2140 f
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2140 f
  uce_1__uce/mem_resp_i[120] (net)                     15.8067              0.0000     0.2140 f
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0729   -0.0091 &   0.2049 f
  uce_1__uce/U169/Q (AND2X1)                                      0.0760    0.0930     0.2979 f
  uce_1__uce/data_mem_pkt_o[64] (net)           3      19.1356              0.0000     0.2979 f
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.2979 f
  data_mem_pkt_li[586] (net)                           19.1356              0.0000     0.2979 f
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.2979 f
  core/data_mem_pkt_i[587] (net)                       19.1356              0.0000     0.2979 f
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.2979 f
  core/be/data_mem_pkt_i[64] (net)                     19.1356              0.0000     0.2979 f
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.2979 f
  core/be/be_mem/data_mem_pkt_i[64] (net)              19.1356              0.0000     0.2979 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.2979 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       19.1356              0.0000     0.2979 f
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0760   -0.0113 &   0.2866 f
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0354    0.0714     0.3579 f
  core/be/be_mem/dcache/n2255 (net)             1       2.0997              0.0000     0.3579 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0354    0.0000 &   0.3579 f
  data arrival time                                                                    0.3579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0204     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.3579
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0718


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[66] (net)                           2      13.7416              0.0000     0.1000 f
  U3210/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3210/Q (AO222X1)                                               0.1449    0.1229 @   0.2231 f
  mem_resp_li[636] (net)                        1      40.5867              0.0000     0.2231 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2231 f
  uce_1__uce/mem_resp_i[66] (net)                      40.5867              0.0000     0.2231 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1449   -0.0244 @   0.1987 f
  uce_1__uce/U110/Q (AND2X1)                                      0.0574    0.0933     0.2920 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      12.2363              0.0000     0.2920 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2920 f
  data_mem_pkt_li[532] (net)                           12.2363              0.0000     0.2920 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2920 f
  core/data_mem_pkt_i[533] (net)                       12.2363              0.0000     0.2920 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2920 f
  core/be/data_mem_pkt_i[10] (net)                     12.2363              0.0000     0.2920 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2920 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              12.2363              0.0000     0.2920 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2920 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       12.2363              0.0000     0.2920 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0574   -0.0037 &   0.2883 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0369    0.0701     0.3584 f
  core/be/be_mem/dcache/n2309 (net)             1       2.9407              0.0000     0.3584 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0369    0.0000 &   0.3584 f
  data arrival time                                                                    0.3584

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.4092 r
  library hold time                                                         0.0200     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.3584
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0708


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[82] (net)                           2       9.4701              0.0000     0.1000 f
  U3228/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3228/Q (AO222X1)                                               0.1541    0.1276 @   0.2277 f
  mem_resp_li[652] (net)                        1      43.7346              0.0000     0.2277 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2277 f
  uce_1__uce/mem_resp_i[82] (net)                      43.7346              0.0000     0.2277 f
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1541   -0.0421 @   0.1856 f
  uce_1__uce/U128/Q (AND2X1)                                      0.0744    0.1041     0.2897 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3      17.9451              0.0000     0.2897 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.2897 f
  data_mem_pkt_li[548] (net)                           17.9451              0.0000     0.2897 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.2897 f
  core/data_mem_pkt_i[549] (net)                       17.9451              0.0000     0.2897 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.2897 f
  core/be/data_mem_pkt_i[26] (net)                     17.9451              0.0000     0.2897 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.2897 f
  core/be/be_mem/data_mem_pkt_i[26] (net)              17.9451              0.0000     0.2897 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.2897 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       17.9451              0.0000     0.2897 f
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0744   -0.0016 &   0.2880 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0365    0.0721     0.3601 f
  core/be/be_mem/dcache/n2293 (net)             1       2.5066              0.0000     0.3601 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0365    0.0000 &   0.3601 f
  data arrival time                                                                    0.3601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                         0.0201     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.3601
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0706


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[117] (net)                         2      20.1615              0.0000     0.1000 f
  U3267/IN4 (AO222X1)                                             0.0020    0.0004 @   0.1004 f
  U3267/Q (AO222X1)                                               0.0689    0.1113     0.2117 f
  mem_resp_li[687] (net)                        1      14.3768              0.0000     0.2117 f
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2117 f
  uce_1__uce/mem_resp_i[117] (net)                     14.3768              0.0000     0.2117 f
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0689   -0.0094 &   0.2023 f
  uce_1__uce/U165/Q (AND2X1)                                      0.0668    0.0871     0.2894 f
  uce_1__uce/data_mem_pkt_o[61] (net)           3      16.0140              0.0000     0.2894 f
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.2894 f
  data_mem_pkt_li[583] (net)                           16.0140              0.0000     0.2894 f
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.2894 f
  core/data_mem_pkt_i[584] (net)                       16.0140              0.0000     0.2894 f
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.2894 f
  core/be/data_mem_pkt_i[61] (net)                     16.0140              0.0000     0.2894 f
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.2894 f
  core/be/be_mem/data_mem_pkt_i[61] (net)              16.0140              0.0000     0.2894 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.2894 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       16.0140              0.0000     0.2894 f
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.0668   -0.0011 &   0.2883 f
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0359    0.0708     0.3591 f
  core/be/be_mem/dcache/n2258 (net)             1       2.4767              0.0000     0.3591 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0359    0.0000 &   0.3592 f
  data arrival time                                                                    0.3592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0203     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.3592
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0704


  Startpoint: io_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[106] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[106] (net)                          2       9.5408              0.0000     0.1000 f
  U3255/IN6 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3255/Q (AO222X1)                                               0.1087    0.1083     0.2083 f
  mem_resp_li[676] (net)                        1      28.9437              0.0000     0.2083 f
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2083 f
  uce_1__uce/mem_resp_i[106] (net)                     28.9437              0.0000     0.2083 f
  uce_1__uce/U154/IN2 (AND2X1)                                    0.1087   -0.0219 &   0.1864 f
  uce_1__uce/U154/Q (AND2X1)                                      0.0926    0.1082     0.2946 f
  uce_1__uce/data_mem_pkt_o[50] (net)           3      24.4451              0.0000     0.2946 f
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.2946 f
  data_mem_pkt_li[572] (net)                           24.4451              0.0000     0.2946 f
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.2946 f
  core/data_mem_pkt_i[573] (net)                       24.4451              0.0000     0.2946 f
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.2946 f
  core/be/data_mem_pkt_i[50] (net)                     24.4451              0.0000     0.2946 f
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.2946 f
  core/be/be_mem/data_mem_pkt_i[50] (net)              24.4451              0.0000     0.2946 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.2946 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       24.4451              0.0000     0.2946 f
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.0926   -0.0066 &   0.2879 f
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0375    0.0757     0.3636 f
  core/be/be_mem/dcache/n2269 (net)             1       2.8621              0.0000     0.3636 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0375    0.0000 &   0.3636 f
  data arrival time                                                                    0.3636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                         0.0199     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.3636
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0697


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[76] (net)                          2      19.6368              0.0000     0.1000 f
  U3222/IN4 (AO222X1)                                             0.0019    0.0005 @   0.1005 f
  U3222/Q (AO222X1)                                               0.0615    0.1066     0.2070 f
  mem_resp_li[646] (net)                        1      12.0167              0.0000     0.2070 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2070 f
  uce_1__uce/mem_resp_i[76] (net)                      12.0167              0.0000     0.2070 f
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0615   -0.0062 &   0.2008 f
  uce_1__uce/U121/Q (AND2X1)                                      0.0751    0.0905     0.2913 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3      18.9499              0.0000     0.2913 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2913 f
  data_mem_pkt_li[542] (net)                           18.9499              0.0000     0.2913 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2913 f
  core/data_mem_pkt_i[543] (net)                       18.9499              0.0000     0.2913 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2913 f
  core/be/data_mem_pkt_i[20] (net)                     18.9499              0.0000     0.2913 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2913 f
  core/be/be_mem/data_mem_pkt_i[20] (net)              18.9499              0.0000     0.2913 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2913 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       18.9499              0.0000     0.2913 f
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0751   -0.0042 &   0.2871 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0381    0.0734     0.3605 f
  core/be/be_mem/dcache/n2299 (net)             1       3.0476              0.0000     0.3605 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0381    0.0000 &   0.3605 f
  data arrival time                                                                    0.3605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.4090 r
  library hold time                                                         0.0198     0.4288
  data required time                                                                   0.4288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4288
  data arrival time                                                                   -0.3605
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0682


  Startpoint: io_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[99] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[99] (net)                           2      12.4792              0.0000     0.1000 f
  U3248/IN5 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3248/Q (AO222X1)                                               0.1514    0.1262 @   0.2263 f
  mem_resp_li[669] (net)                        1      42.7893              0.0000     0.2263 f
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2263 f
  uce_1__uce/mem_resp_i[99] (net)                      42.7893              0.0000     0.2263 f
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1514   -0.0376 @   0.1887 f
  uce_1__uce/U146/Q (AND2X1)                                      0.0933    0.1151     0.3038 f
  uce_1__uce/data_mem_pkt_o[43] (net)           3      24.8075              0.0000     0.3038 f
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3038 f
  data_mem_pkt_li[565] (net)                           24.8075              0.0000     0.3038 f
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3038 f
  core/data_mem_pkt_i[566] (net)                       24.8075              0.0000     0.3038 f
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3038 f
  core/be/data_mem_pkt_i[43] (net)                     24.8075              0.0000     0.3038 f
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3038 f
  core/be/be_mem/data_mem_pkt_i[43] (net)              24.8075              0.0000     0.3038 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3038 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       24.8075              0.0000     0.3038 f
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.0933   -0.0118 &   0.2920 f
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0373    0.0756     0.3676 f
  core/be/be_mem/dcache/n2276 (net)             1       2.7731              0.0000     0.3676 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0373   -0.0007 &   0.3669 f
  data arrival time                                                                    0.3669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                         0.0200     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.3669
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0665


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[65] (net)                          2      23.8413              0.0000     0.1000 f
  U3209/IN4 (AO222X1)                                             0.0022    0.0005 @   0.1005 f
  U3209/Q (AO222X1)                                               0.0619    0.1069     0.2075 f
  mem_resp_li[635] (net)                        1      12.1700              0.0000     0.2075 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2075 f
  uce_1__uce/mem_resp_i[65] (net)                      12.1700              0.0000     0.2075 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0619   -0.0024 &   0.2051 f
  uce_1__uce/U109/Q (AND2X1)                                      0.0822    0.0946     0.2996 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3      21.3934              0.0000     0.2996 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2996 f
  data_mem_pkt_li[531] (net)                           21.3934              0.0000     0.2996 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2996 f
  core/data_mem_pkt_i[532] (net)                       21.3934              0.0000     0.2996 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2996 f
  core/be/data_mem_pkt_i[9] (net)                      21.3934              0.0000     0.2996 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2996 f
  core/be/be_mem/data_mem_pkt_i[9] (net)               21.3934              0.0000     0.2996 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2996 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        21.3934              0.0000     0.2996 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0822   -0.0090 &   0.2906 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0359    0.0728     0.3634 f
  core/be/be_mem/dcache/n2310 (net)             1       2.2856              0.0000     0.3634 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0359    0.0000 &   0.3634 f
  data arrival time                                                                    0.3634

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.4091 r
  library hold time                                                         0.0203     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.3634
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0660


  Startpoint: io_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[107] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[107] (net)                          2      12.1138              0.0000     0.1000 f
  U3256/IN6 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3256/Q (AO222X1)                                               0.1483    0.1271 @   0.2272 f
  mem_resp_li[677] (net)                        1      41.4222              0.0000     0.2272 f
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2272 f
  uce_1__uce/mem_resp_i[107] (net)                     41.4222              0.0000     0.2272 f
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1483   -0.0361 @   0.1911 f
  uce_1__uce/U155/Q (AND2X1)                                      0.0730    0.1031     0.2942 f
  uce_1__uce/data_mem_pkt_o[51] (net)           3      17.7506              0.0000     0.2942 f
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.2942 f
  data_mem_pkt_li[573] (net)                           17.7506              0.0000     0.2942 f
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.2942 f
  core/data_mem_pkt_i[574] (net)                       17.7506              0.0000     0.2942 f
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.2942 f
  core/be/data_mem_pkt_i[51] (net)                     17.7506              0.0000     0.2942 f
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.2942 f
  core/be/be_mem/data_mem_pkt_i[51] (net)              17.7506              0.0000     0.2942 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.2942 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       17.7506              0.0000     0.2942 f
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.0730   -0.0009 &   0.2932 f
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0372    0.0725     0.3657 f
  core/be/be_mem/dcache/n2268 (net)             1       2.7721              0.0000     0.3657 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0372    0.0000 &   0.3657 f
  data arrival time                                                                    0.3657

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.4110 r
  library hold time                                                         0.0200     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.3657
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0653


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[60] (net)                          2      20.4933              0.0000     0.1000 f
  U3204/IN4 (AO222X1)                                             0.0020    0.0004 @   0.1004 f
  U3204/Q (AO222X1)                                               0.0642    0.1079     0.2083 f
  mem_resp_li[630] (net)                        1      12.6455              0.0000     0.2083 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2083 f
  uce_1__uce/mem_resp_i[60] (net)                      12.6455              0.0000     0.2083 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0642   -0.0043 &   0.2039 f
  uce_1__uce/U104/Q (AND2X1)                                      0.0834    0.0958     0.2997 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      21.8190              0.0000     0.2997 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2997 f
  data_mem_pkt_li[526] (net)                           21.8190              0.0000     0.2997 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2997 f
  core/data_mem_pkt_i[527] (net)                       21.8190              0.0000     0.2997 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2997 f
  core/be/data_mem_pkt_i[4] (net)                      21.8190              0.0000     0.2997 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2997 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               21.8190              0.0000     0.2997 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2997 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        21.8190              0.0000     0.2997 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0834   -0.0094 &   0.2903 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0367    0.0736     0.3640 f
  core/be/be_mem/dcache/n2315 (net)             1       2.5735              0.0000     0.3640 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0367    0.0000 &   0.3640 f
  data arrival time                                                                    0.3640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.4090 r
  library hold time                                                         0.0201     0.4291
  data required time                                                                   0.4291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4291
  data arrival time                                                                   -0.3640
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0651


  Startpoint: io_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[92] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[92] (net)                           2      13.6723              0.0000     0.1000 f
  U3240/IN6 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3240/Q (AO222X1)                                               0.1386    0.1220 @   0.2222 f
  mem_resp_li[662] (net)                        1      38.1211              0.0000     0.2222 f
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2222 f
  uce_1__uce/mem_resp_i[92] (net)                      38.1211              0.0000     0.2222 f
  uce_1__uce/U138/IN2 (AND2X1)                                    0.1386   -0.0253 @   0.1969 f
  uce_1__uce/U138/Q (AND2X1)                                      0.0722    0.1010     0.2979 f
  uce_1__uce/data_mem_pkt_o[36] (net)           3      17.1864              0.0000     0.2979 f
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.2979 f
  data_mem_pkt_li[558] (net)                           17.1864              0.0000     0.2979 f
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.2979 f
  core/data_mem_pkt_i[559] (net)                       17.1864              0.0000     0.2979 f
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.2979 f
  core/be/data_mem_pkt_i[36] (net)                     17.1864              0.0000     0.2979 f
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.2979 f
  core/be/be_mem/data_mem_pkt_i[36] (net)              17.1864              0.0000     0.2979 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.2979 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       17.1864              0.0000     0.2979 f
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0722   -0.0047 &   0.2932 f
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0377    0.0728     0.3659 f
  core/be/be_mem/dcache/n2283 (net)             1       2.9611              0.0000     0.3659 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0377    0.0000 &   0.3660 f
  data arrival time                                                                    0.3660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0199     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3660
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0646


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[67] (net)                           2      11.1328              0.0000     0.1000 f
  U3211/IN5 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3211/Q (AO222X1)                                               0.1154    0.1065 @   0.2067 f
  mem_resp_li[637] (net)                        1      30.1000              0.0000     0.2067 f
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2067 f
  uce_1__uce/mem_resp_i[67] (net)                      30.1000              0.0000     0.2067 f
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1155   -0.0129 @   0.1938 f
  uce_1__uce/U111/Q (AND2X1)                                      0.0748    0.0990     0.2928 f
  uce_1__uce/data_mem_pkt_o[11] (net)           3      18.1341              0.0000     0.2928 f
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.2928 f
  data_mem_pkt_li[533] (net)                           18.1341              0.0000     0.2928 f
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.2928 f
  core/data_mem_pkt_i[534] (net)                       18.1341              0.0000     0.2928 f
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.2928 f
  core/be/data_mem_pkt_i[11] (net)                     18.1341              0.0000     0.2928 f
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.2928 f
  core/be/be_mem/data_mem_pkt_i[11] (net)              18.1341              0.0000     0.2928 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.2928 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       18.1341              0.0000     0.2928 f
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0748    0.0008 &   0.2936 f
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0364    0.0722     0.3658 f
  core/be/be_mem/dcache/n2308 (net)             1       2.5390              0.0000     0.3658 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0364    0.0000 &   0.3658 f
  data arrival time                                                                    0.3658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.4102 r
  library hold time                                                         0.0202     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.3658
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0645


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[81] (net)                           2      12.7217              0.0000     0.1000 f
  U3227/IN6 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3227/Q (AO222X1)                                               0.1378    0.1218 @   0.2220 f
  mem_resp_li[651] (net)                        1      37.9158              0.0000     0.2220 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2220 f
  uce_1__uce/mem_resp_i[81] (net)                      37.9158              0.0000     0.2220 f
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1378   -0.0246 @   0.1974 f
  uce_1__uce/U126/Q (AND2X1)                                      0.0729    0.1013     0.2987 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3      17.4457              0.0000     0.2987 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.2987 f
  data_mem_pkt_li[547] (net)                           17.4457              0.0000     0.2987 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.2987 f
  core/data_mem_pkt_i[548] (net)                       17.4457              0.0000     0.2987 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.2987 f
  core/be/data_mem_pkt_i[25] (net)                     17.4457              0.0000     0.2987 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.2987 f
  core/be/be_mem/data_mem_pkt_i[25] (net)              17.4457              0.0000     0.2987 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.2987 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       17.4457              0.0000     0.2987 f
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0729   -0.0081 &   0.2905 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0395    0.0744     0.3649 f
  core/be/be_mem/dcache/n2294 (net)             1       3.5947              0.0000     0.3649 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0395    0.0000 &   0.3649 f
  data arrival time                                                                    0.3649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.4090 r
  library hold time                                                         0.0195     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.3649
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0636


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[61] (net)                          2      12.4640              0.0000     0.1000 f
  U3205/IN4 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3205/Q (AO222X1)                                               0.0812    0.1200     0.2199 f
  mem_resp_li[631] (net)                        1      19.1711              0.0000     0.2199 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2199 f
  uce_1__uce/mem_resp_i[61] (net)                      19.1711              0.0000     0.2199 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0812   -0.0158 &   0.2041 f
  uce_1__uce/U105/Q (AND2X1)                                      0.0774    0.0951     0.2992 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      19.5279              0.0000     0.2992 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2992 f
  data_mem_pkt_li[527] (net)                           19.5279              0.0000     0.2992 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2992 f
  core/data_mem_pkt_i[528] (net)                       19.5279              0.0000     0.2992 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2992 f
  core/be/data_mem_pkt_i[5] (net)                      19.5279              0.0000     0.2992 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2992 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               19.5279              0.0000     0.2992 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2992 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        19.5279              0.0000     0.2992 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0774   -0.0085 &   0.2907 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0391    0.0745     0.3652 f
  core/be/be_mem/dcache/n2314 (net)             1       3.3712              0.0000     0.3652 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0391    0.0000 &   0.3653 f
  data arrival time                                                                    0.3653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.4092 r
  library hold time                                                         0.0196     0.4288
  data required time                                                                   0.4288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4288
  data arrival time                                                                   -0.3653
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0635


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[89] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[89] (net)                           2      14.3094              0.0000     0.1000 f
  U3237/IN6 (AO222X1)                                             0.0011    0.0000 @   0.1000 f
  U3237/Q (AO222X1)                                               0.1536    0.1303 @   0.2304 f
  mem_resp_li[659] (net)                        1      43.3956              0.0000     0.2304 f
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2304 f
  uce_1__uce/mem_resp_i[89] (net)                      43.3956              0.0000     0.2304 f
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1536   -0.0426 @   0.1878 f
  uce_1__uce/U135/Q (AND2X1)                                      0.0759    0.1053     0.2931 f
  uce_1__uce/data_mem_pkt_o[33] (net)           3      18.7488              0.0000     0.2931 f
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.2931 f
  data_mem_pkt_li[555] (net)                           18.7488              0.0000     0.2931 f
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.2931 f
  core/data_mem_pkt_i[556] (net)                       18.7488              0.0000     0.2931 f
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.2931 f
  core/be/data_mem_pkt_i[33] (net)                     18.7488              0.0000     0.2931 f
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.2931 f
  core/be/be_mem/data_mem_pkt_i[33] (net)              18.7488              0.0000     0.2931 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.2931 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       18.7488              0.0000     0.2931 f
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0759   -0.0026 &   0.2906 f
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0427    0.0776     0.3681 f
  core/be/be_mem/dcache/n2286 (net)             1       4.7845              0.0000     0.3681 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0427   -0.0018 &   0.3664 f
  data arrival time                                                                    0.3664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.4104 r
  library hold time                                                         0.0188     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.3664
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0628


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[71] (net)                           2      14.2607              0.0000     0.1000 f
  U3216/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3216/Q (AO222X1)                                               0.1496    0.1254 @   0.2257 f
  mem_resp_li[641] (net)                        1      42.2391              0.0000     0.2257 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2257 f
  uce_1__uce/mem_resp_i[71] (net)                      42.2391              0.0000     0.2257 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1496   -0.0318 @   0.1938 f
  uce_1__uce/U116/Q (AND2X1)                                      0.0671    0.0998     0.2936 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      15.6941              0.0000     0.2936 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2936 f
  data_mem_pkt_li[537] (net)                           15.6941              0.0000     0.2936 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2936 f
  core/data_mem_pkt_i[538] (net)                       15.6941              0.0000     0.2936 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2936 f
  core/be/data_mem_pkt_i[15] (net)                     15.6941              0.0000     0.2936 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2936 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              15.6941              0.0000     0.2936 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2936 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       15.6941              0.0000     0.2936 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0671   -0.0012 &   0.2924 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0416    0.0754     0.3678 f
  core/be/be_mem/dcache/n2304 (net)             1       4.4317              0.0000     0.3678 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0416   -0.0023 &   0.3655 f
  data arrival time                                                                    0.3655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                         0.0190     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3655
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0626


  Startpoint: mem_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[98] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[98] (net)                          2      17.8782              0.0000     0.1000 f
  U3247/IN4 (AO222X1)                                             0.0015    0.0002 @   0.1002 f
  U3247/Q (AO222X1)                                               0.0768    0.1172     0.2173 f
  mem_resp_li[668] (net)                        1      17.5630              0.0000     0.2173 f
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.2173 f
  uce_1__uce/mem_resp_i[98] (net)                      17.5630              0.0000     0.2173 f
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0768   -0.0135 &   0.2038 f
  uce_1__uce/U145/Q (AND2X1)                                      0.0846    0.0985     0.3023 f
  uce_1__uce/data_mem_pkt_o[42] (net)           3      22.0561              0.0000     0.3023 f
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.3023 f
  data_mem_pkt_li[564] (net)                           22.0561              0.0000     0.3023 f
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.3023 f
  core/data_mem_pkt_i[565] (net)                       22.0561              0.0000     0.3023 f
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.3023 f
  core/be/data_mem_pkt_i[42] (net)                     22.0561              0.0000     0.3023 f
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.3023 f
  core/be/be_mem/data_mem_pkt_i[42] (net)              22.0561              0.0000     0.3023 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.3023 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       22.0561              0.0000     0.3023 f
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.0846   -0.0091 &   0.2932 f
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0383    0.0746     0.3679 f
  core/be/be_mem/dcache/n2277 (net)             1       2.9262              0.0000     0.3679 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0383    0.0000 &   0.3679 f
  data arrival time                                                                    0.3679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                         0.0197     0.4305
  data required time                                                                   0.4305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4305
  data arrival time                                                                   -0.3679
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0626


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[100] (net)                          2      11.1976              0.0000     0.1000 f
  U3249/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3249/Q (AO222X1)                                               0.1403    0.1206 @   0.2207 f
  mem_resp_li[670] (net)                        1      39.1020              0.0000     0.2207 f
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2207 f
  uce_1__uce/mem_resp_i[100] (net)                     39.1020              0.0000     0.2207 f
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1403   -0.0263 @   0.1944 f
  uce_1__uce/U147/Q (AND2X1)                                      0.0889    0.1109     0.3052 f
  uce_1__uce/data_mem_pkt_o[44] (net)           3      23.0574              0.0000     0.3052 f
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3052 f
  data_mem_pkt_li[566] (net)                           23.0574              0.0000     0.3052 f
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3052 f
  core/data_mem_pkt_i[567] (net)                       23.0574              0.0000     0.3052 f
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3052 f
  core/be/data_mem_pkt_i[44] (net)                     23.0574              0.0000     0.3052 f
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3052 f
  core/be/be_mem/data_mem_pkt_i[44] (net)              23.0574              0.0000     0.3052 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3052 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       23.0574              0.0000     0.3052 f
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.0889   -0.0134 &   0.2919 f
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0397    0.0762     0.3681 f
  core/be/be_mem/dcache/n2275 (net)             1       3.3146              0.0000     0.3681 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0397    0.0000 &   0.3681 f
  data arrival time                                                                    0.3681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.4112 r
  library hold time                                                         0.0194     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3681
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0625


  Startpoint: io_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[118] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[118] (net)                          2      13.2019              0.0000     0.1000 f
  U3268/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3268/Q (AO222X1)                                               0.1426    0.1217 @   0.2220 f
  mem_resp_li[688] (net)                        1      39.8415              0.0000     0.2220 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2220 f
  uce_1__uce/mem_resp_i[118] (net)                     39.8415              0.0000     0.2220 f
  uce_1__uce/U167/IN2 (AND2X1)                                    0.1426   -0.0230 @   0.1991 f
  uce_1__uce/U167/Q (AND2X1)                                      0.0661    0.0979     0.2970 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3      15.0526              0.0000     0.2970 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.2970 f
  data_mem_pkt_li[584] (net)                           15.0526              0.0000     0.2970 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.2970 f
  core/data_mem_pkt_i[585] (net)                       15.0526              0.0000     0.2970 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.2970 f
  core/be/data_mem_pkt_i[62] (net)                     15.0526              0.0000     0.2970 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.2970 f
  core/be/be_mem/data_mem_pkt_i[62] (net)              15.0526              0.0000     0.2970 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.2970 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       15.0526              0.0000     0.2970 f
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.0661   -0.0017 &   0.2953 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0369    0.0716     0.3668 f
  core/be/be_mem/dcache/n2257 (net)             1       2.8406              0.0000     0.3668 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0369    0.0000 &   0.3668 f
  data arrival time                                                                    0.3668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0200     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3668
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0624


  Startpoint: io_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[78] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[78] (net)                           2      13.4384              0.0000     0.1000 f
  U3224/IN5 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3224/Q (AO222X1)                                               0.1420    0.1212 @   0.2214 f
  mem_resp_li[648] (net)                        1      39.5493              0.0000     0.2214 f
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2214 f
  uce_1__uce/mem_resp_i[78] (net)                      39.5493              0.0000     0.2214 f
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1420   -0.0208 @   0.2006 f
  uce_1__uce/U123/Q (AND2X1)                                      0.0670    0.0988     0.2994 f
  uce_1__uce/data_mem_pkt_o[22] (net)           3      15.6523              0.0000     0.2994 f
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.2994 f
  data_mem_pkt_li[544] (net)                           15.6523              0.0000     0.2994 f
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.2994 f
  core/data_mem_pkt_i[545] (net)                       15.6523              0.0000     0.2994 f
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.2994 f
  core/be/data_mem_pkt_i[22] (net)                     15.6523              0.0000     0.2994 f
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.2994 f
  core/be/be_mem/data_mem_pkt_i[22] (net)              15.6523              0.0000     0.2994 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.2994 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       15.6523              0.0000     0.2994 f
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0670   -0.0027 &   0.2968 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0372    0.0719     0.3687 f
  core/be/be_mem/dcache/n2297 (net)             1       2.9239              0.0000     0.3687 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0372    0.0000 &   0.3687 f
  data arrival time                                                                    0.3687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.4105 r
  library hold time                                                         0.0200     0.4305
  data required time                                                                   0.4305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4305
  data arrival time                                                                   -0.3687
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0618


  Startpoint: io_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[113] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[113] (net)                          2      19.9561              0.0000     0.1000 r
  U3263/IN5 (AO222X1)                                             0.0017    0.0002 @   0.1002 r
  U3263/Q (AO222X1)                                               0.0758    0.0817     0.1819 r
  mem_resp_li[683] (net)                        1      17.5791              0.0000     0.1819 r
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.1819 r
  uce_1__uce/mem_resp_i[113] (net)                     17.5791              0.0000     0.1819 r
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0758   -0.0165 &   0.1654 r
  uce_1__uce/U161/Q (AND2X1)                                      0.0746    0.0844     0.2498 r
  uce_1__uce/data_mem_pkt_o[57] (net)           3      18.0528              0.0000     0.2498 r
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.2498 r
  data_mem_pkt_li[579] (net)                           18.0528              0.0000     0.2498 r
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.2498 r
  core/data_mem_pkt_i[580] (net)                       18.0528              0.0000     0.2498 r
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.2498 r
  core/be/data_mem_pkt_i[57] (net)                     18.0528              0.0000     0.2498 r
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.2498 r
  core/be/be_mem/data_mem_pkt_i[57] (net)              18.0528              0.0000     0.2498 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.2498 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       18.0528              0.0000     0.2498 r
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.0746   -0.0089 &   0.2410 r
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0363    0.0809     0.3219 r
  core/be/be_mem/dcache/n2262 (net)             1       3.1089              0.0000     0.3219 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0363    0.0000 &   0.3219 r
  data arrival time                                                                    0.3219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0270     0.3837
  data required time                                                                   0.3837
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3837
  data arrival time                                                                   -0.3219
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0617


  Startpoint: io_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[95] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[95] (net)                           2       9.1699              0.0000     0.1000 f
  U3243/IN5 (AO222X1)                                             0.0004   -0.0002 @   0.0998 f
  U3243/Q (AO222X1)                                               0.1487    0.1247 @   0.2245 f
  mem_resp_li[665] (net)                        1      41.8581              0.0000     0.2245 f
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2245 f
  uce_1__uce/mem_resp_i[95] (net)                      41.8581              0.0000     0.2245 f
  uce_1__uce/U142/IN2 (AND2X1)                                    0.1487   -0.0330 @   0.1914 f
  uce_1__uce/U142/Q (AND2X1)                                      0.1011    0.1187     0.3102 f
  uce_1__uce/data_mem_pkt_o[39] (net)           3      27.2658              0.0000     0.3102 f
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.3102 f
  data_mem_pkt_li[561] (net)                           27.2658              0.0000     0.3102 f
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.3102 f
  core/data_mem_pkt_i[562] (net)                       27.2658              0.0000     0.3102 f
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.3102 f
  core/be/data_mem_pkt_i[39] (net)                     27.2658              0.0000     0.3102 f
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.3102 f
  core/be/be_mem/data_mem_pkt_i[39] (net)              27.2658              0.0000     0.3102 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.3102 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       27.2658              0.0000     0.3102 f
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.1011   -0.0154 &   0.2948 f
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0376    0.0771     0.3719 f
  core/be/be_mem/dcache/n2280 (net)             1       2.8939              0.0000     0.3719 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0376    0.0000 &   0.3719 f
  data arrival time                                                                    0.3719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                         0.0199     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.3719
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0613


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[86] (net)                          2      13.1221              0.0000     0.1000 f
  U3233/IN4 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3233/Q (AO222X1)                                               0.0846    0.1223     0.2226 f
  mem_resp_li[656] (net)                        1      20.4082              0.0000     0.2226 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2226 f
  uce_1__uce/mem_resp_i[86] (net)                      20.4082              0.0000     0.2226 f
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0846   -0.0144 &   0.2082 f
  uce_1__uce/U132/Q (AND2X1)                                      0.0781    0.0960     0.3042 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3      19.7258              0.0000     0.3042 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.3042 f
  data_mem_pkt_li[552] (net)                           19.7258              0.0000     0.3042 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.3042 f
  core/data_mem_pkt_i[553] (net)                       19.7258              0.0000     0.3042 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.3042 f
  core/be/data_mem_pkt_i[30] (net)                     19.7258              0.0000     0.3042 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.3042 f
  core/be/be_mem/data_mem_pkt_i[30] (net)              19.7258              0.0000     0.3042 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.3042 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       19.7258              0.0000     0.3042 f
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0781   -0.0071 &   0.2971 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0364    0.0725     0.3696 f
  core/be/be_mem/dcache/n2289 (net)             1       2.4461              0.0000     0.3696 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0364    0.0000 &   0.3696 f
  data arrival time                                                                    0.3696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0202     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.3696
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0612


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[84] (net)                           2      11.3136              0.0000     0.1000 f
  U3230/IN5 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3230/Q (AO222X1)                                               0.0988    0.0999     0.2001 f
  mem_resp_li[654] (net)                        1      25.5992              0.0000     0.2001 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2001 f
  uce_1__uce/mem_resp_i[84] (net)                      25.5992              0.0000     0.2001 f
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0988   -0.0123 &   0.1878 f
  uce_1__uce/U130/Q (AND2X1)                                      0.0823    0.1007     0.2885 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3      20.9807              0.0000     0.2885 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.2885 f
  data_mem_pkt_li[550] (net)                           20.9807              0.0000     0.2885 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.2885 f
  core/data_mem_pkt_i[551] (net)                       20.9807              0.0000     0.2885 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.2885 f
  core/be/data_mem_pkt_i[28] (net)                     20.9807              0.0000     0.2885 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.2885 f
  core/be/be_mem/data_mem_pkt_i[28] (net)              20.9807              0.0000     0.2885 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.2885 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       20.9807              0.0000     0.2885 f
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0823    0.0012 &   0.2897 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0419    0.0773     0.3670 f
  core/be/be_mem/dcache/n2291 (net)             1       4.2181              0.0000     0.3670 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0419    0.0001 &   0.3670 f
  data arrival time                                                                    0.3670

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                         0.0190     0.4280
  data required time                                                                   0.4280
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4280
  data arrival time                                                                   -0.3670
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0610


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[64] (net)                           2      11.2899              0.0000     0.1000 f
  U3208/IN6 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3208/Q (AO222X1)                                               0.1502    0.1281 @   0.2284 f
  mem_resp_li[634] (net)                        1      42.0749              0.0000     0.2284 f
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2284 f
  uce_1__uce/mem_resp_i[64] (net)                      42.0749              0.0000     0.2284 f
  uce_1__uce/U108/IN2 (AND2X1)                                    0.1502   -0.0296 @   0.1989 f
  uce_1__uce/U108/Q (AND2X1)                                      0.0655    0.0989     0.2978 f
  uce_1__uce/data_mem_pkt_o[8] (net)            3      15.1270              0.0000     0.2978 f
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.2978 f
  data_mem_pkt_li[530] (net)                           15.1270              0.0000     0.2978 f
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.2978 f
  core/data_mem_pkt_i[531] (net)                       15.1270              0.0000     0.2978 f
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.2978 f
  core/be/data_mem_pkt_i[8] (net)                      15.1270              0.0000     0.2978 f
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.2978 f
  core/be/be_mem/data_mem_pkt_i[8] (net)               15.1270              0.0000     0.2978 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.2978 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        15.1270              0.0000     0.2978 f
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0655   -0.0014 &   0.2964 f
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0371    0.0717     0.3680 f
  core/be/be_mem/dcache/n2311 (net)             1       2.9262              0.0000     0.3680 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0371   -0.0006 &   0.3674 f
  data arrival time                                                                    0.3674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4083 r
  library hold time                                                         0.0200     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3674
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0609


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[62] (net)                           2      21.1416              0.0000     0.1000 r
  U3206/IN6 (AO222X1)                                             0.0021    0.0005 @   0.1005 r
  U3206/Q (AO222X1)                                               0.0545    0.0722     0.1726 r
  mem_resp_li[632] (net)                        1       9.8228              0.0000     0.1726 r
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.1726 r
  uce_1__uce/mem_resp_i[62] (net)                       9.8228              0.0000     0.1726 r
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0545   -0.0071 &   0.1655 r
  uce_1__uce/U106/Q (AND2X1)                                      0.0816    0.0856     0.2511 r
  uce_1__uce/data_mem_pkt_o[6] (net)            3      20.7737              0.0000     0.2511 r
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2511 r
  data_mem_pkt_li[528] (net)                           20.7737              0.0000     0.2511 r
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2511 r
  core/data_mem_pkt_i[529] (net)                       20.7737              0.0000     0.2511 r
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2511 r
  core/be/data_mem_pkt_i[6] (net)                      20.7737              0.0000     0.2511 r
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2511 r
  core/be/be_mem/data_mem_pkt_i[6] (net)               20.7737              0.0000     0.2511 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2511 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        20.7737              0.0000     0.2511 r
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0816   -0.0112 &   0.2399 r
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0355    0.0819     0.3219 r
  core/be/be_mem/dcache/n2313 (net)             1       2.8296              0.0000     0.3219 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0355    0.0000 &   0.3219 r
  data arrival time                                                                    0.3219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.4093 r
  library hold time                                                        -0.0268     0.3825
  data required time                                                                   0.3825
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3825
  data arrival time                                                                   -0.3219
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0606


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[58] (net)                           2      13.9360              0.0000     0.1000 r
  U3202/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3202/Q (AO222X1)                                               0.0847    0.0864     0.1865 r
  mem_resp_li[628] (net)                        1      20.9044              0.0000     0.1865 r
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.1865 r
  uce_1__uce/mem_resp_i[58] (net)                      20.9044              0.0000     0.1865 r
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0847   -0.0259 &   0.1605 r
  uce_1__uce/U102/Q (AND2X1)                                      0.0795    0.0879     0.2485 r
  uce_1__uce/data_mem_pkt_o[2] (net)            3      19.7098              0.0000     0.2485 r
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2485 r
  data_mem_pkt_li[524] (net)                           19.7098              0.0000     0.2485 r
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2485 r
  core/data_mem_pkt_i[525] (net)                       19.7098              0.0000     0.2485 r
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2485 r
  core/be/data_mem_pkt_i[2] (net)                      19.7098              0.0000     0.2485 r
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2485 r
  core/be/be_mem/data_mem_pkt_i[2] (net)               19.7098              0.0000     0.2485 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2485 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        19.7098              0.0000     0.2485 r
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0795   -0.0078 &   0.2407 r
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0351    0.0812     0.3219 r
  core/be/be_mem/dcache/n2317 (net)             1       2.6896              0.0000     0.3219 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0351    0.0000 &   0.3219 r
  data arrival time                                                                    0.3219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4090 r
  library hold time                                                        -0.0267     0.3823
  data required time                                                                   0.3823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3823
  data arrival time                                                                   -0.3219
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0604


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[59] (net)                           2      13.7512              0.0000     0.1000 f
  U3203/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3203/Q (AO222X1)                                               0.1261    0.1131 @   0.2132 f
  mem_resp_li[629] (net)                        1      34.2087              0.0000     0.2132 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2132 f
  uce_1__uce/mem_resp_i[59] (net)                      34.2087              0.0000     0.2132 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1261   -0.0176 @   0.1956 f
  uce_1__uce/U103/Q (AND2X1)                                      0.0881    0.1086     0.3041 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      22.7681              0.0000     0.3041 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3041 f
  data_mem_pkt_li[525] (net)                           22.7681              0.0000     0.3041 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3041 f
  core/data_mem_pkt_i[526] (net)                       22.7681              0.0000     0.3041 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3041 f
  core/be/data_mem_pkt_i[3] (net)                      22.7681              0.0000     0.3041 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3041 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               22.7681              0.0000     0.3041 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3041 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        22.7681              0.0000     0.3041 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0881   -0.0107 &   0.2934 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0373    0.0748     0.3682 f
  core/be/be_mem/dcache/n2316 (net)             1       2.7539              0.0000     0.3682 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0373    0.0000 &   0.3682 f
  data arrival time                                                                    0.3682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4084 r
  library hold time                                                         0.0200     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3682
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0601


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[79] (net)                          2      10.8342              0.0000     0.1000 f
  U3225/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3225/Q (AO222X1)                                               0.0921    0.1273     0.2273 f
  mem_resp_li[649] (net)                        1      23.1768              0.0000     0.2273 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2273 f
  uce_1__uce/mem_resp_i[79] (net)                      23.1768              0.0000     0.2273 f
  uce_1__uce/U124/IN2 (AND2X1)                                    0.0921   -0.0144 &   0.2129 f
  uce_1__uce/U124/Q (AND2X1)                                      0.0749    0.0954     0.3083 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3      18.4875              0.0000     0.3083 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3083 f
  data_mem_pkt_li[545] (net)                           18.4875              0.0000     0.3083 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3083 f
  core/data_mem_pkt_i[546] (net)                       18.4875              0.0000     0.3083 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3083 f
  core/be/data_mem_pkt_i[23] (net)                     18.4875              0.0000     0.3083 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3083 f
  core/be/be_mem/data_mem_pkt_i[23] (net)              18.4875              0.0000     0.3083 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3083 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       18.4875              0.0000     0.3083 f
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0749   -0.0093 &   0.2990 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0359    0.0716     0.3706 f
  core/be/be_mem/dcache/n2296 (net)             1       2.2740              0.0000     0.3706 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0359    0.0000 &   0.3706 f
  data arrival time                                                                    0.3706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.4102 r
  library hold time                                                         0.0203     0.4305
  data required time                                                                   0.4305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4305
  data arrival time                                                                   -0.3706
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0599


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[96] (net)                          2       9.9235              0.0000     0.1000 f
  U3245/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3245/Q (AO222X1)                                               0.1207    0.1414 @   0.2414 f
  mem_resp_li[666] (net)                        1      31.9322              0.0000     0.2414 f
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2414 f
  uce_1__uce/mem_resp_i[96] (net)                      31.9322              0.0000     0.2414 f
  uce_1__uce/U143/IN2 (AND2X1)                                    0.1209   -0.0361 @   0.2053 f
  uce_1__uce/U143/Q (AND2X1)                                      0.0881    0.1076     0.3130 f
  uce_1__uce/data_mem_pkt_o[40] (net)           3      22.7622              0.0000     0.3130 f
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.3130 f
  data_mem_pkt_li[562] (net)                           22.7622              0.0000     0.3130 f
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.3130 f
  core/data_mem_pkt_i[563] (net)                       22.7622              0.0000     0.3130 f
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.3130 f
  core/be/data_mem_pkt_i[40] (net)                     22.7622              0.0000     0.3130 f
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.3130 f
  core/be/be_mem/data_mem_pkt_i[40] (net)              22.7622              0.0000     0.3130 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.3130 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       22.7622              0.0000     0.3130 f
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0881   -0.0159 &   0.2971 f
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0379    0.0746     0.3716 f
  core/be/be_mem/dcache/n2279 (net)             1       2.6840              0.0000     0.3716 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0379    0.0000 &   0.3717 f
  data arrival time                                                                    0.3717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                         0.0198     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.3717
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0591


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[108] (net)                          2      17.4242              0.0000     0.1000 f
  U3258/IN5 (AO222X1)                                             0.0011    0.0004 @   0.1004 f
  U3258/Q (AO222X1)                                               0.1247    0.1126 @   0.2129 f
  mem_resp_li[678] (net)                        1      33.8418              0.0000     0.2129 f
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2129 f
  uce_1__uce/mem_resp_i[108] (net)                     33.8418              0.0000     0.2129 f
  uce_1__uce/U156/IN2 (AND2X1)                                    0.1247   -0.0232 @   0.1897 f
  uce_1__uce/U156/Q (AND2X1)                                      0.1063    0.1187 @   0.3084 f
  uce_1__uce/data_mem_pkt_o[52] (net)           3      29.3270              0.0000     0.3084 f
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3084 f
  data_mem_pkt_li[574] (net)                           29.3270              0.0000     0.3084 f
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3084 f
  core/data_mem_pkt_i[575] (net)                       29.3270              0.0000     0.3084 f
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3084 f
  core/be/data_mem_pkt_i[52] (net)                     29.3270              0.0000     0.3084 f
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3084 f
  core/be/be_mem/data_mem_pkt_i[52] (net)              29.3270              0.0000     0.3084 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3084 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       29.3270              0.0000     0.3084 f
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1063   -0.0119 @   0.2965 f
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0373    0.0776     0.3742 f
  core/be/be_mem/dcache/n2267 (net)             1       2.7775              0.0000     0.3742 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0373    0.0000 &   0.3742 f
  data arrival time                                                                    0.3742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.4131 r
  library hold time                                                         0.0200     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.3742
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0589


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[116] (net)                          2      23.8566              0.0000     0.1000 r
  U3266/IN5 (AO222X1)                                             0.0026    0.0003 @   0.1003 r
  U3266/Q (AO222X1)                                               0.0664    0.0767     0.1770 r
  mem_resp_li[686] (net)                        1      14.1055              0.0000     0.1770 r
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.1770 r
  uce_1__uce/mem_resp_i[116] (net)                     14.1055              0.0000     0.1770 r
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0664   -0.0083 &   0.1687 r
  uce_1__uce/U164/Q (AND2X1)                                      0.0879    0.0902     0.2590 r
  uce_1__uce/data_mem_pkt_o[60] (net)           3      22.9754              0.0000     0.2590 r
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2590 r
  data_mem_pkt_li[582] (net)                           22.9754              0.0000     0.2590 r
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2590 r
  core/data_mem_pkt_i[583] (net)                       22.9754              0.0000     0.2590 r
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2590 r
  core/be/data_mem_pkt_i[60] (net)                     22.9754              0.0000     0.2590 r
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2590 r
  core/be/be_mem/data_mem_pkt_i[60] (net)              22.9754              0.0000     0.2590 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2590 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       22.9754              0.0000     0.2590 r
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.0879   -0.0157 &   0.2432 r
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0345    0.0821     0.3254 r
  core/be/be_mem/dcache/n2259 (net)             1       2.2472              0.0000     0.3254 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0345    0.0000 &   0.3254 r
  data arrival time                                                                    0.3254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0265     0.3842
  data required time                                                                   0.3842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3842
  data arrival time                                                                   -0.3254
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0588


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[85] (net)                          2      14.7025              0.0000     0.1000 f
  U3232/IN4 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3232/Q (AO222X1)                                               0.0861    0.1233     0.2234 f
  mem_resp_li[655] (net)                        1      20.9560              0.0000     0.2234 f
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.2234 f
  uce_1__uce/mem_resp_i[85] (net)                      20.9560              0.0000     0.2234 f
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0861   -0.0120 &   0.2113 f
  uce_1__uce/U131/Q (AND2X1)                                      0.0631    0.0876     0.2989 f
  uce_1__uce/data_mem_pkt_o[29] (net)           3      14.4633              0.0000     0.2989 f
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2989 f
  data_mem_pkt_li[551] (net)                           14.4633              0.0000     0.2989 f
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2989 f
  core/data_mem_pkt_i[552] (net)                       14.4633              0.0000     0.2989 f
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2989 f
  core/be/data_mem_pkt_i[29] (net)                     14.4633              0.0000     0.2989 f
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2989 f
  core/be/be_mem/data_mem_pkt_i[29] (net)              14.4633              0.0000     0.2989 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2989 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       14.4633              0.0000     0.2989 f
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0631    0.0006 &   0.2995 f
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0389    0.0727     0.3722 f
  core/be/be_mem/dcache/n2290 (net)             1       3.5613              0.0000     0.3722 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0389    0.0000 &   0.3723 f
  data arrival time                                                                    0.3723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.4105 r
  library hold time                                                         0.0196     0.4301
  data required time                                                                   0.4301
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4301
  data arrival time                                                                   -0.3723
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0578


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[111] (net)                         2      16.4249              0.0000     0.1000 f
  U3261/IN4 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3261/Q (AO222X1)                                               0.0742    0.1155     0.2158 f
  mem_resp_li[681] (net)                        1      16.6335              0.0000     0.2158 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.2158 f
  uce_1__uce/mem_resp_i[111] (net)                     16.6335              0.0000     0.2158 f
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0742   -0.0090 &   0.2067 f
  uce_1__uce/U159/Q (AND2X1)                                      0.0871    0.0995     0.3063 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3      22.9688              0.0000     0.3063 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.3063 f
  data_mem_pkt_li[577] (net)                           22.9688              0.0000     0.3063 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.3063 f
  core/data_mem_pkt_i[578] (net)                       22.9688              0.0000     0.3063 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.3063 f
  core/be/data_mem_pkt_i[55] (net)                     22.9688              0.0000     0.3063 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.3063 f
  core/be/be_mem/data_mem_pkt_i[55] (net)              22.9688              0.0000     0.3063 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.3063 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       22.9688              0.0000     0.3063 f
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.0871   -0.0080 &   0.2983 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0383    0.0748     0.3731 f
  core/be/be_mem/dcache/n2264 (net)             1       2.8524              0.0000     0.3731 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0383    0.0000 &   0.3732 f
  data arrival time                                                                    0.3732

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                         0.0197     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3732
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0575


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[83] (net)                          2      18.1500              0.0000     0.1000 f
  U3229/IN4 (AO222X1)                                             0.0019    0.0003 @   0.1003 f
  U3229/Q (AO222X1)                                               0.0770    0.1174     0.2177 f
  mem_resp_li[653] (net)                        1      17.6402              0.0000     0.2177 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2177 f
  uce_1__uce/mem_resp_i[83] (net)                      17.6402              0.0000     0.2177 f
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0770   -0.0059 &   0.2118 f
  uce_1__uce/U129/Q (AND2X1)                                      0.0681    0.0891     0.3009 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3      16.3707              0.0000     0.3009 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.3009 f
  data_mem_pkt_li[549] (net)                           16.3707              0.0000     0.3009 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.3009 f
  core/data_mem_pkt_i[550] (net)                       16.3707              0.0000     0.3009 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.3009 f
  core/be/data_mem_pkt_i[27] (net)                     16.3707              0.0000     0.3009 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.3009 f
  core/be/be_mem/data_mem_pkt_i[27] (net)              16.3707              0.0000     0.3009 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.3009 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       16.3707              0.0000     0.3009 f
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0681    0.0008 &   0.3017 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0382    0.0728     0.3745 f
  core/be/be_mem/dcache/n2292 (net)             1       3.2424              0.0000     0.3745 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0382   -0.0005 &   0.3741 f
  data arrival time                                                                    0.3741

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0198     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.3741
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0564


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[74] (net)                           2      12.9066              0.0000     0.1000 f
  U3220/IN6 (AO222X1)                                             0.0011    0.0004 @   0.1004 f
  U3220/Q (AO222X1)                                               0.1361    0.1211 @   0.2215 f
  mem_resp_li[644] (net)                        1      37.4208              0.0000     0.2215 f
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2215 f
  uce_1__uce/mem_resp_i[74] (net)                      37.4208              0.0000     0.2215 f
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1361   -0.0115 @   0.2099 f
  uce_1__uce/U119/Q (AND2X1)                                      0.0653    0.0972     0.3071 f
  uce_1__uce/data_mem_pkt_o[18] (net)           3      15.0449              0.0000     0.3071 f
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.3071 f
  data_mem_pkt_li[540] (net)                           15.0449              0.0000     0.3071 f
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.3071 f
  core/data_mem_pkt_i[541] (net)                       15.0449              0.0000     0.3071 f
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.3071 f
  core/be/data_mem_pkt_i[18] (net)                     15.0449              0.0000     0.3071 f
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.3071 f
  core/be/be_mem/data_mem_pkt_i[18] (net)              15.0449              0.0000     0.3071 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.3071 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       15.0449              0.0000     0.3071 f
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0653   -0.0042 &   0.3029 f
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0358    0.0706     0.3734 f
  core/be/be_mem/dcache/n2301 (net)             1       2.4720              0.0000     0.3734 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0358    0.0000 &   0.3734 f
  data arrival time                                                                    0.3734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                             0.0000     0.4094
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.4094 r
  library hold time                                                         0.0203     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.3734
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0563


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[105] (net)                         2      15.4440              0.0000     0.1000 f
  U3254/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3254/Q (AO222X1)                                               0.0815    0.1203     0.2205 f
  mem_resp_li[675] (net)                        1      19.2908              0.0000     0.2205 f
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2205 f
  uce_1__uce/mem_resp_i[105] (net)                     19.2908              0.0000     0.2205 f
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0815   -0.0126 &   0.2079 f
  uce_1__uce/U152/Q (AND2X1)                                      0.0804    0.0968     0.3047 f
  uce_1__uce/data_mem_pkt_o[49] (net)           3      20.5286              0.0000     0.3047 f
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3047 f
  data_mem_pkt_li[571] (net)                           20.5286              0.0000     0.3047 f
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3047 f
  core/data_mem_pkt_i[572] (net)                       20.5286              0.0000     0.3047 f
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3047 f
  core/be/data_mem_pkt_i[49] (net)                     20.5286              0.0000     0.3047 f
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3047 f
  core/be/be_mem/data_mem_pkt_i[49] (net)              20.5286              0.0000     0.3047 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3047 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       20.5286              0.0000     0.3047 f
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.0804   -0.0025 &   0.3022 f
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0381    0.0739     0.3761 f
  core/be/be_mem/dcache/n2270 (net)             1       2.9198              0.0000     0.3761 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0381    0.0000 &   0.3762 f
  data arrival time                                                                    0.3762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                         0.0198     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.3762
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0548


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[77] (net)                           2      13.9768              0.0000     0.1000 f
  U3223/IN6 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3223/Q (AO222X1)                                               0.1430    0.1242 @   0.2243 f
  mem_resp_li[647] (net)                        1      39.5234              0.0000     0.2243 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2243 f
  uce_1__uce/mem_resp_i[77] (net)                      39.5234              0.0000     0.2243 f
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1430   -0.0158 @   0.2085 f
  uce_1__uce/U122/Q (AND2X1)                                      0.0665    0.0987     0.3072 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3      15.4778              0.0000     0.3072 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3072 f
  data_mem_pkt_li[543] (net)                           15.4778              0.0000     0.3072 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3072 f
  core/data_mem_pkt_i[544] (net)                       15.4778              0.0000     0.3072 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3072 f
  core/be/data_mem_pkt_i[21] (net)                     15.4778              0.0000     0.3072 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3072 f
  core/be/be_mem/data_mem_pkt_i[21] (net)              15.4778              0.0000     0.3072 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3072 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       15.4778              0.0000     0.3072 f
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0665   -0.0028 &   0.3044 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0370    0.0717     0.3761 f
  core/be/be_mem/dcache/n2298 (net)             1       2.8695              0.0000     0.3761 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0370    0.0000 &   0.3761 f
  data arrival time                                                                    0.3761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4101     0.4101
  clock reconvergence pessimism                                             0.0000     0.4101
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.4101 r
  library hold time                                                         0.0200     0.4301
  data required time                                                                   0.4301
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4301
  data arrival time                                                                   -0.3761
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0540


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[75] (net)                          2       9.3458              0.0000     0.1000 f
  U3221/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3221/Q (AO222X1)                                               0.1188    0.1402 @   0.2402 f
  mem_resp_li[645] (net)                        1      31.2137              0.0000     0.2402 f
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2402 f
  uce_1__uce/mem_resp_i[75] (net)                      31.2137              0.0000     0.2402 f
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1190   -0.0240 @   0.2162 f
  uce_1__uce/U120/Q (AND2X1)                                      0.0734    0.0993     0.3154 f
  uce_1__uce/data_mem_pkt_o[19] (net)           3      17.8975              0.0000     0.3154 f
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.3154 f
  data_mem_pkt_li[541] (net)                           17.8975              0.0000     0.3154 f
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.3154 f
  core/data_mem_pkt_i[542] (net)                       17.8975              0.0000     0.3154 f
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.3154 f
  core/be/data_mem_pkt_i[19] (net)                     17.8975              0.0000     0.3154 f
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.3154 f
  core/be/be_mem/data_mem_pkt_i[19] (net)              17.8975              0.0000     0.3154 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.3154 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       17.8975              0.0000     0.3154 f
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0734   -0.0114 &   0.3040 f
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0374    0.0727     0.3767 f
  core/be/be_mem/dcache/n2300 (net)             1       2.8354              0.0000     0.3767 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0374    0.0000 &   0.3767 f
  data arrival time                                                                    0.3767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  clock reconvergence pessimism                                             0.0000     0.4103
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.4103 r
  library hold time                                                         0.0199     0.4302
  data required time                                                                   0.4302
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4302
  data arrival time                                                                   -0.3767
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0535


  Startpoint: io_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[120] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[120] (net)                          2      20.7339              0.0000     0.1000 r
  U3270/IN6 (AO222X1)                                             0.0019    0.0001 @   0.1001 r
  U3270/Q (AO222X1)                                               0.0709    0.0817     0.1818 r
  mem_resp_li[690] (net)                        1      15.8116              0.0000     0.1818 r
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.1818 r
  uce_1__uce/mem_resp_i[120] (net)                     15.8116              0.0000     0.1818 r
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0709   -0.0082 &   0.1735 r
  uce_1__uce/U169/Q (AND2X1)                                      0.0799    0.0866     0.2602 r
  uce_1__uce/data_mem_pkt_o[64] (net)           3      20.0371              0.0000     0.2602 r
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.2602 r
  data_mem_pkt_li[586] (net)                           20.0371              0.0000     0.2602 r
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.2602 r
  core/data_mem_pkt_i[587] (net)                       20.0371              0.0000     0.2602 r
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.2602 r
  core/be/data_mem_pkt_i[64] (net)                     20.0371              0.0000     0.2602 r
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.2602 r
  core/be/be_mem/data_mem_pkt_i[64] (net)              20.0371              0.0000     0.2602 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.2602 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       20.0371              0.0000     0.2602 r
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0799   -0.0109 &   0.2493 r
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0342    0.0804     0.3297 r
  core/be/be_mem/dcache/n2255 (net)             1       2.2721              0.0000     0.3297 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0342    0.0000 &   0.3297 r
  data arrival time                                                                    0.3297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0264     0.3829
  data required time                                                                   0.3829
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3829
  data arrival time                                                                   -0.3297
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0532


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[70] (net)                           2      14.1947              0.0000     0.1000 f
  U3215/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3215/Q (AO222X1)                                               0.1444    0.1225 @   0.2227 f
  mem_resp_li[640] (net)                        1      40.3689              0.0000     0.2227 f
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2227 f
  uce_1__uce/mem_resp_i[70] (net)                      40.3689              0.0000     0.2227 f
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1444   -0.0194 @   0.2033 f
  uce_1__uce/U115/Q (AND2X1)                                      0.0713    0.1016     0.3049 f
  uce_1__uce/data_mem_pkt_o[14] (net)           3      17.1559              0.0000     0.3049 f
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.3049 f
  data_mem_pkt_li[536] (net)                           17.1559              0.0000     0.3049 f
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.3049 f
  core/data_mem_pkt_i[537] (net)                       17.1559              0.0000     0.3049 f
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.3049 f
  core/be/data_mem_pkt_i[14] (net)                     17.1559              0.0000     0.3049 f
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.3049 f
  core/be/be_mem/data_mem_pkt_i[14] (net)              17.1559              0.0000     0.3049 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.3049 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       17.1559              0.0000     0.3049 f
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0713   -0.0019 &   0.3030 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0394    0.0741     0.3771 f
  core/be/be_mem/dcache/n2305 (net)             1       3.5771              0.0000     0.3771 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0394    0.0000 &   0.3771 f
  data arrival time                                                                    0.3771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.4102 r
  library hold time                                                         0.0195     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.3771
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0526


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[68] (net)                           2      21.2400              0.0000     0.1000 r
  U3213/IN6 (AO222X1)                                             0.0021    0.0004 @   0.1004 r
  U3213/Q (AO222X1)                                               0.0584    0.0745     0.1748 r
  mem_resp_li[638] (net)                        1      11.2346              0.0000     0.1748 r
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.1748 r
  uce_1__uce/mem_resp_i[68] (net)                      11.2346              0.0000     0.1748 r
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0584   -0.0072 &   0.1677 r
  uce_1__uce/U112/Q (AND2X1)                                      0.0764    0.0834     0.2511 r
  uce_1__uce/data_mem_pkt_o[12] (net)           3      18.8934              0.0000     0.2511 r
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2511 r
  data_mem_pkt_li[534] (net)                           18.8934              0.0000     0.2511 r
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2511 r
  core/data_mem_pkt_i[535] (net)                       18.8934              0.0000     0.2511 r
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2511 r
  core/be/data_mem_pkt_i[12] (net)                     18.8934              0.0000     0.2511 r
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2511 r
  core/be/be_mem/data_mem_pkt_i[12] (net)              18.8934              0.0000     0.2511 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2511 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       18.8934              0.0000     0.2511 r
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0764   -0.0018 &   0.2493 r
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0361    0.0812     0.3305 r
  core/be/be_mem/dcache/n2307 (net)             1       3.0294              0.0000     0.3305 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0361    0.0000 &   0.3305 r
  data arrival time                                                                    0.3305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                        -0.0269     0.3822
  data required time                                                                   0.3822
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3822
  data arrival time                                                                   -0.3305
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0517


  Startpoint: io_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[117] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[117] (net)                          2      20.9202              0.0000     0.1000 r
  U3267/IN6 (AO222X1)                                             0.0021    0.0004 @   0.1004 r
  U3267/Q (AO222X1)                                               0.0670    0.0796     0.1799 r
  mem_resp_li[687] (net)                        1      14.3816              0.0000     0.1799 r
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.1799 r
  uce_1__uce/mem_resp_i[117] (net)                     14.3816              0.0000     0.1799 r
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0670   -0.0086 &   0.1713 r
  uce_1__uce/U165/Q (AND2X1)                                      0.0712    0.0817     0.2530 r
  uce_1__uce/data_mem_pkt_o[61] (net)           3      16.9155              0.0000     0.2530 r
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.2530 r
  data_mem_pkt_li[583] (net)                           16.9155              0.0000     0.2530 r
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.2530 r
  core/data_mem_pkt_i[584] (net)                       16.9155              0.0000     0.2530 r
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.2530 r
  core/be/data_mem_pkt_i[61] (net)                     16.9155              0.0000     0.2530 r
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.2530 r
  core/be/be_mem/data_mem_pkt_i[61] (net)              16.9155              0.0000     0.2530 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.2530 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       16.9155              0.0000     0.2530 r
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.0712   -0.0012 &   0.2518 r
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0348    0.0793     0.3311 r
  core/be/be_mem/dcache/n2258 (net)             1       2.6491              0.0000     0.3311 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0348    0.0000 &   0.3311 r
  data arrival time                                                                    0.3311

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0266     0.3827
  data required time                                                                   0.3827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3827
  data arrival time                                                                   -0.3311
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0516


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[76] (net)                           2      19.7994              0.0000     0.1000 r
  U3222/IN5 (AO222X1)                                             0.0018    0.0003 @   0.1003 r
  U3222/Q (AO222X1)                                               0.0606    0.0731     0.1734 r
  mem_resp_li[646] (net)                        1      12.0216              0.0000     0.1734 r
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.1734 r
  uce_1__uce/mem_resp_i[76] (net)                      12.0216              0.0000     0.1734 r
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0606   -0.0057 &   0.1676 r
  uce_1__uce/U121/Q (AND2X1)                                      0.0791    0.0851     0.2527 r
  uce_1__uce/data_mem_pkt_o[20] (net)           3      19.8514              0.0000     0.2527 r
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2527 r
  data_mem_pkt_li[542] (net)                           19.8514              0.0000     0.2527 r
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2527 r
  core/data_mem_pkt_i[543] (net)                       19.8514              0.0000     0.2527 r
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2527 r
  core/be/data_mem_pkt_i[20] (net)                     19.8514              0.0000     0.2527 r
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2527 r
  core/be/be_mem/data_mem_pkt_i[20] (net)              19.8514              0.0000     0.2527 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2527 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       19.8514              0.0000     0.2527 r
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0791   -0.0038 &   0.2488 r
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0369    0.0822     0.3310 r
  core/be/be_mem/dcache/n2299 (net)             1       3.2200              0.0000     0.3310 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0369    0.0000 &   0.3310 r
  data arrival time                                                                    0.3310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.4090 r
  library hold time                                                        -0.0271     0.3818
  data required time                                                                   0.3818
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3818
  data arrival time                                                                   -0.3310
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0508


  Startpoint: io_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[112] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[112] (net)                          2      17.3090              0.0000     0.1000 f
  U3262/IN6 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3262/Q (AO222X1)                                               0.0778    0.0893     0.1897 f
  mem_resp_li[682] (net)                        1      17.6053              0.0000     0.1897 f
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.1897 f
  uce_1__uce/mem_resp_i[112] (net)                     17.6053              0.0000     0.1897 f
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0778   -0.0144 &   0.1752 f
  uce_1__uce/U160/Q (AND2X1)                                      0.1176    0.1169 @   0.2921 f
  uce_1__uce/data_mem_pkt_o[56] (net)           3      33.5105              0.0000     0.2921 f
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.2921 f
  data_mem_pkt_li[578] (net)                           33.5105              0.0000     0.2921 f
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.2921 f
  core/data_mem_pkt_i[579] (net)                       33.5105              0.0000     0.2921 f
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.2921 f
  core/be/data_mem_pkt_i[56] (net)                     33.5105              0.0000     0.2921 f
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.2921 f
  core/be/be_mem/data_mem_pkt_i[56] (net)              33.5105              0.0000     0.2921 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.2921 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       33.5105              0.0000     0.2921 f
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1176   -0.0278 @   0.2644 f
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0370    0.0792     0.3436 f
  core/be/be_mem/dcache/n2263 (net)             1       2.7086              0.0000     0.3436 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0370    0.0000 &   0.3436 f
  data arrival time                                                                    0.3436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  clock reconvergence pessimism                                             0.0000     0.3801
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3801 r
  library hold time                                                         0.0142     0.3943
  data required time                                                                   0.3943
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3943
  data arrival time                                                                   -0.3436
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0507


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[97] (net)                          2      10.6304              0.0000     0.1000 f
  U3246/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3246/Q (AO222X1)                                               0.1024    0.1339     0.2340 f
  mem_resp_li[667] (net)                        1      26.9208              0.0000     0.2340 f
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2340 f
  uce_1__uce/mem_resp_i[97] (net)                      26.9208              0.0000     0.2340 f
  uce_1__uce/U144/IN2 (AND2X1)                                    0.1024   -0.0201 &   0.2139 f
  uce_1__uce/U144/Q (AND2X1)                                      0.0855    0.1031     0.3170 f
  uce_1__uce/data_mem_pkt_o[41] (net)           3      22.0449              0.0000     0.3170 f
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.3170 f
  data_mem_pkt_li[563] (net)                           22.0449              0.0000     0.3170 f
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.3170 f
  core/data_mem_pkt_i[564] (net)                       22.0449              0.0000     0.3170 f
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.3170 f
  core/be/data_mem_pkt_i[41] (net)                     22.0449              0.0000     0.3170 f
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.3170 f
  core/be/be_mem/data_mem_pkt_i[41] (net)              22.0449              0.0000     0.3170 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.3170 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       22.0449              0.0000     0.3170 f
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0855   -0.0125 &   0.3045 f
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0389    0.0752     0.3797 f
  core/be/be_mem/dcache/n2278 (net)             1       3.1095              0.0000     0.3797 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0389    0.0000 &   0.3797 f
  data arrival time                                                                    0.3797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0196     0.4303
  data required time                                                                   0.4303
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4303
  data arrival time                                                                   -0.3797
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0506


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[104] (net)                         2       9.8502              0.0000     0.1000 f
  U3253/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3253/Q (AO222X1)                                               0.1051    0.1355     0.2355 f
  mem_resp_li[674] (net)                        1      27.9220              0.0000     0.2355 f
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2355 f
  uce_1__uce/mem_resp_i[104] (net)                     27.9220              0.0000     0.2355 f
  uce_1__uce/U151/IN2 (AND2X1)                                    0.1051   -0.0214 &   0.2141 f
  uce_1__uce/U151/Q (AND2X1)                                      0.0994    0.1114     0.3255 f
  uce_1__uce/data_mem_pkt_o[48] (net)           3      26.8028              0.0000     0.3255 f
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3255 f
  data_mem_pkt_li[570] (net)                           26.8028              0.0000     0.3255 f
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3255 f
  core/data_mem_pkt_i[571] (net)                       26.8028              0.0000     0.3255 f
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3255 f
  core/be/data_mem_pkt_i[48] (net)                     26.8028              0.0000     0.3255 f
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3255 f
  core/be/be_mem/data_mem_pkt_i[48] (net)              26.8028              0.0000     0.3255 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3255 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       26.8028              0.0000     0.3255 f
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.0994   -0.0177 &   0.3078 f
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0361    0.0755     0.3833 f
  core/be/be_mem/dcache/n2271 (net)             1       2.3192              0.0000     0.3833 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0361    0.0000 &   0.3833 f
  data arrival time                                                                    0.3833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  clock reconvergence pessimism                                             0.0000     0.4135
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.4135 r
  library hold time                                                         0.0203     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.3833
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0504


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[96] (net)                           2       9.3680              0.0000     0.1000 r
  U3245/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 r
  U3245/Q (AO222X1)                                               0.1197    0.1009 @   0.2011 r
  mem_resp_li[666] (net)                        1      31.9370              0.0000     0.2011 r
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2011 r
  uce_1__uce/mem_resp_i[96] (net)                      31.9370              0.0000     0.2011 r
  uce_1__uce/U143/IN2 (AND2X1)                                    0.1198   -0.0339 @   0.1672 r
  uce_1__uce/U143/Q (AND2X1)                                      0.0918    0.0980     0.2652 r
  uce_1__uce/data_mem_pkt_o[40] (net)           3      23.6637              0.0000     0.2652 r
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.2652 r
  data_mem_pkt_li[562] (net)                           23.6637              0.0000     0.2652 r
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.2652 r
  core/data_mem_pkt_i[563] (net)                       23.6637              0.0000     0.2652 r
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.2652 r
  core/be/data_mem_pkt_i[40] (net)                     23.6637              0.0000     0.2652 r
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.2652 r
  core/be/be_mem/data_mem_pkt_i[40] (net)              23.6637              0.0000     0.2652 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.2652 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       23.6637              0.0000     0.2652 r
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0918   -0.0152 &   0.2500 r
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0365    0.0842     0.3342 r
  core/be/be_mem/dcache/n2279 (net)             1       2.8564              0.0000     0.3342 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0365    0.0000 &   0.3342 r
  data arrival time                                                                    0.3342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                        -0.0270     0.3839
  data required time                                                                   0.3839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3839
  data arrival time                                                                   -0.3342
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0497


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[61] (net)                           2      12.3091              0.0000     0.1000 r
  U3205/IN5 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3205/Q (AO222X1)                                               0.0801    0.0838     0.1838 r
  mem_resp_li[631] (net)                        1      19.1759              0.0000     0.1838 r
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.1838 r
  uce_1__uce/mem_resp_i[61] (net)                      19.1759              0.0000     0.1838 r
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0801   -0.0153 &   0.1686 r
  uce_1__uce/U105/Q (AND2X1)                                      0.0813    0.0884     0.2569 r
  uce_1__uce/data_mem_pkt_o[5] (net)            3      20.4294              0.0000     0.2569 r
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2569 r
  data_mem_pkt_li[527] (net)                           20.4294              0.0000     0.2569 r
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2569 r
  core/data_mem_pkt_i[528] (net)                       20.4294              0.0000     0.2569 r
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2569 r
  core/be/data_mem_pkt_i[5] (net)                      20.4294              0.0000     0.2569 r
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2569 r
  core/be/be_mem/data_mem_pkt_i[5] (net)               20.4294              0.0000     0.2569 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2569 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        20.4294              0.0000     0.2569 r
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0813   -0.0080 &   0.2489 r
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0376    0.0833     0.3322 r
  core/be/be_mem/dcache/n2314 (net)             1       3.5436              0.0000     0.3322 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0376    0.0000 &   0.3322 r
  data arrival time                                                                    0.3322

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.4092 r
  library hold time                                                        -0.0273     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.3322
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0497


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[65] (net)                           2      24.2193              0.0000     0.1000 r
  U3209/IN5 (AO222X1)                                             0.0023    0.0004 @   0.1004 r
  U3209/Q (AO222X1)                                               0.0610    0.0734     0.1738 r
  mem_resp_li[635] (net)                        1      12.1749              0.0000     0.1738 r
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.1738 r
  uce_1__uce/mem_resp_i[65] (net)                      12.1749              0.0000     0.1738 r
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0610   -0.0022 &   0.1716 r
  uce_1__uce/U109/Q (AND2X1)                                      0.0859    0.0886     0.2601 r
  uce_1__uce/data_mem_pkt_o[9] (net)            3      22.2949              0.0000     0.2601 r
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2601 r
  data_mem_pkt_li[531] (net)                           22.2949              0.0000     0.2601 r
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2601 r
  core/data_mem_pkt_i[532] (net)                       22.2949              0.0000     0.2601 r
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2601 r
  core/be/data_mem_pkt_i[9] (net)                      22.2949              0.0000     0.2601 r
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2601 r
  core/be/be_mem/data_mem_pkt_i[9] (net)               22.2949              0.0000     0.2601 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2601 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        22.2949              0.0000     0.2601 r
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0859   -0.0085 &   0.2516 r
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0344    0.0821     0.3337 r
  core/be/be_mem/dcache/n2310 (net)             1       2.4580              0.0000     0.3337 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0344    0.0000 &   0.3337 r
  data arrival time                                                                    0.3337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.4091 r
  library hold time                                                        -0.0265     0.3826
  data required time                                                                   0.3826
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3826
  data arrival time                                                                   -0.3337
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0489


  Startpoint: mem_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[121] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[121] (net)                         2       9.9287              0.0000     0.1000 f
  U3271/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3271/Q (AO222X1)                                               0.1028    0.1342     0.2342 f
  mem_resp_li[691] (net)                        1      27.0915              0.0000     0.2342 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2342 f
  uce_1__uce/mem_resp_i[121] (net)                     27.0915              0.0000     0.2342 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.1028   -0.0132 &   0.2210 f
  uce_1__uce/U170/Q (AND2X1)                                      0.0749    0.0971     0.3181 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      18.3628              0.0000     0.3181 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3181 f
  data_mem_pkt_li[587] (net)                           18.3628              0.0000     0.3181 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3181 f
  core/data_mem_pkt_i[588] (net)                       18.3628              0.0000     0.3181 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3181 f
  core/be/data_mem_pkt_i[65] (net)                     18.3628              0.0000     0.3181 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3181 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              18.3628              0.0000     0.3181 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3181 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       18.3628              0.0000     0.3181 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.0749   -0.0101 &   0.3080 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0373    0.0727     0.3807 f
  core/be/be_mem/dcache/n2254 (net)             1       2.7638              0.0000     0.3807 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0373    0.0000 &   0.3807 f
  data arrival time                                                                    0.3807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0200     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.3807
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0485


  Startpoint: io_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[98] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[98] (net)                           2      17.7096              0.0000     0.1000 r
  U3247/IN5 (AO222X1)                                             0.0016    0.0002 @   0.1002 r
  U3247/Q (AO222X1)                                               0.0758    0.0816     0.1819 r
  mem_resp_li[668] (net)                        1      17.5679              0.0000     0.1819 r
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.1819 r
  uce_1__uce/mem_resp_i[98] (net)                      17.5679              0.0000     0.1819 r
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0758   -0.0127 &   0.1691 r
  uce_1__uce/U145/Q (AND2X1)                                      0.0882    0.0914     0.2605 r
  uce_1__uce/data_mem_pkt_o[42] (net)           3      22.9576              0.0000     0.2605 r
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.2605 r
  data_mem_pkt_li[564] (net)                           22.9576              0.0000     0.2605 r
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.2605 r
  core/data_mem_pkt_i[565] (net)                       22.9576              0.0000     0.2605 r
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.2605 r
  core/be/data_mem_pkt_i[42] (net)                     22.9576              0.0000     0.2605 r
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.2605 r
  core/be/be_mem/data_mem_pkt_i[42] (net)              22.9576              0.0000     0.2605 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.2605 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       22.9576              0.0000     0.2605 r
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.0882   -0.0086 &   0.2519 r
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0370    0.0839     0.3358 r
  core/be/be_mem/dcache/n2277 (net)             1       3.0986              0.0000     0.3358 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0370    0.0000 &   0.3359 r
  data arrival time                                                                    0.3359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                        -0.0272     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.3359
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0477


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[86] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[86] (net)                           2      11.2133              0.0000     0.1000 r
  U3233/IN5 (AO222X1)                                             0.0007    0.0002 @   0.1002 r
  U3233/Q (AO222X1)                                               0.0834    0.0856     0.1857 r
  mem_resp_li[656] (net)                        1      20.4130              0.0000     0.1857 r
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.1857 r
  uce_1__uce/mem_resp_i[86] (net)                      20.4130              0.0000     0.1857 r
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0834   -0.0133 &   0.1725 r
  uce_1__uce/U132/Q (AND2X1)                                      0.0820    0.0891     0.2615 r
  uce_1__uce/data_mem_pkt_o[30] (net)           3      20.6273              0.0000     0.2615 r
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2615 r
  data_mem_pkt_li[552] (net)                           20.6273              0.0000     0.2615 r
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2615 r
  core/data_mem_pkt_i[553] (net)                       20.6273              0.0000     0.2615 r
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2615 r
  core/be/data_mem_pkt_i[30] (net)                     20.6273              0.0000     0.2615 r
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2615 r
  core/be/be_mem/data_mem_pkt_i[30] (net)              20.6273              0.0000     0.2615 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2615 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       20.6273              0.0000     0.2615 r
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0820   -0.0067 &   0.2548 r
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0353    0.0816     0.3364 r
  core/be/be_mem/dcache/n2289 (net)             1       2.6185              0.0000     0.3364 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0353    0.0000 &   0.3364 r
  data arrival time                                                                    0.3364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0267     0.3839
  data required time                                                                   0.3839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3839
  data arrival time                                                                   -0.3364
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0475


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[102] (net)                         2       9.8142              0.0000     0.1000 f
  U3251/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3251/Q (AO222X1)                                               0.1028    0.1337     0.2336 f
  mem_resp_li[672] (net)                        1      26.7916              0.0000     0.2336 f
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2336 f
  uce_1__uce/mem_resp_i[102] (net)                     26.7916              0.0000     0.2336 f
  uce_1__uce/U149/IN2 (AND2X1)                                    0.1028   -0.0219 &   0.2117 f
  uce_1__uce/U149/Q (AND2X1)                                      0.0900    0.1058     0.3175 f
  uce_1__uce/data_mem_pkt_o[46] (net)           3      23.6208              0.0000     0.3175 f
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3175 f
  data_mem_pkt_li[568] (net)                           23.6208              0.0000     0.3175 f
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3175 f
  core/data_mem_pkt_i[569] (net)                       23.6208              0.0000     0.3175 f
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3175 f
  core/be/data_mem_pkt_i[46] (net)                     23.6208              0.0000     0.3175 f
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3175 f
  core/be/be_mem/data_mem_pkt_i[46] (net)              23.6208              0.0000     0.3175 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3175 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       23.6208              0.0000     0.3175 f
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.0900   -0.0080 &   0.3094 f
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0368    0.0739     0.3834 f
  core/be/be_mem/dcache/n2273 (net)             1       2.2663              0.0000     0.3834 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0368    0.0000 &   0.3834 f
  data arrival time                                                                    0.3834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                         0.0201     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.3834
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0475


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[79] (net)                           2      11.0217              0.0000     0.1000 r
  U3225/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3225/Q (AO222X1)                                               0.0908    0.0896     0.1896 r
  mem_resp_li[649] (net)                        1      23.1817              0.0000     0.1896 r
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.1896 r
  uce_1__uce/mem_resp_i[79] (net)                      23.1817              0.0000     0.1896 r
  uce_1__uce/U124/IN2 (AND2X1)                                    0.0908   -0.0134 &   0.1763 r
  uce_1__uce/U124/Q (AND2X1)                                      0.0789    0.0882     0.2645 r
  uce_1__uce/data_mem_pkt_o[23] (net)           3      19.3890              0.0000     0.2645 r
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.2645 r
  data_mem_pkt_li[545] (net)                           19.3890              0.0000     0.2645 r
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.2645 r
  core/data_mem_pkt_i[546] (net)                       19.3890              0.0000     0.2645 r
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.2645 r
  core/be/data_mem_pkt_i[23] (net)                     19.3890              0.0000     0.2645 r
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.2645 r
  core/be/be_mem/data_mem_pkt_i[23] (net)              19.3890              0.0000     0.2645 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.2645 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       19.3890              0.0000     0.2645 r
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0789   -0.0089 &   0.2556 r
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0346    0.0805     0.3362 r
  core/be/be_mem/dcache/n2296 (net)             1       2.4464              0.0000     0.3362 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0346    0.0000 &   0.3362 r
  data arrival time                                                                    0.3362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.4102 r
  library hold time                                                        -0.0266     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.3362
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0474


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[72] (net)                           2      13.5714              0.0000     0.1000 f
  U3217/IN6 (AO222X1)                                             0.0010    0.0004 @   0.1004 f
  U3217/Q (AO222X1)                                               0.1496    0.1278 @   0.2282 f
  mem_resp_li[642] (net)                        1      41.8347              0.0000     0.2282 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2282 f
  uce_1__uce/mem_resp_i[72] (net)                      41.8347              0.0000     0.2282 f
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1496   -0.0156 @   0.2126 f
  uce_1__uce/U117/Q (AND2X1)                                      0.0674    0.1000     0.3125 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3      15.7803              0.0000     0.3125 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3125 f
  data_mem_pkt_li[538] (net)                           15.7803              0.0000     0.3125 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3125 f
  core/data_mem_pkt_i[539] (net)                       15.7803              0.0000     0.3125 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3125 f
  core/be/data_mem_pkt_i[16] (net)                     15.7803              0.0000     0.3125 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3125 f
  core/be/be_mem/data_mem_pkt_i[16] (net)              15.7803              0.0000     0.3125 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3125 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       15.7803              0.0000     0.3125 f
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0674   -0.0011 &   0.3114 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0359    0.0708     0.3822 f
  core/be/be_mem/dcache/n2303 (net)             1       2.4505              0.0000     0.3822 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0359    0.0000 &   0.3823 f
  data arrival time                                                                    0.3823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                         0.0203     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3823
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0471


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[63] (net)                          2       9.8162              0.0000     0.1000 f
  U3207/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3207/Q (AO222X1)                                               0.1017    0.1335     0.2336 f
  mem_resp_li[633] (net)                        1      26.6606              0.0000     0.2336 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2336 f
  uce_1__uce/mem_resp_i[63] (net)                      26.6606              0.0000     0.2336 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.1017   -0.0189 &   0.2147 f
  uce_1__uce/U107/Q (AND2X1)                                      0.0721    0.0953     0.3100 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      17.3949              0.0000     0.3100 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.3100 f
  data_mem_pkt_li[529] (net)                           17.3949              0.0000     0.3100 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.3100 f
  core/data_mem_pkt_i[530] (net)                       17.3949              0.0000     0.3100 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.3100 f
  core/be/data_mem_pkt_i[7] (net)                      17.3949              0.0000     0.3100 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.3100 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               17.3949              0.0000     0.3100 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.3100 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        17.3949              0.0000     0.3100 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0721   -0.0007 &   0.3092 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0374    0.0725     0.3818 f
  core/be/be_mem/dcache/n2312 (net)             1       2.8624              0.0000     0.3818 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0374    0.0000 &   0.3818 f
  data arrival time                                                                    0.3818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4084 r
  library hold time                                                         0.0199     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3818
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0465


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[69] (net)                          2      11.4810              0.0000     0.1000 f
  U3214/IN4 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3214/Q (AO222X1)                                               0.0998    0.1324     0.2326 f
  mem_resp_li[639] (net)                        1      25.9794              0.0000     0.2326 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2326 f
  uce_1__uce/mem_resp_i[69] (net)                      25.9794              0.0000     0.2326 f
  uce_1__uce/U113/IN2 (AND2X1)                                    0.0998   -0.0102 &   0.2224 f
  uce_1__uce/U113/Q (AND2X1)                                      0.0772    0.0979     0.3203 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3      19.1921              0.0000     0.3203 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.3203 f
  data_mem_pkt_li[535] (net)                           19.1921              0.0000     0.3203 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.3203 f
  core/data_mem_pkt_i[536] (net)                       19.1921              0.0000     0.3203 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.3203 f
  core/be/data_mem_pkt_i[13] (net)                     19.1921              0.0000     0.3203 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.3203 f
  core/be/be_mem/data_mem_pkt_i[13] (net)              19.1921              0.0000     0.3203 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.3203 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       19.1921              0.0000     0.3203 f
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0772   -0.0101 &   0.3102 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0370    0.0728     0.3830 f
  core/be/be_mem/dcache/n2306 (net)             1       2.6432              0.0000     0.3830 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0370    0.0000 &   0.3831 f
  data arrival time                                                                    0.3831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0200     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3831
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0462


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[80] (net)                          2      10.5036              0.0000     0.1000 f
  U3226/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3226/Q (AO222X1)                                               0.0967    0.1303     0.2303 f
  mem_resp_li[650] (net)                        1      24.8638              0.0000     0.2303 f
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2303 f
  uce_1__uce/mem_resp_i[80] (net)                      24.8638              0.0000     0.2303 f
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0967   -0.0170 &   0.2133 f
  uce_1__uce/U125/Q (AND2X1)                                      0.0873    0.1032     0.3165 f
  uce_1__uce/data_mem_pkt_o[24] (net)           3      22.7332              0.0000     0.3165 f
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.3165 f
  data_mem_pkt_li[546] (net)                           22.7332              0.0000     0.3165 f
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.3165 f
  core/data_mem_pkt_i[547] (net)                       22.7332              0.0000     0.3165 f
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.3165 f
  core/be/data_mem_pkt_i[24] (net)                     22.7332              0.0000     0.3165 f
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.3165 f
  core/be/be_mem/data_mem_pkt_i[24] (net)              22.7332              0.0000     0.3165 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.3165 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       22.7332              0.0000     0.3165 f
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0873   -0.0066 &   0.3099 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0367    0.0738     0.3837 f
  core/be/be_mem/dcache/n2295 (net)             1       2.3992              0.0000     0.3837 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0367    0.0000 &   0.3837 f
  data arrival time                                                                    0.3837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  clock reconvergence pessimism                                             0.0000     0.4099
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.4099 r
  library hold time                                                         0.0201     0.4300
  data required time                                                                   0.4300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4300
  data arrival time                                                                   -0.3837
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0462


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[60] (net)                           2      23.5852              0.0000     0.1000 r
  U3204/IN6 (AO222X1)                                             0.0022    0.0003 @   0.1003 r
  U3204/Q (AO222X1)                                               0.0623    0.0768     0.1771 r
  mem_resp_li[630] (net)                        1      12.6503              0.0000     0.1771 r
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.1771 r
  uce_1__uce/mem_resp_i[60] (net)                      12.6503              0.0000     0.1771 r
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0623   -0.0039 &   0.1732 r
  uce_1__uce/U104/Q (AND2X1)                                      0.0870    0.0893     0.2625 r
  uce_1__uce/data_mem_pkt_o[4] (net)            3      22.7205              0.0000     0.2625 r
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2625 r
  data_mem_pkt_li[526] (net)                           22.7205              0.0000     0.2625 r
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2625 r
  core/data_mem_pkt_i[527] (net)                       22.7205              0.0000     0.2625 r
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2625 r
  core/be/data_mem_pkt_i[4] (net)                      22.7205              0.0000     0.2625 r
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2625 r
  core/be/be_mem/data_mem_pkt_i[4] (net)               22.7205              0.0000     0.2625 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2625 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        22.7205              0.0000     0.2625 r
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0870   -0.0089 &   0.2537 r
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0352    0.0830     0.3366 r
  core/be/be_mem/dcache/n2315 (net)             1       2.7459              0.0000     0.3366 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0352    0.0000 &   0.3366 r
  data arrival time                                                                    0.3366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.4090 r
  library hold time                                                        -0.0267     0.3823
  data required time                                                                   0.3823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3823
  data arrival time                                                                   -0.3366
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0456


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[88] (net)                          2      14.9670              0.0000     0.1000 f
  U3236/IN4 (AO222X1)                                             0.0012    0.0004 @   0.1004 f
  U3236/Q (AO222X1)                                               0.1431    0.1544 @   0.2548 f
  mem_resp_li[658] (net)                        1      40.0923              0.0000     0.2548 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2548 f
  uce_1__uce/mem_resp_i[88] (net)                      40.0923              0.0000     0.2548 f
  uce_1__uce/U134/IN2 (AND2X1)                                    0.1431   -0.0395 @   0.2153 f
  uce_1__uce/U134/Q (AND2X1)                                      0.0793    0.1061     0.3214 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3      19.9474              0.0000     0.3214 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.3214 f
  data_mem_pkt_li[554] (net)                           19.9474              0.0000     0.3214 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.3214 f
  core/data_mem_pkt_i[555] (net)                       19.9474              0.0000     0.3214 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.3214 f
  core/be/data_mem_pkt_i[32] (net)                     19.9474              0.0000     0.3214 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.3214 f
  core/be/be_mem/data_mem_pkt_i[32] (net)              19.9474              0.0000     0.3214 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.3214 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       19.9474              0.0000     0.3214 f
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0793   -0.0114 &   0.3100 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0408    0.0764     0.3864 f
  core/be/be_mem/dcache/n2287 (net)             1       4.0608              0.0000     0.3864 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0408   -0.0018 &   0.3846 f
  data arrival time                                                                    0.3846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                         0.0192     0.4298
  data required time                                                                   0.4298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4298
  data arrival time                                                                   -0.3846
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0451


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[75] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[75] (net)                           2       8.8471              0.0000     0.1000 r
  U3221/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3221/Q (AO222X1)                                               0.1177    0.0999 @   0.1998 r
  mem_resp_li[645] (net)                        1      31.2186              0.0000     0.1998 r
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.1998 r
  uce_1__uce/mem_resp_i[75] (net)                      31.2186              0.0000     0.1998 r
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1179   -0.0225 @   0.1773 r
  uce_1__uce/U120/Q (AND2X1)                                      0.0782    0.0908     0.2682 r
  uce_1__uce/data_mem_pkt_o[19] (net)           3      18.7990              0.0000     0.2682 r
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.2682 r
  data_mem_pkt_li[541] (net)                           18.7990              0.0000     0.2682 r
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.2682 r
  core/data_mem_pkt_i[542] (net)                       18.7990              0.0000     0.2682 r
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.2682 r
  core/be/data_mem_pkt_i[19] (net)                     18.7990              0.0000     0.2682 r
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.2682 r
  core/be/be_mem/data_mem_pkt_i[19] (net)              18.7990              0.0000     0.2682 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.2682 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       18.7990              0.0000     0.2682 r
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0782   -0.0110 &   0.2572 r
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0360    0.0815     0.3387 r
  core/be/be_mem/dcache/n2300 (net)             1       3.0078              0.0000     0.3387 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0360    0.0000 &   0.3387 r
  data arrival time                                                                    0.3387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  clock reconvergence pessimism                                             0.0000     0.4103
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.4103 r
  library hold time                                                        -0.0269     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.3387
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0447


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[91] (net)                          2      11.2899              0.0000     0.1000 f
  U3239/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3239/Q (AO222X1)                                               0.1212    0.1422 @   0.2423 f
  mem_resp_li[661] (net)                        1      32.5046              0.0000     0.2423 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2423 f
  uce_1__uce/mem_resp_i[91] (net)                      32.5046              0.0000     0.2423 f
  uce_1__uce/U137/IN2 (AND2X1)                                    0.1212   -0.0219 @   0.2205 f
  uce_1__uce/U137/Q (AND2X1)                                      0.0806    0.1038     0.3243 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3      20.3870              0.0000     0.3243 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.3243 f
  data_mem_pkt_li[557] (net)                           20.3870              0.0000     0.3243 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.3243 f
  core/data_mem_pkt_i[558] (net)                       20.3870              0.0000     0.3243 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.3243 f
  core/be/data_mem_pkt_i[35] (net)                     20.3870              0.0000     0.3243 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.3243 f
  core/be/be_mem/data_mem_pkt_i[35] (net)              20.3870              0.0000     0.3243 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.3243 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       20.3870              0.0000     0.3243 f
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0806   -0.0083 &   0.3159 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0367    0.0732     0.3891 f
  core/be/be_mem/dcache/n2284 (net)             1       2.5632              0.0000     0.3891 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0367    0.0000 &   0.3891 f
  data arrival time                                                                    0.3891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  clock reconvergence pessimism                                             0.0000     0.4130
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.4130 r
  library hold time                                                         0.0201     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.3891
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0440


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[85] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[85] (net)                           2      14.4397              0.0000     0.1000 r
  U3232/IN5 (AO222X1)                                             0.0010    0.0000 @   0.1000 r
  U3232/Q (AO222X1)                                               0.0849    0.0864     0.1865 r
  mem_resp_li[655] (net)                        1      20.9608              0.0000     0.1865 r
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.1865 r
  uce_1__uce/mem_resp_i[85] (net)                      20.9608              0.0000     0.1865 r
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0849   -0.0098 &   0.1767 r
  uce_1__uce/U131/Q (AND2X1)                                      0.0675    0.0818     0.2585 r
  uce_1__uce/data_mem_pkt_o[29] (net)           3      15.3648              0.0000     0.2585 r
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2585 r
  data_mem_pkt_li[551] (net)                           15.3648              0.0000     0.2585 r
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2585 r
  core/data_mem_pkt_i[552] (net)                       15.3648              0.0000     0.2585 r
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2585 r
  core/be/data_mem_pkt_i[29] (net)                     15.3648              0.0000     0.2585 r
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2585 r
  core/be/be_mem/data_mem_pkt_i[29] (net)              15.3648              0.0000     0.2585 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2585 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       15.3648              0.0000     0.2585 r
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0675    0.0006 &   0.2591 r
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0378    0.0806     0.3397 r
  core/be/be_mem/dcache/n2290 (net)             1       3.7337              0.0000     0.3397 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0378    0.0000 &   0.3397 r
  data arrival time                                                                    0.3397

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.4105 r
  library hold time                                                        -0.0274     0.3831
  data required time                                                                   0.3831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3831
  data arrival time                                                                   -0.3397
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0434


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[87] (net)                          2      11.1064              0.0000     0.1000 f
  U3235/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3235/Q (AO222X1)                                               0.1251    0.1446 @   0.2446 f
  mem_resp_li[657] (net)                        1      33.9637              0.0000     0.2446 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2446 f
  uce_1__uce/mem_resp_i[87] (net)                      33.9637              0.0000     0.2446 f
  uce_1__uce/U133/IN2 (AND2X1)                                    0.1251   -0.0258 @   0.2188 f
  uce_1__uce/U133/Q (AND2X1)                                      0.0775    0.1027     0.3215 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3      19.3019              0.0000     0.3215 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.3215 f
  data_mem_pkt_li[553] (net)                           19.3019              0.0000     0.3215 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.3215 f
  core/data_mem_pkt_i[554] (net)                       19.3019              0.0000     0.3215 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.3215 f
  core/be/data_mem_pkt_i[31] (net)                     19.3019              0.0000     0.3215 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.3215 f
  core/be/be_mem/data_mem_pkt_i[31] (net)              19.3019              0.0000     0.3215 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.3215 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       19.3019              0.0000     0.3215 f
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0775   -0.0079 &   0.3136 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0384    0.0741     0.3877 f
  core/be/be_mem/dcache/n2288 (net)             1       3.1928              0.0000     0.3877 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0384    0.0000 &   0.3877 f
  data arrival time                                                                    0.3877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                         0.0197     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3877
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0428


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[94] (net)                          2      11.0190              0.0000     0.1000 f
  U3242/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3242/Q (AO222X1)                                               0.1104    0.1387     0.2387 f
  mem_resp_li[664] (net)                        1      29.8585              0.0000     0.2387 f
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2387 f
  uce_1__uce/mem_resp_i[94] (net)                      29.8585              0.0000     0.2387 f
  uce_1__uce/U141/IN2 (AND2X1)                                    0.1104   -0.0106 &   0.2281 f
  uce_1__uce/U141/Q (AND2X1)                                      0.0798    0.1013     0.3295 f
  uce_1__uce/data_mem_pkt_o[38] (net)           3      20.1015              0.0000     0.3295 f
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.3295 f
  data_mem_pkt_li[560] (net)                           20.1015              0.0000     0.3295 f
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.3295 f
  core/data_mem_pkt_i[561] (net)                       20.1015              0.0000     0.3295 f
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.3295 f
  core/be/data_mem_pkt_i[38] (net)                     20.1015              0.0000     0.3295 f
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.3295 f
  core/be/be_mem/data_mem_pkt_i[38] (net)              20.1015              0.0000     0.3295 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.3295 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       20.1015              0.0000     0.3295 f
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0798   -0.0149 &   0.3145 f
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0377    0.0739     0.3884 f
  core/be/be_mem/dcache/n2281 (net)             1       2.9234              0.0000     0.3884 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0377    0.0000 &   0.3884 f
  data arrival time                                                                    0.3884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                         0.0199     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.3884
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0424


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[111] (net)                          2      17.9910              0.0000     0.1000 r
  U3261/IN5 (AO222X1)                                             0.0015    0.0003 @   0.1003 r
  U3261/Q (AO222X1)                                               0.0733    0.0803     0.1806 r
  mem_resp_li[681] (net)                        1      16.6383              0.0000     0.1806 r
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.1806 r
  uce_1__uce/mem_resp_i[111] (net)                     16.6383              0.0000     0.1806 r
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0733   -0.0083 &   0.1723 r
  uce_1__uce/U159/Q (AND2X1)                                      0.0906    0.0924     0.2646 r
  uce_1__uce/data_mem_pkt_o[55] (net)           3      23.8702              0.0000     0.2646 r
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.2646 r
  data_mem_pkt_li[577] (net)                           23.8702              0.0000     0.2646 r
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.2646 r
  core/data_mem_pkt_i[578] (net)                       23.8702              0.0000     0.2646 r
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.2646 r
  core/be/data_mem_pkt_i[55] (net)                     23.8702              0.0000     0.2646 r
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.2646 r
  core/be/be_mem/data_mem_pkt_i[55] (net)              23.8702              0.0000     0.2646 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.2646 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       23.8702              0.0000     0.2646 r
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.0906   -0.0073 &   0.2573 r
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0369    0.0843     0.3416 r
  core/be/be_mem/dcache/n2264 (net)             1       3.0248              0.0000     0.3416 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0369    0.0000 &   0.3416 r
  data arrival time                                                                    0.3416

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                        -0.0271     0.3837
  data required time                                                                   0.3837
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3837
  data arrival time                                                                   -0.3416
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0421


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[90] (net)                          2      13.6727              0.0000     0.1000 f
  U3238/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3238/Q (AO222X1)                                               0.1455    0.1560 @   0.2563 f
  mem_resp_li[660] (net)                        1      40.9562              0.0000     0.2563 f
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2563 f
  uce_1__uce/mem_resp_i[90] (net)                      40.9562              0.0000     0.2563 f
  uce_1__uce/U136/IN2 (AND2X1)                                    0.1455   -0.0367 @   0.2195 f
  uce_1__uce/U136/Q (AND2X1)                                      0.0628    0.0962     0.3157 f
  uce_1__uce/data_mem_pkt_o[34] (net)           3      13.8429              0.0000     0.3157 f
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.3157 f
  data_mem_pkt_li[556] (net)                           13.8429              0.0000     0.3157 f
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.3157 f
  core/data_mem_pkt_i[557] (net)                       13.8429              0.0000     0.3157 f
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.3157 f
  core/be/data_mem_pkt_i[34] (net)                     13.8429              0.0000     0.3157 f
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.3157 f
  core/be/be_mem/data_mem_pkt_i[34] (net)              13.8429              0.0000     0.3157 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.3157 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       13.8429              0.0000     0.3157 f
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0628    0.0005 &   0.3162 f
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0373    0.0714     0.3875 f
  core/be/be_mem/dcache/n2285 (net)             1       3.0101              0.0000     0.3875 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0373    0.0000 &   0.3876 f
  data arrival time                                                                    0.3876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0200     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3876
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0417


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[83] (net)                           2      26.0370              0.0000     0.1000 r
  U3229/IN5 (AO222X1)                                             0.0024    0.0005 @   0.1005 r
  U3229/Q (AO222X1)                                               0.0760    0.0819     0.1824 r
  mem_resp_li[653] (net)                        1      17.6450              0.0000     0.1824 r
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.1824 r
  uce_1__uce/mem_resp_i[83] (net)                      17.6450              0.0000     0.1824 r
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0760   -0.0055 &   0.1769 r
  uce_1__uce/U129/Q (AND2X1)                                      0.0725    0.0834     0.2602 r
  uce_1__uce/data_mem_pkt_o[27] (net)           3      17.2721              0.0000     0.2602 r
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2602 r
  data_mem_pkt_li[549] (net)                           17.2721              0.0000     0.2602 r
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2602 r
  core/data_mem_pkt_i[550] (net)                       17.2721              0.0000     0.2602 r
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2602 r
  core/be/data_mem_pkt_i[27] (net)                     17.2721              0.0000     0.2602 r
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2602 r
  core/be/be_mem/data_mem_pkt_i[27] (net)              17.2721              0.0000     0.2602 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2602 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       17.2721              0.0000     0.2602 r
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0725    0.0008 &   0.2610 r
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0371    0.0811     0.3421 r
  core/be/be_mem/dcache/n2292 (net)             1       3.4148              0.0000     0.3421 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0371    0.0000 &   0.3422 r
  data arrival time                                                                    0.3422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0272     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.3422
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0413


  Startpoint: io_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[105] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[105] (net)                          2      15.5113              0.0000     0.1000 r
  U3254/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3254/Q (AO222X1)                                               0.0804    0.0840     0.1843 r
  mem_resp_li[675] (net)                        1      19.2956              0.0000     0.1843 r
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.1843 r
  uce_1__uce/mem_resp_i[105] (net)                     19.2956              0.0000     0.1843 r
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0804   -0.0116 &   0.1727 r
  uce_1__uce/U152/Q (AND2X1)                                      0.0841    0.0898     0.2625 r
  uce_1__uce/data_mem_pkt_o[49] (net)           3      21.4300              0.0000     0.2625 r
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.2625 r
  data_mem_pkt_li[571] (net)                           21.4300              0.0000     0.2625 r
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.2625 r
  core/data_mem_pkt_i[572] (net)                       21.4300              0.0000     0.2625 r
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.2625 r
  core/be/data_mem_pkt_i[49] (net)                     21.4300              0.0000     0.2625 r
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.2625 r
  core/be/be_mem/data_mem_pkt_i[49] (net)              21.4300              0.0000     0.2625 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.2625 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       21.4300              0.0000     0.2625 r
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.0841   -0.0023 &   0.2602 r
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0368    0.0830     0.3432 r
  core/be/be_mem/dcache/n2270 (net)             1       3.0922              0.0000     0.3432 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0368    0.0000 &   0.3432 r
  data arrival time                                                                    0.3432

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                        -0.0271     0.3840
  data required time                                                                   0.3840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3840
  data arrival time                                                                   -0.3432
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0408


  Startpoint: mem_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[106] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[106] (net)                         2       8.9829              0.0000     0.1000 f
  U3255/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3255/Q (AO222X1)                                               0.1087    0.1372     0.2372 f
  mem_resp_li[676] (net)                        1      28.9437              0.0000     0.2372 f
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2372 f
  uce_1__uce/mem_resp_i[106] (net)                     28.9437              0.0000     0.2372 f
  uce_1__uce/U154/IN2 (AND2X1)                                    0.1087   -0.0219 &   0.2153 f
  uce_1__uce/U154/Q (AND2X1)                                      0.0926    0.1082     0.3235 f
  uce_1__uce/data_mem_pkt_o[50] (net)           3      24.4451              0.0000     0.3235 f
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3235 f
  data_mem_pkt_li[572] (net)                           24.4451              0.0000     0.3235 f
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3235 f
  core/data_mem_pkt_i[573] (net)                       24.4451              0.0000     0.3235 f
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3235 f
  core/be/data_mem_pkt_i[50] (net)                     24.4451              0.0000     0.3235 f
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3235 f
  core/be/be_mem/data_mem_pkt_i[50] (net)              24.4451              0.0000     0.3235 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3235 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       24.4451              0.0000     0.3235 f
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.0926   -0.0066 &   0.3168 f
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0375    0.0757     0.3925 f
  core/be/be_mem/dcache/n2269 (net)             1       2.8621              0.0000     0.3925 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0375    0.0000 &   0.3926 f
  data arrival time                                                                    0.3926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                         0.0199     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.3926
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0408


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[114] (net)                         2      13.9757              0.0000     0.1000 f
  U3264/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3264/Q (AO222X1)                                               0.1395    0.1525 @   0.2528 f
  mem_resp_li[684] (net)                        1      38.7895              0.0000     0.2528 f
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2528 f
  uce_1__uce/mem_resp_i[114] (net)                     38.7895              0.0000     0.2528 f
  uce_1__uce/U162/IN2 (AND2X1)                                    0.1395   -0.0349 @   0.2178 f
  uce_1__uce/U162/Q (AND2X1)                                      0.0709    0.1008     0.3186 f
  uce_1__uce/data_mem_pkt_o[58] (net)           3      17.0194              0.0000     0.3186 f
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.3186 f
  data_mem_pkt_li[580] (net)                           17.0194              0.0000     0.3186 f
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.3186 f
  core/data_mem_pkt_i[581] (net)                       17.0194              0.0000     0.3186 f
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.3186 f
  core/be/data_mem_pkt_i[58] (net)                     17.0194              0.0000     0.3186 f
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.3186 f
  core/be/be_mem/data_mem_pkt_i[58] (net)              17.0194              0.0000     0.3186 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.3186 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       17.0194              0.0000     0.3186 f
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.0709   -0.0007 &   0.3180 f
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0359    0.0712     0.3892 f
  core/be/be_mem/dcache/n2261 (net)             1       2.3649              0.0000     0.3892 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0359    0.0000 &   0.3892 f
  data arrival time                                                                    0.3892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0203     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.3892
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0404


  Startpoint: io_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[119] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[119] (net)                          2      23.4948              0.0000     0.1000 f
  U3269/IN5 (AO222X1)                                             0.0024    0.0006 @   0.1006 f
  U3269/Q (AO222X1)                                               0.0584    0.0742     0.1748 f
  mem_resp_li[689] (net)                        1      10.9284              0.0000     0.1748 f
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.1748 f
  uce_1__uce/mem_resp_i[119] (net)                     10.9284              0.0000     0.1748 f
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0584   -0.0047 &   0.1701 f
  uce_1__uce/U168/Q (AND2X1)                                      0.1321    0.1179 @   0.2881 f
  uce_1__uce/data_mem_pkt_o[63] (net)           3      36.7193              0.0000     0.2881 f
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.2881 f
  data_mem_pkt_li[585] (net)                           36.7193              0.0000     0.2881 f
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.2881 f
  core/data_mem_pkt_i[586] (net)                       36.7193              0.0000     0.2881 f
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.2881 f
  core/be/data_mem_pkt_i[63] (net)                     36.7193              0.0000     0.2881 f
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.2881 f
  core/be/be_mem/data_mem_pkt_i[63] (net)              36.7193              0.0000     0.2881 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.2881 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       36.7193              0.0000     0.2881 f
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1321   -0.0160 @   0.2721 f
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0373    0.0816     0.3537 f
  core/be/be_mem/dcache/n2256 (net)             1       2.8500              0.0000     0.3537 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0373    0.0000 &   0.3537 f
  data arrival time                                                                    0.3537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  clock reconvergence pessimism                                             0.0000     0.3798
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3798 r
  library hold time                                                         0.0141     0.3940
  data required time                                                                   0.3940
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3940
  data arrival time                                                                   -0.3537
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0403


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[73] (net)                          2       8.6803              0.0000     0.1000 f
  U3219/IN4 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3219/Q (AO222X1)                                               0.1138    0.1376 @   0.2377 f
  mem_resp_li[643] (net)                        1      29.5687              0.0000     0.2377 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2377 f
  uce_1__uce/mem_resp_i[73] (net)                      29.5687              0.0000     0.2377 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1140   -0.0146 @   0.2231 f
  uce_1__uce/U118/Q (AND2X1)                                      0.0780    0.1006     0.3237 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      19.2767              0.0000     0.3237 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.3237 f
  data_mem_pkt_li[539] (net)                           19.2767              0.0000     0.3237 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.3237 f
  core/data_mem_pkt_i[540] (net)                       19.2767              0.0000     0.3237 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.3237 f
  core/be/data_mem_pkt_i[17] (net)                     19.2767              0.0000     0.3237 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.3237 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              19.2767              0.0000     0.3237 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.3237 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       19.2767              0.0000     0.3237 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0780   -0.0071 &   0.3166 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0369    0.0728     0.3894 f
  core/be/be_mem/dcache/n2302 (net)             1       2.5735              0.0000     0.3894 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0369    0.0000 &   0.3894 f
  data arrival time                                                                    0.3894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.4092 r
  library hold time                                                         0.0200     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.3894
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0398


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[97] (net)                           2      10.3292              0.0000     0.1000 r
  U3246/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3246/Q (AO222X1)                                               0.1010    0.0949     0.1949 r
  mem_resp_li[667] (net)                        1      26.9257              0.0000     0.1949 r
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.1949 r
  uce_1__uce/mem_resp_i[97] (net)                      26.9257              0.0000     0.1949 r
  uce_1__uce/U144/IN2 (AND2X1)                                    0.1010   -0.0185 &   0.1764 r
  uce_1__uce/U144/Q (AND2X1)                                      0.0891    0.0946     0.2710 r
  uce_1__uce/data_mem_pkt_o[41] (net)           3      22.9464              0.0000     0.2710 r
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.2710 r
  data_mem_pkt_li[563] (net)                           22.9464              0.0000     0.2710 r
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.2710 r
  core/data_mem_pkt_i[564] (net)                       22.9464              0.0000     0.2710 r
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.2710 r
  core/be/data_mem_pkt_i[41] (net)                     22.9464              0.0000     0.2710 r
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.2710 r
  core/be/be_mem/data_mem_pkt_i[41] (net)              22.9464              0.0000     0.2710 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.2710 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       22.9464              0.0000     0.2710 r
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0891   -0.0119 &   0.2591 r
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0376    0.0845     0.3436 r
  core/be/be_mem/dcache/n2278 (net)             1       3.2819              0.0000     0.3436 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0376    0.0000 &   0.3436 r
  data arrival time                                                                    0.3436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0273     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.3436
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0398


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[88] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[88] (net)                           2      14.3960              0.0000     0.1000 r
  U3236/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3236/Q (AO222X1)                                               0.1441    0.1107 @   0.2109 r
  mem_resp_li[658] (net)                        1      40.0972              0.0000     0.2109 r
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2109 r
  uce_1__uce/mem_resp_i[88] (net)                      40.0972              0.0000     0.2109 r
  uce_1__uce/U134/IN2 (AND2X1)                                    0.1445   -0.0373 @   0.1736 r
  uce_1__uce/U134/Q (AND2X1)                                      0.0849    0.0967     0.2703 r
  uce_1__uce/data_mem_pkt_o[32] (net)           3      20.8488              0.0000     0.2703 r
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.2703 r
  data_mem_pkt_li[554] (net)                           20.8488              0.0000     0.2703 r
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.2703 r
  core/data_mem_pkt_i[555] (net)                       20.8488              0.0000     0.2703 r
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.2703 r
  core/be/data_mem_pkt_i[32] (net)                     20.8488              0.0000     0.2703 r
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.2703 r
  core/be/be_mem/data_mem_pkt_i[32] (net)              20.8488              0.0000     0.2703 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.2703 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       20.8488              0.0000     0.2703 r
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0849   -0.0109 &   0.2595 r
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0401    0.0855     0.3449 r
  core/be/be_mem/dcache/n2287 (net)             1       4.2332              0.0000     0.3449 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0401   -0.0015 &   0.3434 r
  data arrival time                                                                    0.3434

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                        -0.0280     0.3826
  data required time                                                                   0.3826
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3826
  data arrival time                                                                   -0.3434
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0392


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[66] (net)                          2      14.5559              0.0000     0.1000 f
  U3210/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3210/Q (AO222X1)                                               0.1449    0.1554 @   0.2556 f
  mem_resp_li[636] (net)                        1      40.5867              0.0000     0.2556 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2556 f
  uce_1__uce/mem_resp_i[66] (net)                      40.5867              0.0000     0.2556 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1449   -0.0244 @   0.2313 f
  uce_1__uce/U110/Q (AND2X1)                                      0.0574    0.0933     0.3245 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      12.2363              0.0000     0.3245 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.3245 f
  data_mem_pkt_li[532] (net)                           12.2363              0.0000     0.3245 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.3245 f
  core/data_mem_pkt_i[533] (net)                       12.2363              0.0000     0.3245 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.3245 f
  core/be/data_mem_pkt_i[10] (net)                     12.2363              0.0000     0.3245 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.3245 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              12.2363              0.0000     0.3245 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.3245 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       12.2363              0.0000     0.3245 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0574   -0.0037 &   0.3208 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0369    0.0701     0.3909 f
  core/be/be_mem/dcache/n2309 (net)             1       2.9407              0.0000     0.3909 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0369    0.0000 &   0.3909 f
  data arrival time                                                                    0.3909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.4092 r
  library hold time                                                         0.0200     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.3909
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0383


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[121] (net)                          2       9.6841              0.0000     0.1000 r
  U3271/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3271/Q (AO222X1)                                               0.1015    0.0951     0.1951 r
  mem_resp_li[691] (net)                        1      27.0963              0.0000     0.1951 r
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.1951 r
  uce_1__uce/mem_resp_i[121] (net)                     27.0963              0.0000     0.1951 r
  uce_1__uce/U170/IN2 (AND2X1)                                    0.1015   -0.0123 &   0.1828 r
  uce_1__uce/U170/Q (AND2X1)                                      0.0789    0.0894     0.2722 r
  uce_1__uce/data_mem_pkt_o[65] (net)           3      19.2643              0.0000     0.2722 r
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.2722 r
  data_mem_pkt_li[587] (net)                           19.2643              0.0000     0.2722 r
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.2722 r
  core/data_mem_pkt_i[588] (net)                       19.2643              0.0000     0.2722 r
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.2722 r
  core/be/data_mem_pkt_i[65] (net)                     19.2643              0.0000     0.2722 r
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.2722 r
  core/be/be_mem/data_mem_pkt_i[65] (net)              19.2643              0.0000     0.2722 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.2722 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       19.2643              0.0000     0.2722 r
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.0789   -0.0097 &   0.2626 r
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0360    0.0815     0.3441 r
  core/be/be_mem/dcache/n2254 (net)             1       2.9363              0.0000     0.3441 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0360    0.0000 &   0.3441 r
  data arrival time                                                                    0.3441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0269     0.3823
  data required time                                                                   0.3823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3823
  data arrival time                                                                   -0.3441
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0382


  Startpoint: io_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[104] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[104] (net)                          2       9.4640              0.0000     0.1000 r
  U3253/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3253/Q (AO222X1)                                               0.1038    0.0963     0.1963 r
  mem_resp_li[674] (net)                        1      27.9268              0.0000     0.1963 r
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.1963 r
  uce_1__uce/mem_resp_i[104] (net)                     27.9268              0.0000     0.1963 r
  uce_1__uce/U151/IN2 (AND2X1)                                    0.1038   -0.0197 &   0.1766 r
  uce_1__uce/U151/Q (AND2X1)                                      0.1024    0.1015     0.2781 r
  uce_1__uce/data_mem_pkt_o[48] (net)           3      27.7043              0.0000     0.2781 r
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.2781 r
  data_mem_pkt_li[570] (net)                           27.7043              0.0000     0.2781 r
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.2781 r
  core/data_mem_pkt_i[571] (net)                       27.7043              0.0000     0.2781 r
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.2781 r
  core/be/data_mem_pkt_i[48] (net)                     27.7043              0.0000     0.2781 r
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.2781 r
  core/be/be_mem/data_mem_pkt_i[48] (net)              27.7043              0.0000     0.2781 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.2781 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       27.7043              0.0000     0.2781 r
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1024   -0.0154 &   0.2627 r
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0354    0.0858     0.3485 r
  core/be/be_mem/dcache/n2271 (net)             1       2.4916              0.0000     0.3485 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0354    0.0000 &   0.3485 r
  data arrival time                                                                    0.3485

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  clock reconvergence pessimism                                             0.0000     0.4135
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.4135 r
  library hold time                                                        -0.0268     0.3867
  data required time                                                                   0.3867
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3867
  data arrival time                                                                   -0.3485
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0382


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[82] (net)                          2       9.9916              0.0000     0.1000 f
  U3228/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3228/Q (AO222X1)                                               0.1541    0.1603 @   0.2604 f
  mem_resp_li[652] (net)                        1      43.7346              0.0000     0.2604 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2604 f
  uce_1__uce/mem_resp_i[82] (net)                      43.7346              0.0000     0.2604 f
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1541   -0.0421 @   0.2183 f
  uce_1__uce/U128/Q (AND2X1)                                      0.0744    0.1041     0.3224 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3      17.9451              0.0000     0.3224 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3224 f
  data_mem_pkt_li[548] (net)                           17.9451              0.0000     0.3224 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3224 f
  core/data_mem_pkt_i[549] (net)                       17.9451              0.0000     0.3224 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3224 f
  core/be/data_mem_pkt_i[26] (net)                     17.9451              0.0000     0.3224 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3224 f
  core/be/be_mem/data_mem_pkt_i[26] (net)              17.9451              0.0000     0.3224 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3224 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       17.9451              0.0000     0.3224 f
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0744   -0.0016 &   0.3207 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0365    0.0721     0.3928 f
  core/be/be_mem/dcache/n2293 (net)             1       2.5066              0.0000     0.3928 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0365    0.0000 &   0.3928 f
  data arrival time                                                                    0.3928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                         0.0201     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.3928
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0379


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[90] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[90] (net)                           2      13.3383              0.0000     0.1000 r
  U3238/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3238/Q (AO222X1)                                               0.1466    0.1119 @   0.2122 r
  mem_resp_li[660] (net)                        1      40.9610              0.0000     0.2122 r
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2122 r
  uce_1__uce/mem_resp_i[90] (net)                      40.9610              0.0000     0.2122 r
  uce_1__uce/U136/IN2 (AND2X1)                                    0.1469   -0.0348 @   0.1774 r
  uce_1__uce/U136/Q (AND2X1)                                      0.0681    0.0882     0.2656 r
  uce_1__uce/data_mem_pkt_o[34] (net)           3      14.7444              0.0000     0.2656 r
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.2656 r
  data_mem_pkt_li[556] (net)                           14.7444              0.0000     0.2656 r
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.2656 r
  core/data_mem_pkt_i[557] (net)                       14.7444              0.0000     0.2656 r
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.2656 r
  core/be/data_mem_pkt_i[34] (net)                     14.7444              0.0000     0.2656 r
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.2656 r
  core/be/be_mem/data_mem_pkt_i[34] (net)              14.7444              0.0000     0.2656 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.2656 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       14.7444              0.0000     0.2656 r
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0681    0.0005 &   0.2661 r
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0362    0.0796     0.3457 r
  core/be/be_mem/dcache/n2285 (net)             1       3.1825              0.0000     0.3457 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0362    0.0000 &   0.3458 r
  data arrival time                                                                    0.3458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0270     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.3458
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0366


  Startpoint: mem_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[107] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[107] (net)                         2      12.8846              0.0000     0.1000 f
  U3256/IN4 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3256/Q (AO222X1)                                               0.1483    0.1566 @   0.2567 f
  mem_resp_li[677] (net)                        1      41.4222              0.0000     0.2567 f
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2567 f
  uce_1__uce/mem_resp_i[107] (net)                     41.4222              0.0000     0.2567 f
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1483   -0.0361 @   0.2206 f
  uce_1__uce/U155/Q (AND2X1)                                      0.0730    0.1031     0.3237 f
  uce_1__uce/data_mem_pkt_o[51] (net)           3      17.7506              0.0000     0.3237 f
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3237 f
  data_mem_pkt_li[573] (net)                           17.7506              0.0000     0.3237 f
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3237 f
  core/data_mem_pkt_i[574] (net)                       17.7506              0.0000     0.3237 f
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3237 f
  core/be/data_mem_pkt_i[51] (net)                     17.7506              0.0000     0.3237 f
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3237 f
  core/be/be_mem/data_mem_pkt_i[51] (net)              17.7506              0.0000     0.3237 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3237 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       17.7506              0.0000     0.3237 f
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.0730   -0.0009 &   0.3228 f
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0372    0.0725     0.3952 f
  core/be/be_mem/dcache/n2268 (net)             1       2.7721              0.0000     0.3952 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0372    0.0000 &   0.3952 f
  data arrival time                                                                    0.3952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.4110 r
  library hold time                                                         0.0200     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.3952
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0357


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[69] (net)                           2      10.5031              0.0000     0.1000 r
  U3214/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3214/Q (AO222X1)                                               0.0983    0.0937     0.1939 r
  mem_resp_li[639] (net)                        1      25.9842              0.0000     0.1939 r
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.1939 r
  uce_1__uce/mem_resp_i[69] (net)                      25.9842              0.0000     0.1939 r
  uce_1__uce/U113/IN2 (AND2X1)                                    0.0983   -0.0093 &   0.1846 r
  uce_1__uce/U113/Q (AND2X1)                                      0.0811    0.0902     0.2748 r
  uce_1__uce/data_mem_pkt_o[13] (net)           3      20.0936              0.0000     0.2748 r
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.2748 r
  data_mem_pkt_li[535] (net)                           20.0936              0.0000     0.2748 r
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.2748 r
  core/data_mem_pkt_i[536] (net)                       20.0936              0.0000     0.2748 r
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.2748 r
  core/be/data_mem_pkt_i[13] (net)                     20.0936              0.0000     0.2748 r
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.2748 r
  core/be/be_mem/data_mem_pkt_i[13] (net)              20.0936              0.0000     0.2748 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.2748 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       20.0936              0.0000     0.2748 r
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0811   -0.0096 &   0.2652 r
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0354    0.0818     0.3469 r
  core/be/be_mem/dcache/n2306 (net)             1       2.8156              0.0000     0.3469 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0354    0.0000 &   0.3470 r
  data arrival time                                                                    0.3470

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0268     0.3825
  data required time                                                                   0.3825
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3825
  data arrival time                                                                   -0.3470
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0356


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[91] (net)                           2      10.4417              0.0000     0.1000 r
  U3239/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3239/Q (AO222X1)                                               0.1218    0.1016 @   0.2017 r
  mem_resp_li[661] (net)                        1      32.5094              0.0000     0.2017 r
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2017 r
  uce_1__uce/mem_resp_i[91] (net)                      32.5094              0.0000     0.2017 r
  uce_1__uce/U137/IN2 (AND2X1)                                    0.1220   -0.0207 @   0.1811 r
  uce_1__uce/U137/Q (AND2X1)                                      0.0852    0.0949     0.2760 r
  uce_1__uce/data_mem_pkt_o[35] (net)           3      21.2884              0.0000     0.2760 r
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2760 r
  data_mem_pkt_li[557] (net)                           21.2884              0.0000     0.2760 r
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2760 r
  core/data_mem_pkt_i[558] (net)                       21.2884              0.0000     0.2760 r
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2760 r
  core/be/data_mem_pkt_i[35] (net)                     21.2884              0.0000     0.2760 r
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2760 r
  core/be/be_mem/data_mem_pkt_i[35] (net)              21.2884              0.0000     0.2760 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2760 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       21.2884              0.0000     0.2760 r
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0852   -0.0077 &   0.2683 r
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0358    0.0825     0.3508 r
  core/be/be_mem/dcache/n2284 (net)             1       2.7356              0.0000     0.3508 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0358    0.0000 &   0.3508 r
  data arrival time                                                                    0.3508

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  clock reconvergence pessimism                                             0.0000     0.4130
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.4130 r
  library hold time                                                        -0.0269     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3508
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0353


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[92] (net)                          2      13.0201              0.0000     0.1000 f
  U3240/IN4 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3240/Q (AO222X1)                                               0.1386    0.1514 @   0.2517 f
  mem_resp_li[662] (net)                        1      38.1211              0.0000     0.2517 f
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2517 f
  uce_1__uce/mem_resp_i[92] (net)                      38.1211              0.0000     0.2517 f
  uce_1__uce/U138/IN2 (AND2X1)                                    0.1386   -0.0253 @   0.2264 f
  uce_1__uce/U138/Q (AND2X1)                                      0.0722    0.1010     0.3274 f
  uce_1__uce/data_mem_pkt_o[36] (net)           3      17.1864              0.0000     0.3274 f
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.3274 f
  data_mem_pkt_li[558] (net)                           17.1864              0.0000     0.3274 f
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.3274 f
  core/data_mem_pkt_i[559] (net)                       17.1864              0.0000     0.3274 f
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.3274 f
  core/be/data_mem_pkt_i[36] (net)                     17.1864              0.0000     0.3274 f
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.3274 f
  core/be/be_mem/data_mem_pkt_i[36] (net)              17.1864              0.0000     0.3274 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.3274 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       17.1864              0.0000     0.3274 f
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0722   -0.0047 &   0.3227 f
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0377    0.0728     0.3955 f
  core/be/be_mem/dcache/n2283 (net)             1       2.9611              0.0000     0.3955 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0377    0.0000 &   0.3955 f
  data arrival time                                                                    0.3955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0199     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3955
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0351


  Startpoint: io_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[114] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[114] (net)                          2      13.5838              0.0000     0.1000 r
  U3264/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3264/Q (AO222X1)                                               0.1403    0.1090 @   0.2091 r
  mem_resp_li[684] (net)                        1      38.7943              0.0000     0.2091 r
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2091 r
  uce_1__uce/mem_resp_i[114] (net)                     38.7943              0.0000     0.2091 r
  uce_1__uce/U162/IN2 (AND2X1)                                    0.1407   -0.0331 @   0.1760 r
  uce_1__uce/U162/Q (AND2X1)                                      0.0766    0.0922     0.2682 r
  uce_1__uce/data_mem_pkt_o[58] (net)           3      17.9208              0.0000     0.2682 r
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.2682 r
  data_mem_pkt_li[580] (net)                           17.9208              0.0000     0.2682 r
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.2682 r
  core/data_mem_pkt_i[581] (net)                       17.9208              0.0000     0.2682 r
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.2682 r
  core/be/data_mem_pkt_i[58] (net)                     17.9208              0.0000     0.2682 r
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.2682 r
  core/be/be_mem/data_mem_pkt_i[58] (net)              17.9208              0.0000     0.2682 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.2682 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       17.9208              0.0000     0.2682 r
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.0766   -0.0007 &   0.2675 r
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0348    0.0802     0.3477 r
  core/be/be_mem/dcache/n2261 (net)             1       2.5373              0.0000     0.3477 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0348    0.0000 &   0.3477 r
  data arrival time                                                                    0.3477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0266     0.3827
  data required time                                                                   0.3827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3827
  data arrival time                                                                   -0.3477
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0350


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[87] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[87] (net)                           2       9.8251              0.0000     0.1000 r
  U3235/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3235/Q (AO222X1)                                               0.1258    0.1036 @   0.2036 r
  mem_resp_li[657] (net)                        1      33.9686              0.0000     0.2036 r
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2036 r
  uce_1__uce/mem_resp_i[87] (net)                      33.9686              0.0000     0.2036 r
  uce_1__uce/U133/IN2 (AND2X1)                                    0.1261   -0.0244 @   0.1792 r
  uce_1__uce/U133/Q (AND2X1)                                      0.0824    0.0939     0.2731 r
  uce_1__uce/data_mem_pkt_o[31] (net)           3      20.2034              0.0000     0.2731 r
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.2731 r
  data_mem_pkt_li[553] (net)                           20.2034              0.0000     0.2731 r
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.2731 r
  core/data_mem_pkt_i[554] (net)                       20.2034              0.0000     0.2731 r
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.2731 r
  core/be/data_mem_pkt_i[31] (net)                     20.2034              0.0000     0.2731 r
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.2731 r
  core/be/be_mem/data_mem_pkt_i[31] (net)              20.2034              0.0000     0.2731 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.2731 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       20.2034              0.0000     0.2731 r
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0824   -0.0076 &   0.2655 r
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0375    0.0832     0.3487 r
  core/be/be_mem/dcache/n2288 (net)             1       3.3652              0.0000     0.3487 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0375    0.0000 &   0.3487 r
  data arrival time                                                                    0.3487

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                        -0.0273     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.3487
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0348


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[63] (net)                           2      10.1990              0.0000     0.1000 r
  U3207/IN5 (AO222X1)                                             0.0005   -0.0001 @   0.0999 r
  U3207/Q (AO222X1)                                               0.1002    0.0946     0.1945 r
  mem_resp_li[633] (net)                        1      26.6655              0.0000     0.1945 r
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.1945 r
  uce_1__uce/mem_resp_i[63] (net)                      26.6655              0.0000     0.1945 r
  uce_1__uce/U107/IN2 (AND2X1)                                    0.1002   -0.0175 &   0.1770 r
  uce_1__uce/U107/Q (AND2X1)                                      0.0762    0.0879     0.2649 r
  uce_1__uce/data_mem_pkt_o[7] (net)            3      18.2964              0.0000     0.2649 r
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2649 r
  data_mem_pkt_li[529] (net)                           18.2964              0.0000     0.2649 r
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2649 r
  core/data_mem_pkt_i[530] (net)                       18.2964              0.0000     0.2649 r
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2649 r
  core/be/data_mem_pkt_i[7] (net)                      18.2964              0.0000     0.2649 r
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2649 r
  core/be/be_mem/data_mem_pkt_i[7] (net)               18.2964              0.0000     0.2649 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2649 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        18.2964              0.0000     0.2649 r
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0762    0.0005 &   0.2654 r
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0361    0.0811     0.3466 r
  core/be/be_mem/dcache/n2312 (net)             1       3.0348              0.0000     0.3466 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0361    0.0000 &   0.3466 r
  data arrival time                                                                    0.3466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4084 r
  library hold time                                                        -0.0269     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.3466
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0348


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[80] (net)                           2       9.4661              0.0000     0.1000 r
  U3226/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 r
  U3226/Q (AO222X1)                                               0.0953    0.0920     0.1922 r
  mem_resp_li[650] (net)                        1      24.8686              0.0000     0.1922 r
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.1922 r
  uce_1__uce/mem_resp_i[80] (net)                      24.8686              0.0000     0.1922 r
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0953   -0.0157 &   0.1764 r
  uce_1__uce/U125/Q (AND2X1)                                      0.0908    0.0948     0.2713 r
  uce_1__uce/data_mem_pkt_o[24] (net)           3      23.6347              0.0000     0.2713 r
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.2713 r
  data_mem_pkt_li[546] (net)                           23.6347              0.0000     0.2713 r
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.2713 r
  core/data_mem_pkt_i[547] (net)                       23.6347              0.0000     0.2713 r
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.2713 r
  core/be/data_mem_pkt_i[24] (net)                     23.6347              0.0000     0.2713 r
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.2713 r
  core/be/be_mem/data_mem_pkt_i[24] (net)              23.6347              0.0000     0.2713 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.2713 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       23.6347              0.0000     0.2713 r
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0908   -0.0062 &   0.2651 r
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0354    0.0834     0.3485 r
  core/be/be_mem/dcache/n2295 (net)             1       2.5716              0.0000     0.3485 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0354    0.0000 &   0.3486 r
  data arrival time                                                                    0.3486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  clock reconvergence pessimism                                             0.0000     0.4099
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.4099 r
  library hold time                                                        -0.0268     0.3831
  data required time                                                                   0.3831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3831
  data arrival time                                                                   -0.3486
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0346


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[81] (net)                          2      13.0514              0.0000     0.1000 f
  U3227/IN4 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3227/Q (AO222X1)                                               0.1378    0.1511 @   0.2513 f
  mem_resp_li[651] (net)                        1      37.9158              0.0000     0.2513 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2513 f
  uce_1__uce/mem_resp_i[81] (net)                      37.9158              0.0000     0.2513 f
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1378   -0.0246 @   0.2267 f
  uce_1__uce/U126/Q (AND2X1)                                      0.0729    0.1013     0.3280 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3      17.4457              0.0000     0.3280 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3280 f
  data_mem_pkt_li[547] (net)                           17.4457              0.0000     0.3280 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3280 f
  core/data_mem_pkt_i[548] (net)                       17.4457              0.0000     0.3280 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3280 f
  core/be/data_mem_pkt_i[25] (net)                     17.4457              0.0000     0.3280 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3280 f
  core/be/be_mem/data_mem_pkt_i[25] (net)              17.4457              0.0000     0.3280 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3280 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       17.4457              0.0000     0.3280 f
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0729   -0.0081 &   0.3199 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0395    0.0744     0.3942 f
  core/be/be_mem/dcache/n2294 (net)             1       3.5947              0.0000     0.3942 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0395    0.0000 &   0.3943 f
  data arrival time                                                                    0.3943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.4090 r
  library hold time                                                         0.0195     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.3943
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0342


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[82] (net)                           2       9.7501              0.0000     0.1000 r
  U3228/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3228/Q (AO222X1)                                               0.1556    0.1149 @   0.2150 r
  mem_resp_li[652] (net)                        1      43.7394              0.0000     0.2150 r
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2150 r
  uce_1__uce/mem_resp_i[82] (net)                      43.7394              0.0000     0.2150 r
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1561   -0.0397 @   0.1753 r
  uce_1__uce/U128/Q (AND2X1)                                      0.0798    0.0950     0.2704 r
  uce_1__uce/data_mem_pkt_o[26] (net)           3      18.8466              0.0000     0.2704 r
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.2704 r
  data_mem_pkt_li[548] (net)                           18.8466              0.0000     0.2704 r
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.2704 r
  core/data_mem_pkt_i[549] (net)                       18.8466              0.0000     0.2704 r
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.2704 r
  core/be/data_mem_pkt_i[26] (net)                     18.8466              0.0000     0.2704 r
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.2704 r
  core/be/be_mem/data_mem_pkt_i[26] (net)              18.8466              0.0000     0.2704 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.2704 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       18.8466              0.0000     0.2704 r
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0798   -0.0018 &   0.2686 r
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0353    0.0812     0.3498 r
  core/be/be_mem/dcache/n2293 (net)             1       2.6791              0.0000     0.3498 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0353    0.0000 &   0.3498 r
  data arrival time                                                                    0.3498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                        -0.0267     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.3498
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0340


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[99] (net)                          2      12.7418              0.0000     0.1000 f
  U3248/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3248/Q (AO222X1)                                               0.1514    0.1588 @   0.2589 f
  mem_resp_li[669] (net)                        1      42.7893              0.0000     0.2589 f
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2589 f
  uce_1__uce/mem_resp_i[99] (net)                      42.7893              0.0000     0.2589 f
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1514   -0.0376 @   0.2213 f
  uce_1__uce/U146/Q (AND2X1)                                      0.0933    0.1151     0.3364 f
  uce_1__uce/data_mem_pkt_o[43] (net)           3      24.8075              0.0000     0.3364 f
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3364 f
  data_mem_pkt_li[565] (net)                           24.8075              0.0000     0.3364 f
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3364 f
  core/data_mem_pkt_i[566] (net)                       24.8075              0.0000     0.3364 f
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3364 f
  core/be/data_mem_pkt_i[43] (net)                     24.8075              0.0000     0.3364 f
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3364 f
  core/be/be_mem/data_mem_pkt_i[43] (net)              24.8075              0.0000     0.3364 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3364 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       24.8075              0.0000     0.3364 f
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.0933   -0.0118 &   0.3245 f
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0373    0.0756     0.4001 f
  core/be/be_mem/dcache/n2276 (net)             1       2.7731              0.0000     0.4001 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0373   -0.0007 &   0.3994 f
  data arrival time                                                                    0.3994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                         0.0200     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.3994
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0340


  Startpoint: io_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[102] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[102] (net)                          2       9.4282              0.0000     0.1000 r
  U3251/IN6 (AO222X1)                                             0.0005   -0.0001 @   0.0999 r
  U3251/Q (AO222X1)                                               0.1010    0.0974     0.1974 r
  mem_resp_li[672] (net)                        1      26.7965              0.0000     0.1974 r
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.1974 r
  uce_1__uce/mem_resp_i[102] (net)                     26.7965              0.0000     0.1974 r
  uce_1__uce/U149/IN2 (AND2X1)                                    0.1010   -0.0202 &   0.1772 r
  uce_1__uce/U149/Q (AND2X1)                                      0.0934    0.0968     0.2740 r
  uce_1__uce/data_mem_pkt_o[46] (net)           3      24.5223              0.0000     0.2740 r
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.2740 r
  data_mem_pkt_li[568] (net)                           24.5223              0.0000     0.2740 r
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.2740 r
  core/data_mem_pkt_i[569] (net)                       24.5223              0.0000     0.2740 r
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.2740 r
  core/be/data_mem_pkt_i[46] (net)                     24.5223              0.0000     0.2740 r
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.2740 r
  core/be/be_mem/data_mem_pkt_i[46] (net)              24.5223              0.0000     0.2740 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.2740 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       24.5223              0.0000     0.2740 r
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.0934   -0.0075 &   0.2664 r
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0354    0.0837     0.3502 r
  core/be/be_mem/dcache/n2273 (net)             1       2.4387              0.0000     0.3502 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0354    0.0000 &   0.3502 r
  data arrival time                                                                    0.3502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                        -0.0267     0.3840
  data required time                                                                   0.3840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3840
  data arrival time                                                                   -0.3502
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0338


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[66] (net)                           2      14.0216              0.0000     0.1000 r
  U3210/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3210/Q (AO222X1)                                               0.1460    0.1111 @   0.2113 r
  mem_resp_li[636] (net)                        1      40.5915              0.0000     0.2113 r
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2113 r
  uce_1__uce/mem_resp_i[66] (net)                      40.5915              0.0000     0.2113 r
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1465   -0.0228 @   0.1885 r
  uce_1__uce/U110/Q (AND2X1)                                      0.0637    0.0856     0.2741 r
  uce_1__uce/data_mem_pkt_o[10] (net)           3      13.1377              0.0000     0.2741 r
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2741 r
  data_mem_pkt_li[532] (net)                           13.1377              0.0000     0.2741 r
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2741 r
  core/data_mem_pkt_i[533] (net)                       13.1377              0.0000     0.2741 r
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2741 r
  core/be/data_mem_pkt_i[10] (net)                     13.1377              0.0000     0.2741 r
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2741 r
  core/be/be_mem/data_mem_pkt_i[10] (net)              13.1377              0.0000     0.2741 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2741 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       13.1377              0.0000     0.2741 r
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0637   -0.0036 &   0.2706 r
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0358    0.0785     0.3491 r
  core/be/be_mem/dcache/n2309 (net)             1       3.1131              0.0000     0.3491 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0358    0.0000 &   0.3491 r
  data arrival time                                                                    0.3491

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.4092 r
  library hold time                                                        -0.0269     0.3823
  data required time                                                                   0.3823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3823
  data arrival time                                                                   -0.3491
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0332


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[89] (net)                          2      16.0827              0.0000     0.1000 f
  U3237/IN4 (AO222X1)                                             0.0012    0.0001 @   0.1001 f
  U3237/Q (AO222X1)                                               0.1536    0.1599 @   0.2600 f
  mem_resp_li[659] (net)                        1      43.3956              0.0000     0.2600 f
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2600 f
  uce_1__uce/mem_resp_i[89] (net)                      43.3956              0.0000     0.2600 f
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1536   -0.0426 @   0.2174 f
  uce_1__uce/U135/Q (AND2X1)                                      0.0759    0.1053     0.3228 f
  uce_1__uce/data_mem_pkt_o[33] (net)           3      18.7488              0.0000     0.3228 f
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.3228 f
  data_mem_pkt_li[555] (net)                           18.7488              0.0000     0.3228 f
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.3228 f
  core/data_mem_pkt_i[556] (net)                       18.7488              0.0000     0.3228 f
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.3228 f
  core/be/data_mem_pkt_i[33] (net)                     18.7488              0.0000     0.3228 f
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.3228 f
  core/be/be_mem/data_mem_pkt_i[33] (net)              18.7488              0.0000     0.3228 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.3228 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       18.7488              0.0000     0.3228 f
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0759   -0.0026 &   0.3202 f
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0427    0.0776     0.3978 f
  core/be/be_mem/dcache/n2286 (net)             1       4.7845              0.0000     0.3978 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0427   -0.0018 &   0.3960 f
  data arrival time                                                                    0.3960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.4104 r
  library hold time                                                         0.0188     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.3960
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0331


  Startpoint: io_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[94] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[94] (net)                           2      10.2713              0.0000     0.1000 r
  U3242/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3242/Q (AO222X1)                                               0.1093    0.0989     0.1991 r
  mem_resp_li[664] (net)                        1      29.8633              0.0000     0.1991 r
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.1991 r
  uce_1__uce/mem_resp_i[94] (net)                      29.8633              0.0000     0.1991 r
  uce_1__uce/U141/IN2 (AND2X1)                                    0.1093   -0.0098 &   0.1893 r
  uce_1__uce/U141/Q (AND2X1)                                      0.0840    0.0929     0.2822 r
  uce_1__uce/data_mem_pkt_o[38] (net)           3      21.0030              0.0000     0.2822 r
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.2822 r
  data_mem_pkt_li[560] (net)                           21.0030              0.0000     0.2822 r
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.2822 r
  core/data_mem_pkt_i[561] (net)                       21.0030              0.0000     0.2822 r
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.2822 r
  core/be/data_mem_pkt_i[38] (net)                     21.0030              0.0000     0.2822 r
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.2822 r
  core/be/be_mem/data_mem_pkt_i[38] (net)              21.0030              0.0000     0.2822 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.2822 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       21.0030              0.0000     0.2822 r
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0840   -0.0143 &   0.2679 r
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0368    0.0830     0.3509 r
  core/be/be_mem/dcache/n2281 (net)             1       3.0958              0.0000     0.3509 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0368    0.0000 &   0.3509 r
  data arrival time                                                                    0.3509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                        -0.0271     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.3509
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0329


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[67] (net)                          2      11.9872              0.0000     0.1000 f
  U3211/IN4 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3211/Q (AO222X1)                                               0.1154    0.1385 @   0.2388 f
  mem_resp_li[637] (net)                        1      30.1000              0.0000     0.2388 f
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2388 f
  uce_1__uce/mem_resp_i[67] (net)                      30.1000              0.0000     0.2388 f
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1155   -0.0129 @   0.2259 f
  uce_1__uce/U111/Q (AND2X1)                                      0.0748    0.0990     0.3249 f
  uce_1__uce/data_mem_pkt_o[11] (net)           3      18.1341              0.0000     0.3249 f
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.3249 f
  data_mem_pkt_li[533] (net)                           18.1341              0.0000     0.3249 f
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.3249 f
  core/data_mem_pkt_i[534] (net)                       18.1341              0.0000     0.3249 f
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.3249 f
  core/be/data_mem_pkt_i[11] (net)                     18.1341              0.0000     0.3249 f
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.3249 f
  core/be/be_mem/data_mem_pkt_i[11] (net)              18.1341              0.0000     0.3249 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.3249 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       18.1341              0.0000     0.3249 f
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0748    0.0008 &   0.3257 f
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0364    0.0722     0.3979 f
  core/be/be_mem/dcache/n2308 (net)             1       2.5390              0.0000     0.3979 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0364    0.0000 &   0.3979 f
  data arrival time                                                                    0.3979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.4102 r
  library hold time                                                         0.0202     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.3979
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0325


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[64] (net)                          2      11.7634              0.0000     0.1000 f
  U3208/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3208/Q (AO222X1)                                               0.1502    0.1577 @   0.2578 f
  mem_resp_li[634] (net)                        1      42.0749              0.0000     0.2578 f
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2578 f
  uce_1__uce/mem_resp_i[64] (net)                      42.0749              0.0000     0.2578 f
  uce_1__uce/U108/IN2 (AND2X1)                                    0.1502   -0.0296 @   0.2282 f
  uce_1__uce/U108/Q (AND2X1)                                      0.0655    0.0989     0.3272 f
  uce_1__uce/data_mem_pkt_o[8] (net)            3      15.1270              0.0000     0.3272 f
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.3272 f
  data_mem_pkt_li[530] (net)                           15.1270              0.0000     0.3272 f
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.3272 f
  core/data_mem_pkt_i[531] (net)                       15.1270              0.0000     0.3272 f
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.3272 f
  core/be/data_mem_pkt_i[8] (net)                      15.1270              0.0000     0.3272 f
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.3272 f
  core/be/be_mem/data_mem_pkt_i[8] (net)               15.1270              0.0000     0.3272 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.3272 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        15.1270              0.0000     0.3272 f
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0655   -0.0014 &   0.3257 f
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0371    0.0717     0.3974 f
  core/be/be_mem/dcache/n2311 (net)             1       2.9262              0.0000     0.3974 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0371   -0.0006 &   0.3968 f
  data arrival time                                                                    0.3968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4083 r
  library hold time                                                         0.0200     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3968
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0315


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[73] (net)                           2       8.2109              0.0000     0.1000 r
  U3219/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3219/Q (AO222X1)                                               0.1126    0.0978 @   0.1978 r
  mem_resp_li[643] (net)                        1      29.5735              0.0000     0.1978 r
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.1978 r
  uce_1__uce/mem_resp_i[73] (net)                      29.5735              0.0000     0.1978 r
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1127   -0.0137 @   0.1841 r
  uce_1__uce/U118/Q (AND2X1)                                      0.0818    0.0921     0.2762 r
  uce_1__uce/data_mem_pkt_o[17] (net)           3      20.1782              0.0000     0.2762 r
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2762 r
  data_mem_pkt_li[539] (net)                           20.1782              0.0000     0.2762 r
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2762 r
  core/data_mem_pkt_i[540] (net)                       20.1782              0.0000     0.2762 r
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2762 r
  core/be/data_mem_pkt_i[17] (net)                     20.1782              0.0000     0.2762 r
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2762 r
  core/be/be_mem/data_mem_pkt_i[17] (net)              20.1782              0.0000     0.2762 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2762 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       20.1782              0.0000     0.2762 r
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0818   -0.0067 &   0.2695 r
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0356    0.0818     0.3513 r
  core/be/be_mem/dcache/n2302 (net)             1       2.7459              0.0000     0.3513 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0356    0.0000 &   0.3513 r
  data arrival time                                                                    0.3513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.4092 r
  library hold time                                                        -0.0268     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.3513
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0310


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[100] (net)                         2      12.1063              0.0000     0.1000 f
  U3249/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3249/Q (AO222X1)                                               0.1403    0.1530 @   0.2531 f
  mem_resp_li[670] (net)                        1      39.1020              0.0000     0.2531 f
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2531 f
  uce_1__uce/mem_resp_i[100] (net)                     39.1020              0.0000     0.2531 f
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1403   -0.0263 @   0.2268 f
  uce_1__uce/U147/Q (AND2X1)                                      0.0889    0.1109     0.3376 f
  uce_1__uce/data_mem_pkt_o[44] (net)           3      23.0574              0.0000     0.3376 f
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3376 f
  data_mem_pkt_li[566] (net)                           23.0574              0.0000     0.3376 f
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3376 f
  core/data_mem_pkt_i[567] (net)                       23.0574              0.0000     0.3376 f
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3376 f
  core/be/data_mem_pkt_i[44] (net)                     23.0574              0.0000     0.3376 f
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3376 f
  core/be/be_mem/data_mem_pkt_i[44] (net)              23.0574              0.0000     0.3376 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3376 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       23.0574              0.0000     0.3376 f
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.0889   -0.0134 &   0.3243 f
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0397    0.0762     0.4005 f
  core/be/be_mem/dcache/n2275 (net)             1       3.3146              0.0000     0.4005 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0397    0.0000 &   0.4005 f
  data arrival time                                                                    0.4005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.4112 r
  library hold time                                                         0.0194     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.4005
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0301


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[71] (net)                          2      15.2163              0.0000     0.1000 f
  U3216/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3216/Q (AO222X1)                                               0.1496    0.1580 @   0.2582 f
  mem_resp_li[641] (net)                        1      42.2391              0.0000     0.2582 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2582 f
  uce_1__uce/mem_resp_i[71] (net)                      42.2391              0.0000     0.2582 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1496   -0.0318 @   0.2264 f
  uce_1__uce/U116/Q (AND2X1)                                      0.0671    0.0998     0.3262 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      15.6941              0.0000     0.3262 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.3262 f
  data_mem_pkt_li[537] (net)                           15.6941              0.0000     0.3262 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.3262 f
  core/data_mem_pkt_i[538] (net)                       15.6941              0.0000     0.3262 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.3262 f
  core/be/data_mem_pkt_i[15] (net)                     15.6941              0.0000     0.3262 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.3262 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              15.6941              0.0000     0.3262 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.3262 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       15.6941              0.0000     0.3262 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0671   -0.0012 &   0.3250 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0416    0.0754     0.4004 f
  core/be/be_mem/dcache/n2304 (net)             1       4.4317              0.0000     0.4004 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0416   -0.0023 &   0.3981 f
  data arrival time                                                                    0.3981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                         0.0190     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3981
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0301


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[118] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[118] (net)                         2      13.6704              0.0000     0.1000 f
  U3268/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3268/Q (AO222X1)                                               0.1426    0.1542 @   0.2544 f
  mem_resp_li[688] (net)                        1      39.8415              0.0000     0.2544 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2544 f
  uce_1__uce/mem_resp_i[118] (net)                     39.8415              0.0000     0.2544 f
  uce_1__uce/U167/IN2 (AND2X1)                                    0.1426   -0.0230 @   0.2315 f
  uce_1__uce/U167/Q (AND2X1)                                      0.0661    0.0979     0.3294 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3      15.0526              0.0000     0.3294 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3294 f
  data_mem_pkt_li[584] (net)                           15.0526              0.0000     0.3294 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3294 f
  core/data_mem_pkt_i[585] (net)                       15.0526              0.0000     0.3294 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3294 f
  core/be/data_mem_pkt_i[62] (net)                     15.0526              0.0000     0.3294 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3294 f
  core/be/be_mem/data_mem_pkt_i[62] (net)              15.0526              0.0000     0.3294 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3294 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       15.0526              0.0000     0.3294 f
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.0661   -0.0017 &   0.3277 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0369    0.0716     0.3992 f
  core/be/be_mem/dcache/n2257 (net)             1       2.8406              0.0000     0.3992 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0369    0.0000 &   0.3993 f
  data arrival time                                                                    0.3993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                         0.0200     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3993
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0300


  Startpoint: io_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[99] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[99] (net)                           2      12.7592              0.0000     0.1000 r
  U3248/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3248/Q (AO222X1)                                               0.1528    0.1138 @   0.2139 r
  mem_resp_li[669] (net)                        1      42.7941              0.0000     0.2139 r
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2139 r
  uce_1__uce/mem_resp_i[99] (net)                      42.7941              0.0000     0.2139 r
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1533   -0.0357 @   0.1782 r
  uce_1__uce/U146/Q (AND2X1)                                      0.0983    0.1045     0.2828 r
  uce_1__uce/data_mem_pkt_o[43] (net)           3      25.7089              0.0000     0.2828 r
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.2828 r
  data_mem_pkt_li[565] (net)                           25.7089              0.0000     0.2828 r
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.2828 r
  core/data_mem_pkt_i[566] (net)                       25.7089              0.0000     0.2828 r
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.2828 r
  core/be/data_mem_pkt_i[43] (net)                     25.7089              0.0000     0.2828 r
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.2828 r
  core/be/be_mem/data_mem_pkt_i[43] (net)              25.7089              0.0000     0.2828 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.2828 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       25.7089              0.0000     0.2828 r
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.0983   -0.0112 &   0.2716 r
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0367    0.0858     0.3574 r
  core/be/be_mem/dcache/n2276 (net)             1       2.9455              0.0000     0.3574 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0367   -0.0007 &   0.3568 r
  data arrival time                                                                    0.3568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                        -0.0271     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.3568
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0296


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[78] (net)                          2      13.0468              0.0000     0.1000 f
  U3224/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3224/Q (AO222X1)                                               0.1420    0.1537 @   0.2539 f
  mem_resp_li[648] (net)                        1      39.5493              0.0000     0.2539 f
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2539 f
  uce_1__uce/mem_resp_i[78] (net)                      39.5493              0.0000     0.2539 f
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1420   -0.0208 @   0.2331 f
  uce_1__uce/U123/Q (AND2X1)                                      0.0670    0.0988     0.3320 f
  uce_1__uce/data_mem_pkt_o[22] (net)           3      15.6523              0.0000     0.3320 f
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.3320 f
  data_mem_pkt_li[544] (net)                           15.6523              0.0000     0.3320 f
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.3320 f
  core/data_mem_pkt_i[545] (net)                       15.6523              0.0000     0.3320 f
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.3320 f
  core/be/data_mem_pkt_i[22] (net)                     15.6523              0.0000     0.3320 f
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.3320 f
  core/be/be_mem/data_mem_pkt_i[22] (net)              15.6523              0.0000     0.3320 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.3320 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       15.6523              0.0000     0.3320 f
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0670   -0.0027 &   0.3293 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0372    0.0719     0.4012 f
  core/be/be_mem/dcache/n2297 (net)             1       2.9239              0.0000     0.4012 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0372    0.0000 &   0.4012 f
  data arrival time                                                                    0.4012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.4105 r
  library hold time                                                         0.0200     0.4305
  data required time                                                                   0.4305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4305
  data arrival time                                                                   -0.4012
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0293


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[84] (net)                          2      11.7481              0.0000     0.1000 f
  U3230/IN4 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3230/Q (AO222X1)                                               0.0988    0.1317     0.2319 f
  mem_resp_li[654] (net)                        1      25.5992              0.0000     0.2319 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2319 f
  uce_1__uce/mem_resp_i[84] (net)                      25.5992              0.0000     0.2319 f
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0988   -0.0123 &   0.2196 f
  uce_1__uce/U130/Q (AND2X1)                                      0.0823    0.1007     0.3202 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3      20.9807              0.0000     0.3202 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.3202 f
  data_mem_pkt_li[550] (net)                           20.9807              0.0000     0.3202 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.3202 f
  core/data_mem_pkt_i[551] (net)                       20.9807              0.0000     0.3202 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.3202 f
  core/be/data_mem_pkt_i[28] (net)                     20.9807              0.0000     0.3202 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.3202 f
  core/be/be_mem/data_mem_pkt_i[28] (net)              20.9807              0.0000     0.3202 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.3202 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       20.9807              0.0000     0.3202 f
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0823    0.0012 &   0.3214 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0419    0.0773     0.3987 f
  core/be/be_mem/dcache/n2291 (net)             1       4.2181              0.0000     0.3987 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0419    0.0001 &   0.3988 f
  data arrival time                                                                    0.3988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                         0.0190     0.4280
  data required time                                                                   0.4280
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4280
  data arrival time                                                                   -0.3988
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0293


  Startpoint: mem_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[62] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[62] (net)                          2      20.5446              0.0000     0.1000 r
  U3206/IN4 (AO222X1)                                             0.0022    0.0004 @   0.1004 r
  U3206/Q (AO222X1)                                               0.0545    0.1042     0.2046 r
  mem_resp_li[632] (net)                        1       9.8228              0.0000     0.2046 r
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2046 r
  uce_1__uce/mem_resp_i[62] (net)                       9.8228              0.0000     0.2046 r
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0545   -0.0071 &   0.1975 r
  uce_1__uce/U106/Q (AND2X1)                                      0.0816    0.0856     0.2831 r
  uce_1__uce/data_mem_pkt_o[6] (net)            3      20.7737              0.0000     0.2831 r
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2831 r
  data_mem_pkt_li[528] (net)                           20.7737              0.0000     0.2831 r
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2831 r
  core/data_mem_pkt_i[529] (net)                       20.7737              0.0000     0.2831 r
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2831 r
  core/be/data_mem_pkt_i[6] (net)                      20.7737              0.0000     0.2831 r
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2831 r
  core/be/be_mem/data_mem_pkt_i[6] (net)               20.7737              0.0000     0.2831 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2831 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        20.7737              0.0000     0.2831 r
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0816   -0.0112 &   0.2719 r
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0355    0.0819     0.3538 r
  core/be/be_mem/dcache/n2313 (net)             1       2.8296              0.0000     0.3538 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0355    0.0000 &   0.3538 r
  data arrival time                                                                    0.3538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.4093 r
  library hold time                                                        -0.0268     0.3825
  data required time                                                                   0.3825
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3825
  data arrival time                                                                   -0.3538
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0286


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[95] (net)                          2       9.8482              0.0000     0.1000 f
  U3243/IN4 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3243/Q (AO222X1)                                               0.1487    0.1573 @   0.2572 f
  mem_resp_li[665] (net)                        1      41.8581              0.0000     0.2572 f
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2572 f
  uce_1__uce/mem_resp_i[95] (net)                      41.8581              0.0000     0.2572 f
  uce_1__uce/U142/IN2 (AND2X1)                                    0.1487   -0.0330 @   0.2241 f
  uce_1__uce/U142/Q (AND2X1)                                      0.1011    0.1187     0.3429 f
  uce_1__uce/data_mem_pkt_o[39] (net)           3      27.2658              0.0000     0.3429 f
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.3429 f
  data_mem_pkt_li[561] (net)                           27.2658              0.0000     0.3429 f
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.3429 f
  core/data_mem_pkt_i[562] (net)                       27.2658              0.0000     0.3429 f
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.3429 f
  core/be/data_mem_pkt_i[39] (net)                     27.2658              0.0000     0.3429 f
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.3429 f
  core/be/be_mem/data_mem_pkt_i[39] (net)              27.2658              0.0000     0.3429 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.3429 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       27.2658              0.0000     0.3429 f
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.1011   -0.0154 &   0.3274 f
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0376    0.0771     0.4045 f
  core/be/be_mem/dcache/n2280 (net)             1       2.8939              0.0000     0.4045 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0376    0.0000 &   0.4046 f
  data arrival time                                                                    0.4046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                         0.0199     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.4046
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0286


  Startpoint: io_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[107] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[107] (net)                          2      12.3769              0.0000     0.1000 r
  U3256/IN6 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3256/Q (AO222X1)                                               0.1490    0.1146 @   0.2147 r
  mem_resp_li[677] (net)                        1      41.4270              0.0000     0.2147 r
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2147 r
  uce_1__uce/mem_resp_i[107] (net)                     41.4270              0.0000     0.2147 r
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1494   -0.0339 @   0.1808 r
  uce_1__uce/U155/Q (AND2X1)                                      0.0790    0.0941     0.2749 r
  uce_1__uce/data_mem_pkt_o[51] (net)           3      18.6521              0.0000     0.2749 r
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.2749 r
  data_mem_pkt_li[573] (net)                           18.6521              0.0000     0.2749 r
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.2749 r
  core/data_mem_pkt_i[574] (net)                       18.6521              0.0000     0.2749 r
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.2749 r
  core/be/data_mem_pkt_i[51] (net)                     18.6521              0.0000     0.2749 r
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.2749 r
  core/be/be_mem/data_mem_pkt_i[51] (net)              18.6521              0.0000     0.2749 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.2749 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       18.6521              0.0000     0.2749 r
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.0790   -0.0010 &   0.2739 r
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0361    0.0816     0.3555 r
  core/be/be_mem/dcache/n2268 (net)             1       2.9445              0.0000     0.3555 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0361    0.0000 &   0.3555 r
  data arrival time                                                                    0.3555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.4110 r
  library hold time                                                        -0.0269     0.3841
  data required time                                                                   0.3841
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3841
  data arrival time                                                                   -0.3555
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0285


  Startpoint: io_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[106] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[106] (net)                          2       9.8039              0.0000     0.1000 r
  U3255/IN6 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3255/Q (AO222X1)                                               0.1071    0.1003     0.2004 r
  mem_resp_li[676] (net)                        1      28.9486              0.0000     0.2004 r
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2004 r
  uce_1__uce/mem_resp_i[106] (net)                     28.9486              0.0000     0.2004 r
  uce_1__uce/U154/IN2 (AND2X1)                                    0.1071   -0.0204 &   0.1800 r
  uce_1__uce/U154/Q (AND2X1)                                      0.0959    0.0987     0.2787 r
  uce_1__uce/data_mem_pkt_o[50] (net)           3      25.3466              0.0000     0.2787 r
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.2787 r
  data_mem_pkt_li[572] (net)                           25.3466              0.0000     0.2787 r
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.2787 r
  core/data_mem_pkt_i[573] (net)                       25.3466              0.0000     0.2787 r
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.2787 r
  core/be/data_mem_pkt_i[50] (net)                     25.3466              0.0000     0.2787 r
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.2787 r
  core/be/be_mem/data_mem_pkt_i[50] (net)              25.3466              0.0000     0.2787 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.2787 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       25.3466              0.0000     0.2787 r
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.0959   -0.0062 &   0.2725 r
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0370    0.0855     0.3580 r
  core/be/be_mem/dcache/n2269 (net)             1       3.0345              0.0000     0.3580 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0370    0.0000 &   0.3580 r
  data arrival time                                                                    0.3580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                        -0.0272     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.3580
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0282


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[59] (net)                          2      14.6059              0.0000     0.1000 f
  U3203/IN4 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3203/Q (AO222X1)                                               0.1261    0.1450 @   0.2452 f
  mem_resp_li[629] (net)                        1      34.2087              0.0000     0.2452 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2452 f
  uce_1__uce/mem_resp_i[59] (net)                      34.2087              0.0000     0.2452 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1261   -0.0176 @   0.2276 f
  uce_1__uce/U103/Q (AND2X1)                                      0.0881    0.1086     0.3361 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      22.7681              0.0000     0.3361 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3361 f
  data_mem_pkt_li[525] (net)                           22.7681              0.0000     0.3361 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3361 f
  core/data_mem_pkt_i[526] (net)                       22.7681              0.0000     0.3361 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3361 f
  core/be/data_mem_pkt_i[3] (net)                      22.7681              0.0000     0.3361 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3361 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               22.7681              0.0000     0.3361 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3361 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        22.7681              0.0000     0.3361 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0881   -0.0107 &   0.3254 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0373    0.0748     0.4002 f
  core/be/be_mem/dcache/n2316 (net)             1       2.7539              0.0000     0.4002 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0373    0.0000 &   0.4002 f
  data arrival time                                                                    0.4002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4084 r
  library hold time                                                         0.0200     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.4002
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0281


  Startpoint: io_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[115] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[115] (net)                          2      13.7747              0.0000     0.1000 f
  U3265/IN5 (AO222X1)                                             0.0011    0.0004 @   0.1004 f
  U3265/Q (AO222X1)                                               0.1395    0.1201 @   0.2204 f
  mem_resp_li[685] (net)                        1      38.7478              0.0000     0.2204 f
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2204 f
  uce_1__uce/mem_resp_i[115] (net)                     38.7478              0.0000     0.2204 f
  uce_1__uce/U163/IN2 (AND2X1)                                    0.1395   -0.0293 @   0.1912 f
  uce_1__uce/U163/Q (AND2X1)                                      0.1199    0.1280 @   0.3192 f
  uce_1__uce/data_mem_pkt_o[59] (net)           3      33.9124              0.0000     0.3192 f
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3192 f
  data_mem_pkt_li[581] (net)                           33.9124              0.0000     0.3192 f
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3192 f
  core/data_mem_pkt_i[582] (net)                       33.9124              0.0000     0.3192 f
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3192 f
  core/be/data_mem_pkt_i[59] (net)                     33.9124              0.0000     0.3192 f
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3192 f
  core/be/be_mem/data_mem_pkt_i[59] (net)              33.9124              0.0000     0.3192 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3192 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       33.9124              0.0000     0.3192 f
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.1199   -0.0374 @   0.2818 f
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0378    0.0802     0.3620 f
  core/be/be_mem/dcache/n2260 (net)             1       2.9787              0.0000     0.3620 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0378    0.0000 &   0.3620 f
  data arrival time                                                                    0.3620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3745     0.3745
  clock reconvergence pessimism                                             0.0000     0.3745
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3745 r
  library hold time                                                         0.0150     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.3620
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0274


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[108] (net)                         2      12.6279              0.0000     0.1000 f
  U3258/IN4 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3258/Q (AO222X1)                                               0.1247    0.1445 @   0.2446 f
  mem_resp_li[678] (net)                        1      33.8418              0.0000     0.2446 f
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2446 f
  uce_1__uce/mem_resp_i[108] (net)                     33.8418              0.0000     0.2446 f
  uce_1__uce/U156/IN2 (AND2X1)                                    0.1247   -0.0232 @   0.2213 f
  uce_1__uce/U156/Q (AND2X1)                                      0.1063    0.1187 @   0.3400 f
  uce_1__uce/data_mem_pkt_o[52] (net)           3      29.3270              0.0000     0.3400 f
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3400 f
  data_mem_pkt_li[574] (net)                           29.3270              0.0000     0.3400 f
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3400 f
  core/data_mem_pkt_i[575] (net)                       29.3270              0.0000     0.3400 f
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3400 f
  core/be/data_mem_pkt_i[52] (net)                     29.3270              0.0000     0.3400 f
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3400 f
  core/be/be_mem/data_mem_pkt_i[52] (net)              29.3270              0.0000     0.3400 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3400 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       29.3270              0.0000     0.3400 f
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1063   -0.0119 @   0.3282 f
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0373    0.0776     0.4058 f
  core/be/be_mem/dcache/n2267 (net)             1       2.7775              0.0000     0.4058 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0373    0.0000 &   0.4058 f
  data arrival time                                                                    0.4058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.4131 r
  library hold time                                                         0.0200     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.4058
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0273


  Startpoint: mem_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[74] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[74] (net)                          2      16.5710              0.0000     0.1000 f
  U3220/IN4 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3220/Q (AO222X1)                                               0.1361    0.1505 @   0.2508 f
  mem_resp_li[644] (net)                        1      37.4208              0.0000     0.2508 f
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2508 f
  uce_1__uce/mem_resp_i[74] (net)                      37.4208              0.0000     0.2508 f
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1361   -0.0115 @   0.2392 f
  uce_1__uce/U119/Q (AND2X1)                                      0.0653    0.0972     0.3364 f
  uce_1__uce/data_mem_pkt_o[18] (net)           3      15.0449              0.0000     0.3364 f
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.3364 f
  data_mem_pkt_li[540] (net)                           15.0449              0.0000     0.3364 f
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.3364 f
  core/data_mem_pkt_i[541] (net)                       15.0449              0.0000     0.3364 f
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.3364 f
  core/be/data_mem_pkt_i[18] (net)                     15.0449              0.0000     0.3364 f
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.3364 f
  core/be/be_mem/data_mem_pkt_i[18] (net)              15.0449              0.0000     0.3364 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.3364 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       15.0449              0.0000     0.3364 f
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0653   -0.0042 &   0.3322 f
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0358    0.0706     0.4027 f
  core/be/be_mem/dcache/n2301 (net)             1       2.4720              0.0000     0.4027 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0358    0.0000 &   0.4028 f
  data arrival time                                                                    0.4028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                             0.0000     0.4094
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.4094 r
  library hold time                                                         0.0203     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.4028
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0269


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[81] (net)                           2      12.9847              0.0000     0.1000 r
  U3227/IN6 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3227/Q (AO222X1)                                               0.1380    0.1104 @   0.2107 r
  mem_resp_li[651] (net)                        1      37.9207              0.0000     0.2107 r
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2107 r
  uce_1__uce/mem_resp_i[81] (net)                      37.9207              0.0000     0.2107 r
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1383   -0.0231 @   0.1875 r
  uce_1__uce/U126/Q (AND2X1)                                      0.0777    0.0925     0.2801 r
  uce_1__uce/data_mem_pkt_o[25] (net)           3      18.3471              0.0000     0.2801 r
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.2801 r
  data_mem_pkt_li[547] (net)                           18.3471              0.0000     0.2801 r
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.2801 r
  core/data_mem_pkt_i[548] (net)                       18.3471              0.0000     0.2801 r
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.2801 r
  core/be/data_mem_pkt_i[25] (net)                     18.3471              0.0000     0.2801 r
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.2801 r
  core/be/be_mem/data_mem_pkt_i[25] (net)              18.3471              0.0000     0.2801 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.2801 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       18.3471              0.0000     0.2801 r
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0777   -0.0077 &   0.2723 r
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0384    0.0829     0.3553 r
  core/be/be_mem/dcache/n2294 (net)             1       3.7671              0.0000     0.3553 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0384    0.0000 &   0.3553 r
  data arrival time                                                                    0.3553

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.4090 r
  library hold time                                                        -0.0275     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.3553
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0262


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[113] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[113] (net)                         2      19.9224              0.0000     0.1000 r
  U3263/IN4 (AO222X1)                                             0.0019    0.0004 @   0.1004 r
  U3263/Q (AO222X1)                                               0.0758    0.1173     0.2177 r
  mem_resp_li[683] (net)                        1      17.5791              0.0000     0.2177 r
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.2177 r
  uce_1__uce/mem_resp_i[113] (net)                     17.5791              0.0000     0.2177 r
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0758   -0.0165 &   0.2012 r
  uce_1__uce/U161/Q (AND2X1)                                      0.0746    0.0844     0.2857 r
  uce_1__uce/data_mem_pkt_o[57] (net)           3      18.0528              0.0000     0.2857 r
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.2857 r
  data_mem_pkt_li[579] (net)                           18.0528              0.0000     0.2857 r
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.2857 r
  core/data_mem_pkt_i[580] (net)                       18.0528              0.0000     0.2857 r
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.2857 r
  core/be/data_mem_pkt_i[57] (net)                     18.0528              0.0000     0.2857 r
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.2857 r
  core/be/be_mem/data_mem_pkt_i[57] (net)              18.0528              0.0000     0.2857 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.2857 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       18.0528              0.0000     0.2857 r
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.0746   -0.0089 &   0.2768 r
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0363    0.0809     0.3577 r
  core/be/be_mem/dcache/n2262 (net)             1       3.1089              0.0000     0.3577 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0363    0.0000 &   0.3578 r
  data arrival time                                                                    0.3578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0270     0.3837
  data required time                                                                   0.3837
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3837
  data arrival time                                                                   -0.3578
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0259


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[89] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[89] (net)                           2      14.5725              0.0000     0.1000 r
  U3237/IN6 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3237/Q (AO222X1)                                               0.1545    0.1174 @   0.2175 r
  mem_resp_li[659] (net)                        1      43.4004              0.0000     0.2175 r
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2175 r
  uce_1__uce/mem_resp_i[89] (net)                      43.4004              0.0000     0.2175 r
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1549   -0.0395 @   0.1780 r
  uce_1__uce/U135/Q (AND2X1)                                      0.0817    0.0961     0.2741 r
  uce_1__uce/data_mem_pkt_o[33] (net)           3      19.6503              0.0000     0.2741 r
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.2741 r
  data_mem_pkt_li[555] (net)                           19.6503              0.0000     0.2741 r
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.2741 r
  core/data_mem_pkt_i[556] (net)                       19.6503              0.0000     0.2741 r
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.2741 r
  core/be/data_mem_pkt_i[33] (net)                     19.6503              0.0000     0.2741 r
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.2741 r
  core/be/be_mem/data_mem_pkt_i[33] (net)              19.6503              0.0000     0.2741 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.2741 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       19.6503              0.0000     0.2741 r
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0817   -0.0025 &   0.2716 r
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0421    0.0862     0.3578 r
  core/be/be_mem/dcache/n2286 (net)             1       4.9569              0.0000     0.3578 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0421   -0.0014 &   0.3564 r
  data arrival time                                                                    0.3564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.4104 r
  library hold time                                                        -0.0285     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.3564
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0255


  Startpoint: io_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[92] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[92] (net)                           2      13.9354              0.0000     0.1000 r
  U3240/IN6 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3240/Q (AO222X1)                                               0.1388    0.1106 @   0.2107 r
  mem_resp_li[662] (net)                        1      38.1259              0.0000     0.2107 r
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2107 r
  uce_1__uce/mem_resp_i[92] (net)                      38.1259              0.0000     0.2107 r
  uce_1__uce/U138/IN2 (AND2X1)                                    0.1392   -0.0239 @   0.1869 r
  uce_1__uce/U138/Q (AND2X1)                                      0.0770    0.0922     0.2791 r
  uce_1__uce/data_mem_pkt_o[36] (net)           3      18.0878              0.0000     0.2791 r
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.2791 r
  data_mem_pkt_li[558] (net)                           18.0878              0.0000     0.2791 r
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.2791 r
  core/data_mem_pkt_i[559] (net)                       18.0878              0.0000     0.2791 r
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.2791 r
  core/be/data_mem_pkt_i[36] (net)                     18.0878              0.0000     0.2791 r
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.2791 r
  core/be/be_mem/data_mem_pkt_i[36] (net)              18.0878              0.0000     0.2791 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.2791 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       18.0878              0.0000     0.2791 r
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0770   -0.0025 &   0.2766 r
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0365    0.0815     0.3582 r
  core/be/be_mem/dcache/n2283 (net)             1       3.1335              0.0000     0.3582 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0365    0.0000 &   0.3582 r
  data arrival time                                                                    0.3582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0271     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.3582
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0255


  Startpoint: io_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[118] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[118] (net)                          2      13.4819              0.0000     0.1000 r
  U3268/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3268/Q (AO222X1)                                               0.1436    0.1103 @   0.2106 r
  mem_resp_li[688] (net)                        1      39.8464              0.0000     0.2106 r
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2106 r
  uce_1__uce/mem_resp_i[118] (net)                     39.8464              0.0000     0.2106 r
  uce_1__uce/U167/IN2 (AND2X1)                                    0.1439   -0.0215 @   0.1890 r
  uce_1__uce/U167/Q (AND2X1)                                      0.0713    0.0897     0.2787 r
  uce_1__uce/data_mem_pkt_o[62] (net)           3      15.9541              0.0000     0.2787 r
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.2787 r
  data_mem_pkt_li[584] (net)                           15.9541              0.0000     0.2787 r
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.2787 r
  core/data_mem_pkt_i[585] (net)                       15.9541              0.0000     0.2787 r
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.2787 r
  core/be/data_mem_pkt_i[62] (net)                     15.9541              0.0000     0.2787 r
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.2787 r
  core/be/be_mem/data_mem_pkt_i[62] (net)              15.9541              0.0000     0.2787 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.2787 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       15.9541              0.0000     0.2787 r
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.0713   -0.0018 &   0.2769 r
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0359    0.0800     0.3569 r
  core/be/be_mem/dcache/n2257 (net)             1       3.0130              0.0000     0.3569 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0359    0.0000 &   0.3569 r
  data arrival time                                                                    0.3569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0269     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.3569
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0254


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[71] (net)                           2      14.5407              0.0000     0.1000 r
  U3216/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3216/Q (AO222X1)                                               0.1509    0.1133 @   0.2135 r
  mem_resp_li[641] (net)                        1      42.2440              0.0000     0.2135 r
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2135 r
  uce_1__uce/mem_resp_i[71] (net)                      42.2440              0.0000     0.2135 r
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1513   -0.0301 @   0.1834 r
  uce_1__uce/U116/Q (AND2X1)                                      0.0734    0.0914     0.2748 r
  uce_1__uce/data_mem_pkt_o[15] (net)           3      16.5956              0.0000     0.2748 r
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2748 r
  data_mem_pkt_li[537] (net)                           16.5956              0.0000     0.2748 r
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2748 r
  core/data_mem_pkt_i[538] (net)                       16.5956              0.0000     0.2748 r
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2748 r
  core/be/data_mem_pkt_i[15] (net)                     16.5956              0.0000     0.2748 r
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2748 r
  core/be/be_mem/data_mem_pkt_i[15] (net)              16.5956              0.0000     0.2748 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2748 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       16.5956              0.0000     0.2748 r
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0734   -0.0013 &   0.2735 r
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0406    0.0837     0.3571 r
  core/be/be_mem/dcache/n2304 (net)             1       4.6041              0.0000     0.3571 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0406   -0.0011 &   0.3560 r
  data arrival time                                                                    0.3560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                        -0.0281     0.3810
  data required time                                                                   0.3810
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3810
  data arrival time                                                                   -0.3560
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0249


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[100] (net)                          2      11.4776              0.0000     0.1000 r
  U3249/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3249/Q (AO222X1)                                               0.1411    0.1094 @   0.2095 r
  mem_resp_li[670] (net)                        1      39.1068              0.0000     0.2095 r
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2095 r
  uce_1__uce/mem_resp_i[100] (net)                     39.1068              0.0000     0.2095 r
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1415   -0.0249 @   0.1846 r
  uce_1__uce/U147/Q (AND2X1)                                      0.0933    0.1008     0.2854 r
  uce_1__uce/data_mem_pkt_o[44] (net)           3      23.9588              0.0000     0.2854 r
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.2854 r
  data_mem_pkt_li[566] (net)                           23.9588              0.0000     0.2854 r
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.2854 r
  core/data_mem_pkt_i[567] (net)                       23.9588              0.0000     0.2854 r
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.2854 r
  core/be/data_mem_pkt_i[44] (net)                     23.9588              0.0000     0.2854 r
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.2854 r
  core/be/be_mem/data_mem_pkt_i[44] (net)              23.9588              0.0000     0.2854 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.2854 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       23.9588              0.0000     0.2854 r
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.0933   -0.0126 &   0.2728 r
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0384    0.0858     0.3587 r
  core/be/be_mem/dcache/n2275 (net)             1       3.4870              0.0000     0.3587 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0384    0.0000 &   0.3587 r
  data arrival time                                                                    0.3587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.4112 r
  library hold time                                                        -0.0275     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.3587
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0249


  Startpoint: io_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[78] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[78] (net)                           2      13.7184              0.0000     0.1000 r
  U3224/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3224/Q (AO222X1)                                               0.1430    0.1097 @   0.2099 r
  mem_resp_li[648] (net)                        1      39.5541              0.0000     0.2099 r
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2099 r
  uce_1__uce/mem_resp_i[78] (net)                      39.5541              0.0000     0.2099 r
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1434   -0.0193 @   0.1905 r
  uce_1__uce/U123/Q (AND2X1)                                      0.0729    0.0905     0.2810 r
  uce_1__uce/data_mem_pkt_o[22] (net)           3      16.5538              0.0000     0.2810 r
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.2810 r
  data_mem_pkt_li[544] (net)                           16.5538              0.0000     0.2810 r
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.2810 r
  core/data_mem_pkt_i[545] (net)                       16.5538              0.0000     0.2810 r
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.2810 r
  core/be/data_mem_pkt_i[22] (net)                     16.5538              0.0000     0.2810 r
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.2810 r
  core/be/be_mem/data_mem_pkt_i[22] (net)              16.5538              0.0000     0.2810 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.2810 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       16.5538              0.0000     0.2810 r
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0729   -0.0027 &   0.2783 r
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0362    0.0805     0.3589 r
  core/be/be_mem/dcache/n2297 (net)             1       3.0963              0.0000     0.3589 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0362    0.0000 &   0.3589 r
  data arrival time                                                                    0.3589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.4105 r
  library hold time                                                        -0.0270     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.3589
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0247


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[64] (net)                           2      11.5530              0.0000     0.1000 r
  U3208/IN6 (AO222X1)                                             0.0008    0.0003 @   0.1003 r
  U3208/Q (AO222X1)                                               0.1509    0.1155 @   0.2158 r
  mem_resp_li[634] (net)                        1      42.0797              0.0000     0.2158 r
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2158 r
  uce_1__uce/mem_resp_i[64] (net)                      42.0797              0.0000     0.2158 r
  uce_1__uce/U108/IN2 (AND2X1)                                    0.1513   -0.0278 @   0.1880 r
  uce_1__uce/U108/Q (AND2X1)                                      0.0718    0.0905     0.2786 r
  uce_1__uce/data_mem_pkt_o[8] (net)            3      16.0285              0.0000     0.2786 r
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.2786 r
  data_mem_pkt_li[530] (net)                           16.0285              0.0000     0.2786 r
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.2786 r
  core/data_mem_pkt_i[531] (net)                       16.0285              0.0000     0.2786 r
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.2786 r
  core/be/data_mem_pkt_i[8] (net)                      16.0285              0.0000     0.2786 r
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.2786 r
  core/be/be_mem/data_mem_pkt_i[8] (net)               16.0285              0.0000     0.2786 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.2786 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        16.0285              0.0000     0.2786 r
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0718   -0.0015 &   0.2770 r
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0362    0.0803     0.3573 r
  core/be/be_mem/dcache/n2311 (net)             1       3.0986              0.0000     0.3573 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0362   -0.0006 &   0.3568 r
  data arrival time                                                                    0.3568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4083 r
  library hold time                                                        -0.0270     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.3568
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0246


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[58] (net)                          2      15.1517              0.0000     0.1000 r
  U3202/IN4 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3202/Q (AO222X1)                                               0.0847    0.1224     0.2224 r
  mem_resp_li[628] (net)                        1      20.9044              0.0000     0.2224 r
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2224 r
  uce_1__uce/mem_resp_i[58] (net)                      20.9044              0.0000     0.2224 r
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0847   -0.0259 &   0.1965 r
  uce_1__uce/U102/Q (AND2X1)                                      0.0795    0.0879     0.2844 r
  uce_1__uce/data_mem_pkt_o[2] (net)            3      19.7098              0.0000     0.2844 r
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2844 r
  data_mem_pkt_li[524] (net)                           19.7098              0.0000     0.2844 r
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2844 r
  core/data_mem_pkt_i[525] (net)                       19.7098              0.0000     0.2844 r
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2844 r
  core/be/data_mem_pkt_i[2] (net)                      19.7098              0.0000     0.2844 r
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2844 r
  core/be/be_mem/data_mem_pkt_i[2] (net)               19.7098              0.0000     0.2844 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2844 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        19.7098              0.0000     0.2844 r
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0795   -0.0078 &   0.2766 r
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0351    0.0812     0.3578 r
  core/be/be_mem/dcache/n2317 (net)             1       2.6896              0.0000     0.3578 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0351    0.0000 &   0.3578 r
  data arrival time                                                                    0.3578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4090 r
  library hold time                                                        -0.0267     0.3823
  data required time                                                                   0.3823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3823
  data arrival time                                                                   -0.3578
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0245


  Startpoint: io_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[95] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[95] (net)                           2       9.4499              0.0000     0.1000 r
  U3243/IN5 (AO222X1)                                             0.0004   -0.0002 @   0.0998 r
  U3243/Q (AO222X1)                                               0.1499    0.1125 @   0.2123 r
  mem_resp_li[665] (net)                        1      41.8630              0.0000     0.2123 r
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2123 r
  uce_1__uce/mem_resp_i[95] (net)                      41.8630              0.0000     0.2123 r
  uce_1__uce/U142/IN2 (AND2X1)                                    0.1504   -0.0313 @   0.1810 r
  uce_1__uce/U142/Q (AND2X1)                                      0.1054    0.1076     0.2886 r
  uce_1__uce/data_mem_pkt_o[39] (net)           3      28.1673              0.0000     0.2886 r
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.2886 r
  data_mem_pkt_li[561] (net)                           28.1673              0.0000     0.2886 r
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.2886 r
  core/data_mem_pkt_i[562] (net)                       28.1673              0.0000     0.2886 r
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.2886 r
  core/be/data_mem_pkt_i[39] (net)                     28.1673              0.0000     0.2886 r
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.2886 r
  core/be/be_mem/data_mem_pkt_i[39] (net)              28.1673              0.0000     0.2886 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.2886 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       28.1673              0.0000     0.2886 r
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.1054   -0.0147 &   0.2739 r
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0371    0.0877     0.3616 r
  core/be/be_mem/dcache/n2280 (net)             1       3.0663              0.0000     0.3616 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0371    0.0000 &   0.3616 r
  data arrival time                                                                    0.3616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                        -0.0272     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3616
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0245


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[77] (net)                          2      14.5206              0.0000     0.1000 f
  U3223/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3223/Q (AO222X1)                                               0.1430    0.1536 @   0.2538 f
  mem_resp_li[647] (net)                        1      39.5234              0.0000     0.2538 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2538 f
  uce_1__uce/mem_resp_i[77] (net)                      39.5234              0.0000     0.2538 f
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1430   -0.0158 @   0.2381 f
  uce_1__uce/U122/Q (AND2X1)                                      0.0665    0.0987     0.3368 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3      15.4778              0.0000     0.3368 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3368 f
  data_mem_pkt_li[543] (net)                           15.4778              0.0000     0.3368 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3368 f
  core/data_mem_pkt_i[544] (net)                       15.4778              0.0000     0.3368 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3368 f
  core/be/data_mem_pkt_i[21] (net)                     15.4778              0.0000     0.3368 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3368 f
  core/be/be_mem/data_mem_pkt_i[21] (net)              15.4778              0.0000     0.3368 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3368 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       15.4778              0.0000     0.3368 f
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0665   -0.0028 &   0.3340 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0370    0.0717     0.4057 f
  core/be/be_mem/dcache/n2298 (net)             1       2.8695              0.0000     0.4057 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0370    0.0000 &   0.4057 f
  data arrival time                                                                    0.4057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4101     0.4101
  clock reconvergence pessimism                                             0.0000     0.4101
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.4101 r
  library hold time                                                         0.0200     0.4301
  data required time                                                                   0.4301
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4301
  data arrival time                                                                   -0.4057
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0244


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[67] (net)                           2      11.4129              0.0000     0.1000 r
  U3211/IN5 (AO222X1)                                             0.0007    0.0002 @   0.1002 r
  U3211/Q (AO222X1)                                               0.1141    0.0986 @   0.1988 r
  mem_resp_li[637] (net)                        1      30.1048              0.0000     0.1988 r
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.1988 r
  uce_1__uce/mem_resp_i[67] (net)                      30.1048              0.0000     0.1988 r
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1143   -0.0120 @   0.1868 r
  uce_1__uce/U111/Q (AND2X1)                                      0.0787    0.0907     0.2775 r
  uce_1__uce/data_mem_pkt_o[11] (net)           3      19.0356              0.0000     0.2775 r
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.2775 r
  data_mem_pkt_li[533] (net)                           19.0356              0.0000     0.2775 r
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.2775 r
  core/data_mem_pkt_i[534] (net)                       19.0356              0.0000     0.2775 r
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.2775 r
  core/be/data_mem_pkt_i[11] (net)                     19.0356              0.0000     0.2775 r
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.2775 r
  core/be/be_mem/data_mem_pkt_i[11] (net)              19.0356              0.0000     0.2775 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.2775 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       19.0356              0.0000     0.2775 r
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0787    0.0008 &   0.2783 r
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0352    0.0810     0.3593 r
  core/be/be_mem/dcache/n2308 (net)             1       2.7114              0.0000     0.3593 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0352    0.0000 &   0.3593 r
  data arrival time                                                                    0.3593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.4102 r
  library hold time                                                        -0.0267     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.3593
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0242


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[116] (net)                         2      26.7994              0.0000     0.1000 r
  U3266/IN4 (AO222X1)                                             0.0027    0.0000 @   0.1000 r
  U3266/Q (AO222X1)                                               0.0664    0.1119     0.2119 r
  mem_resp_li[686] (net)                        1      14.1055              0.0000     0.2119 r
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.2119 r
  uce_1__uce/mem_resp_i[116] (net)                     14.1055              0.0000     0.2119 r
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0664   -0.0083 &   0.2036 r
  uce_1__uce/U164/Q (AND2X1)                                      0.0879    0.0902     0.2938 r
  uce_1__uce/data_mem_pkt_o[60] (net)           3      22.9754              0.0000     0.2938 r
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2938 r
  data_mem_pkt_li[582] (net)                           22.9754              0.0000     0.2938 r
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2938 r
  core/data_mem_pkt_i[583] (net)                       22.9754              0.0000     0.2938 r
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2938 r
  core/be/data_mem_pkt_i[60] (net)                     22.9754              0.0000     0.2938 r
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2938 r
  core/be/be_mem/data_mem_pkt_i[60] (net)              22.9754              0.0000     0.2938 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2938 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       22.9754              0.0000     0.2938 r
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.0879   -0.0157 &   0.2781 r
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0345    0.0821     0.3602 r
  core/be/be_mem/dcache/n2259 (net)             1       2.2472              0.0000     0.3602 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0345    0.0000 &   0.3602 r
  data arrival time                                                                    0.3602

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0265     0.3842
  data required time                                                                   0.3842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3842
  data arrival time                                                                   -0.3602
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0240


  Startpoint: mem_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[112] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[112] (net)                         2      17.7418              0.0000     0.1000 f
  U3262/IN4 (AO222X1)                                             0.0016    0.0003 @   0.1003 f
  U3262/Q (AO222X1)                                               0.0778    0.1173     0.2176 f
  mem_resp_li[682] (net)                        1      17.6053              0.0000     0.2176 f
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.2176 f
  uce_1__uce/mem_resp_i[112] (net)                     17.6053              0.0000     0.2176 f
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0778   -0.0144 &   0.2032 f
  uce_1__uce/U160/Q (AND2X1)                                      0.1176    0.1169 @   0.3201 f
  uce_1__uce/data_mem_pkt_o[56] (net)           3      33.5105              0.0000     0.3201 f
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.3201 f
  data_mem_pkt_li[578] (net)                           33.5105              0.0000     0.3201 f
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.3201 f
  core/data_mem_pkt_i[579] (net)                       33.5105              0.0000     0.3201 f
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.3201 f
  core/be/data_mem_pkt_i[56] (net)                     33.5105              0.0000     0.3201 f
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.3201 f
  core/be/be_mem/data_mem_pkt_i[56] (net)              33.5105              0.0000     0.3201 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.3201 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       33.5105              0.0000     0.3201 f
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1176   -0.0278 @   0.2923 f
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0370    0.0792     0.3715 f
  core/be/be_mem/dcache/n2263 (net)             1       2.7086              0.0000     0.3715 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0370    0.0000 &   0.3715 f
  data arrival time                                                                    0.3715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  clock reconvergence pessimism                                             0.0000     0.3801
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3801 r
  library hold time                                                         0.0142     0.3943
  data required time                                                                   0.3943
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3943
  data arrival time                                                                   -0.3715
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0228


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[59] (net)                           2      14.0312              0.0000     0.1000 r
  U3203/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3203/Q (AO222X1)                                               0.1269    0.1040 @   0.2041 r
  mem_resp_li[629] (net)                        1      34.2135              0.0000     0.2041 r
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2041 r
  uce_1__uce/mem_resp_i[59] (net)                      34.2135              0.0000     0.2041 r
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1272   -0.0166 @   0.1874 r
  uce_1__uce/U103/Q (AND2X1)                                      0.0920    0.0989     0.2864 r
  uce_1__uce/data_mem_pkt_o[3] (net)            3      23.6695              0.0000     0.2864 r
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.2864 r
  data_mem_pkt_li[525] (net)                           23.6695              0.0000     0.2864 r
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.2864 r
  core/data_mem_pkt_i[526] (net)                       23.6695              0.0000     0.2864 r
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.2864 r
  core/be/data_mem_pkt_i[3] (net)                      23.6695              0.0000     0.2864 r
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.2864 r
  core/be/be_mem/data_mem_pkt_i[3] (net)               23.6695              0.0000     0.2864 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.2864 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        23.6695              0.0000     0.2864 r
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0920   -0.0102 &   0.2762 r
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0358    0.0844     0.3606 r
  core/be/be_mem/dcache/n2316 (net)             1       2.9263              0.0000     0.3606 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0358    0.0000 &   0.3606 r
  data arrival time                                                                    0.3606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4084 r
  library hold time                                                        -0.0269     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.3606
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0209


  Startpoint: io_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[109] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[109] (net)                          2       9.0248              0.0000     0.1000 f
  U3259/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3259/Q (AO222X1)                                               0.1202    0.1091 @   0.2091 f
  mem_resp_li[679] (net)                        1      31.7777              0.0000     0.2091 f
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2091 f
  uce_1__uce/mem_resp_i[109] (net)                     31.7777              0.0000     0.2091 f
  uce_1__uce/U157/IN2 (AND2X1)                                    0.1203   -0.0293 @   0.1797 f
  uce_1__uce/U157/Q (AND2X1)                                      0.1149    0.1226 @   0.3023 f
  uce_1__uce/data_mem_pkt_o[53] (net)           3      32.2808              0.0000     0.3023 f
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3023 f
  data_mem_pkt_li[575] (net)                           32.2808              0.0000     0.3023 f
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3023 f
  core/data_mem_pkt_i[576] (net)                       32.2808              0.0000     0.3023 f
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3023 f
  core/be/data_mem_pkt_i[53] (net)                     32.2808              0.0000     0.3023 f
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3023 f
  core/be/be_mem/data_mem_pkt_i[53] (net)              32.2808              0.0000     0.3023 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3023 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       32.2808              0.0000     0.3023 f
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1150   -0.0110 @   0.2913 f
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0359    0.0779     0.3692 f
  core/be/be_mem/dcache/n2266 (net)             1       2.3128              0.0000     0.3692 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0359    0.0000 &   0.3692 f
  data arrival time                                                                    0.3692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3743     0.3743
  clock reconvergence pessimism                                             0.0000     0.3743
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3743 r
  library hold time                                                         0.0154     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.3692
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0205


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[120] (net)                         2      19.6126              0.0000     0.1000 r
  U3270/IN4 (AO222X1)                                             0.0019    0.0000 @   0.1000 r
  U3270/Q (AO222X1)                                               0.0709    0.1146     0.2146 r
  mem_resp_li[690] (net)                        1      15.8116              0.0000     0.2146 r
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2146 r
  uce_1__uce/mem_resp_i[120] (net)                     15.8116              0.0000     0.2146 r
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0709   -0.0082 &   0.2064 r
  uce_1__uce/U169/Q (AND2X1)                                      0.0799    0.0866     0.2930 r
  uce_1__uce/data_mem_pkt_o[64] (net)           3      20.0371              0.0000     0.2930 r
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.2930 r
  data_mem_pkt_li[586] (net)                           20.0371              0.0000     0.2930 r
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.2930 r
  core/data_mem_pkt_i[587] (net)                       20.0371              0.0000     0.2930 r
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.2930 r
  core/be/data_mem_pkt_i[64] (net)                     20.0371              0.0000     0.2930 r
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.2930 r
  core/be/be_mem/data_mem_pkt_i[64] (net)              20.0371              0.0000     0.2930 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.2930 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       20.0371              0.0000     0.2930 r
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0799   -0.0109 &   0.2821 r
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0342    0.0804     0.3625 r
  core/be/be_mem/dcache/n2255 (net)             1       2.2721              0.0000     0.3625 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0342    0.0000 &   0.3625 r
  data arrival time                                                                    0.3625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0264     0.3829
  data required time                                                                   0.3829
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3829
  data arrival time                                                                   -0.3625
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0204


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[70] (net)                          2      14.1436              0.0000     0.1000 f
  U3215/IN4 (AO222X1)                                             0.0011    0.0004 @   0.1004 f
  U3215/Q (AO222X1)                                               0.1444    0.1547 @   0.2550 f
  mem_resp_li[640] (net)                        1      40.3689              0.0000     0.2550 f
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2550 f
  uce_1__uce/mem_resp_i[70] (net)                      40.3689              0.0000     0.2550 f
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1444   -0.0194 @   0.2356 f
  uce_1__uce/U115/Q (AND2X1)                                      0.0713    0.1016     0.3372 f
  uce_1__uce/data_mem_pkt_o[14] (net)           3      17.1559              0.0000     0.3372 f
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.3372 f
  data_mem_pkt_li[536] (net)                           17.1559              0.0000     0.3372 f
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.3372 f
  core/data_mem_pkt_i[537] (net)                       17.1559              0.0000     0.3372 f
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.3372 f
  core/be/data_mem_pkt_i[14] (net)                     17.1559              0.0000     0.3372 f
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.3372 f
  core/be/be_mem/data_mem_pkt_i[14] (net)              17.1559              0.0000     0.3372 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.3372 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       17.1559              0.0000     0.3372 f
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0713   -0.0019 &   0.3354 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0394    0.0741     0.4094 f
  core/be/be_mem/dcache/n2305 (net)             1       3.5771              0.0000     0.4094 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0394    0.0000 &   0.4095 f
  data arrival time                                                                    0.4095

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.4102 r
  library hold time                                                         0.0195     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.4095
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0202


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[71] (net)                          2      15.2163              0.0000     0.1000 f
  U3367/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3367/Q (AO222X1)                                               0.1020    0.1019     0.2022 f
  mem_resp_li[71] (net)                         1      26.7768              0.0000     0.2022 f
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                                   0.0000     0.2022 f
  uce_0__uce/mem_resp_i[71] (net)                      26.7768              0.0000     0.2022 f
  uce_0__uce/U167/IN2 (AND2X1)                                    0.1020   -0.0166 &   0.1856 f
  uce_0__uce/U167/Q (AND2X1)                                      0.3179    0.2222 @   0.4078 f
  uce_0__uce/data_mem_pkt_o[15] (net)           3      96.8750              0.0000     0.4078 f
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                               0.0000     0.4078 f
  data_mem_pkt_li[14] (net)                            96.8750              0.0000     0.4078 f
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                            0.0000     0.4078 f
  core/data_mem_pkt_i[15] (net)                        96.8750              0.0000     0.4078 f
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                               0.0000     0.4078 f
  core/fe/data_mem_pkt_i[15] (net)                     96.8750              0.0000     0.4078 f
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                           0.0000     0.4078 f
  core/fe/mem/data_mem_pkt_i[15] (net)                 96.8750              0.0000     0.4078 f
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)                 0.0000     0.4078 f
  core/fe/mem/icache/data_mem_pkt_i[15] (net)          96.8750              0.0000     0.4078 f
  core/fe/mem/icache/U1540/IN1 (MUX21X1)                          0.3179   -0.0937 @   0.3141 f
  core/fe/mem/icache/U1540/Q (MUX21X1)                            0.0351    0.0977     0.4118 f
  core/fe/mem/icache/n507 (net)                 1       2.1369              0.0000     0.4118 f
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)       0.0351    0.0000 &   0.4118 f
  data arrival time                                                                    0.4118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                             0.0000     0.4171
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)               0.0000     0.4171 r
  library hold time                                                         0.0150     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.4118
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0202


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[68] (net)                          2      21.9735              0.0000     0.1000 r
  U3213/IN4 (AO222X1)                                             0.0023   -0.0001 @   0.0999 r
  U3213/Q (AO222X1)                                               0.0584    0.1067     0.2066 r
  mem_resp_li[638] (net)                        1      11.2346              0.0000     0.2066 r
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2066 r
  uce_1__uce/mem_resp_i[68] (net)                      11.2346              0.0000     0.2066 r
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0584   -0.0072 &   0.1995 r
  uce_1__uce/U112/Q (AND2X1)                                      0.0764    0.0834     0.2829 r
  uce_1__uce/data_mem_pkt_o[12] (net)           3      18.8934              0.0000     0.2829 r
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2829 r
  data_mem_pkt_li[534] (net)                           18.8934              0.0000     0.2829 r
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2829 r
  core/data_mem_pkt_i[535] (net)                       18.8934              0.0000     0.2829 r
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2829 r
  core/be/data_mem_pkt_i[12] (net)                     18.8934              0.0000     0.2829 r
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2829 r
  core/be/be_mem/data_mem_pkt_i[12] (net)              18.8934              0.0000     0.2829 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2829 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       18.8934              0.0000     0.2829 r
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0764   -0.0018 &   0.2811 r
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0361    0.0812     0.3623 r
  core/be/be_mem/dcache/n2307 (net)             1       3.0294              0.0000     0.3623 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0361    0.0000 &   0.3623 r
  data arrival time                                                                    0.3623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                        -0.0269     0.3822
  data required time                                                                   0.3822
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3822
  data arrival time                                                                   -0.3623
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0199


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[108] (net)                          2      17.7042              0.0000     0.1000 r
  U3258/IN5 (AO222X1)                                             0.0012    0.0004 @   0.1004 r
  U3258/Q (AO222X1)                                               0.1254    0.1036 @   0.2040 r
  mem_resp_li[678] (net)                        1      33.8466              0.0000     0.2040 r
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2040 r
  uce_1__uce/mem_resp_i[108] (net)                     33.8466              0.0000     0.2040 r
  uce_1__uce/U156/IN2 (AND2X1)                                    0.1256   -0.0221 @   0.1819 r
  uce_1__uce/U156/Q (AND2X1)                                      0.1095    0.1074 @   0.2893 r
  uce_1__uce/data_mem_pkt_o[52] (net)           3      30.2284              0.0000     0.2893 r
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.2893 r
  data_mem_pkt_li[574] (net)                           30.2284              0.0000     0.2893 r
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.2893 r
  core/data_mem_pkt_i[575] (net)                       30.2284              0.0000     0.2893 r
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.2893 r
  core/be/data_mem_pkt_i[52] (net)                     30.2284              0.0000     0.2893 r
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.2893 r
  core/be/be_mem/data_mem_pkt_i[52] (net)              30.2284              0.0000     0.2893 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.2893 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       30.2284              0.0000     0.2893 r
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1095   -0.0111 @   0.2782 r
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0365    0.0883     0.3665 r
  core/be/be_mem/dcache/n2267 (net)             1       2.9499              0.0000     0.3665 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0365    0.0000 &   0.3665 r
  data arrival time                                                                    0.3665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.4131 r
  library hold time                                                        -0.0270     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3665
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0195


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[84] (net)                           2      11.5936              0.0000     0.1000 r
  U3230/IN5 (AO222X1)                                             0.0007    0.0002 @   0.1002 r
  U3230/Q (AO222X1)                                               0.0973    0.0931     0.1933 r
  mem_resp_li[654] (net)                        1      25.6040              0.0000     0.1933 r
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.1933 r
  uce_1__uce/mem_resp_i[84] (net)                      25.6040              0.0000     0.1933 r
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0973   -0.0112 &   0.1822 r
  uce_1__uce/U130/Q (AND2X1)                                      0.0860    0.0926     0.2747 r
  uce_1__uce/data_mem_pkt_o[28] (net)           3      21.8822              0.0000     0.2747 r
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.2747 r
  data_mem_pkt_li[550] (net)                           21.8822              0.0000     0.2747 r
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.2747 r
  core/data_mem_pkt_i[551] (net)                       21.8822              0.0000     0.2747 r
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.2747 r
  core/be/data_mem_pkt_i[28] (net)                     21.8822              0.0000     0.2747 r
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.2747 r
  core/be/be_mem/data_mem_pkt_i[28] (net)              21.8822              0.0000     0.2747 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.2747 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       21.8822              0.0000     0.2747 r
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0860    0.0012 &   0.2760 r
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0406    0.0860     0.3620 r
  core/be/be_mem/dcache/n2291 (net)             1       4.3906              0.0000     0.3620 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0406    0.0001 &   0.3620 r
  data arrival time                                                                    0.3620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                        -0.0281     0.3810
  data required time                                                                   0.3810
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3810
  data arrival time                                                                   -0.3620
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0189


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[117] (net)                         2      20.3831              0.0000     0.1000 r
  U3267/IN4 (AO222X1)                                             0.0020    0.0004 @   0.1004 r
  U3267/Q (AO222X1)                                               0.0670    0.1123     0.2127 r
  mem_resp_li[687] (net)                        1      14.3816              0.0000     0.2127 r
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2127 r
  uce_1__uce/mem_resp_i[117] (net)                     14.3816              0.0000     0.2127 r
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0670   -0.0086 &   0.2041 r
  uce_1__uce/U165/Q (AND2X1)                                      0.0712    0.0817     0.2858 r
  uce_1__uce/data_mem_pkt_o[61] (net)           3      16.9155              0.0000     0.2858 r
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.2858 r
  data_mem_pkt_li[583] (net)                           16.9155              0.0000     0.2858 r
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.2858 r
  core/data_mem_pkt_i[584] (net)                       16.9155              0.0000     0.2858 r
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.2858 r
  core/be/data_mem_pkt_i[61] (net)                     16.9155              0.0000     0.2858 r
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.2858 r
  core/be/be_mem/data_mem_pkt_i[61] (net)              16.9155              0.0000     0.2858 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.2858 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       16.9155              0.0000     0.2858 r
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.0712   -0.0012 &   0.2846 r
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0348    0.0793     0.3639 r
  core/be/be_mem/dcache/n2258 (net)             1       2.6491              0.0000     0.3639 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0348    0.0000 &   0.3639 r
  data arrival time                                                                    0.3639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0266     0.3827
  data required time                                                                   0.3827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3827
  data arrival time                                                                   -0.3639
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0189


  Startpoint: io_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[101] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[101] (net)                          2       9.2124              0.0000     0.1000 f
  U3250/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3250/Q (AO222X1)                                               0.1183    0.1080 @   0.2080 f
  mem_resp_li[671] (net)                        1      31.1082              0.0000     0.2080 f
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2080 f
  uce_1__uce/mem_resp_i[101] (net)                     31.1082              0.0000     0.2080 f
  uce_1__uce/U148/IN2 (AND2X1)                                    0.1184   -0.0204 @   0.1876 f
  uce_1__uce/U148/Q (AND2X1)                                      0.1110    0.1204 @   0.3080 f
  uce_1__uce/data_mem_pkt_o[45] (net)           3      31.0962              0.0000     0.3080 f
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3080 f
  data_mem_pkt_li[567] (net)                           31.0962              0.0000     0.3080 f
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3080 f
  core/data_mem_pkt_i[568] (net)                       31.0962              0.0000     0.3080 f
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3080 f
  core/be/data_mem_pkt_i[45] (net)                     31.0962              0.0000     0.3080 f
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3080 f
  core/be/be_mem/data_mem_pkt_i[45] (net)              31.0962              0.0000     0.3080 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3080 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       31.0962              0.0000     0.3080 f
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1110   -0.0148 @   0.2932 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0366    0.0778     0.3710 f
  core/be/be_mem/dcache/n2274 (net)             1       2.5303              0.0000     0.3710 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0366    0.0000 &   0.3710 f
  data arrival time                                                                    0.3710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3742     0.3742
  clock reconvergence pessimism                                             0.0000     0.3742
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3742 r
  library hold time                                                         0.0152     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.3710
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0184


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[74] (net)                           2      13.1697              0.0000     0.1000 r
  U3220/IN6 (AO222X1)                                             0.0011    0.0004 @   0.1004 r
  U3220/Q (AO222X1)                                               0.1369    0.1108 @   0.2112 r
  mem_resp_li[644] (net)                        1      37.4256              0.0000     0.2112 r
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2112 r
  uce_1__uce/mem_resp_i[74] (net)                      37.4256              0.0000     0.2112 r
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1372   -0.0101 @   0.2011 r
  uce_1__uce/U119/Q (AND2X1)                                      0.0710    0.0890     0.2901 r
  uce_1__uce/data_mem_pkt_o[18] (net)           3      15.9464              0.0000     0.2901 r
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.2901 r
  data_mem_pkt_li[540] (net)                           15.9464              0.0000     0.2901 r
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.2901 r
  core/data_mem_pkt_i[541] (net)                       15.9464              0.0000     0.2901 r
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.2901 r
  core/be/data_mem_pkt_i[18] (net)                     15.9464              0.0000     0.2901 r
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.2901 r
  core/be/be_mem/data_mem_pkt_i[18] (net)              15.9464              0.0000     0.2901 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.2901 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       15.9464              0.0000     0.2901 r
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0710   -0.0041 &   0.2860 r
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0348    0.0792     0.3652 r
  core/be/be_mem/dcache/n2301 (net)             1       2.6444              0.0000     0.3652 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0348    0.0000 &   0.3652 r
  data arrival time                                                                    0.3652

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                             0.0000     0.4094
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.4094 r
  library hold time                                                        -0.0266     0.3828
  data required time                                                                   0.3828
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3828
  data arrival time                                                                   -0.3652
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0176


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[72] (net)                          2      15.3481              0.0000     0.1000 f
  U3217/IN4 (AO222X1)                                             0.0012    0.0004 @   0.1004 f
  U3217/Q (AO222X1)                                               0.1496    0.1574 @   0.2577 f
  mem_resp_li[642] (net)                        1      41.8347              0.0000     0.2577 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2577 f
  uce_1__uce/mem_resp_i[72] (net)                      41.8347              0.0000     0.2577 f
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1496   -0.0156 @   0.2421 f
  uce_1__uce/U117/Q (AND2X1)                                      0.0674    0.1000     0.3421 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3      15.7803              0.0000     0.3421 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3421 f
  data_mem_pkt_li[538] (net)                           15.7803              0.0000     0.3421 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3421 f
  core/data_mem_pkt_i[539] (net)                       15.7803              0.0000     0.3421 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3421 f
  core/be/data_mem_pkt_i[16] (net)                     15.7803              0.0000     0.3421 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3421 f
  core/be/be_mem/data_mem_pkt_i[16] (net)              15.7803              0.0000     0.3421 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3421 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       15.7803              0.0000     0.3421 f
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0674   -0.0011 &   0.3409 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0359    0.0708     0.4118 f
  core/be/be_mem/dcache/n2303 (net)             1       2.4505              0.0000     0.4118 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0359    0.0000 &   0.4118 f
  data arrival time                                                                    0.4118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                         0.0203     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.4118
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0175


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[77] (net)                           2      14.2399              0.0000     0.1000 r
  U3223/IN6 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3223/Q (AO222X1)                                               0.1435    0.1124 @   0.2125 r
  mem_resp_li[647] (net)                        1      39.5282              0.0000     0.2125 r
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2125 r
  uce_1__uce/mem_resp_i[77] (net)                      39.5282              0.0000     0.2125 r
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1440   -0.0145 @   0.1980 r
  uce_1__uce/U122/Q (AND2X1)                                      0.0725    0.0903     0.2883 r
  uce_1__uce/data_mem_pkt_o[21] (net)           3      16.3793              0.0000     0.2883 r
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.2883 r
  data_mem_pkt_li[543] (net)                           16.3793              0.0000     0.2883 r
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.2883 r
  core/data_mem_pkt_i[544] (net)                       16.3793              0.0000     0.2883 r
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.2883 r
  core/be/data_mem_pkt_i[21] (net)                     16.3793              0.0000     0.2883 r
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.2883 r
  core/be/be_mem/data_mem_pkt_i[21] (net)              16.3793              0.0000     0.2883 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.2883 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       16.3793              0.0000     0.2883 r
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0725   -0.0028 &   0.2856 r
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0360    0.0803     0.3659 r
  core/be/be_mem/dcache/n2298 (net)             1       3.0419              0.0000     0.3659 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0360    0.0000 &   0.3659 r
  data arrival time                                                                    0.3659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4101     0.4101
  clock reconvergence pessimism                                             0.0000     0.4101
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.4101 r
  library hold time                                                        -0.0269     0.3832
  data required time                                                                   0.3832
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3832
  data arrival time                                                                   -0.3659
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0172


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[70] (net)                           2      14.4747              0.0000     0.1000 r
  U3215/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3215/Q (AO222X1)                                               0.1455    0.1108 @   0.2109 r
  mem_resp_li[640] (net)                        1      40.3737              0.0000     0.2109 r
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2109 r
  uce_1__uce/mem_resp_i[70] (net)                      40.3737              0.0000     0.2109 r
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1459   -0.0182 @   0.1928 r
  uce_1__uce/U115/Q (AND2X1)                                      0.0772    0.0929     0.2856 r
  uce_1__uce/data_mem_pkt_o[14] (net)           3      18.0573              0.0000     0.2856 r
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.2856 r
  data_mem_pkt_li[536] (net)                           18.0573              0.0000     0.2856 r
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.2856 r
  core/data_mem_pkt_i[537] (net)                       18.0573              0.0000     0.2856 r
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.2856 r
  core/be/data_mem_pkt_i[14] (net)                     18.0573              0.0000     0.2856 r
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.2856 r
  core/be/be_mem/data_mem_pkt_i[14] (net)              18.0573              0.0000     0.2856 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.2856 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       18.0573              0.0000     0.2856 r
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0772   -0.0020 &   0.2837 r
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0382    0.0828     0.3665 r
  core/be/be_mem/dcache/n2305 (net)             1       3.7495              0.0000     0.3665 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0382    0.0000 &   0.3665 r
  data arrival time                                                                    0.3665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.4102 r
  library hold time                                                        -0.0275     0.3827
  data required time                                                                   0.3827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3827
  data arrival time                                                                   -0.3665
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0162


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[73] (net)                          2       8.6803              0.0000     0.1000 f
  U3369/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3369/Q (AO222X1)                                               0.1551    0.1283 @   0.2284 f
  mem_resp_li[73] (net)                         1      44.1524              0.0000     0.2284 f
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.2284 f
  uce_0__uce/mem_resp_i[73] (net)                      44.1524              0.0000     0.2284 f
  uce_0__uce/U169/IN2 (AND2X1)                                    0.1551   -0.0410 @   0.1874 f
  uce_0__uce/U169/Q (AND2X1)                                      0.3147    0.2296 @   0.4170 f
  uce_0__uce/data_mem_pkt_o[17] (net)           3      96.4361              0.0000     0.4170 f
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.4170 f
  data_mem_pkt_li[16] (net)                            96.4361              0.0000     0.4170 f
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.4170 f
  core/data_mem_pkt_i[17] (net)                        96.4361              0.0000     0.4170 f
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.4170 f
  core/fe/data_mem_pkt_i[17] (net)                     96.4361              0.0000     0.4170 f
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.4170 f
  core/fe/mem/data_mem_pkt_i[17] (net)                 96.4361              0.0000     0.4170 f
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.4170 f
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          96.4361              0.0000     0.4170 f
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.3147   -0.0994 @   0.3175 f
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0368    0.0988     0.4163 f
  core/fe/mem/icache/n509 (net)                 1       2.6938              0.0000     0.4163 f
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0368    0.0000 &   0.4164 f
  data arrival time                                                                    0.4164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.4175 r
  library hold time                                                         0.0146     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.4164
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0157


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[76] (net)                          2      19.8965              0.0000     0.1000 r
  U3222/IN4 (AO222X1)                                             0.0020    0.0005 @   0.1005 r
  U3222/Q (AO222X1)                                               0.0606    0.1081     0.2085 r
  mem_resp_li[646] (net)                        1      12.0216              0.0000     0.2085 r
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2085 r
  uce_1__uce/mem_resp_i[76] (net)                      12.0216              0.0000     0.2085 r
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0606   -0.0057 &   0.2028 r
  uce_1__uce/U121/Q (AND2X1)                                      0.0791    0.0851     0.2879 r
  uce_1__uce/data_mem_pkt_o[20] (net)           3      19.8514              0.0000     0.2879 r
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2879 r
  data_mem_pkt_li[542] (net)                           19.8514              0.0000     0.2879 r
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2879 r
  core/data_mem_pkt_i[543] (net)                       19.8514              0.0000     0.2879 r
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2879 r
  core/be/data_mem_pkt_i[20] (net)                     19.8514              0.0000     0.2879 r
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2879 r
  core/be/be_mem/data_mem_pkt_i[20] (net)              19.8514              0.0000     0.2879 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2879 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       19.8514              0.0000     0.2879 r
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0791   -0.0038 &   0.2840 r
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0369    0.0822     0.3662 r
  core/be/be_mem/dcache/n2299 (net)             1       3.2200              0.0000     0.3662 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0369    0.0000 &   0.3662 r
  data arrival time                                                                    0.3662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.4090 r
  library hold time                                                        -0.0271     0.3818
  data required time                                                                   0.3818
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3818
  data arrival time                                                                   -0.3662
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0156


  Startpoint: io_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[93] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[93] (net)                           2       8.1650              0.0000     0.1000 f
  U3241/IN6 (AO222X1)                                             0.0003   -0.0001 @   0.0999 f
  U3241/Q (AO222X1)                                               0.1485    0.1271 @   0.2270 f
  mem_resp_li[663] (net)                        1      41.4757              0.0000     0.2270 f
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2270 f
  uce_1__uce/mem_resp_i[93] (net)                      41.4757              0.0000     0.2270 f
  uce_1__uce/U139/IN2 (AND2X1)                                    0.1485   -0.0324 @   0.1946 f
  uce_1__uce/U139/Q (AND2X1)                                      0.1163    0.1274 @   0.3220 f
  uce_1__uce/data_mem_pkt_o[37] (net)           3      32.8993              0.0000     0.3220 f
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3220 f
  data_mem_pkt_li[559] (net)                           32.8993              0.0000     0.3220 f
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3220 f
  core/data_mem_pkt_i[560] (net)                       32.8993              0.0000     0.3220 f
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3220 f
  core/be/data_mem_pkt_i[37] (net)                     32.8993              0.0000     0.3220 f
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3220 f
  core/be/be_mem/data_mem_pkt_i[37] (net)              32.8993              0.0000     0.3220 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3220 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       32.8993              0.0000     0.3220 f
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1163   -0.0287 @   0.2934 f
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0378    0.0797     0.3731 f
  core/be/be_mem/dcache/n2282 (net)             1       3.0212              0.0000     0.3731 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0378    0.0000 &   0.3731 f
  data arrival time                                                                    0.3731

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3729     0.3729
  clock reconvergence pessimism                                             0.0000     0.3729
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3729 r
  library hold time                                                         0.0150     0.3878
  data required time                                                                   0.3878
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3878
  data arrival time                                                                   -0.3731
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0147


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[61] (net)                          2      12.7237              0.0000     0.1000 r
  U3205/IN4 (AO222X1)                                             0.0008    0.0000 @   0.1000 r
  U3205/Q (AO222X1)                                               0.0801    0.1197     0.2196 r
  mem_resp_li[631] (net)                        1      19.1759              0.0000     0.2196 r
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2196 r
  uce_1__uce/mem_resp_i[61] (net)                      19.1759              0.0000     0.2196 r
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0801   -0.0153 &   0.2044 r
  uce_1__uce/U105/Q (AND2X1)                                      0.0813    0.0884     0.2927 r
  uce_1__uce/data_mem_pkt_o[5] (net)            3      20.4294              0.0000     0.2927 r
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2927 r
  data_mem_pkt_li[527] (net)                           20.4294              0.0000     0.2927 r
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2927 r
  core/data_mem_pkt_i[528] (net)                       20.4294              0.0000     0.2927 r
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2927 r
  core/be/data_mem_pkt_i[5] (net)                      20.4294              0.0000     0.2927 r
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2927 r
  core/be/be_mem/data_mem_pkt_i[5] (net)               20.4294              0.0000     0.2927 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2927 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        20.4294              0.0000     0.2927 r
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0813   -0.0080 &   0.2847 r
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0376    0.0833     0.3680 r
  core/be/be_mem/dcache/n2314 (net)             1       3.5436              0.0000     0.3680 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0376    0.0000 &   0.3680 r
  data arrival time                                                                    0.3680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.4092 r
  library hold time                                                        -0.0273     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.3680
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0139


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[65] (net)                          2      24.1010              0.0000     0.1000 r
  U3209/IN4 (AO222X1)                                             0.0022    0.0005 @   0.1005 r
  U3209/Q (AO222X1)                                               0.0610    0.1084     0.2089 r
  mem_resp_li[635] (net)                        1      12.1749              0.0000     0.2089 r
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2089 r
  uce_1__uce/mem_resp_i[65] (net)                      12.1749              0.0000     0.2089 r
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0610   -0.0022 &   0.2067 r
  uce_1__uce/U109/Q (AND2X1)                                      0.0859    0.0886     0.2952 r
  uce_1__uce/data_mem_pkt_o[9] (net)            3      22.2949              0.0000     0.2952 r
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2952 r
  data_mem_pkt_li[531] (net)                           22.2949              0.0000     0.2952 r
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2952 r
  core/data_mem_pkt_i[532] (net)                       22.2949              0.0000     0.2952 r
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2952 r
  core/be/data_mem_pkt_i[9] (net)                      22.2949              0.0000     0.2952 r
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2952 r
  core/be/be_mem/data_mem_pkt_i[9] (net)               22.2949              0.0000     0.2952 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2952 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        22.2949              0.0000     0.2952 r
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0859   -0.0085 &   0.2867 r
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0344    0.0821     0.3688 r
  core/be/be_mem/dcache/n2310 (net)             1       2.4580              0.0000     0.3688 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0344    0.0000 &   0.3689 r
  data arrival time                                                                    0.3689

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.4091 r
  library hold time                                                        -0.0265     0.3826
  data required time                                                                   0.3826
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3826
  data arrival time                                                                   -0.3689
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0138


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[96] (net)                          2      10.1832              0.0000     0.1000 r
  U3245/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3245/Q (AO222X1)                                               0.1197    0.1376 @   0.2377 r
  mem_resp_li[666] (net)                        1      31.9370              0.0000     0.2377 r
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2377 r
  uce_1__uce/mem_resp_i[96] (net)                      31.9370              0.0000     0.2377 r
  uce_1__uce/U143/IN2 (AND2X1)                                    0.1198   -0.0339 @   0.2038 r
  uce_1__uce/U143/Q (AND2X1)                                      0.0918    0.0980     0.3017 r
  uce_1__uce/data_mem_pkt_o[40] (net)           3      23.6637              0.0000     0.3017 r
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.3017 r
  data_mem_pkt_li[562] (net)                           23.6637              0.0000     0.3017 r
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.3017 r
  core/data_mem_pkt_i[563] (net)                       23.6637              0.0000     0.3017 r
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.3017 r
  core/be/data_mem_pkt_i[40] (net)                     23.6637              0.0000     0.3017 r
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.3017 r
  core/be/be_mem/data_mem_pkt_i[40] (net)              23.6637              0.0000     0.3017 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.3017 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       23.6637              0.0000     0.3017 r
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0918   -0.0152 &   0.2865 r
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0365    0.0842     0.3708 r
  core/be/be_mem/dcache/n2279 (net)             1       2.8564              0.0000     0.3708 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0365    0.0000 &   0.3708 r
  data arrival time                                                                    0.3708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                        -0.0270     0.3839
  data required time                                                                   0.3839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3839
  data arrival time                                                                   -0.3708
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0131


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[60] (net)                          2      20.7149              0.0000     0.1000 r
  U3204/IN4 (AO222X1)                                             0.0021    0.0004 @   0.1004 r
  U3204/Q (AO222X1)                                               0.0623    0.1092     0.2096 r
  mem_resp_li[630] (net)                        1      12.6503              0.0000     0.2096 r
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2096 r
  uce_1__uce/mem_resp_i[60] (net)                      12.6503              0.0000     0.2096 r
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0623   -0.0039 &   0.2057 r
  uce_1__uce/U104/Q (AND2X1)                                      0.0870    0.0893     0.2951 r
  uce_1__uce/data_mem_pkt_o[4] (net)            3      22.7205              0.0000     0.2951 r
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2951 r
  data_mem_pkt_li[526] (net)                           22.7205              0.0000     0.2951 r
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2951 r
  core/data_mem_pkt_i[527] (net)                       22.7205              0.0000     0.2951 r
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2951 r
  core/be/data_mem_pkt_i[4] (net)                      22.7205              0.0000     0.2951 r
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2951 r
  core/be/be_mem/data_mem_pkt_i[4] (net)               22.7205              0.0000     0.2951 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2951 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        22.7205              0.0000     0.2951 r
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0870   -0.0089 &   0.2862 r
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0352    0.0830     0.3692 r
  core/be/be_mem/dcache/n2315 (net)             1       2.7459              0.0000     0.3692 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0352    0.0000 &   0.3692 r
  data arrival time                                                                    0.3692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.4090 r
  library hold time                                                        -0.0267     0.3823
  data required time                                                                   0.3823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3823
  data arrival time                                                                   -0.3692
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0131


  Startpoint: io_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[112] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[112] (net)                          2      17.5720              0.0000     0.1000 r
  U3262/IN6 (AO222X1)                                             0.0015    0.0003 @   0.1003 r
  U3262/Q (AO222X1)                                               0.0758    0.0843     0.1846 r
  mem_resp_li[682] (net)                        1      17.6102              0.0000     0.1846 r
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.1846 r
  uce_1__uce/mem_resp_i[112] (net)                     17.6102              0.0000     0.1846 r
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0758   -0.0135 &   0.1711 r
  uce_1__uce/U160/Q (AND2X1)                                      0.1195    0.1066 @   0.2778 r
  uce_1__uce/data_mem_pkt_o[56] (net)           3      34.4120              0.0000     0.2778 r
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.2778 r
  data_mem_pkt_li[578] (net)                           34.4120              0.0000     0.2778 r
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.2778 r
  core/data_mem_pkt_i[579] (net)                       34.4120              0.0000     0.2778 r
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.2778 r
  core/be/data_mem_pkt_i[56] (net)                     34.4120              0.0000     0.2778 r
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.2778 r
  core/be/be_mem/data_mem_pkt_i[56] (net)              34.4120              0.0000     0.2778 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.2778 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       34.4120              0.0000     0.2778 r
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1195   -0.0261 @   0.2517 r
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0357    0.0904     0.3421 r
  core/be/be_mem/dcache/n2263 (net)             1       2.8810              0.0000     0.3421 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0357    0.0000 &   0.3422 r
  data arrival time                                                                    0.3422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  clock reconvergence pessimism                                             0.0000     0.3801
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3801 r
  library hold time                                                        -0.0257     0.3544
  data required time                                                                   0.3544
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3544
  data arrival time                                                                   -0.3422
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0123


  Startpoint: mem_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[98] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[98] (net)                          2      18.1379              0.0000     0.1000 r
  U3247/IN4 (AO222X1)                                             0.0016    0.0002 @   0.1002 r
  U3247/Q (AO222X1)                                               0.0758    0.1173     0.2174 r
  mem_resp_li[668] (net)                        1      17.5679              0.0000     0.2174 r
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.2174 r
  uce_1__uce/mem_resp_i[98] (net)                      17.5679              0.0000     0.2174 r
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0758   -0.0127 &   0.2047 r
  uce_1__uce/U145/Q (AND2X1)                                      0.0882    0.0914     0.2961 r
  uce_1__uce/data_mem_pkt_o[42] (net)           3      22.9576              0.0000     0.2961 r
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.2961 r
  data_mem_pkt_li[564] (net)                           22.9576              0.0000     0.2961 r
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.2961 r
  core/data_mem_pkt_i[565] (net)                       22.9576              0.0000     0.2961 r
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.2961 r
  core/be/data_mem_pkt_i[42] (net)                     22.9576              0.0000     0.2961 r
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.2961 r
  core/be/be_mem/data_mem_pkt_i[42] (net)              22.9576              0.0000     0.2961 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.2961 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       22.9576              0.0000     0.2961 r
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.0882   -0.0086 &   0.2875 r
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0370    0.0839     0.3714 r
  core/be/be_mem/dcache/n2277 (net)             1       3.0986              0.0000     0.3714 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0370    0.0000 &   0.3714 r
  data arrival time                                                                    0.3714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                        -0.0272     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.3714
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0122


  Startpoint: io_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[110] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[110] (net)                          2       9.5395              0.0000     0.1000 f
  U3260/IN5 (AO222X1)                                             0.0004   -0.0002 @   0.0998 f
  U3260/Q (AO222X1)                                               0.1047    0.1034     0.2032 f
  mem_resp_li[680] (net)                        1      27.7726              0.0000     0.2032 f
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2032 f
  uce_1__uce/mem_resp_i[110] (net)                     27.7726              0.0000     0.2032 f
  uce_1__uce/U158/IN2 (AND2X1)                                    0.1047   -0.0143 &   0.1890 f
  uce_1__uce/U158/Q (AND2X1)                                      0.1192    0.1222 @   0.3112 f
  uce_1__uce/data_mem_pkt_o[54] (net)           3      33.8029              0.0000     0.3112 f
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3112 f
  data_mem_pkt_li[576] (net)                           33.8029              0.0000     0.3112 f
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3112 f
  core/data_mem_pkt_i[577] (net)                       33.8029              0.0000     0.3112 f
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3112 f
  core/be/data_mem_pkt_i[54] (net)                     33.8029              0.0000     0.3112 f
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3112 f
  core/be/be_mem/data_mem_pkt_i[54] (net)              33.8029              0.0000     0.3112 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3112 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       33.8029              0.0000     0.3112 f
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1193   -0.0138 @   0.2973 f
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0375    0.0799     0.3772 f
  core/be/be_mem/dcache/n2265 (net)             1       2.8927              0.0000     0.3772 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0375    0.0000 &   0.3773 f
  data arrival time                                                                    0.3773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                             0.0000     0.3737
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3737 r
  library hold time                                                         0.0150     0.3887
  data required time                                                                   0.3887
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3887
  data arrival time                                                                   -0.3773
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0114


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[72] (net)                           2      13.8345              0.0000     0.1000 r
  U3217/IN6 (AO222X1)                                             0.0011    0.0004 @   0.1004 r
  U3217/Q (AO222X1)                                               0.1504    0.1154 @   0.2158 r
  mem_resp_li[642] (net)                        1      41.8396              0.0000     0.2158 r
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2158 r
  uce_1__uce/mem_resp_i[72] (net)                      41.8396              0.0000     0.2158 r
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1509   -0.0146 @   0.2011 r
  uce_1__uce/U117/Q (AND2X1)                                      0.0736    0.0914     0.2925 r
  uce_1__uce/data_mem_pkt_o[16] (net)           3      16.6818              0.0000     0.2925 r
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.2925 r
  data_mem_pkt_li[538] (net)                           16.6818              0.0000     0.2925 r
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.2925 r
  core/data_mem_pkt_i[539] (net)                       16.6818              0.0000     0.2925 r
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.2925 r
  core/be/data_mem_pkt_i[16] (net)                     16.6818              0.0000     0.2925 r
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.2925 r
  core/be/be_mem/data_mem_pkt_i[16] (net)              16.6818              0.0000     0.2925 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.2925 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       16.6818              0.0000     0.2925 r
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0736   -0.0012 &   0.2913 r
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0349    0.0797     0.3711 r
  core/be/be_mem/dcache/n2303 (net)             1       2.6229              0.0000     0.3711 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0349    0.0000 &   0.3711 r
  data arrival time                                                                    0.3711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                        -0.0266     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.3711
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0114


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[86] (net)                          2      13.3818              0.0000     0.1000 r
  U3233/IN4 (AO222X1)                                             0.0009    0.0003 @   0.1003 r
  U3233/Q (AO222X1)                                               0.0834    0.1216     0.2219 r
  mem_resp_li[656] (net)                        1      20.4130              0.0000     0.2219 r
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2219 r
  uce_1__uce/mem_resp_i[86] (net)                      20.4130              0.0000     0.2219 r
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0834   -0.0133 &   0.2086 r
  uce_1__uce/U132/Q (AND2X1)                                      0.0820    0.0891     0.2977 r
  uce_1__uce/data_mem_pkt_o[30] (net)           3      20.6273              0.0000     0.2977 r
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2977 r
  data_mem_pkt_li[552] (net)                           20.6273              0.0000     0.2977 r
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2977 r
  core/data_mem_pkt_i[553] (net)                       20.6273              0.0000     0.2977 r
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2977 r
  core/be/data_mem_pkt_i[30] (net)                     20.6273              0.0000     0.2977 r
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2977 r
  core/be/be_mem/data_mem_pkt_i[30] (net)              20.6273              0.0000     0.2977 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2977 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       20.6273              0.0000     0.2977 r
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0820   -0.0067 &   0.2910 r
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0353    0.0816     0.3726 r
  core/be/be_mem/dcache/n2289 (net)             1       2.6185              0.0000     0.3726 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0353    0.0000 &   0.3726 r
  data arrival time                                                                    0.3726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0267     0.3839
  data required time                                                                   0.3839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3839
  data arrival time                                                                   -0.3726
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0113


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[79] (net)                          2      11.0939              0.0000     0.1000 r
  U3225/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3225/Q (AO222X1)                                               0.0908    0.1258     0.2259 r
  mem_resp_li[649] (net)                        1      23.1817              0.0000     0.2259 r
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2259 r
  uce_1__uce/mem_resp_i[79] (net)                      23.1817              0.0000     0.2259 r
  uce_1__uce/U124/IN2 (AND2X1)                                    0.0908   -0.0134 &   0.2125 r
  uce_1__uce/U124/Q (AND2X1)                                      0.0789    0.0882     0.3008 r
  uce_1__uce/data_mem_pkt_o[23] (net)           3      19.3890              0.0000     0.3008 r
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3008 r
  data_mem_pkt_li[545] (net)                           19.3890              0.0000     0.3008 r
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3008 r
  core/data_mem_pkt_i[546] (net)                       19.3890              0.0000     0.3008 r
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3008 r
  core/be/data_mem_pkt_i[23] (net)                     19.3890              0.0000     0.3008 r
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3008 r
  core/be/be_mem/data_mem_pkt_i[23] (net)              19.3890              0.0000     0.3008 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3008 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       19.3890              0.0000     0.3008 r
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0789   -0.0089 &   0.2919 r
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0346    0.0805     0.3724 r
  core/be/be_mem/dcache/n2296 (net)             1       2.4464              0.0000     0.3724 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0346    0.0000 &   0.3725 r
  data arrival time                                                                    0.3725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.4102 r
  library hold time                                                        -0.0266     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.3725
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0112


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[119] (net)                         2      28.7058              0.0000     0.1000 f
  U3269/IN4 (AO222X1)                                             0.0031    0.0001 @   0.1001 f
  U3269/Q (AO222X1)                                               0.0584    0.1046     0.2048 f
  mem_resp_li[689] (net)                        1      10.9284              0.0000     0.2048 f
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2048 f
  uce_1__uce/mem_resp_i[119] (net)                     10.9284              0.0000     0.2048 f
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0584   -0.0047 &   0.2001 f
  uce_1__uce/U168/Q (AND2X1)                                      0.1321    0.1179 @   0.3180 f
  uce_1__uce/data_mem_pkt_o[63] (net)           3      36.7193              0.0000     0.3180 f
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3180 f
  data_mem_pkt_li[585] (net)                           36.7193              0.0000     0.3180 f
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3180 f
  core/data_mem_pkt_i[586] (net)                       36.7193              0.0000     0.3180 f
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3180 f
  core/be/data_mem_pkt_i[63] (net)                     36.7193              0.0000     0.3180 f
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3180 f
  core/be/be_mem/data_mem_pkt_i[63] (net)              36.7193              0.0000     0.3180 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3180 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       36.7193              0.0000     0.3180 f
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1321   -0.0160 @   0.3020 f
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0373    0.0816     0.3836 f
  core/be/be_mem/dcache/n2256 (net)             1       2.8500              0.0000     0.3836 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0373    0.0000 &   0.3836 f
  data arrival time                                                                    0.3836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  clock reconvergence pessimism                                             0.0000     0.3798
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3798 r
  library hold time                                                         0.0141     0.3940
  data required time                                                                   0.3940
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3940
  data arrival time                                                                   -0.3836
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0103


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[75] (net)                          2       9.6055              0.0000     0.1000 r
  U3221/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3221/Q (AO222X1)                                               0.1177    0.1366 @   0.2366 r
  mem_resp_li[645] (net)                        1      31.2186              0.0000     0.2366 r
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2366 r
  uce_1__uce/mem_resp_i[75] (net)                      31.2186              0.0000     0.2366 r
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1179   -0.0225 @   0.2142 r
  uce_1__uce/U120/Q (AND2X1)                                      0.0782    0.0908     0.3050 r
  uce_1__uce/data_mem_pkt_o[19] (net)           3      18.7990              0.0000     0.3050 r
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.3050 r
  data_mem_pkt_li[541] (net)                           18.7990              0.0000     0.3050 r
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.3050 r
  core/data_mem_pkt_i[542] (net)                       18.7990              0.0000     0.3050 r
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.3050 r
  core/be/data_mem_pkt_i[19] (net)                     18.7990              0.0000     0.3050 r
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.3050 r
  core/be/be_mem/data_mem_pkt_i[19] (net)              18.7990              0.0000     0.3050 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.3050 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       18.7990              0.0000     0.3050 r
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0782   -0.0110 &   0.2940 r
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0360    0.0815     0.3755 r
  core/be/be_mem/dcache/n2300 (net)             1       3.0078              0.0000     0.3755 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0360    0.0000 &   0.3755 r
  data arrival time                                                                    0.3755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  clock reconvergence pessimism                                             0.0000     0.4103
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.4103 r
  library hold time                                                        -0.0269     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.3755
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0079


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[85] (net)                          2      14.9622              0.0000     0.1000 r
  U3232/IN4 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3232/Q (AO222X1)                                               0.0849    0.1224     0.2225 r
  mem_resp_li[655] (net)                        1      20.9608              0.0000     0.2225 r
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.2225 r
  uce_1__uce/mem_resp_i[85] (net)                      20.9608              0.0000     0.2225 r
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0849   -0.0098 &   0.2128 r
  uce_1__uce/U131/Q (AND2X1)                                      0.0675    0.0818     0.2945 r
  uce_1__uce/data_mem_pkt_o[29] (net)           3      15.3648              0.0000     0.2945 r
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2945 r
  data_mem_pkt_li[551] (net)                           15.3648              0.0000     0.2945 r
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2945 r
  core/data_mem_pkt_i[552] (net)                       15.3648              0.0000     0.2945 r
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2945 r
  core/be/data_mem_pkt_i[29] (net)                     15.3648              0.0000     0.2945 r
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2945 r
  core/be/be_mem/data_mem_pkt_i[29] (net)              15.3648              0.0000     0.2945 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2945 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       15.3648              0.0000     0.2945 r
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0675    0.0006 &   0.2951 r
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0378    0.0806     0.3758 r
  core/be/be_mem/dcache/n2290 (net)             1       3.7337              0.0000     0.3758 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0378    0.0000 &   0.3758 r
  data arrival time                                                                    0.3758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.4105 r
  library hold time                                                        -0.0274     0.3831
  data required time                                                                   0.3831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3831
  data arrival time                                                                   -0.3758
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0073


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[111] (net)                         2      16.6846              0.0000     0.1000 r
  U3261/IN4 (AO222X1)                                             0.0015    0.0001 @   0.1001 r
  U3261/Q (AO222X1)                                               0.0733    0.1158     0.2160 r
  mem_resp_li[681] (net)                        1      16.6383              0.0000     0.2160 r
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.2160 r
  uce_1__uce/mem_resp_i[111] (net)                     16.6383              0.0000     0.2160 r
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0733   -0.0083 &   0.2076 r
  uce_1__uce/U159/Q (AND2X1)                                      0.0906    0.0924     0.3000 r
  uce_1__uce/data_mem_pkt_o[55] (net)           3      23.8702              0.0000     0.3000 r
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.3000 r
  data_mem_pkt_li[577] (net)                           23.8702              0.0000     0.3000 r
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.3000 r
  core/data_mem_pkt_i[578] (net)                       23.8702              0.0000     0.3000 r
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.3000 r
  core/be/data_mem_pkt_i[55] (net)                     23.8702              0.0000     0.3000 r
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.3000 r
  core/be/be_mem/data_mem_pkt_i[55] (net)              23.8702              0.0000     0.3000 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.3000 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       23.8702              0.0000     0.3000 r
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.0906   -0.0073 &   0.2927 r
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0369    0.0843     0.3770 r
  core/be/be_mem/dcache/n2264 (net)             1       3.0248              0.0000     0.3770 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0369    0.0000 &   0.3770 r
  data arrival time                                                                    0.3770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                        -0.0271     0.3837
  data required time                                                                   0.3837
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3837
  data arrival time                                                                   -0.3770
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0068


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[67] (net)                          2      11.9872              0.0000     0.1000 f
  U3363/IN5 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3363/Q (AO222X1)                                               0.1398    0.1201 @   0.2204 f
  mem_resp_li[67] (net)                         1      38.8218              0.0000     0.2204 f
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.2204 f
  uce_0__uce/mem_resp_i[67] (net)                      38.8218              0.0000     0.2204 f
  uce_0__uce/U163/IN2 (AND2X1)                                    0.1398   -0.0288 @   0.1916 f
  uce_0__uce/U163/Q (AND2X1)                                      0.2842    0.2068 @   0.3984 f
  uce_0__uce/data_mem_pkt_o[11] (net)           3      84.0704              0.0000     0.3984 f
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.3984 f
  data_mem_pkt_li[10] (net)                            84.0704              0.0000     0.3984 f
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.3984 f
  core/data_mem_pkt_i[11] (net)                        84.0704              0.0000     0.3984 f
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.3984 f
  core/fe/data_mem_pkt_i[11] (net)                     84.0704              0.0000     0.3984 f
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.3984 f
  core/fe/mem/data_mem_pkt_i[11] (net)                 84.0704              0.0000     0.3984 f
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.3984 f
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          84.0704              0.0000     0.3984 f
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.2842   -0.0700 @   0.3284 f
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0374    0.0973     0.4256 f
  core/fe/mem/icache/n503 (net)                 1       2.9195              0.0000     0.4256 f
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0374    0.0000 &   0.4256 f
  data arrival time                                                                    0.4256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.4175 r
  library hold time                                                         0.0144     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.4256
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0063


  Startpoint: io_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[103] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[103] (net)                          2      12.6028              0.0000     0.1000 f
  U3252/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3252/Q (AO222X1)                                               0.1448    0.1230 @   0.2231 f
  mem_resp_li[673] (net)                        1      40.6629              0.0000     0.2231 f
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2231 f
  uce_1__uce/mem_resp_i[103] (net)                     40.6629              0.0000     0.2231 f
  uce_1__uce/U150/IN2 (AND2X1)                                    0.1448   -0.0287 @   0.1944 f
  uce_1__uce/U150/Q (AND2X1)                                      0.1419    0.1373 @   0.3316 f
  uce_1__uce/data_mem_pkt_o[47] (net)           3      39.5512              0.0000     0.3316 f
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3316 f
  data_mem_pkt_li[569] (net)                           39.5512              0.0000     0.3316 f
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3316 f
  core/data_mem_pkt_i[570] (net)                       39.5512              0.0000     0.3316 f
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3316 f
  core/be/data_mem_pkt_i[47] (net)                     39.5512              0.0000     0.3316 f
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3316 f
  core/be/be_mem/data_mem_pkt_i[47] (net)              39.5512              0.0000     0.3316 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3316 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       39.5512              0.0000     0.3316 f
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1419   -0.0246 @   0.3070 f
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0358    0.0814     0.3884 f
  core/be/be_mem/dcache/n2272 (net)             1       2.3016              0.0000     0.3884 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0358    0.0000 &   0.3884 f
  data arrival time                                                                    0.3884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3800     0.3800
  clock reconvergence pessimism                                             0.0000     0.3800
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3800 r
  library hold time                                                         0.0145     0.3945
  data required time                                                                   0.3945
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3945
  data arrival time                                                                   -0.3884
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0061


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[83] (net)                          2      18.4097              0.0000     0.1000 r
  U3229/IN4 (AO222X1)                                             0.0019    0.0003 @   0.1003 r
  U3229/Q (AO222X1)                                               0.0760    0.1174     0.2177 r
  mem_resp_li[653] (net)                        1      17.6450              0.0000     0.2177 r
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2177 r
  uce_1__uce/mem_resp_i[83] (net)                      17.6450              0.0000     0.2177 r
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0760   -0.0055 &   0.2122 r
  uce_1__uce/U129/Q (AND2X1)                                      0.0725    0.0834     0.2956 r
  uce_1__uce/data_mem_pkt_o[27] (net)           3      17.2721              0.0000     0.2956 r
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2956 r
  data_mem_pkt_li[549] (net)                           17.2721              0.0000     0.2956 r
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2956 r
  core/data_mem_pkt_i[550] (net)                       17.2721              0.0000     0.2956 r
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2956 r
  core/be/data_mem_pkt_i[27] (net)                     17.2721              0.0000     0.2956 r
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2956 r
  core/be/be_mem/data_mem_pkt_i[27] (net)              17.2721              0.0000     0.2956 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2956 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       17.2721              0.0000     0.2956 r
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0725    0.0008 &   0.2964 r
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0371    0.0811     0.3775 r
  core/be/be_mem/dcache/n2292 (net)             1       3.4148              0.0000     0.3775 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0371    0.0000 &   0.3775 r
  data arrival time                                                                    0.3775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0272     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.3775
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0060


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[105] (net)                         2      15.7037              0.0000     0.1000 r
  U3254/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3254/Q (AO222X1)                                               0.0804    0.1199     0.2201 r
  mem_resp_li[675] (net)                        1      19.2956              0.0000     0.2201 r
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2201 r
  uce_1__uce/mem_resp_i[105] (net)                     19.2956              0.0000     0.2201 r
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0804   -0.0116 &   0.2085 r
  uce_1__uce/U152/Q (AND2X1)                                      0.0841    0.0898     0.2983 r
  uce_1__uce/data_mem_pkt_o[49] (net)           3      21.4300              0.0000     0.2983 r
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.2983 r
  data_mem_pkt_li[571] (net)                           21.4300              0.0000     0.2983 r
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.2983 r
  core/data_mem_pkt_i[572] (net)                       21.4300              0.0000     0.2983 r
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.2983 r
  core/be/data_mem_pkt_i[49] (net)                     21.4300              0.0000     0.2983 r
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.2983 r
  core/be/be_mem/data_mem_pkt_i[49] (net)              21.4300              0.0000     0.2983 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.2983 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       21.4300              0.0000     0.2983 r
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.0841   -0.0023 &   0.2960 r
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0368    0.0830     0.3790 r
  core/be/be_mem/dcache/n2270 (net)             1       3.0922              0.0000     0.3790 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0368    0.0000 &   0.3790 r
  data arrival time                                                                    0.3790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                        -0.0271     0.3840
  data required time                                                                   0.3840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3840
  data arrival time                                                                   -0.3790
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0050


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[97] (net)                          2      10.8901              0.0000     0.1000 r
  U3246/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3246/Q (AO222X1)                                               0.1010    0.1314     0.2315 r
  mem_resp_li[667] (net)                        1      26.9257              0.0000     0.2315 r
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2315 r
  uce_1__uce/mem_resp_i[97] (net)                      26.9257              0.0000     0.2315 r
  uce_1__uce/U144/IN2 (AND2X1)                                    0.1010   -0.0185 &   0.2130 r
  uce_1__uce/U144/Q (AND2X1)                                      0.0891    0.0946     0.3076 r
  uce_1__uce/data_mem_pkt_o[41] (net)           3      22.9464              0.0000     0.3076 r
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.3076 r
  data_mem_pkt_li[563] (net)                           22.9464              0.0000     0.3076 r
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.3076 r
  core/data_mem_pkt_i[564] (net)                       22.9464              0.0000     0.3076 r
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.3076 r
  core/be/data_mem_pkt_i[41] (net)                     22.9464              0.0000     0.3076 r
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.3076 r
  core/be/be_mem/data_mem_pkt_i[41] (net)              22.9464              0.0000     0.3076 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.3076 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       22.9464              0.0000     0.3076 r
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0891   -0.0119 &   0.2957 r
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0376    0.0845     0.3802 r
  core/be/be_mem/dcache/n2278 (net)             1       3.2819              0.0000     0.3802 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0376    0.0000 &   0.3802 r
  data arrival time                                                                    0.3802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0273     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.3802
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0032


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[104] (net)                         2      10.1099              0.0000     0.1000 r
  U3253/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3253/Q (AO222X1)                                               0.1038    0.1328     0.2328 r
  mem_resp_li[674] (net)                        1      27.9268              0.0000     0.2328 r
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2328 r
  uce_1__uce/mem_resp_i[104] (net)                     27.9268              0.0000     0.2328 r
  uce_1__uce/U151/IN2 (AND2X1)                                    0.1038   -0.0197 &   0.2131 r
  uce_1__uce/U151/Q (AND2X1)                                      0.1024    0.1015     0.3146 r
  uce_1__uce/data_mem_pkt_o[48] (net)           3      27.7043              0.0000     0.3146 r
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3146 r
  data_mem_pkt_li[570] (net)                           27.7043              0.0000     0.3146 r
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3146 r
  core/data_mem_pkt_i[571] (net)                       27.7043              0.0000     0.3146 r
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3146 r
  core/be/data_mem_pkt_i[48] (net)                     27.7043              0.0000     0.3146 r
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3146 r
  core/be/be_mem/data_mem_pkt_i[48] (net)              27.7043              0.0000     0.3146 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3146 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       27.7043              0.0000     0.3146 r
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1024   -0.0154 &   0.2992 r
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0354    0.0858     0.3851 r
  core/be/be_mem/dcache/n2271 (net)             1       2.4916              0.0000     0.3851 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0354    0.0000 &   0.3851 r
  data arrival time                                                                    0.3851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  clock reconvergence pessimism                                             0.0000     0.4135
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.4135 r
  library hold time                                                        -0.0268     0.3867
  data required time                                                                   0.3867
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3867
  data arrival time                                                                   -0.3851
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0016


  Startpoint: mem_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[121] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[121] (net)                         2      10.1884              0.0000     0.1000 r
  U3271/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3271/Q (AO222X1)                                               0.1015    0.1317     0.2317 r
  mem_resp_li[691] (net)                        1      27.0963              0.0000     0.2317 r
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2317 r
  uce_1__uce/mem_resp_i[121] (net)                     27.0963              0.0000     0.2317 r
  uce_1__uce/U170/IN2 (AND2X1)                                    0.1015   -0.0123 &   0.2194 r
  uce_1__uce/U170/Q (AND2X1)                                      0.0789    0.0894     0.3088 r
  uce_1__uce/data_mem_pkt_o[65] (net)           3      19.2643              0.0000     0.3088 r
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3088 r
  data_mem_pkt_li[587] (net)                           19.2643              0.0000     0.3088 r
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3088 r
  core/data_mem_pkt_i[588] (net)                       19.2643              0.0000     0.3088 r
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3088 r
  core/be/data_mem_pkt_i[65] (net)                     19.2643              0.0000     0.3088 r
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3088 r
  core/be/be_mem/data_mem_pkt_i[65] (net)              19.2643              0.0000     0.3088 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3088 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       19.2643              0.0000     0.3088 r
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.0789   -0.0097 &   0.2992 r
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0360    0.0815     0.3807 r
  core/be/be_mem/dcache/n2254 (net)             1       2.9363              0.0000     0.3807 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0360    0.0000 &   0.3807 r
  data arrival time                                                                    0.3807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0269     0.3823
  data required time                                                                   0.3823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3823
  data arrival time                                                                   -0.3807
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0016


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[88] (net)                          2      15.2267              0.0000     0.1000 r
  U3236/IN4 (AO222X1)                                             0.0012    0.0005 @   0.1005 r
  U3236/Q (AO222X1)                                               0.1441    0.1486 @   0.2490 r
  mem_resp_li[658] (net)                        1      40.0972              0.0000     0.2490 r
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2490 r
  uce_1__uce/mem_resp_i[88] (net)                      40.0972              0.0000     0.2490 r
  uce_1__uce/U134/IN2 (AND2X1)                                    0.1445   -0.0373 @   0.2117 r
  uce_1__uce/U134/Q (AND2X1)                                      0.0849    0.0967     0.3084 r
  uce_1__uce/data_mem_pkt_o[32] (net)           3      20.8488              0.0000     0.3084 r
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.3084 r
  data_mem_pkt_li[554] (net)                           20.8488              0.0000     0.3084 r
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.3084 r
  core/data_mem_pkt_i[555] (net)                       20.8488              0.0000     0.3084 r
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.3084 r
  core/be/data_mem_pkt_i[32] (net)                     20.8488              0.0000     0.3084 r
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.3084 r
  core/be/be_mem/data_mem_pkt_i[32] (net)              20.8488              0.0000     0.3084 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.3084 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       20.8488              0.0000     0.3084 r
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0849   -0.0109 &   0.2975 r
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0401    0.0855     0.3830 r
  core/be/be_mem/dcache/n2287 (net)             1       4.2332              0.0000     0.3830 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0401   -0.0015 &   0.3815 r
  data arrival time                                                                    0.3815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                        -0.0280     0.3826
  data required time                                                                   0.3826
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3826
  data arrival time                                                                   -0.3815
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0011


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[102] (net)                         2      10.0358              0.0000     0.1000 r
  U3251/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3251/Q (AO222X1)                                               0.1010    0.1313     0.2312 r
  mem_resp_li[672] (net)                        1      26.7965              0.0000     0.2312 r
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2312 r
  uce_1__uce/mem_resp_i[102] (net)                     26.7965              0.0000     0.2312 r
  uce_1__uce/U149/IN2 (AND2X1)                                    0.1010   -0.0202 &   0.2110 r
  uce_1__uce/U149/Q (AND2X1)                                      0.0934    0.0968     0.3078 r
  uce_1__uce/data_mem_pkt_o[46] (net)           3      24.5223              0.0000     0.3078 r
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3078 r
  data_mem_pkt_li[568] (net)                           24.5223              0.0000     0.3078 r
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3078 r
  core/data_mem_pkt_i[569] (net)                       24.5223              0.0000     0.3078 r
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3078 r
  core/be/data_mem_pkt_i[46] (net)                     24.5223              0.0000     0.3078 r
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3078 r
  core/be/be_mem/data_mem_pkt_i[46] (net)              24.5223              0.0000     0.3078 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3078 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       24.5223              0.0000     0.3078 r
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.0934   -0.0075 &   0.3003 r
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0354    0.0837     0.3840 r
  core/be/be_mem/dcache/n2273 (net)             1       2.4387              0.0000     0.3840 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0354    0.0000 &   0.3840 r
  data arrival time                                                                    0.3840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                        -0.0267     0.3840
  data required time                                                                   0.3840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3840
  data arrival time                                                                   -0.3840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0000


  Startpoint: io_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[119] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[119] (net)                          2      23.7748              0.0000     0.1000 r
  U3269/IN5 (AO222X1)                                             0.0025    0.0006 @   0.1006 r
  U3269/Q (AO222X1)                                               0.0575    0.0715     0.1721 r
  mem_resp_li[689] (net)                        1      10.9332              0.0000     0.1721 r
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.1721 r
  uce_1__uce/mem_resp_i[119] (net)                     10.9332              0.0000     0.1721 r
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0575   -0.0045 &   0.1676 r
  uce_1__uce/U168/Q (AND2X1)                                      0.1354    0.1079 @   0.2755 r
  uce_1__uce/data_mem_pkt_o[63] (net)           3      37.6208              0.0000     0.2755 r
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.2755 r
  data_mem_pkt_li[585] (net)                           37.6208              0.0000     0.2755 r
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.2755 r
  core/data_mem_pkt_i[586] (net)                       37.6208              0.0000     0.2755 r
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.2755 r
  core/be/data_mem_pkt_i[63] (net)                     37.6208              0.0000     0.2755 r
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.2755 r
  core/be/be_mem/data_mem_pkt_i[63] (net)              37.6208              0.0000     0.2755 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.2755 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       37.6208              0.0000     0.2755 r
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1357   -0.0148 @   0.2607 r
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0361    0.0939     0.3546 r
  core/be/be_mem/dcache/n2256 (net)             1       3.0224              0.0000     0.3546 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0361    0.0000 &   0.3546 r
  data arrival time                                                                    0.3546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  clock reconvergence pessimism                                             0.0000     0.3798
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3798 r
  library hold time                                                        -0.0258     0.3540
  data required time                                                                   0.3540
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3540
  data arrival time                                                                   -0.3546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0006


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[69] (net)                          2      11.7407              0.0000     0.1000 r
  U3214/IN4 (AO222X1)                                             0.0007    0.0002 @   0.1002 r
  U3214/Q (AO222X1)                                               0.0983    0.1301     0.2304 r
  mem_resp_li[639] (net)                        1      25.9842              0.0000     0.2304 r
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2304 r
  uce_1__uce/mem_resp_i[69] (net)                      25.9842              0.0000     0.2304 r
  uce_1__uce/U113/IN2 (AND2X1)                                    0.0983   -0.0093 &   0.2211 r
  uce_1__uce/U113/Q (AND2X1)                                      0.0811    0.0902     0.3113 r
  uce_1__uce/data_mem_pkt_o[13] (net)           3      20.0936              0.0000     0.3113 r
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.3113 r
  data_mem_pkt_li[535] (net)                           20.0936              0.0000     0.3113 r
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.3113 r
  core/data_mem_pkt_i[536] (net)                       20.0936              0.0000     0.3113 r
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.3113 r
  core/be/data_mem_pkt_i[13] (net)                     20.0936              0.0000     0.3113 r
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.3113 r
  core/be/be_mem/data_mem_pkt_i[13] (net)              20.0936              0.0000     0.3113 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.3113 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       20.0936              0.0000     0.3113 r
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0811   -0.0096 &   0.3016 r
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0354    0.0818     0.3834 r
  core/be/be_mem/dcache/n2306 (net)             1       2.8156              0.0000     0.3834 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0354    0.0000 &   0.3834 r
  data arrival time                                                                    0.3834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0268     0.3825
  data required time                                                                   0.3825
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3825
  data arrival time                                                                   -0.3834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0009


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[90] (net)                          2      13.9324              0.0000     0.1000 r
  U3238/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3238/Q (AO222X1)                                               0.1466    0.1498 @   0.2500 r
  mem_resp_li[660] (net)                        1      40.9610              0.0000     0.2500 r
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2500 r
  uce_1__uce/mem_resp_i[90] (net)                      40.9610              0.0000     0.2500 r
  uce_1__uce/U136/IN2 (AND2X1)                                    0.1469   -0.0348 @   0.2152 r
  uce_1__uce/U136/Q (AND2X1)                                      0.0681    0.0882     0.3035 r
  uce_1__uce/data_mem_pkt_o[34] (net)           3      14.7444              0.0000     0.3035 r
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.3035 r
  data_mem_pkt_li[556] (net)                           14.7444              0.0000     0.3035 r
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.3035 r
  core/data_mem_pkt_i[557] (net)                       14.7444              0.0000     0.3035 r
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.3035 r
  core/be/data_mem_pkt_i[34] (net)                     14.7444              0.0000     0.3035 r
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.3035 r
  core/be/be_mem/data_mem_pkt_i[34] (net)              14.7444              0.0000     0.3035 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.3035 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       14.7444              0.0000     0.3035 r
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0681    0.0005 &   0.3039 r
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0362    0.0796     0.3836 r
  core/be/be_mem/dcache/n2285 (net)             1       3.1825              0.0000     0.3836 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0362    0.0000 &   0.3836 r
  data arrival time                                                                    0.3836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0270     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.3836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0013


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[91] (net)                          2      11.5496              0.0000     0.1000 r
  U3239/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3239/Q (AO222X1)                                               0.1218    0.1383 @   0.2384 r
  mem_resp_li[661] (net)                        1      32.5094              0.0000     0.2384 r
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2384 r
  uce_1__uce/mem_resp_i[91] (net)                      32.5094              0.0000     0.2384 r
  uce_1__uce/U137/IN2 (AND2X1)                                    0.1220   -0.0207 @   0.2178 r
  uce_1__uce/U137/Q (AND2X1)                                      0.0852    0.0949     0.3127 r
  uce_1__uce/data_mem_pkt_o[35] (net)           3      21.2884              0.0000     0.3127 r
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.3127 r
  data_mem_pkt_li[557] (net)                           21.2884              0.0000     0.3127 r
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.3127 r
  core/data_mem_pkt_i[558] (net)                       21.2884              0.0000     0.3127 r
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.3127 r
  core/be/data_mem_pkt_i[35] (net)                     21.2884              0.0000     0.3127 r
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.3127 r
  core/be/be_mem/data_mem_pkt_i[35] (net)              21.2884              0.0000     0.3127 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.3127 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       21.2884              0.0000     0.3127 r
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0852   -0.0077 &   0.3050 r
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0358    0.0825     0.3875 r
  core/be/be_mem/dcache/n2284 (net)             1       2.7356              0.0000     0.3875 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0358    0.0000 &   0.3875 r
  data arrival time                                                                    0.3875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  clock reconvergence pessimism                                             0.0000     0.4130
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.4130 r
  library hold time                                                        -0.0269     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0014


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[80] (net)                          2      10.7633              0.0000     0.1000 r
  U3226/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3226/Q (AO222X1)                                               0.0953    0.1284     0.2284 r
  mem_resp_li[650] (net)                        1      24.8686              0.0000     0.2284 r
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2284 r
  uce_1__uce/mem_resp_i[80] (net)                      24.8686              0.0000     0.2284 r
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0953   -0.0157 &   0.2127 r
  uce_1__uce/U125/Q (AND2X1)                                      0.0908    0.0948     0.3075 r
  uce_1__uce/data_mem_pkt_o[24] (net)           3      23.6347              0.0000     0.3075 r
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.3075 r
  data_mem_pkt_li[546] (net)                           23.6347              0.0000     0.3075 r
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.3075 r
  core/data_mem_pkt_i[547] (net)                       23.6347              0.0000     0.3075 r
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.3075 r
  core/be/data_mem_pkt_i[24] (net)                     23.6347              0.0000     0.3075 r
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.3075 r
  core/be/be_mem/data_mem_pkt_i[24] (net)              23.6347              0.0000     0.3075 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.3075 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       23.6347              0.0000     0.3075 r
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0908   -0.0062 &   0.3014 r
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0354    0.0834     0.3848 r
  core/be/be_mem/dcache/n2295 (net)             1       2.5716              0.0000     0.3848 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0354    0.0000 &   0.3848 r
  data arrival time                                                                    0.3848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  clock reconvergence pessimism                                             0.0000     0.4099
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.4099 r
  library hold time                                                        -0.0268     0.3831
  data required time                                                                   0.3831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3831
  data arrival time                                                                   -0.3848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0017


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[63] (net)                          2      10.0759              0.0000     0.1000 r
  U3207/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3207/Q (AO222X1)                                               0.1002    0.1311     0.2312 r
  mem_resp_li[633] (net)                        1      26.6655              0.0000     0.2312 r
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2312 r
  uce_1__uce/mem_resp_i[63] (net)                      26.6655              0.0000     0.2312 r
  uce_1__uce/U107/IN2 (AND2X1)                                    0.1002   -0.0175 &   0.2137 r
  uce_1__uce/U107/Q (AND2X1)                                      0.0762    0.0879     0.3016 r
  uce_1__uce/data_mem_pkt_o[7] (net)            3      18.2964              0.0000     0.3016 r
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.3016 r
  data_mem_pkt_li[529] (net)                           18.2964              0.0000     0.3016 r
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.3016 r
  core/data_mem_pkt_i[530] (net)                       18.2964              0.0000     0.3016 r
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.3016 r
  core/be/data_mem_pkt_i[7] (net)                      18.2964              0.0000     0.3016 r
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.3016 r
  core/be/be_mem/data_mem_pkt_i[7] (net)               18.2964              0.0000     0.3016 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.3016 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        18.2964              0.0000     0.3016 r
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0762    0.0005 &   0.3021 r
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0361    0.0811     0.3832 r
  core/be/be_mem/dcache/n2312 (net)             1       3.0348              0.0000     0.3832 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0361    0.0000 &   0.3833 r
  data arrival time                                                                    0.3833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4084 r
  library hold time                                                        -0.0269     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.3833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0018


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[96] (net)                          2       9.9235              0.0000     0.1000 f
  U3397/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3397/Q (AO222X1)                                               0.1531    0.1270 @   0.2271 f
  mem_resp_li[96] (net)                         1      43.3617              0.0000     0.2271 f
  uce_0__uce/mem_resp_i[96] (bp_uce_02_2)                                   0.0000     0.2271 f
  uce_0__uce/mem_resp_i[96] (net)                      43.3617              0.0000     0.2271 f
  uce_0__uce/U195/IN2 (AND2X1)                                    0.1531   -0.0291 @   0.1980 f
  uce_0__uce/U195/Q (AND2X1)                                      0.3795    0.2450 @   0.4430 f
  uce_0__uce/data_mem_pkt_o[40] (net)           3     112.4645              0.0000     0.4430 f
  uce_0__uce/data_mem_pkt_o[40] (bp_uce_02_2)                               0.0000     0.4430 f
  data_mem_pkt_li[39] (net)                           112.4645              0.0000     0.4430 f
  core/data_mem_pkt_i[40] (bp_core_minimal_02_0)                            0.0000     0.4430 f
  core/data_mem_pkt_i[40] (net)                       112.4645              0.0000     0.4430 f
  core/fe/data_mem_pkt_i[40] (bp_fe_top_02_0)                               0.0000     0.4430 f
  core/fe/data_mem_pkt_i[40] (net)                    112.4645              0.0000     0.4430 f
  core/fe/mem/data_mem_pkt_i[40] (bp_fe_mem_02_0)                           0.0000     0.4430 f
  core/fe/mem/data_mem_pkt_i[40] (net)                112.4645              0.0000     0.4430 f
  core/fe/mem/icache/data_mem_pkt_i[40] (bp_fe_icache_02_0)                 0.0000     0.4430 f
  core/fe/mem/icache/data_mem_pkt_i[40] (net)         112.4645              0.0000     0.4430 f
  core/fe/mem/icache/U961/IN1 (MUX21X1)                           0.3795   -0.1063 @   0.3367 f
  core/fe/mem/icache/U961/Q (MUX21X1)                             0.0381    0.1033     0.4401 f
  core/fe/mem/icache/n532 (net)                 1       2.7355              0.0000     0.4401 f
  core/fe/mem/icache/uncached_load_data_r_reg_38_/D (DFFX1)       0.0381   -0.0016 &   0.4385 f
  data arrival time                                                                    0.4385

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                             0.0000     0.4223
  core/fe/mem/icache/uncached_load_data_r_reg_38_/CLK (DFFX1)               0.0000     0.4223 r
  library hold time                                                         0.0142     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.4385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0019


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[87] (net)                          2      11.3661              0.0000     0.1000 r
  U3235/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3235/Q (AO222X1)                                               0.1258    0.1404 @   0.2404 r
  mem_resp_li[657] (net)                        1      33.9686              0.0000     0.2404 r
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2404 r
  uce_1__uce/mem_resp_i[87] (net)                      33.9686              0.0000     0.2404 r
  uce_1__uce/U133/IN2 (AND2X1)                                    0.1261   -0.0244 @   0.2159 r
  uce_1__uce/U133/Q (AND2X1)                                      0.0824    0.0939     0.3098 r
  uce_1__uce/data_mem_pkt_o[31] (net)           3      20.2034              0.0000     0.3098 r
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.3098 r
  data_mem_pkt_li[553] (net)                           20.2034              0.0000     0.3098 r
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.3098 r
  core/data_mem_pkt_i[554] (net)                       20.2034              0.0000     0.3098 r
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.3098 r
  core/be/data_mem_pkt_i[31] (net)                     20.2034              0.0000     0.3098 r
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.3098 r
  core/be/be_mem/data_mem_pkt_i[31] (net)              20.2034              0.0000     0.3098 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.3098 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       20.2034              0.0000     0.3098 r
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0824   -0.0076 &   0.3022 r
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0375    0.0832     0.3854 r
  core/be/be_mem/dcache/n2288 (net)             1       3.3652              0.0000     0.3854 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0375    0.0000 &   0.3854 r
  data arrival time                                                                    0.3854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                        -0.0273     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.3854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0019


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[66] (net)                          2      14.5559              0.0000     0.1000 f
  U3362/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3362/Q (AO222X1)                                               0.1084    0.1057     0.2059 f
  mem_resp_li[66] (net)                         1      29.1464              0.0000     0.2059 f
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.2059 f
  uce_0__uce/mem_resp_i[66] (net)                      29.1464              0.0000     0.2059 f
  uce_0__uce/U162/IN2 (AND2X1)                                    0.1084   -0.0058 &   0.2002 f
  uce_0__uce/U162/Q (AND2X1)                                      0.3080    0.2121 @   0.4123 f
  uce_0__uce/data_mem_pkt_o[10] (net)           3      92.4292              0.0000     0.4123 f
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.4123 f
  data_mem_pkt_li[9] (net)                             92.4292              0.0000     0.4123 f
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.4123 f
  core/data_mem_pkt_i[10] (net)                        92.4292              0.0000     0.4123 f
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.4123 f
  core/fe/data_mem_pkt_i[10] (net)                     92.4292              0.0000     0.4123 f
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.4123 f
  core/fe/mem/data_mem_pkt_i[10] (net)                 92.4292              0.0000     0.4123 f
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.4123 f
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          92.4292              0.0000     0.4123 f
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.3080   -0.0781 @   0.3342 f
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0382    0.0995     0.4337 f
  core/fe/mem/icache/n502 (net)                 1       3.1744              0.0000     0.4337 f
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0382    0.0000 &   0.4337 f
  data arrival time                                                                    0.4337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.4175 r
  library hold time                                                         0.0142     0.4317
  data required time                                                                   0.4317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4317
  data arrival time                                                                   -0.4337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0020


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[114] (net)                         2      14.2354              0.0000     0.1000 r
  U3264/IN4 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3264/Q (AO222X1)                                               0.1403    0.1468 @   0.2470 r
  mem_resp_li[684] (net)                        1      38.7943              0.0000     0.2470 r
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2470 r
  uce_1__uce/mem_resp_i[114] (net)                     38.7943              0.0000     0.2470 r
  uce_1__uce/U162/IN2 (AND2X1)                                    0.1407   -0.0331 @   0.2139 r
  uce_1__uce/U162/Q (AND2X1)                                      0.0766    0.0922     0.3061 r
  uce_1__uce/data_mem_pkt_o[58] (net)           3      17.9208              0.0000     0.3061 r
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.3061 r
  data_mem_pkt_li[580] (net)                           17.9208              0.0000     0.3061 r
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.3061 r
  core/data_mem_pkt_i[581] (net)                       17.9208              0.0000     0.3061 r
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.3061 r
  core/be/data_mem_pkt_i[58] (net)                     17.9208              0.0000     0.3061 r
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.3061 r
  core/be/be_mem/data_mem_pkt_i[58] (net)              17.9208              0.0000     0.3061 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.3061 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       17.9208              0.0000     0.3061 r
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.0766   -0.0007 &   0.3054 r
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0348    0.0802     0.3856 r
  core/be/be_mem/dcache/n2261 (net)             1       2.5373              0.0000     0.3856 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0348    0.0000 &   0.3856 r
  data arrival time                                                                    0.3856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0266     0.3827
  data required time                                                                   0.3827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3827
  data arrival time                                                                   -0.3856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0029


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[94] (net)                          2      11.2787              0.0000     0.1000 r
  U3242/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3242/Q (AO222X1)                                               0.1093    0.1355     0.2355 r
  mem_resp_li[664] (net)                        1      29.8633              0.0000     0.2355 r
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2355 r
  uce_1__uce/mem_resp_i[94] (net)                      29.8633              0.0000     0.2355 r
  uce_1__uce/U141/IN2 (AND2X1)                                    0.1093   -0.0098 &   0.2258 r
  uce_1__uce/U141/Q (AND2X1)                                      0.0840    0.0929     0.3186 r
  uce_1__uce/data_mem_pkt_o[38] (net)           3      21.0030              0.0000     0.3186 r
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.3186 r
  data_mem_pkt_li[560] (net)                           21.0030              0.0000     0.3186 r
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.3186 r
  core/data_mem_pkt_i[561] (net)                       21.0030              0.0000     0.3186 r
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.3186 r
  core/be/data_mem_pkt_i[38] (net)                     21.0030              0.0000     0.3186 r
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.3186 r
  core/be/be_mem/data_mem_pkt_i[38] (net)              21.0030              0.0000     0.3186 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.3186 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       21.0030              0.0000     0.3186 r
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0840   -0.0143 &   0.3044 r
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0368    0.0830     0.3873 r
  core/be/be_mem/dcache/n2281 (net)             1       3.0958              0.0000     0.3873 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0368    0.0000 &   0.3874 r
  data arrival time                                                                    0.3874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                        -0.0271     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.3874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0035


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[91] (net)                          2      11.2899              0.0000     0.1000 f
  U3392/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3392/Q (AO222X1)                                               0.1539    0.1277 @   0.2278 f
  mem_resp_li[91] (net)                         1      43.7013              0.0000     0.2278 f
  uce_0__uce/mem_resp_i[91] (bp_uce_02_2)                                   0.0000     0.2278 f
  uce_0__uce/mem_resp_i[91] (net)                      43.7013              0.0000     0.2278 f
  uce_0__uce/U190/IN2 (AND2X1)                                    0.1539   -0.0366 @   0.1912 f
  uce_0__uce/U190/Q (AND2X1)                                      0.3356    0.2284 @   0.4196 f
  uce_0__uce/data_mem_pkt_o[35] (net)           3     100.1748              0.0000     0.4196 f
  uce_0__uce/data_mem_pkt_o[35] (bp_uce_02_2)                               0.0000     0.4196 f
  data_mem_pkt_li[34] (net)                           100.1748              0.0000     0.4196 f
  core/data_mem_pkt_i[35] (bp_core_minimal_02_0)                            0.0000     0.4196 f
  core/data_mem_pkt_i[35] (net)                       100.1748              0.0000     0.4196 f
  core/fe/data_mem_pkt_i[35] (bp_fe_top_02_0)                               0.0000     0.4196 f
  core/fe/data_mem_pkt_i[35] (net)                    100.1748              0.0000     0.4196 f
  core/fe/mem/data_mem_pkt_i[35] (bp_fe_mem_02_0)                           0.0000     0.4196 f
  core/fe/mem/data_mem_pkt_i[35] (net)                100.1748              0.0000     0.4196 f
  core/fe/mem/icache/data_mem_pkt_i[35] (bp_fe_icache_02_0)                 0.0000     0.4196 f
  core/fe/mem/icache/data_mem_pkt_i[35] (net)         100.1748              0.0000     0.4196 f
  core/fe/mem/icache/U955/IN1 (MUX21X1)                           0.3356   -0.0807 @   0.3389 f
  core/fe/mem/icache/U955/Q (MUX21X1)                             0.0387    0.1009     0.4398 f
  core/fe/mem/icache/n527 (net)                 1       2.9700              0.0000     0.4398 f
  core/fe/mem/icache/uncached_load_data_r_reg_33_/D (DFFX1)       0.0387    0.0000 &   0.4399 f
  data arrival time                                                                    0.4399

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                             0.0000     0.4217
  core/fe/mem/icache/uncached_load_data_r_reg_33_/CLK (DFFX1)               0.0000     0.4217 r
  library hold time                                                         0.0141     0.4358
  data required time                                                                   0.4358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4358
  data arrival time                                                                   -0.4399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0040


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[82] (net)                          2      10.2513              0.0000     0.1000 r
  U3228/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3228/Q (AO222X1)                                               0.1556    0.1532 @   0.2533 r
  mem_resp_li[652] (net)                        1      43.7394              0.0000     0.2533 r
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2533 r
  uce_1__uce/mem_resp_i[82] (net)                      43.7394              0.0000     0.2533 r
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1561   -0.0397 @   0.2136 r
  uce_1__uce/U128/Q (AND2X1)                                      0.0798    0.0950     0.3087 r
  uce_1__uce/data_mem_pkt_o[26] (net)           3      18.8466              0.0000     0.3087 r
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3087 r
  data_mem_pkt_li[548] (net)                           18.8466              0.0000     0.3087 r
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3087 r
  core/data_mem_pkt_i[549] (net)                       18.8466              0.0000     0.3087 r
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3087 r
  core/be/data_mem_pkt_i[26] (net)                     18.8466              0.0000     0.3087 r
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3087 r
  core/be/be_mem/data_mem_pkt_i[26] (net)              18.8466              0.0000     0.3087 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3087 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       18.8466              0.0000     0.3087 r
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0798   -0.0018 &   0.3069 r
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0353    0.0812     0.3881 r
  core/be/be_mem/dcache/n2293 (net)             1       2.6791              0.0000     0.3881 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0353    0.0000 &   0.3881 r
  data arrival time                                                                    0.3881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                        -0.0267     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.3881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0043


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[65] (net)                          2      23.8413              0.0000     0.1000 f
  U3361/IN5 (AO222X1)                                             0.0022    0.0006 @   0.1006 f
  U3361/Q (AO222X1)                                               0.1303    0.1156 @   0.2161 f
  mem_resp_li[65] (net)                         1      35.6820              0.0000     0.2161 f
  uce_0__uce/mem_resp_i[65] (bp_uce_02_2)                                   0.0000     0.2161 f
  uce_0__uce/mem_resp_i[65] (net)                      35.6820              0.0000     0.2161 f
  uce_0__uce/U160/IN2 (AND2X1)                                    0.1303   -0.0224 @   0.1938 f
  uce_0__uce/U160/Q (AND2X1)                                      0.2754    0.1958 @   0.3896 f
  uce_0__uce/data_mem_pkt_o[9] (net)            3      80.7845              0.0000     0.3896 f
  uce_0__uce/data_mem_pkt_o[9] (bp_uce_02_2)                                0.0000     0.3896 f
  data_mem_pkt_li[8] (net)                             80.7845              0.0000     0.3896 f
  core/data_mem_pkt_i[9] (bp_core_minimal_02_0)                             0.0000     0.3896 f
  core/data_mem_pkt_i[9] (net)                         80.7845              0.0000     0.3896 f
  core/fe/data_mem_pkt_i[9] (bp_fe_top_02_0)                                0.0000     0.3896 f
  core/fe/data_mem_pkt_i[9] (net)                      80.7845              0.0000     0.3896 f
  core/fe/mem/data_mem_pkt_i[9] (bp_fe_mem_02_0)                            0.0000     0.3896 f
  core/fe/mem/data_mem_pkt_i[9] (net)                  80.7845              0.0000     0.3896 f
  core/fe/mem/icache/data_mem_pkt_i[9] (bp_fe_icache_02_0)                  0.0000     0.3896 f
  core/fe/mem/icache/data_mem_pkt_i[9] (net)           80.7845              0.0000     0.3896 f
  core/fe/mem/icache/U1546/IN1 (MUX21X1)                          0.2754   -0.0502 @   0.3394 f
  core/fe/mem/icache/U1546/Q (MUX21X1)                            0.0388    0.0978     0.4371 f
  core/fe/mem/icache/n501 (net)                 1       3.3815              0.0000     0.4371 f
  core/fe/mem/icache/uncached_load_data_r_reg_7_/D (DFFX1)        0.0388   -0.0008 &   0.4363 f
  data arrival time                                                                    0.4363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_7_/CLK (DFFX1)                0.0000     0.4175 r
  library hold time                                                         0.0141     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.4363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0047


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[115] (net)                         2      15.9385              0.0000     0.1000 f
  U3265/IN4 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3265/Q (AO222X1)                                               0.1395    0.1525 @   0.2526 f
  mem_resp_li[685] (net)                        1      38.7478              0.0000     0.2526 f
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2526 f
  uce_1__uce/mem_resp_i[115] (net)                     38.7478              0.0000     0.2526 f
  uce_1__uce/U163/IN2 (AND2X1)                                    0.1395   -0.0293 @   0.2233 f
  uce_1__uce/U163/Q (AND2X1)                                      0.1199    0.1280 @   0.3513 f
  uce_1__uce/data_mem_pkt_o[59] (net)           3      33.9124              0.0000     0.3513 f
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3513 f
  data_mem_pkt_li[581] (net)                           33.9124              0.0000     0.3513 f
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3513 f
  core/data_mem_pkt_i[582] (net)                       33.9124              0.0000     0.3513 f
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3513 f
  core/be/data_mem_pkt_i[59] (net)                     33.9124              0.0000     0.3513 f
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3513 f
  core/be/be_mem/data_mem_pkt_i[59] (net)              33.9124              0.0000     0.3513 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3513 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       33.9124              0.0000     0.3513 f
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.1199   -0.0374 @   0.3140 f
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0378    0.0802     0.3942 f
  core/be/be_mem/dcache/n2260 (net)             1       2.9787              0.0000     0.3942 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0378    0.0000 &   0.3942 f
  data arrival time                                                                    0.3942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3745     0.3745
  clock reconvergence pessimism                                             0.0000     0.3745
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3745 r
  library hold time                                                         0.0150     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.3942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0047


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[66] (net)                          2      14.8156              0.0000     0.1000 r
  U3210/IN4 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3210/Q (AO222X1)                                               0.1460    0.1491 @   0.2494 r
  mem_resp_li[636] (net)                        1      40.5915              0.0000     0.2494 r
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2494 r
  uce_1__uce/mem_resp_i[66] (net)                      40.5915              0.0000     0.2494 r
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1465   -0.0228 @   0.2265 r
  uce_1__uce/U110/Q (AND2X1)                                      0.0637    0.0856     0.3122 r
  uce_1__uce/data_mem_pkt_o[10] (net)           3      13.1377              0.0000     0.3122 r
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.3122 r
  data_mem_pkt_li[532] (net)                           13.1377              0.0000     0.3122 r
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.3122 r
  core/data_mem_pkt_i[533] (net)                       13.1377              0.0000     0.3122 r
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.3122 r
  core/be/data_mem_pkt_i[10] (net)                     13.1377              0.0000     0.3122 r
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.3122 r
  core/be/be_mem/data_mem_pkt_i[10] (net)              13.1377              0.0000     0.3122 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.3122 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       13.1377              0.0000     0.3122 r
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0637   -0.0036 &   0.3086 r
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0358    0.0785     0.3871 r
  core/be/be_mem/dcache/n2309 (net)             1       3.1131              0.0000     0.3871 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0358    0.0000 &   0.3871 r
  data arrival time                                                                    0.3871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.4092 r
  library hold time                                                        -0.0269     0.3823
  data required time                                                                   0.3823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3823
  data arrival time                                                                   -0.3871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0048


  Startpoint: io_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[115] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[115] (net)                          2      14.0547              0.0000     0.1000 r
  U3265/IN5 (AO222X1)                                             0.0011    0.0004 @   0.1004 r
  U3265/Q (AO222X1)                                               0.1403    0.1089 @   0.2093 r
  mem_resp_li[685] (net)                        1      38.7526              0.0000     0.2093 r
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2093 r
  uce_1__uce/mem_resp_i[115] (net)                     38.7526              0.0000     0.2093 r
  uce_1__uce/U163/IN2 (AND2X1)                                    0.1407   -0.0276 @   0.1816 r
  uce_1__uce/U163/Q (AND2X1)                                      0.1228    0.1152 @   0.2968 r
  uce_1__uce/data_mem_pkt_o[59] (net)           3      34.8139              0.0000     0.2968 r
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.2968 r
  data_mem_pkt_li[581] (net)                           34.8139              0.0000     0.2968 r
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.2968 r
  core/data_mem_pkt_i[582] (net)                       34.8139              0.0000     0.2968 r
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.2968 r
  core/be/data_mem_pkt_i[59] (net)                     34.8139              0.0000     0.2968 r
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.2968 r
  core/be/be_mem/data_mem_pkt_i[59] (net)              34.8139              0.0000     0.2968 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.2968 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       34.8139              0.0000     0.2968 r
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.1228   -0.0350 @   0.2618 r
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0364    0.0917     0.3535 r
  core/be/be_mem/dcache/n2260 (net)             1       3.1511              0.0000     0.3535 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0364    0.0000 &   0.3535 r
  data arrival time                                                                    0.3535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3745     0.3745
  clock reconvergence pessimism                                             0.0000     0.3745
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3745 r
  library hold time                                                        -0.0261     0.3484
  data required time                                                                   0.3484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3484
  data arrival time                                                                   -0.3535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0051


  Startpoint: mem_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[106] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[106] (net)                         2       9.2045              0.0000     0.1000 r
  U3255/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3255/Q (AO222X1)                                               0.1071    0.1342     0.2343 r
  mem_resp_li[676] (net)                        1      28.9486              0.0000     0.2343 r
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2343 r
  uce_1__uce/mem_resp_i[106] (net)                     28.9486              0.0000     0.2343 r
  uce_1__uce/U154/IN2 (AND2X1)                                    0.1071   -0.0204 &   0.2139 r
  uce_1__uce/U154/Q (AND2X1)                                      0.0959    0.0987     0.3126 r
  uce_1__uce/data_mem_pkt_o[50] (net)           3      25.3466              0.0000     0.3126 r
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3126 r
  data_mem_pkt_li[572] (net)                           25.3466              0.0000     0.3126 r
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3126 r
  core/data_mem_pkt_i[573] (net)                       25.3466              0.0000     0.3126 r
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3126 r
  core/be/data_mem_pkt_i[50] (net)                     25.3466              0.0000     0.3126 r
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3126 r
  core/be/be_mem/data_mem_pkt_i[50] (net)              25.3466              0.0000     0.3126 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3126 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       25.3466              0.0000     0.3126 r
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.0959   -0.0062 &   0.3064 r
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0370    0.0855     0.3919 r
  core/be/be_mem/dcache/n2269 (net)             1       3.0345              0.0000     0.3919 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0370    0.0000 &   0.3919 r
  data arrival time                                                                    0.3919

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                        -0.0272     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.3919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0057


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[73] (net)                          2       8.9400              0.0000     0.1000 r
  U3219/IN4 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3219/Q (AO222X1)                                               0.1126    0.1344 @   0.2345 r
  mem_resp_li[643] (net)                        1      29.5735              0.0000     0.2345 r
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2345 r
  uce_1__uce/mem_resp_i[73] (net)                      29.5735              0.0000     0.2345 r
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1127   -0.0137 @   0.2208 r
  uce_1__uce/U118/Q (AND2X1)                                      0.0818    0.0921     0.3129 r
  uce_1__uce/data_mem_pkt_o[17] (net)           3      20.1782              0.0000     0.3129 r
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.3129 r
  data_mem_pkt_li[539] (net)                           20.1782              0.0000     0.3129 r
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.3129 r
  core/data_mem_pkt_i[540] (net)                       20.1782              0.0000     0.3129 r
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.3129 r
  core/be/data_mem_pkt_i[17] (net)                     20.1782              0.0000     0.3129 r
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.3129 r
  core/be/be_mem/data_mem_pkt_i[17] (net)              20.1782              0.0000     0.3129 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.3129 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       20.1782              0.0000     0.3129 r
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0818   -0.0067 &   0.3063 r
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0356    0.0818     0.3881 r
  core/be/be_mem/dcache/n2302 (net)             1       2.7459              0.0000     0.3881 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0356    0.0000 &   0.3881 r
  data arrival time                                                                    0.3881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.4092 r
  library hold time                                                        -0.0268     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.3881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0057


  Startpoint: mem_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[107] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[107] (net)                         2      13.1062              0.0000     0.1000 r
  U3256/IN4 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3256/Q (AO222X1)                                               0.1490    0.1501 @   0.2502 r
  mem_resp_li[677] (net)                        1      41.4270              0.0000     0.2502 r
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2502 r
  uce_1__uce/mem_resp_i[107] (net)                     41.4270              0.0000     0.2502 r
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1494   -0.0339 @   0.2163 r
  uce_1__uce/U155/Q (AND2X1)                                      0.0790    0.0941     0.3104 r
  uce_1__uce/data_mem_pkt_o[51] (net)           3      18.6521              0.0000     0.3104 r
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3104 r
  data_mem_pkt_li[573] (net)                           18.6521              0.0000     0.3104 r
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3104 r
  core/data_mem_pkt_i[574] (net)                       18.6521              0.0000     0.3104 r
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3104 r
  core/be/data_mem_pkt_i[51] (net)                     18.6521              0.0000     0.3104 r
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3104 r
  core/be/be_mem/data_mem_pkt_i[51] (net)              18.6521              0.0000     0.3104 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3104 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       18.6521              0.0000     0.3104 r
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.0790   -0.0010 &   0.3094 r
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0361    0.0816     0.3910 r
  core/be/be_mem/dcache/n2268 (net)             1       2.9445              0.0000     0.3910 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0361    0.0000 &   0.3910 r
  data arrival time                                                                    0.3910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.4110 r
  library hold time                                                        -0.0269     0.3841
  data required time                                                                   0.3841
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3841
  data arrival time                                                                   -0.3910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0069


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[59] (net)                          2      14.6059              0.0000     0.1000 f
  U3353/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3353/Q (AO222X1)                                               0.0797    0.0880     0.1881 f
  mem_resp_li[59] (net)                         1      18.6447              0.0000     0.1881 f
  uce_0__uce/mem_resp_i[59] (bp_uce_02_2)                                   0.0000     0.1881 f
  uce_0__uce/mem_resp_i[59] (net)                      18.6447              0.0000     0.1881 f
  uce_0__uce/U154/IN2 (AND2X1)                                    0.0797   -0.0002 &   0.1879 f
  uce_0__uce/U154/Q (AND2X1)                                      0.3026    0.1983 @   0.3862 f
  uce_0__uce/data_mem_pkt_o[3] (net)            3      88.8731              0.0000     0.3862 f
  uce_0__uce/data_mem_pkt_o[3] (bp_uce_02_2)                                0.0000     0.3862 f
  data_mem_pkt_li[2] (net)                             88.8731              0.0000     0.3862 f
  core/data_mem_pkt_i[3] (bp_core_minimal_02_0)                             0.0000     0.3862 f
  core/data_mem_pkt_i[3] (net)                         88.8731              0.0000     0.3862 f
  core/fe/data_mem_pkt_i[3] (bp_fe_top_02_0)                                0.0000     0.3862 f
  core/fe/data_mem_pkt_i[3] (net)                      88.8731              0.0000     0.3862 f
  core/fe/mem/data_mem_pkt_i[3] (bp_fe_mem_02_0)                            0.0000     0.3862 f
  core/fe/mem/data_mem_pkt_i[3] (net)                  88.8731              0.0000     0.3862 f
  core/fe/mem/icache/data_mem_pkt_i[3] (bp_fe_icache_02_0)                  0.0000     0.3862 f
  core/fe/mem/icache/data_mem_pkt_i[3] (net)           88.8731              0.0000     0.3862 f
  core/fe/mem/icache/U948/IN1 (MUX21X1)                           0.3026   -0.0438 @   0.3423 f
  core/fe/mem/icache/U948/Q (MUX21X1)                             0.0376    0.0986     0.4409 f
  core/fe/mem/icache/n495 (net)                 1       2.9474              0.0000     0.4409 f
  core/fe/mem/icache/uncached_load_data_r_reg_1_/D (DFFX1)        0.0376   -0.0006 &   0.4403 f
  data arrival time                                                                    0.4403

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  clock reconvergence pessimism                                             0.0000     0.4183
  core/fe/mem/icache/uncached_load_data_r_reg_1_/CLK (DFFX1)                0.0000     0.4183 r
  library hold time                                                         0.0144     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.4403
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0076


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[99] (net)                          2      13.0015              0.0000     0.1000 r
  U3248/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3248/Q (AO222X1)                                               0.1528    0.1520 @   0.2521 r
  mem_resp_li[669] (net)                        1      42.7941              0.0000     0.2521 r
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2521 r
  uce_1__uce/mem_resp_i[99] (net)                      42.7941              0.0000     0.2521 r
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1533   -0.0357 @   0.2164 r
  uce_1__uce/U146/Q (AND2X1)                                      0.0983    0.1045     0.3209 r
  uce_1__uce/data_mem_pkt_o[43] (net)           3      25.7089              0.0000     0.3209 r
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3209 r
  data_mem_pkt_li[565] (net)                           25.7089              0.0000     0.3209 r
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3209 r
  core/data_mem_pkt_i[566] (net)                       25.7089              0.0000     0.3209 r
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3209 r
  core/be/data_mem_pkt_i[43] (net)                     25.7089              0.0000     0.3209 r
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3209 r
  core/be/be_mem/data_mem_pkt_i[43] (net)              25.7089              0.0000     0.3209 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3209 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       25.7089              0.0000     0.3209 r
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.0983   -0.0112 &   0.3097 r
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0367    0.0858     0.3956 r
  core/be/be_mem/dcache/n2276 (net)             1       2.9455              0.0000     0.3956 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0367   -0.0007 &   0.3949 r
  data arrival time                                                                    0.3949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                        -0.0271     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.3949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0086


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[81] (net)                          2      13.2730              0.0000     0.1000 r
  U3227/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3227/Q (AO222X1)                                               0.1380    0.1456 @   0.2458 r
  mem_resp_li[651] (net)                        1      37.9207              0.0000     0.2458 r
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2458 r
  uce_1__uce/mem_resp_i[81] (net)                      37.9207              0.0000     0.2458 r
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1383   -0.0231 @   0.2226 r
  uce_1__uce/U126/Q (AND2X1)                                      0.0777    0.0925     0.3152 r
  uce_1__uce/data_mem_pkt_o[25] (net)           3      18.3471              0.0000     0.3152 r
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3152 r
  data_mem_pkt_li[547] (net)                           18.3471              0.0000     0.3152 r
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3152 r
  core/data_mem_pkt_i[548] (net)                       18.3471              0.0000     0.3152 r
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3152 r
  core/be/data_mem_pkt_i[25] (net)                     18.3471              0.0000     0.3152 r
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3152 r
  core/be/be_mem/data_mem_pkt_i[25] (net)              18.3471              0.0000     0.3152 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3152 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       18.3471              0.0000     0.3152 r
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0777   -0.0077 &   0.3074 r
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0384    0.0829     0.3904 r
  core/be/be_mem/dcache/n2294 (net)             1       3.7671              0.0000     0.3904 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0384    0.0000 &   0.3904 r
  data arrival time                                                                    0.3904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.4090 r
  library hold time                                                        -0.0275     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.3904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0089


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[92] (net)                          2      13.2417              0.0000     0.1000 r
  U3240/IN4 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3240/Q (AO222X1)                                               0.1388    0.1458 @   0.2461 r
  mem_resp_li[662] (net)                        1      38.1259              0.0000     0.2461 r
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2461 r
  uce_1__uce/mem_resp_i[92] (net)                      38.1259              0.0000     0.2461 r
  uce_1__uce/U138/IN2 (AND2X1)                                    0.1392   -0.0239 @   0.2222 r
  uce_1__uce/U138/Q (AND2X1)                                      0.0770    0.0922     0.3145 r
  uce_1__uce/data_mem_pkt_o[36] (net)           3      18.0878              0.0000     0.3145 r
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.3145 r
  data_mem_pkt_li[558] (net)                           18.0878              0.0000     0.3145 r
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.3145 r
  core/data_mem_pkt_i[559] (net)                       18.0878              0.0000     0.3145 r
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.3145 r
  core/be/data_mem_pkt_i[36] (net)                     18.0878              0.0000     0.3145 r
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.3145 r
  core/be/be_mem/data_mem_pkt_i[36] (net)              18.0878              0.0000     0.3145 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.3145 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       18.0878              0.0000     0.3145 r
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0770   -0.0025 &   0.3120 r
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0365    0.0815     0.3935 r
  core/be/be_mem/dcache/n2283 (net)             1       3.1335              0.0000     0.3935 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0365    0.0000 &   0.3936 r
  data arrival time                                                                    0.3936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0271     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.3936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0099


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[89] (net)                          2      16.3043              0.0000     0.1000 r
  U3237/IN4 (AO222X1)                                             0.0012    0.0001 @   0.1001 r
  U3237/Q (AO222X1)                                               0.1545    0.1529 @   0.2530 r
  mem_resp_li[659] (net)                        1      43.4004              0.0000     0.2530 r
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2530 r
  uce_1__uce/mem_resp_i[89] (net)                      43.4004              0.0000     0.2530 r
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1549   -0.0395 @   0.2136 r
  uce_1__uce/U135/Q (AND2X1)                                      0.0817    0.0961     0.3096 r
  uce_1__uce/data_mem_pkt_o[33] (net)           3      19.6503              0.0000     0.3096 r
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.3096 r
  data_mem_pkt_li[555] (net)                           19.6503              0.0000     0.3096 r
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.3096 r
  core/data_mem_pkt_i[556] (net)                       19.6503              0.0000     0.3096 r
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.3096 r
  core/be/data_mem_pkt_i[33] (net)                     19.6503              0.0000     0.3096 r
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.3096 r
  core/be/be_mem/data_mem_pkt_i[33] (net)              19.6503              0.0000     0.3096 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.3096 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       19.6503              0.0000     0.3096 r
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0817   -0.0025 &   0.3071 r
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0421    0.0862     0.3934 r
  core/be/be_mem/dcache/n2286 (net)             1       4.9569              0.0000     0.3934 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0421   -0.0014 &   0.3920 r
  data arrival time                                                                    0.3920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.4104 r
  library hold time                                                        -0.0285     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.3920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0101


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[64] (net)                          2      11.9850              0.0000     0.1000 r
  U3208/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3208/Q (AO222X1)                                               0.1509    0.1510 @   0.2512 r
  mem_resp_li[634] (net)                        1      42.0797              0.0000     0.2512 r
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2512 r
  uce_1__uce/mem_resp_i[64] (net)                      42.0797              0.0000     0.2512 r
  uce_1__uce/U108/IN2 (AND2X1)                                    0.1513   -0.0278 @   0.2233 r
  uce_1__uce/U108/Q (AND2X1)                                      0.0718    0.0905     0.3139 r
  uce_1__uce/data_mem_pkt_o[8] (net)            3      16.0285              0.0000     0.3139 r
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.3139 r
  data_mem_pkt_li[530] (net)                           16.0285              0.0000     0.3139 r
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.3139 r
  core/data_mem_pkt_i[531] (net)                       16.0285              0.0000     0.3139 r
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.3139 r
  core/be/data_mem_pkt_i[8] (net)                      16.0285              0.0000     0.3139 r
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.3139 r
  core/be/be_mem/data_mem_pkt_i[8] (net)               16.0285              0.0000     0.3139 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.3139 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        16.0285              0.0000     0.3139 r
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0718   -0.0015 &   0.3124 r
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0362    0.0803     0.3927 r
  core/be/be_mem/dcache/n2311 (net)             1       3.0986              0.0000     0.3927 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0362   -0.0006 &   0.3921 r
  data arrival time                                                                    0.3921

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4083 r
  library hold time                                                        -0.0270     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.3921
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0107


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[85] (net)                          2      14.7025              0.0000     0.1000 f
  U3384/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3384/Q (AO222X1)                                               0.1573    0.1295 @   0.2295 f
  mem_resp_li[85] (net)                         1      44.8341              0.0000     0.2295 f
  uce_0__uce/mem_resp_i[85] (bp_uce_02_2)                                   0.0000     0.2295 f
  uce_0__uce/mem_resp_i[85] (net)                      44.8341              0.0000     0.2295 f
  uce_0__uce/U183/IN2 (AND2X1)                                    0.1573   -0.0474 @   0.1821 f
  uce_0__uce/U183/Q (AND2X1)                                      0.3221    0.2194 @   0.4015 f
  uce_0__uce/data_mem_pkt_o[29] (net)           3      94.8897              0.0000     0.4015 f
  uce_0__uce/data_mem_pkt_o[29] (bp_uce_02_2)                               0.0000     0.4015 f
  data_mem_pkt_li[28] (net)                            94.8897              0.0000     0.4015 f
  core/data_mem_pkt_i[29] (bp_core_minimal_02_0)                            0.0000     0.4015 f
  core/data_mem_pkt_i[29] (net)                        94.8897              0.0000     0.4015 f
  core/fe/data_mem_pkt_i[29] (bp_fe_top_02_0)                               0.0000     0.4015 f
  core/fe/data_mem_pkt_i[29] (net)                     94.8897              0.0000     0.4015 f
  core/fe/mem/data_mem_pkt_i[29] (bp_fe_mem_02_0)                           0.0000     0.4015 f
  core/fe/mem/data_mem_pkt_i[29] (net)                 94.8897              0.0000     0.4015 f
  core/fe/mem/icache/data_mem_pkt_i[29] (bp_fe_icache_02_0)                 0.0000     0.4015 f
  core/fe/mem/icache/data_mem_pkt_i[29] (net)          94.8897              0.0000     0.4015 f
  core/fe/mem/icache/U1526/IN1 (MUX21X1)                          0.3221   -0.0535 @   0.3480 f
  core/fe/mem/icache/U1526/Q (MUX21X1)                            0.0379    0.0994     0.4474 f
  core/fe/mem/icache/n521 (net)                 1       2.7525              0.0000     0.4474 f
  core/fe/mem/icache/uncached_load_data_r_reg_27_/D (DFFX1)       0.0379    0.0000 &   0.4474 f
  data arrival time                                                                    0.4474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                             0.0000     0.4223
  core/fe/mem/icache/uncached_load_data_r_reg_27_/CLK (DFFX1)               0.0000     0.4223 r
  library hold time                                                         0.0143     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.4474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0109


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[83] (net)                          2      18.1500              0.0000     0.1000 f
  U3382/IN5 (AO222X1)                                             0.0019    0.0003 @   0.1003 f
  U3382/Q (AO222X1)                                               0.1287    0.1145 @   0.2147 f
  mem_resp_li[83] (net)                         1      35.0279              0.0000     0.2147 f
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                                   0.0000     0.2147 f
  uce_0__uce/mem_resp_i[83] (net)                      35.0279              0.0000     0.2147 f
  uce_0__uce/U181/IN2 (AND2X1)                                    0.1287   -0.0239 @   0.1908 f
  uce_0__uce/U181/Q (AND2X1)                                      0.3505    0.2435 @   0.4343 f
  uce_0__uce/data_mem_pkt_o[27] (net)           3     107.2941              0.0000     0.4343 f
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                               0.0000     0.4343 f
  data_mem_pkt_li[26] (net)                           107.2941              0.0000     0.4343 f
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                            0.0000     0.4343 f
  core/data_mem_pkt_i[27] (net)                       107.2941              0.0000     0.4343 f
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                               0.0000     0.4343 f
  core/fe/data_mem_pkt_i[27] (net)                    107.2941              0.0000     0.4343 f
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                           0.0000     0.4343 f
  core/fe/mem/data_mem_pkt_i[27] (net)                107.2941              0.0000     0.4343 f
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)                 0.0000     0.4343 f
  core/fe/mem/icache/data_mem_pkt_i[27] (net)         107.2941              0.0000     0.4343 f
  core/fe/mem/icache/U1528/IN1 (MUX21X1)                          0.3505   -0.0890 @   0.3453 f
  core/fe/mem/icache/U1528/Q (MUX21X1)                            0.0387    0.1025     0.4478 f
  core/fe/mem/icache/n519 (net)                 1       3.1795              0.0000     0.4478 f
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)       0.0387    0.0000 &   0.4478 f
  data arrival time                                                                    0.4478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4225     0.4225
  clock reconvergence pessimism                                             0.0000     0.4225
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)               0.0000     0.4225 r
  library hold time                                                         0.0141     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.4478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0112


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[109] (net)                         2      10.1116              0.0000     0.1000 f
  U3259/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3259/Q (AO222X1)                                               0.1202    0.1412 @   0.2412 f
  mem_resp_li[679] (net)                        1      31.7777              0.0000     0.2412 f
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2412 f
  uce_1__uce/mem_resp_i[109] (net)                     31.7777              0.0000     0.2412 f
  uce_1__uce/U157/IN2 (AND2X1)                                    0.1203   -0.0293 @   0.2118 f
  uce_1__uce/U157/Q (AND2X1)                                      0.1149    0.1226 @   0.3344 f
  uce_1__uce/data_mem_pkt_o[53] (net)           3      32.2808              0.0000     0.3344 f
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3344 f
  data_mem_pkt_li[575] (net)                           32.2808              0.0000     0.3344 f
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3344 f
  core/data_mem_pkt_i[576] (net)                       32.2808              0.0000     0.3344 f
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3344 f
  core/be/data_mem_pkt_i[53] (net)                     32.2808              0.0000     0.3344 f
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3344 f
  core/be/be_mem/data_mem_pkt_i[53] (net)              32.2808              0.0000     0.3344 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3344 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       32.2808              0.0000     0.3344 f
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1150   -0.0110 @   0.3234 f
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0359    0.0779     0.4013 f
  core/be/be_mem/dcache/n2266 (net)             1       2.3128              0.0000     0.4013 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0359    0.0000 &   0.4013 f
  data arrival time                                                                    0.4013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3743     0.3743
  clock reconvergence pessimism                                             0.0000     0.3743
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3743 r
  library hold time                                                         0.0154     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.4013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0115


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[118] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[118] (net)                         2      13.9301              0.0000     0.1000 r
  U3268/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3268/Q (AO222X1)                                               0.1436    0.1482 @   0.2484 r
  mem_resp_li[688] (net)                        1      39.8464              0.0000     0.2484 r
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2484 r
  uce_1__uce/mem_resp_i[118] (net)                     39.8464              0.0000     0.2484 r
  uce_1__uce/U167/IN2 (AND2X1)                                    0.1439   -0.0215 @   0.2269 r
  uce_1__uce/U167/Q (AND2X1)                                      0.0713    0.0897     0.3166 r
  uce_1__uce/data_mem_pkt_o[62] (net)           3      15.9541              0.0000     0.3166 r
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3166 r
  data_mem_pkt_li[584] (net)                           15.9541              0.0000     0.3166 r
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3166 r
  core/data_mem_pkt_i[585] (net)                       15.9541              0.0000     0.3166 r
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3166 r
  core/be/data_mem_pkt_i[62] (net)                     15.9541              0.0000     0.3166 r
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3166 r
  core/be/be_mem/data_mem_pkt_i[62] (net)              15.9541              0.0000     0.3166 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3166 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       15.9541              0.0000     0.3166 r
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.0713   -0.0018 &   0.3147 r
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0359    0.0800     0.3948 r
  core/be/be_mem/dcache/n2257 (net)             1       3.0130              0.0000     0.3948 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0359    0.0000 &   0.3948 r
  data arrival time                                                                    0.3948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.4093 r
  library hold time                                                        -0.0269     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.3948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0124


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[67] (net)                          2      12.2469              0.0000     0.1000 r
  U3211/IN4 (AO222X1)                                             0.0008    0.0003 @   0.1003 r
  U3211/Q (AO222X1)                                               0.1141    0.1352 @   0.2355 r
  mem_resp_li[637] (net)                        1      30.1048              0.0000     0.2355 r
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2355 r
  uce_1__uce/mem_resp_i[67] (net)                      30.1048              0.0000     0.2355 r
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1143   -0.0120 @   0.2234 r
  uce_1__uce/U111/Q (AND2X1)                                      0.0787    0.0907     0.3142 r
  uce_1__uce/data_mem_pkt_o[11] (net)           3      19.0356              0.0000     0.3142 r
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.3142 r
  data_mem_pkt_li[533] (net)                           19.0356              0.0000     0.3142 r
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.3142 r
  core/data_mem_pkt_i[534] (net)                       19.0356              0.0000     0.3142 r
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.3142 r
  core/be/data_mem_pkt_i[11] (net)                     19.0356              0.0000     0.3142 r
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.3142 r
  core/be/be_mem/data_mem_pkt_i[11] (net)              19.0356              0.0000     0.3142 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.3142 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       19.0356              0.0000     0.3142 r
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0787    0.0008 &   0.3150 r
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0352    0.0810     0.3960 r
  core/be/be_mem/dcache/n2308 (net)             1       2.7114              0.0000     0.3960 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0352    0.0000 &   0.3960 r
  data arrival time                                                                    0.3960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.4102 r
  library hold time                                                        -0.0267     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.3960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0125


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[90] (net)                          2      13.6727              0.0000     0.1000 f
  U3391/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3391/Q (AO222X1)                                               0.1048    0.1036     0.2038 f
  mem_resp_li[90] (net)                         1      27.8131              0.0000     0.2038 f
  uce_0__uce/mem_resp_i[90] (bp_uce_02_2)                                   0.0000     0.2038 f
  uce_0__uce/mem_resp_i[90] (net)                      27.8131              0.0000     0.2038 f
  uce_0__uce/U189/IN2 (AND2X1)                                    0.1048   -0.0065 &   0.1973 f
  uce_0__uce/U189/Q (AND2X1)                                      0.3140    0.2088 @   0.4061 f
  uce_0__uce/data_mem_pkt_o[34] (net)           3      92.6002              0.0000     0.4061 f
  uce_0__uce/data_mem_pkt_o[34] (bp_uce_02_2)                               0.0000     0.4061 f
  data_mem_pkt_li[33] (net)                            92.6002              0.0000     0.4061 f
  core/data_mem_pkt_i[34] (bp_core_minimal_02_0)                            0.0000     0.4061 f
  core/data_mem_pkt_i[34] (net)                        92.6002              0.0000     0.4061 f
  core/fe/data_mem_pkt_i[34] (bp_fe_top_02_0)                               0.0000     0.4061 f
  core/fe/data_mem_pkt_i[34] (net)                     92.6002              0.0000     0.4061 f
  core/fe/mem/data_mem_pkt_i[34] (bp_fe_mem_02_0)                           0.0000     0.4061 f
  core/fe/mem/data_mem_pkt_i[34] (net)                 92.6002              0.0000     0.4061 f
  core/fe/mem/icache/data_mem_pkt_i[34] (bp_fe_icache_02_0)                 0.0000     0.4061 f
  core/fe/mem/icache/data_mem_pkt_i[34] (net)          92.6002              0.0000     0.4061 f
  core/fe/mem/icache/U954/IN1 (MUX21X1)                           0.3140   -0.0564 @   0.3497 f
  core/fe/mem/icache/U954/Q (MUX21X1)                             0.0377    0.0985     0.4482 f
  core/fe/mem/icache/n526 (net)                 1       2.5945              0.0000     0.4482 f
  core/fe/mem/icache/uncached_load_data_r_reg_32_/D (DFFX1)       0.0377    0.0000 &   0.4482 f
  data arrival time                                                                    0.4482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4211     0.4211
  clock reconvergence pessimism                                             0.0000     0.4211
  core/fe/mem/icache/uncached_load_data_r_reg_32_/CLK (DFFX1)               0.0000     0.4211 r
  library hold time                                                         0.0143     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.4482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0127


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[100] (net)                         2      12.3660              0.0000     0.1000 r
  U3249/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3249/Q (AO222X1)                                               0.1411    0.1472 @   0.2473 r
  mem_resp_li[670] (net)                        1      39.1068              0.0000     0.2473 r
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2473 r
  uce_1__uce/mem_resp_i[100] (net)                     39.1068              0.0000     0.2473 r
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1415   -0.0249 @   0.2224 r
  uce_1__uce/U147/Q (AND2X1)                                      0.0933    0.1008     0.3232 r
  uce_1__uce/data_mem_pkt_o[44] (net)           3      23.9588              0.0000     0.3232 r
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3232 r
  data_mem_pkt_li[566] (net)                           23.9588              0.0000     0.3232 r
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3232 r
  core/data_mem_pkt_i[567] (net)                       23.9588              0.0000     0.3232 r
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3232 r
  core/be/data_mem_pkt_i[44] (net)                     23.9588              0.0000     0.3232 r
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3232 r
  core/be/be_mem/data_mem_pkt_i[44] (net)              23.9588              0.0000     0.3232 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3232 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       23.9588              0.0000     0.3232 r
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.0933   -0.0126 &   0.3106 r
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0384    0.0858     0.3965 r
  core/be/be_mem/dcache/n2275 (net)             1       3.4870              0.0000     0.3965 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0384    0.0000 &   0.3965 r
  data arrival time                                                                    0.3965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.4112 r
  library hold time                                                        -0.0275     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.3965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0129


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[71] (net)                          2      15.4760              0.0000     0.1000 r
  U3216/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3216/Q (AO222X1)                                               0.1509    0.1513 @   0.2516 r
  mem_resp_li[641] (net)                        1      42.2440              0.0000     0.2516 r
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2516 r
  uce_1__uce/mem_resp_i[71] (net)                      42.2440              0.0000     0.2516 r
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1513   -0.0301 @   0.2215 r
  uce_1__uce/U116/Q (AND2X1)                                      0.0734    0.0914     0.3129 r
  uce_1__uce/data_mem_pkt_o[15] (net)           3      16.5956              0.0000     0.3129 r
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.3129 r
  data_mem_pkt_li[537] (net)                           16.5956              0.0000     0.3129 r
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.3129 r
  core/data_mem_pkt_i[538] (net)                       16.5956              0.0000     0.3129 r
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.3129 r
  core/be/data_mem_pkt_i[15] (net)                     16.5956              0.0000     0.3129 r
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.3129 r
  core/be/be_mem/data_mem_pkt_i[15] (net)              16.5956              0.0000     0.3129 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.3129 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       16.5956              0.0000     0.3129 r
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0734   -0.0013 &   0.3116 r
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0406    0.0837     0.3952 r
  core/be/be_mem/dcache/n2304 (net)             1       4.6041              0.0000     0.3952 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0406   -0.0011 &   0.3941 r
  data arrival time                                                                    0.3941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                        -0.0281     0.3810
  data required time                                                                   0.3810
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3810
  data arrival time                                                                   -0.3941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0132


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[78] (net)                          2      13.3065              0.0000     0.1000 r
  U3224/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3224/Q (AO222X1)                                               0.1430    0.1477 @   0.2479 r
  mem_resp_li[648] (net)                        1      39.5541              0.0000     0.2479 r
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2479 r
  uce_1__uce/mem_resp_i[78] (net)                      39.5541              0.0000     0.2479 r
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1434   -0.0193 @   0.2285 r
  uce_1__uce/U123/Q (AND2X1)                                      0.0729    0.0905     0.3190 r
  uce_1__uce/data_mem_pkt_o[22] (net)           3      16.5538              0.0000     0.3190 r
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.3190 r
  data_mem_pkt_li[544] (net)                           16.5538              0.0000     0.3190 r
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.3190 r
  core/data_mem_pkt_i[545] (net)                       16.5538              0.0000     0.3190 r
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.3190 r
  core/be/data_mem_pkt_i[22] (net)                     16.5538              0.0000     0.3190 r
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.3190 r
  core/be/be_mem/data_mem_pkt_i[22] (net)              16.5538              0.0000     0.3190 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.3190 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       16.5538              0.0000     0.3190 r
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0729   -0.0027 &   0.3163 r
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0362    0.0805     0.3969 r
  core/be/be_mem/dcache/n2297 (net)             1       3.0963              0.0000     0.3969 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0362    0.0000 &   0.3969 r
  data arrival time                                                                    0.3969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.4105 r
  library hold time                                                        -0.0270     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.3969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0133


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[101] (net)                         2      10.4283              0.0000     0.1000 f
  U3250/IN4 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3250/Q (AO222X1)                                               0.1183    0.1401 @   0.2400 f
  mem_resp_li[671] (net)                        1      31.1082              0.0000     0.2400 f
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2400 f
  uce_1__uce/mem_resp_i[101] (net)                     31.1082              0.0000     0.2400 f
  uce_1__uce/U148/IN2 (AND2X1)                                    0.1184   -0.0204 @   0.2196 f
  uce_1__uce/U148/Q (AND2X1)                                      0.1110    0.1204 @   0.3400 f
  uce_1__uce/data_mem_pkt_o[45] (net)           3      31.0962              0.0000     0.3400 f
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3400 f
  data_mem_pkt_li[567] (net)                           31.0962              0.0000     0.3400 f
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3400 f
  core/data_mem_pkt_i[568] (net)                       31.0962              0.0000     0.3400 f
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3400 f
  core/be/data_mem_pkt_i[45] (net)                     31.0962              0.0000     0.3400 f
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3400 f
  core/be/be_mem/data_mem_pkt_i[45] (net)              31.0962              0.0000     0.3400 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3400 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       31.0962              0.0000     0.3400 f
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1110   -0.0148 @   0.3252 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0366    0.0778     0.4030 f
  core/be/be_mem/dcache/n2274 (net)             1       2.5303              0.0000     0.4030 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0366    0.0000 &   0.4030 f
  data arrival time                                                                    0.4030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3742     0.3742
  clock reconvergence pessimism                                             0.0000     0.3742
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3742 r
  library hold time                                                         0.0152     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.4030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0135


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[73] (net)                          2       8.9400              0.0000     0.1000 r
  U3369/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3369/Q (AO222X1)                                               0.1566    0.1156 @   0.2157 r
  mem_resp_li[73] (net)                         1      44.1572              0.0000     0.2157 r
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.2157 r
  uce_0__uce/mem_resp_i[73] (net)                      44.1572              0.0000     0.2157 r
  uce_0__uce/U169/IN2 (AND2X1)                                    0.1571   -0.0389 @   0.1768 r
  uce_0__uce/U169/Q (AND2X1)                                      0.3113    0.1995 @   0.3762 r
  uce_0__uce/data_mem_pkt_o[17] (net)           3      97.3375              0.0000     0.3762 r
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.3762 r
  data_mem_pkt_li[16] (net)                            97.3375              0.0000     0.3762 r
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.3762 r
  core/data_mem_pkt_i[17] (net)                        97.3375              0.0000     0.3762 r
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.3762 r
  core/fe/data_mem_pkt_i[17] (net)                     97.3375              0.0000     0.3762 r
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.3762 r
  core/fe/mem/data_mem_pkt_i[17] (net)                 97.3375              0.0000     0.3762 r
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.3762 r
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          97.3375              0.0000     0.3762 r
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.3114   -0.0919 @   0.2843 r
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0356    0.1211     0.4054 r
  core/fe/mem/icache/n509 (net)                 1       2.8662              0.0000     0.4054 r
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0356    0.0000 &   0.4054 r
  data arrival time                                                                    0.4054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.4175 r
  library hold time                                                        -0.0257     0.3918
  data required time                                                                   0.3918
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3918
  data arrival time                                                                   -0.4054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0136


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[95] (net)                          2      10.1079              0.0000     0.1000 r
  U3243/IN4 (AO222X1)                                             0.0005   -0.0001 @   0.0999 r
  U3243/Q (AO222X1)                                               0.1499    0.1507 @   0.2506 r
  mem_resp_li[665] (net)                        1      41.8630              0.0000     0.2506 r
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2506 r
  uce_1__uce/mem_resp_i[95] (net)                      41.8630              0.0000     0.2506 r
  uce_1__uce/U142/IN2 (AND2X1)                                    0.1504   -0.0313 @   0.2193 r
  uce_1__uce/U142/Q (AND2X1)                                      0.1054    0.1076     0.3269 r
  uce_1__uce/data_mem_pkt_o[39] (net)           3      28.1673              0.0000     0.3269 r
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.3269 r
  data_mem_pkt_li[561] (net)                           28.1673              0.0000     0.3269 r
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.3269 r
  core/data_mem_pkt_i[562] (net)                       28.1673              0.0000     0.3269 r
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.3269 r
  core/be/data_mem_pkt_i[39] (net)                     28.1673              0.0000     0.3269 r
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.3269 r
  core/be/be_mem/data_mem_pkt_i[39] (net)              28.1673              0.0000     0.3269 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.3269 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       28.1673              0.0000     0.3269 r
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.1054   -0.0147 &   0.3122 r
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0371    0.0877     0.3998 r
  core/be/be_mem/dcache/n2280 (net)             1       3.0663              0.0000     0.3998 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0371    0.0000 &   0.3999 r
  data arrival time                                                                    0.3999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                        -0.0272     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0138


  Startpoint: io_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[109] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[109] (net)                          2       9.3048              0.0000     0.1000 r
  U3259/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3259/Q (AO222X1)                                               0.1191    0.1007 @   0.2008 r
  mem_resp_li[679] (net)                        1      31.7826              0.0000     0.2008 r
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2008 r
  uce_1__uce/mem_resp_i[109] (net)                     31.7826              0.0000     0.2008 r
  uce_1__uce/U157/IN2 (AND2X1)                                    0.1193   -0.0276 @   0.1731 r
  uce_1__uce/U157/Q (AND2X1)                                      0.1174    0.1105 @   0.2837 r
  uce_1__uce/data_mem_pkt_o[53] (net)           3      33.1823              0.0000     0.2837 r
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.2837 r
  data_mem_pkt_li[575] (net)                           33.1823              0.0000     0.2837 r
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.2837 r
  core/data_mem_pkt_i[576] (net)                       33.1823              0.0000     0.2837 r
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.2837 r
  core/be/data_mem_pkt_i[53] (net)                     33.1823              0.0000     0.2837 r
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.2837 r
  core/be/be_mem/data_mem_pkt_i[53] (net)              33.1823              0.0000     0.2837 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.2837 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       33.1823              0.0000     0.2837 r
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1174   -0.0100 @   0.2737 r
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0345    0.0891     0.3628 r
  core/be/be_mem/dcache/n2266 (net)             1       2.4852              0.0000     0.3628 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0345    0.0000 &   0.3629 r
  data arrival time                                                                    0.3629

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3743     0.3743
  clock reconvergence pessimism                                             0.0000     0.3743
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3743 r
  library hold time                                                        -0.0255     0.3488
  data required time                                                                   0.3488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3488
  data arrival time                                                                   -0.3629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0141


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[71] (net)                          2      15.4760              0.0000     0.1000 r
  U3367/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3367/Q (AO222X1)                                               0.1006    0.0948     0.1951 r
  mem_resp_li[71] (net)                         1      26.7816              0.0000     0.1951 r
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                                   0.0000     0.1951 r
  uce_0__uce/mem_resp_i[71] (net)                      26.7816              0.0000     0.1951 r
  uce_0__uce/U167/IN2 (AND2X1)                                    0.1006   -0.0152 &   0.1799 r
  uce_0__uce/U167/Q (AND2X1)                                      0.3142    0.1930 @   0.3729 r
  uce_0__uce/data_mem_pkt_o[15] (net)           3      97.7765              0.0000     0.3729 r
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                               0.0000     0.3729 r
  data_mem_pkt_li[14] (net)                            97.7765              0.0000     0.3729 r
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                            0.0000     0.3729 r
  core/data_mem_pkt_i[15] (net)                        97.7765              0.0000     0.3729 r
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                               0.0000     0.3729 r
  core/fe/data_mem_pkt_i[15] (net)                     97.7765              0.0000     0.3729 r
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                           0.0000     0.3729 r
  core/fe/mem/data_mem_pkt_i[15] (net)                 97.7765              0.0000     0.3729 r
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)                 0.0000     0.3729 r
  core/fe/mem/icache/data_mem_pkt_i[15] (net)          97.7765              0.0000     0.3729 r
  core/fe/mem/icache/U1540/IN1 (MUX21X1)                          0.3145   -0.0863 @   0.2866 r
  core/fe/mem/icache/U1540/Q (MUX21X1)                            0.0340    0.1202     0.4068 r
  core/fe/mem/icache/n507 (net)                 1       2.3093              0.0000     0.4068 r
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)       0.0340    0.0000 &   0.4068 r
  data arrival time                                                                    0.4068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                             0.0000     0.4171
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)               0.0000     0.4171 r
  library hold time                                                        -0.0252     0.3918
  data required time                                                                   0.3918
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3918
  data arrival time                                                                   -0.4068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0150


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[93] (net)                          2       9.1782              0.0000     0.1000 f
  U3241/IN4 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3241/Q (AO222X1)                                               0.1485    0.1566 @   0.2567 f
  mem_resp_li[663] (net)                        1      41.4757              0.0000     0.2567 f
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2567 f
  uce_1__uce/mem_resp_i[93] (net)                      41.4757              0.0000     0.2567 f
  uce_1__uce/U139/IN2 (AND2X1)                                    0.1485   -0.0324 @   0.2243 f
  uce_1__uce/U139/Q (AND2X1)                                      0.1163    0.1274 @   0.3517 f
  uce_1__uce/data_mem_pkt_o[37] (net)           3      32.8993              0.0000     0.3517 f
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3517 f
  data_mem_pkt_li[559] (net)                           32.8993              0.0000     0.3517 f
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3517 f
  core/data_mem_pkt_i[560] (net)                       32.8993              0.0000     0.3517 f
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3517 f
  core/be/data_mem_pkt_i[37] (net)                     32.8993              0.0000     0.3517 f
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3517 f
  core/be/be_mem/data_mem_pkt_i[37] (net)              32.8993              0.0000     0.3517 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3517 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       32.8993              0.0000     0.3517 f
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1163   -0.0287 @   0.3231 f
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0378    0.0797     0.4028 f
  core/be/be_mem/dcache/n2282 (net)             1       3.0212              0.0000     0.4028 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0378    0.0000 &   0.4028 f
  data arrival time                                                                    0.4028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3729     0.3729
  clock reconvergence pessimism                                             0.0000     0.3729
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3729 r
  library hold time                                                         0.0150     0.3878
  data required time                                                                   0.3878
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3878
  data arrival time                                                                   -0.4028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0150


  Startpoint: io_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[101] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[101] (net)                          2       9.4924              0.0000     0.1000 r
  U3250/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3250/Q (AO222X1)                                               0.1171    0.0998 @   0.1999 r
  mem_resp_li[671] (net)                        1      31.1130              0.0000     0.1999 r
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.1999 r
  uce_1__uce/mem_resp_i[101] (net)                     31.1130              0.0000     0.1999 r
  uce_1__uce/U148/IN2 (AND2X1)                                    0.1173   -0.0193 @   0.1805 r
  uce_1__uce/U148/Q (AND2X1)                                      0.1141    0.1087 @   0.2893 r
  uce_1__uce/data_mem_pkt_o[45] (net)           3      31.9977              0.0000     0.2893 r
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.2893 r
  data_mem_pkt_li[567] (net)                           31.9977              0.0000     0.2893 r
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.2893 r
  core/data_mem_pkt_i[568] (net)                       31.9977              0.0000     0.2893 r
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.2893 r
  core/be/data_mem_pkt_i[45] (net)                     31.9977              0.0000     0.2893 r
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.2893 r
  core/be/be_mem/data_mem_pkt_i[45] (net)              31.9977              0.0000     0.2893 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.2893 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       31.9977              0.0000     0.2893 r
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1141   -0.0140 @   0.2753 r
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0351    0.0889     0.3641 r
  core/be/be_mem/dcache/n2274 (net)             1       2.7027              0.0000     0.3641 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0351    0.0000 &   0.3642 r
  data arrival time                                                                    0.3642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3742     0.3742
  clock reconvergence pessimism                                             0.0000     0.3742
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3742 r
  library hold time                                                        -0.0257     0.3485
  data required time                                                                   0.3485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3485
  data arrival time                                                                   -0.3642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0157


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[59] (net)                          2      14.8656              0.0000     0.1000 r
  U3203/IN4 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3203/Q (AO222X1)                                               0.1269    0.1407 @   0.2408 r
  mem_resp_li[629] (net)                        1      34.2135              0.0000     0.2408 r
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2408 r
  uce_1__uce/mem_resp_i[59] (net)                      34.2135              0.0000     0.2408 r
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1272   -0.0166 @   0.2242 r
  uce_1__uce/U103/Q (AND2X1)                                      0.0920    0.0989     0.3231 r
  uce_1__uce/data_mem_pkt_o[3] (net)            3      23.6695              0.0000     0.3231 r
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3231 r
  data_mem_pkt_li[525] (net)                           23.6695              0.0000     0.3231 r
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3231 r
  core/data_mem_pkt_i[526] (net)                       23.6695              0.0000     0.3231 r
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3231 r
  core/be/data_mem_pkt_i[3] (net)                      23.6695              0.0000     0.3231 r
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3231 r
  core/be/be_mem/data_mem_pkt_i[3] (net)               23.6695              0.0000     0.3231 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3231 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        23.6695              0.0000     0.3231 r
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0920   -0.0102 &   0.3129 r
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0358    0.0844     0.3973 r
  core/be/be_mem/dcache/n2316 (net)             1       2.9263              0.0000     0.3973 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0358    0.0000 &   0.3974 r
  data arrival time                                                                    0.3974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4084 r
  library hold time                                                        -0.0269     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.3974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0158


  Startpoint: io_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[93] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[93] (net)                           2       8.4280              0.0000     0.1000 r
  U3241/IN6 (AO222X1)                                             0.0003   -0.0001 @   0.0999 r
  U3241/Q (AO222X1)                                               0.1492    0.1146 @   0.2145 r
  mem_resp_li[663] (net)                        1      41.4805              0.0000     0.2145 r
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2145 r
  uce_1__uce/mem_resp_i[93] (net)                      41.4805              0.0000     0.2145 r
  uce_1__uce/U139/IN2 (AND2X1)                                    0.1497   -0.0304 @   0.1841 r
  uce_1__uce/U139/Q (AND2X1)                                      0.1199    0.1147 @   0.2988 r
  uce_1__uce/data_mem_pkt_o[37] (net)           3      33.8008              0.0000     0.2988 r
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.2988 r
  data_mem_pkt_li[559] (net)                           33.8008              0.0000     0.2988 r
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.2988 r
  core/data_mem_pkt_i[560] (net)                       33.8008              0.0000     0.2988 r
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.2988 r
  core/be/data_mem_pkt_i[37] (net)                     33.8008              0.0000     0.2988 r
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.2988 r
  core/be/be_mem/data_mem_pkt_i[37] (net)              33.8008              0.0000     0.2988 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.2988 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       33.8008              0.0000     0.2988 r
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1200   -0.0268 @   0.2720 r
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0366    0.0912     0.3632 r
  core/be/be_mem/dcache/n2282 (net)             1       3.1936              0.0000     0.3632 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0366    0.0000 &   0.3632 r
  data arrival time                                                                    0.3632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3729     0.3729
  clock reconvergence pessimism                                             0.0000     0.3729
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3729 r
  library hold time                                                        -0.0262     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.3632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0165


  Startpoint: mem_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[74] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[74] (net)                          2      16.7926              0.0000     0.1000 r
  U3220/IN4 (AO222X1)                                             0.0015    0.0003 @   0.1003 r
  U3220/Q (AO222X1)                                               0.1369    0.1450 @   0.2454 r
  mem_resp_li[644] (net)                        1      37.4256              0.0000     0.2454 r
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2454 r
  uce_1__uce/mem_resp_i[74] (net)                      37.4256              0.0000     0.2454 r
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1372   -0.0101 @   0.2352 r
  uce_1__uce/U119/Q (AND2X1)                                      0.0710    0.0890     0.3242 r
  uce_1__uce/data_mem_pkt_o[18] (net)           3      15.9464              0.0000     0.3242 r
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.3242 r
  data_mem_pkt_li[540] (net)                           15.9464              0.0000     0.3242 r
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.3242 r
  core/data_mem_pkt_i[541] (net)                       15.9464              0.0000     0.3242 r
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.3242 r
  core/be/data_mem_pkt_i[18] (net)                     15.9464              0.0000     0.3242 r
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.3242 r
  core/be/be_mem/data_mem_pkt_i[18] (net)              15.9464              0.0000     0.3242 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.3242 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       15.9464              0.0000     0.3242 r
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0710   -0.0041 &   0.3202 r
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0348    0.0792     0.3994 r
  core/be/be_mem/dcache/n2301 (net)             1       2.6444              0.0000     0.3994 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0348    0.0000 &   0.3994 r
  data arrival time                                                                    0.3994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                             0.0000     0.4094
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.4094 r
  library hold time                                                        -0.0266     0.3828
  data required time                                                                   0.3828
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3828
  data arrival time                                                                   -0.3994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0166


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[108] (net)                         2      12.8876              0.0000     0.1000 r
  U3258/IN4 (AO222X1)                                             0.0009    0.0000 @   0.1000 r
  U3258/Q (AO222X1)                                               0.1254    0.1403 @   0.2403 r
  mem_resp_li[678] (net)                        1      33.8466              0.0000     0.2403 r
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2403 r
  uce_1__uce/mem_resp_i[108] (net)                     33.8466              0.0000     0.2403 r
  uce_1__uce/U156/IN2 (AND2X1)                                    0.1256   -0.0221 @   0.2182 r
  uce_1__uce/U156/Q (AND2X1)                                      0.1095    0.1074 @   0.3256 r
  uce_1__uce/data_mem_pkt_o[52] (net)           3      30.2284              0.0000     0.3256 r
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3256 r
  data_mem_pkt_li[574] (net)                           30.2284              0.0000     0.3256 r
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3256 r
  core/data_mem_pkt_i[575] (net)                       30.2284              0.0000     0.3256 r
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3256 r
  core/be/data_mem_pkt_i[52] (net)                     30.2284              0.0000     0.3256 r
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3256 r
  core/be/be_mem/data_mem_pkt_i[52] (net)              30.2284              0.0000     0.3256 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3256 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       30.2284              0.0000     0.3256 r
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1095   -0.0111 @   0.3145 r
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0365    0.0883     0.4028 r
  core/be/be_mem/dcache/n2267 (net)             1       2.9499              0.0000     0.4028 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0365    0.0000 &   0.4029 r
  data arrival time                                                                    0.4029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.4131 r
  library hold time                                                        -0.0270     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.4029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0168


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[80] (net)                          2      10.5036              0.0000     0.1000 f
  U3377/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3377/Q (AO222X1)                                               0.1475    0.1243 @   0.2243 f
  mem_resp_li[80] (net)                         1      41.5293              0.0000     0.2243 f
  uce_0__uce/mem_resp_i[80] (bp_uce_02_2)                                   0.0000     0.2243 f
  uce_0__uce/mem_resp_i[80] (net)                      41.5293              0.0000     0.2243 f
  uce_0__uce/U178/IN2 (AND2X1)                                    0.1475   -0.0427 @   0.1816 f
  uce_0__uce/U178/Q (AND2X1)                                      0.3413    0.2288 @   0.4103 f
  uce_0__uce/data_mem_pkt_o[24] (net)           3     101.2944              0.0000     0.4103 f
  uce_0__uce/data_mem_pkt_o[24] (bp_uce_02_2)                               0.0000     0.4103 f
  data_mem_pkt_li[23] (net)                           101.2944              0.0000     0.4103 f
  core/data_mem_pkt_i[24] (bp_core_minimal_02_0)                            0.0000     0.4103 f
  core/data_mem_pkt_i[24] (net)                       101.2944              0.0000     0.4103 f
  core/fe/data_mem_pkt_i[24] (bp_fe_top_02_0)                               0.0000     0.4103 f
  core/fe/data_mem_pkt_i[24] (net)                    101.2944              0.0000     0.4103 f
  core/fe/mem/data_mem_pkt_i[24] (bp_fe_mem_02_0)                           0.0000     0.4103 f
  core/fe/mem/data_mem_pkt_i[24] (net)                101.2944              0.0000     0.4103 f
  core/fe/mem/icache/data_mem_pkt_i[24] (bp_fe_icache_02_0)                 0.0000     0.4103 f
  core/fe/mem/icache/data_mem_pkt_i[24] (net)         101.2944              0.0000     0.4103 f
  core/fe/mem/icache/U1531/IN1 (MUX21X1)                          0.3413   -0.0577 @   0.3526 f
  core/fe/mem/icache/U1531/Q (MUX21X1)                            0.0377    0.1004     0.4530 f
  core/fe/mem/icache/n516 (net)                 1       2.5957              0.0000     0.4530 f
  core/fe/mem/icache/uncached_load_data_r_reg_22_/D (DFFX1)       0.0377    0.0000 &   0.4530 f
  data arrival time                                                                    0.4530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/mem/icache/uncached_load_data_r_reg_22_/CLK (DFFX1)               0.0000     0.4215 r
  library hold time                                                         0.0143     0.4358
  data required time                                                                   0.4358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4358
  data arrival time                                                                   -0.4530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0172


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[84] (net)                          2      12.0078              0.0000     0.1000 r
  U3230/IN4 (AO222X1)                                             0.0007    0.0002 @   0.1002 r
  U3230/Q (AO222X1)                                               0.0973    0.1296     0.2297 r
  mem_resp_li[654] (net)                        1      25.6040              0.0000     0.2297 r
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2297 r
  uce_1__uce/mem_resp_i[84] (net)                      25.6040              0.0000     0.2297 r
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0973   -0.0112 &   0.2186 r
  uce_1__uce/U130/Q (AND2X1)                                      0.0860    0.0926     0.3112 r
  uce_1__uce/data_mem_pkt_o[28] (net)           3      21.8822              0.0000     0.3112 r
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.3112 r
  data_mem_pkt_li[550] (net)                           21.8822              0.0000     0.3112 r
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.3112 r
  core/data_mem_pkt_i[551] (net)                       21.8822              0.0000     0.3112 r
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.3112 r
  core/be/data_mem_pkt_i[28] (net)                     21.8822              0.0000     0.3112 r
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.3112 r
  core/be/be_mem/data_mem_pkt_i[28] (net)              21.8822              0.0000     0.3112 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.3112 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       21.8822              0.0000     0.3112 r
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0860    0.0012 &   0.3124 r
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0406    0.0860     0.3984 r
  core/be/be_mem/dcache/n2291 (net)             1       4.3906              0.0000     0.3984 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0406    0.0001 &   0.3985 r
  data arrival time                                                                    0.3985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                        -0.0281     0.3810
  data required time                                                                   0.3810
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3810
  data arrival time                                                                   -0.3985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0175


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[77] (net)                          2      14.7421              0.0000     0.1000 r
  U3223/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3223/Q (AO222X1)                                               0.1435    0.1476 @   0.2478 r
  mem_resp_li[647] (net)                        1      39.5282              0.0000     0.2478 r
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2478 r
  uce_1__uce/mem_resp_i[77] (net)                      39.5282              0.0000     0.2478 r
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1440   -0.0145 @   0.2333 r
  uce_1__uce/U122/Q (AND2X1)                                      0.0725    0.0903     0.3236 r
  uce_1__uce/data_mem_pkt_o[21] (net)           3      16.3793              0.0000     0.3236 r
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3236 r
  data_mem_pkt_li[543] (net)                           16.3793              0.0000     0.3236 r
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3236 r
  core/data_mem_pkt_i[544] (net)                       16.3793              0.0000     0.3236 r
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3236 r
  core/be/data_mem_pkt_i[21] (net)                     16.3793              0.0000     0.3236 r
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3236 r
  core/be/be_mem/data_mem_pkt_i[21] (net)              16.3793              0.0000     0.3236 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3236 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       16.3793              0.0000     0.3236 r
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0725   -0.0028 &   0.3209 r
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0360    0.0803     0.4012 r
  core/be/be_mem/dcache/n2298 (net)             1       3.0419              0.0000     0.4012 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0360    0.0000 &   0.4012 r
  data arrival time                                                                    0.4012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4101     0.4101
  clock reconvergence pessimism                                             0.0000     0.4101
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.4101 r
  library hold time                                                        -0.0269     0.3832
  data required time                                                                   0.3832
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3832
  data arrival time                                                                   -0.4012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0180


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[81] (net)                          2      13.0514              0.0000     0.1000 f
  U3378/IN3 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3378/Q (AO222X1)                                               0.1079    0.1332     0.2334 f
  mem_resp_li[81] (net)                         1      29.0273              0.0000     0.2334 f
  uce_0__uce/mem_resp_i[81] (bp_uce_02_2)                                   0.0000     0.2334 f
  uce_0__uce/mem_resp_i[81] (net)                      29.0273              0.0000     0.2334 f
  uce_0__uce/U179/IN2 (AND2X1)                                    0.1079   -0.0177 &   0.2157 f
  uce_0__uce/U179/Q (AND2X1)                                      0.3189    0.2113 @   0.4269 f
  uce_0__uce/data_mem_pkt_o[25] (net)           3      94.0081              0.0000     0.4269 f
  uce_0__uce/data_mem_pkt_o[25] (bp_uce_02_2)                               0.0000     0.4269 f
  data_mem_pkt_li[24] (net)                            94.0081              0.0000     0.4269 f
  core/data_mem_pkt_i[25] (bp_core_minimal_02_0)                            0.0000     0.4269 f
  core/data_mem_pkt_i[25] (net)                        94.0081              0.0000     0.4269 f
  core/fe/data_mem_pkt_i[25] (bp_fe_top_02_0)                               0.0000     0.4269 f
  core/fe/data_mem_pkt_i[25] (net)                     94.0081              0.0000     0.4269 f
  core/fe/mem/data_mem_pkt_i[25] (bp_fe_mem_02_0)                           0.0000     0.4269 f
  core/fe/mem/data_mem_pkt_i[25] (net)                 94.0081              0.0000     0.4269 f
  core/fe/mem/icache/data_mem_pkt_i[25] (bp_fe_icache_02_0)                 0.0000     0.4269 f
  core/fe/mem/icache/data_mem_pkt_i[25] (net)          94.0081              0.0000     0.4269 f
  core/fe/mem/icache/U1530/IN1 (MUX21X1)                          0.3189   -0.0737 @   0.3532 f
  core/fe/mem/icache/U1530/Q (MUX21X1)                            0.0385    0.0995     0.4528 f
  core/fe/mem/icache/n517 (net)                 1       2.8818              0.0000     0.4528 f
  core/fe/mem/icache/uncached_load_data_r_reg_23_/D (DFFX1)       0.0385    0.0000 &   0.4528 f
  data arrival time                                                                    0.4528

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                             0.0000     0.4205
  core/fe/mem/icache/uncached_load_data_r_reg_23_/CLK (DFFX1)               0.0000     0.4205 r
  library hold time                                                         0.0142     0.4347
  data required time                                                                   0.4347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4347
  data arrival time                                                                   -0.4528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0181


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[110] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[110] (net)                         2       9.4251              0.0000     0.1000 f
  U3260/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3260/Q (AO222X1)                                               0.1047    0.1353     0.2352 f
  mem_resp_li[680] (net)                        1      27.7726              0.0000     0.2352 f
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2352 f
  uce_1__uce/mem_resp_i[110] (net)                     27.7726              0.0000     0.2352 f
  uce_1__uce/U158/IN2 (AND2X1)                                    0.1047   -0.0143 &   0.2210 f
  uce_1__uce/U158/Q (AND2X1)                                      0.1192    0.1222 @   0.3432 f
  uce_1__uce/data_mem_pkt_o[54] (net)           3      33.8029              0.0000     0.3432 f
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3432 f
  data_mem_pkt_li[576] (net)                           33.8029              0.0000     0.3432 f
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3432 f
  core/data_mem_pkt_i[577] (net)                       33.8029              0.0000     0.3432 f
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3432 f
  core/be/data_mem_pkt_i[54] (net)                     33.8029              0.0000     0.3432 f
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3432 f
  core/be/be_mem/data_mem_pkt_i[54] (net)              33.8029              0.0000     0.3432 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3432 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       33.8029              0.0000     0.3432 f
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1193   -0.0138 @   0.3293 f
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0375    0.0799     0.4092 f
  core/be/be_mem/dcache/n2265 (net)             1       2.8927              0.0000     0.4092 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0375    0.0000 &   0.4093 f
  data arrival time                                                                    0.4093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                             0.0000     0.3737
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3737 r
  library hold time                                                         0.0150     0.3887
  data required time                                                                   0.3887
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3887
  data arrival time                                                                   -0.4093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0206


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[70] (net)                          2      14.1436              0.0000     0.1000 f
  U3366/IN5 (AO222X1)                                             0.0011    0.0004 @   0.1004 f
  U3366/Q (AO222X1)                                               0.1080    0.1054     0.2058 f
  mem_resp_li[70] (net)                         1      28.9860              0.0000     0.2058 f
  uce_0__uce/mem_resp_i[70] (bp_uce_02_2)                                   0.0000     0.2058 f
  uce_0__uce/mem_resp_i[70] (net)                      28.9860              0.0000     0.2058 f
  uce_0__uce/U166/IN2 (AND2X1)                                    0.1080   -0.0131 &   0.1927 f
  uce_0__uce/U166/Q (AND2X1)                                      0.2898    0.1988 @   0.3915 f
  uce_0__uce/data_mem_pkt_o[14] (net)           3      85.3017              0.0000     0.3915 f
  uce_0__uce/data_mem_pkt_o[14] (bp_uce_02_2)                               0.0000     0.3915 f
  data_mem_pkt_li[13] (net)                            85.3017              0.0000     0.3915 f
  core/data_mem_pkt_i[14] (bp_core_minimal_02_0)                            0.0000     0.3915 f
  core/data_mem_pkt_i[14] (net)                        85.3017              0.0000     0.3915 f
  core/fe/data_mem_pkt_i[14] (bp_fe_top_02_0)                               0.0000     0.3915 f
  core/fe/data_mem_pkt_i[14] (net)                     85.3017              0.0000     0.3915 f
  core/fe/mem/data_mem_pkt_i[14] (bp_fe_mem_02_0)                           0.0000     0.3915 f
  core/fe/mem/data_mem_pkt_i[14] (net)                 85.3017              0.0000     0.3915 f
  core/fe/mem/icache/data_mem_pkt_i[14] (bp_fe_icache_02_0)                 0.0000     0.3915 f
  core/fe/mem/icache/data_mem_pkt_i[14] (net)          85.3017              0.0000     0.3915 f
  core/fe/mem/icache/U1541/IN1 (MUX21X1)                          0.2898   -0.0335 @   0.3580 f
  core/fe/mem/icache/U1541/Q (MUX21X1)                            0.0386    0.0984     0.4565 f
  core/fe/mem/icache/n506 (net)                 1       3.2435              0.0000     0.4565 f
  core/fe/mem/icache/uncached_load_data_r_reg_12_/D (DFFX1)       0.0386   -0.0007 &   0.4557 f
  data arrival time                                                                    0.4557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4210     0.4210
  clock reconvergence pessimism                                             0.0000     0.4210
  core/fe/mem/icache/uncached_load_data_r_reg_12_/CLK (DFFX1)               0.0000     0.4210 r
  library hold time                                                         0.0141     0.4351
  data required time                                                                   0.4351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4351
  data arrival time                                                                   -0.4557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0206


  Startpoint: mem_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[112] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[112] (net)                         2      17.9634              0.0000     0.1000 r
  U3262/IN4 (AO222X1)                                             0.0016    0.0003 @   0.1003 r
  U3262/Q (AO222X1)                                               0.0758    0.1173     0.2177 r
  mem_resp_li[682] (net)                        1      17.6102              0.0000     0.2177 r
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.2177 r
  uce_1__uce/mem_resp_i[112] (net)                     17.6102              0.0000     0.2177 r
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0758   -0.0135 &   0.2042 r
  uce_1__uce/U160/Q (AND2X1)                                      0.1195    0.1066 @   0.3109 r
  uce_1__uce/data_mem_pkt_o[56] (net)           3      34.4120              0.0000     0.3109 r
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.3109 r
  data_mem_pkt_li[578] (net)                           34.4120              0.0000     0.3109 r
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.3109 r
  core/data_mem_pkt_i[579] (net)                       34.4120              0.0000     0.3109 r
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.3109 r
  core/be/data_mem_pkt_i[56] (net)                     34.4120              0.0000     0.3109 r
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.3109 r
  core/be/be_mem/data_mem_pkt_i[56] (net)              34.4120              0.0000     0.3109 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.3109 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       34.4120              0.0000     0.3109 r
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1195   -0.0261 @   0.2848 r
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0357    0.0904     0.3752 r
  core/be/be_mem/dcache/n2263 (net)             1       2.8810              0.0000     0.3752 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0357    0.0000 &   0.3752 r
  data arrival time                                                                    0.3752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  clock reconvergence pessimism                                             0.0000     0.3801
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3801 r
  library hold time                                                        -0.0257     0.3544
  data required time                                                                   0.3544
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3544
  data arrival time                                                                   -0.3752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0208


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[67] (net)                          2      12.2469              0.0000     0.1000 r
  U3363/IN5 (AO222X1)                                             0.0008    0.0003 @   0.1003 r
  U3363/Q (AO222X1)                                               0.1407    0.1088 @   0.2091 r
  mem_resp_li[67] (net)                         1      38.8267              0.0000     0.2091 r
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.2091 r
  uce_0__uce/mem_resp_i[67] (net)                      38.8267              0.0000     0.2091 r
  uce_0__uce/U163/IN2 (AND2X1)                                    0.1411   -0.0271 @   0.1820 r
  uce_0__uce/U163/Q (AND2X1)                                      0.2821    0.1772 @   0.3592 r
  uce_0__uce/data_mem_pkt_o[11] (net)           3      84.9718              0.0000     0.3592 r
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.3592 r
  data_mem_pkt_li[10] (net)                            84.9718              0.0000     0.3592 r
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.3592 r
  core/data_mem_pkt_i[11] (net)                        84.9718              0.0000     0.3592 r
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.3592 r
  core/fe/data_mem_pkt_i[11] (net)                     84.9718              0.0000     0.3592 r
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.3592 r
  core/fe/mem/data_mem_pkt_i[11] (net)                 84.9718              0.0000     0.3592 r
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.3592 r
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          84.9718              0.0000     0.3592 r
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.2832   -0.0645 @   0.2947 r
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0363    0.1180     0.4127 r
  core/fe/mem/icache/n503 (net)                 1       3.0919              0.0000     0.4127 r
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0363    0.0000 &   0.4127 r
  data arrival time                                                                    0.4127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.4175 r
  library hold time                                                        -0.0260     0.3916
  data required time                                                                   0.3916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3916
  data arrival time                                                                   -0.4127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0211


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[61] (net)                          2      12.4640              0.0000     0.1000 f
  U3355/IN5 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3355/Q (AO222X1)                                               0.1664    0.1338 @   0.2338 f
  mem_resp_li[61] (net)                         1      47.7439              0.0000     0.2338 f
  uce_0__uce/mem_resp_i[61] (bp_uce_02_2)                                   0.0000     0.2338 f
  uce_0__uce/mem_resp_i[61] (net)                      47.7439              0.0000     0.2338 f
  uce_0__uce/U156/IN2 (AND2X1)                                    0.1664   -0.0356 @   0.1981 f
  uce_0__uce/U156/Q (AND2X1)                                      0.3121    0.2246 @   0.4227 f
  uce_0__uce/data_mem_pkt_o[5] (net)            3      93.2430              0.0000     0.4227 f
  uce_0__uce/data_mem_pkt_o[5] (bp_uce_02_2)                                0.0000     0.4227 f
  data_mem_pkt_li[4] (net)                             93.2430              0.0000     0.4227 f
  core/data_mem_pkt_i[5] (bp_core_minimal_02_0)                             0.0000     0.4227 f
  core/data_mem_pkt_i[5] (net)                         93.2430              0.0000     0.4227 f
  core/fe/data_mem_pkt_i[5] (bp_fe_top_02_0)                                0.0000     0.4227 f
  core/fe/data_mem_pkt_i[5] (net)                      93.2430              0.0000     0.4227 f
  core/fe/mem/data_mem_pkt_i[5] (bp_fe_mem_02_0)                            0.0000     0.4227 f
  core/fe/mem/data_mem_pkt_i[5] (net)                  93.2430              0.0000     0.4227 f
  core/fe/mem/icache/data_mem_pkt_i[5] (bp_fe_icache_02_0)                  0.0000     0.4227 f
  core/fe/mem/icache/data_mem_pkt_i[5] (net)           93.2430              0.0000     0.4227 f
  core/fe/mem/icache/U950/IN1 (MUX21X1)                           0.3121   -0.0649 @   0.3578 f
  core/fe/mem/icache/U950/Q (MUX21X1)                             0.0380    0.0992     0.4571 f
  core/fe/mem/icache/n497 (net)                 1       2.9478              0.0000     0.4571 f
  core/fe/mem/icache/uncached_load_data_r_reg_3_/D (DFFX1)        0.0380    0.0000 &   0.4571 f
  data arrival time                                                                    0.4571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4210     0.4210
  clock reconvergence pessimism                                             0.0000     0.4210
  core/fe/mem/icache/uncached_load_data_r_reg_3_/CLK (DFFX1)                0.0000     0.4210 r
  library hold time                                                         0.0143     0.4353
  data required time                                                                   0.4353
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4353
  data arrival time                                                                   -0.4571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0218


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[63] (net)                          2       9.8162              0.0000     0.1000 f
  U3359/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3359/Q (AO222X1)                                               0.1620    0.1313 @   0.2314 f
  mem_resp_li[63] (net)                         1      46.1986              0.0000     0.2314 f
  uce_0__uce/mem_resp_i[63] (bp_uce_02_2)                                   0.0000     0.2314 f
  uce_0__uce/mem_resp_i[63] (net)                      46.1986              0.0000     0.2314 f
  uce_0__uce/U158/IN2 (AND2X1)                                    0.1620   -0.0288 @   0.2027 f
  uce_0__uce/U158/Q (AND2X1)                                      0.2559    0.1920 @   0.3946 f
  uce_0__uce/data_mem_pkt_o[7] (net)            3      75.3605              0.0000     0.3946 f
  uce_0__uce/data_mem_pkt_o[7] (bp_uce_02_2)                                0.0000     0.3946 f
  data_mem_pkt_li[6] (net)                             75.3605              0.0000     0.3946 f
  core/data_mem_pkt_i[7] (bp_core_minimal_02_0)                             0.0000     0.3946 f
  core/data_mem_pkt_i[7] (net)                         75.3605              0.0000     0.3946 f
  core/fe/data_mem_pkt_i[7] (bp_fe_top_02_0)                                0.0000     0.3946 f
  core/fe/data_mem_pkt_i[7] (net)                      75.3605              0.0000     0.3946 f
  core/fe/mem/data_mem_pkt_i[7] (bp_fe_mem_02_0)                            0.0000     0.3946 f
  core/fe/mem/data_mem_pkt_i[7] (net)                  75.3605              0.0000     0.3946 f
  core/fe/mem/icache/data_mem_pkt_i[7] (bp_fe_icache_02_0)                  0.0000     0.3946 f
  core/fe/mem/icache/data_mem_pkt_i[7] (net)           75.3605              0.0000     0.3946 f
  core/fe/mem/icache/U952/IN1 (MUX21X1)                           0.2559   -0.0342 @   0.3604 f
  core/fe/mem/icache/U952/Q (MUX21X1)                             0.0353    0.0934     0.4538 f
  core/fe/mem/icache/n499 (net)                 1       2.1306              0.0000     0.4538 f
  core/fe/mem/icache/uncached_load_data_r_reg_5_/D (DFFX1)        0.0353    0.0000 &   0.4538 f
  data arrival time                                                                    0.4538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                             0.0000     0.4170
  core/fe/mem/icache/uncached_load_data_r_reg_5_/CLK (DFFX1)                0.0000     0.4170 r
  library hold time                                                         0.0149     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.4538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0219


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[70] (net)                          2      14.4033              0.0000     0.1000 r
  U3215/IN4 (AO222X1)                                             0.0012    0.0004 @   0.1004 r
  U3215/Q (AO222X1)                                               0.1455    0.1488 @   0.2492 r
  mem_resp_li[640] (net)                        1      40.3737              0.0000     0.2492 r
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2492 r
  uce_1__uce/mem_resp_i[70] (net)                      40.3737              0.0000     0.2492 r
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1459   -0.0182 @   0.2310 r
  uce_1__uce/U115/Q (AND2X1)                                      0.0772    0.0929     0.3239 r
  uce_1__uce/data_mem_pkt_o[14] (net)           3      18.0573              0.0000     0.3239 r
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.3239 r
  data_mem_pkt_li[536] (net)                           18.0573              0.0000     0.3239 r
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.3239 r
  core/data_mem_pkt_i[537] (net)                       18.0573              0.0000     0.3239 r
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.3239 r
  core/be/data_mem_pkt_i[14] (net)                     18.0573              0.0000     0.3239 r
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.3239 r
  core/be/be_mem/data_mem_pkt_i[14] (net)              18.0573              0.0000     0.3239 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.3239 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       18.0573              0.0000     0.3239 r
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0772   -0.0020 &   0.3219 r
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0382    0.0828     0.4047 r
  core/be/be_mem/dcache/n2305 (net)             1       3.7495              0.0000     0.4047 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0382    0.0000 &   0.4047 r
  data arrival time                                                                    0.4047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.4102 r
  library hold time                                                        -0.0275     0.3827
  data required time                                                                   0.3827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3827
  data arrival time                                                                   -0.4047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0220


  Startpoint: io_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[103] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[103] (net)                          2      12.8828              0.0000     0.1000 r
  U3252/IN5 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3252/Q (AO222X1)                                               0.1458    0.1114 @   0.2115 r
  mem_resp_li[673] (net)                        1      40.6678              0.0000     0.2115 r
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2115 r
  uce_1__uce/mem_resp_i[103] (net)                     40.6678              0.0000     0.2115 r
  uce_1__uce/U150/IN2 (AND2X1)                                    0.1462   -0.0272 @   0.1843 r
  uce_1__uce/U150/Q (AND2X1)                                      0.1460    0.1226 @   0.3069 r
  uce_1__uce/data_mem_pkt_o[47] (net)           3      40.4527              0.0000     0.3069 r
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3069 r
  data_mem_pkt_li[569] (net)                           40.4527              0.0000     0.3069 r
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3069 r
  core/data_mem_pkt_i[570] (net)                       40.4527              0.0000     0.3069 r
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3069 r
  core/be/data_mem_pkt_i[47] (net)                     40.4527              0.0000     0.3069 r
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3069 r
  core/be/be_mem/data_mem_pkt_i[47] (net)              40.4527              0.0000     0.3069 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3069 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       40.4527              0.0000     0.3069 r
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1462   -0.0234 @   0.2834 r
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0345    0.0946     0.3780 r
  core/be/be_mem/dcache/n2272 (net)             1       2.4741              0.0000     0.3780 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0345    0.0000 &   0.3780 r
  data arrival time                                                                    0.3780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3800     0.3800
  clock reconvergence pessimism                                             0.0000     0.3800
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3800 r
  library hold time                                                        -0.0253     0.3547
  data required time                                                                   0.3547
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3547
  data arrival time                                                                   -0.3780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0233


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[72] (net)                          2      15.5697              0.0000     0.1000 r
  U3217/IN4 (AO222X1)                                             0.0013    0.0004 @   0.1004 r
  U3217/Q (AO222X1)                                               0.1504    0.1507 @   0.2511 r
  mem_resp_li[642] (net)                        1      41.8396              0.0000     0.2511 r
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2511 r
  uce_1__uce/mem_resp_i[72] (net)                      41.8396              0.0000     0.2511 r
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1509   -0.0146 @   0.2364 r
  uce_1__uce/U117/Q (AND2X1)                                      0.0736    0.0914     0.3279 r
  uce_1__uce/data_mem_pkt_o[16] (net)           3      16.6818              0.0000     0.3279 r
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3279 r
  data_mem_pkt_li[538] (net)                           16.6818              0.0000     0.3279 r
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3279 r
  core/data_mem_pkt_i[539] (net)                       16.6818              0.0000     0.3279 r
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3279 r
  core/be/data_mem_pkt_i[16] (net)                     16.6818              0.0000     0.3279 r
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3279 r
  core/be/be_mem/data_mem_pkt_i[16] (net)              16.6818              0.0000     0.3279 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3279 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       16.6818              0.0000     0.3279 r
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0736   -0.0012 &   0.3267 r
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0349    0.0797     0.4064 r
  core/be/be_mem/dcache/n2303 (net)             1       2.6229              0.0000     0.4064 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0349    0.0000 &   0.4064 r
  data arrival time                                                                    0.4064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.4091 r
  library hold time                                                        -0.0266     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.4064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0240


  Startpoint: io_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[110] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[110] (net)                          2       9.8195              0.0000     0.1000 r
  U3260/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3260/Q (AO222X1)                                               0.1034    0.0960     0.1959 r
  mem_resp_li[680] (net)                        1      27.7774              0.0000     0.1959 r
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.1959 r
  uce_1__uce/mem_resp_i[110] (net)                     27.7774              0.0000     0.1959 r
  uce_1__uce/U158/IN2 (AND2X1)                                    0.1034   -0.0131 &   0.1828 r
  uce_1__uce/U158/Q (AND2X1)                                      0.1212    0.1105 @   0.2933 r
  uce_1__uce/data_mem_pkt_o[54] (net)           3      34.7044              0.0000     0.2933 r
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.2933 r
  data_mem_pkt_li[576] (net)                           34.7044              0.0000     0.2933 r
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.2933 r
  core/data_mem_pkt_i[577] (net)                       34.7044              0.0000     0.2933 r
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.2933 r
  core/be/data_mem_pkt_i[54] (net)                     34.7044              0.0000     0.2933 r
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.2933 r
  core/be/be_mem/data_mem_pkt_i[54] (net)              34.7044              0.0000     0.2933 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.2933 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       34.7044              0.0000     0.2933 r
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1212   -0.0128 @   0.2805 r
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0362    0.0912     0.3717 r
  core/be/be_mem/dcache/n2265 (net)             1       3.0651              0.0000     0.3717 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0362    0.0000 &   0.3717 r
  data arrival time                                                                    0.3717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                             0.0000     0.3737
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3737 r
  library hold time                                                        -0.0260     0.3476
  data required time                                                                   0.3476
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3476
  data arrival time                                                                   -0.3717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0241


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[76] (net)                          2      19.6368              0.0000     0.1000 f
  U3373/IN5 (AO222X1)                                             0.0019    0.0004 @   0.1004 f
  U3373/Q (AO222X1)                                               0.1368    0.1188 @   0.2193 f
  mem_resp_li[76] (net)                         1      37.8430              0.0000     0.2193 f
  uce_0__uce/mem_resp_i[76] (bp_uce_02_2)                                   0.0000     0.2193 f
  uce_0__uce/mem_resp_i[76] (net)                      37.8430              0.0000     0.2193 f
  uce_0__uce/U172/IN2 (AND2X1)                                    0.1368   -0.0342 @   0.1851 f
  uce_0__uce/U172/Q (AND2X1)                                      0.3485    0.2353 @   0.4204 f
  uce_0__uce/data_mem_pkt_o[20] (net)           3     104.9044              0.0000     0.4204 f
  uce_0__uce/data_mem_pkt_o[20] (bp_uce_02_2)                               0.0000     0.4204 f
  data_mem_pkt_li[19] (net)                           104.9044              0.0000     0.4204 f
  core/data_mem_pkt_i[20] (bp_core_minimal_02_0)                            0.0000     0.4204 f
  core/data_mem_pkt_i[20] (net)                       104.9044              0.0000     0.4204 f
  core/fe/data_mem_pkt_i[20] (bp_fe_top_02_0)                               0.0000     0.4204 f
  core/fe/data_mem_pkt_i[20] (net)                    104.9044              0.0000     0.4204 f
  core/fe/mem/data_mem_pkt_i[20] (bp_fe_mem_02_0)                           0.0000     0.4204 f
  core/fe/mem/data_mem_pkt_i[20] (net)                104.9044              0.0000     0.4204 f
  core/fe/mem/icache/data_mem_pkt_i[20] (bp_fe_icache_02_0)                 0.0000     0.4204 f
  core/fe/mem/icache/data_mem_pkt_i[20] (net)         104.9044              0.0000     0.4204 f
  core/fe/mem/icache/U1535/IN1 (MUX21X1)                          0.3485   -0.0645 @   0.3559 f
  core/fe/mem/icache/U1535/Q (MUX21X1)                            0.0362    0.1004     0.4563 f
  core/fe/mem/icache/n512 (net)                 1       2.4161              0.0000     0.4563 f
  core/fe/mem/icache/uncached_load_data_r_reg_18_/D (DFFX1)       0.0362    0.0000 &   0.4563 f
  data arrival time                                                                    0.4563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                             0.0000     0.4161
  core/fe/mem/icache/uncached_load_data_r_reg_18_/CLK (DFFX1)               0.0000     0.4161 r
  library hold time                                                         0.0147     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.4563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0255


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[71] (net)                           2      14.2607              0.0000     0.1000 f
  U3367/IN1 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3367/Q (AO222X1)                                               0.1020    0.1486     0.2488 f
  mem_resp_li[71] (net)                         1      26.7768              0.0000     0.2488 f
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                                   0.0000     0.2488 f
  uce_0__uce/mem_resp_i[71] (net)                      26.7768              0.0000     0.2488 f
  uce_0__uce/U167/IN2 (AND2X1)                                    0.1020   -0.0166 &   0.2323 f
  uce_0__uce/U167/Q (AND2X1)                                      0.3179    0.2222 @   0.4545 f
  uce_0__uce/data_mem_pkt_o[15] (net)           3      96.8750              0.0000     0.4545 f
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                               0.0000     0.4545 f
  data_mem_pkt_li[14] (net)                            96.8750              0.0000     0.4545 f
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                            0.0000     0.4545 f
  core/data_mem_pkt_i[15] (net)                        96.8750              0.0000     0.4545 f
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                               0.0000     0.4545 f
  core/fe/data_mem_pkt_i[15] (net)                     96.8750              0.0000     0.4545 f
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                           0.0000     0.4545 f
  core/fe/mem/data_mem_pkt_i[15] (net)                 96.8750              0.0000     0.4545 f
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)                 0.0000     0.4545 f
  core/fe/mem/icache/data_mem_pkt_i[15] (net)          96.8750              0.0000     0.4545 f
  core/fe/mem/icache/U1540/IN1 (MUX21X1)                          0.3179   -0.0937 @   0.3608 f
  core/fe/mem/icache/U1540/Q (MUX21X1)                            0.0351    0.0977     0.4585 f
  core/fe/mem/icache/n507 (net)                 1       2.1369              0.0000     0.4585 f
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)       0.0351    0.0000 &   0.4585 f
  data arrival time                                                                    0.4585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                             0.0000     0.4171
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)               0.0000     0.4171 r
  library hold time                                                         0.0150     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.4585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0264


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[103] (net)                         2      12.8257              0.0000     0.1000 f
  U3252/IN4 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3252/Q (AO222X1)                                               0.1448    0.1555 @   0.2558 f
  mem_resp_li[673] (net)                        1      40.6629              0.0000     0.2558 f
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2558 f
  uce_1__uce/mem_resp_i[103] (net)                     40.6629              0.0000     0.2558 f
  uce_1__uce/U150/IN2 (AND2X1)                                    0.1448   -0.0287 @   0.2271 f
  uce_1__uce/U150/Q (AND2X1)                                      0.1419    0.1373 @   0.3644 f
  uce_1__uce/data_mem_pkt_o[47] (net)           3      39.5512              0.0000     0.3644 f
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3644 f
  data_mem_pkt_li[569] (net)                           39.5512              0.0000     0.3644 f
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3644 f
  core/data_mem_pkt_i[570] (net)                       39.5512              0.0000     0.3644 f
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3644 f
  core/be/data_mem_pkt_i[47] (net)                     39.5512              0.0000     0.3644 f
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3644 f
  core/be/be_mem/data_mem_pkt_i[47] (net)              39.5512              0.0000     0.3644 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3644 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       39.5512              0.0000     0.3644 f
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1419   -0.0246 @   0.3398 f
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0358    0.0814     0.4211 f
  core/be/be_mem/dcache/n2272 (net)             1       2.3016              0.0000     0.4211 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0358    0.0000 &   0.4212 f
  data arrival time                                                                    0.4212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3800     0.3800
  clock reconvergence pessimism                                             0.0000     0.3800
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3800 r
  library hold time                                                         0.0145     0.3945
  data required time                                                                   0.3945
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3945
  data arrival time                                                                   -0.4212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0266


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[58] (net)                          2      14.8920              0.0000     0.1000 f
  U3352/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3352/Q (AO222X1)                                               0.1500    0.1252 @   0.2252 f
  mem_resp_li[58] (net)                         1      42.1370              0.0000     0.2252 f
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.2252 f
  uce_0__uce/mem_resp_i[58] (net)                      42.1370              0.0000     0.2252 f
  uce_0__uce/U153/IN2 (AND2X1)                                    0.1500   -0.0142 @   0.2111 f
  uce_0__uce/U153/Q (AND2X1)                                      0.2948    0.2173 @   0.4284 f
  uce_0__uce/data_mem_pkt_o[2] (net)            3      89.3544              0.0000     0.4284 f
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.4284 f
  data_mem_pkt_li[1] (net)                             89.3544              0.0000     0.4284 f
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.4284 f
  core/data_mem_pkt_i[2] (net)                         89.3544              0.0000     0.4284 f
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.4284 f
  core/fe/data_mem_pkt_i[2] (net)                      89.3544              0.0000     0.4284 f
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.4284 f
  core/fe/mem/data_mem_pkt_i[2] (net)                  89.3544              0.0000     0.4284 f
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.4284 f
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           89.3544              0.0000     0.4284 f
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.2948   -0.0684 @   0.3601 f
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0383    0.0987     0.4587 f
  core/fe/mem/icache/n494 (net)                 1       3.1983              0.0000     0.4587 f
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0383    0.0000 &   0.4588 f
  data arrival time                                                                    0.4588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  clock reconvergence pessimism                                             0.0000     0.4178
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.4178 r
  library hold time                                                         0.0142     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.4588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0267


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  icc_place1859/INP (NBUFFX2)                                     0.2775    0.0529 @   0.1529 r
  icc_place1859/Z (NBUFFX2)                                       0.3406    0.2314 @   0.3843 r
  n2491 (net)                                  39     214.4290              0.0000     0.3843 r
  core/reset_i_hfs_netlink_32 (bp_core_minimal_02_0)                        0.0000     0.3843 r
  core/reset_i_hfs_netlink_32 (net)                   214.4290              0.0000     0.3843 r
  core/be/reset_i_hfs_netlink_46 (bp_be_top_02_0)                           0.0000     0.3843 r
  core/be/reset_i_hfs_netlink_46 (net)                214.4290              0.0000     0.3843 r
  core/be/be_mem/reset_i_hfs_netlink_68 (bp_be_mem_top_02_0)                0.0000     0.3843 r
  core/be/be_mem/reset_i_hfs_netlink_68 (net)         214.4290              0.0000     0.3843 r
  core/be/be_mem/csr/IN22 (bp_be_csr_02_0)                                  0.0000     0.3843 r
  core/be/be_mem/csr/IN22 (net)                       214.4290              0.0000     0.3843 r
  core/be/be_mem/csr/debug_mode_reg/reset_i (bsg_dff_reset_width_p1_17)     0.0000     0.3843 r
  core/be/be_mem/csr/debug_mode_reg/reset_i (net)     214.4290              0.0000     0.3843 r
  core/be/be_mem/csr/debug_mode_reg/U4/IN1 (NOR2X0)               0.3406    0.0060 @   0.3903 r
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)                0.0711    0.0891     0.4794 f
  core/be/be_mem/csr/debug_mode_reg/n3 (net)     1      7.2123              0.0000     0.4794 f
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)       0.0711   -0.0053 &   0.4741 f
  data arrival time                                                                    0.4741

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4372     0.4372
  clock reconvergence pessimism                                             0.0000     0.4372
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.4372 r
  library hold time                                                         0.0100     0.4472
  data required time                                                                   0.4472
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4472
  data arrival time                                                                   -0.4741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0269


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[75] (net)                          2       9.3458              0.0000     0.1000 f
  U3372/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3372/Q (AO222X1)                                               0.1204    0.1090 @   0.2090 f
  mem_resp_li[75] (net)                         1      31.7428              0.0000     0.2090 f
  uce_0__uce/mem_resp_i[75] (bp_uce_02_2)                                   0.0000     0.2090 f
  uce_0__uce/mem_resp_i[75] (net)                      31.7428              0.0000     0.2090 f
  uce_0__uce/U171/IN2 (AND2X1)                                    0.1206   -0.0154 @   0.1936 f
  uce_0__uce/U171/Q (AND2X1)                                      0.3604    0.2298 @   0.4234 f
  uce_0__uce/data_mem_pkt_o[19] (net)           3     105.9267              0.0000     0.4234 f
  uce_0__uce/data_mem_pkt_o[19] (bp_uce_02_2)                               0.0000     0.4234 f
  data_mem_pkt_li[18] (net)                           105.9267              0.0000     0.4234 f
  core/data_mem_pkt_i[19] (bp_core_minimal_02_0)                            0.0000     0.4234 f
  core/data_mem_pkt_i[19] (net)                       105.9267              0.0000     0.4234 f
  core/fe/data_mem_pkt_i[19] (bp_fe_top_02_0)                               0.0000     0.4234 f
  core/fe/data_mem_pkt_i[19] (net)                    105.9267              0.0000     0.4234 f
  core/fe/mem/data_mem_pkt_i[19] (bp_fe_mem_02_0)                           0.0000     0.4234 f
  core/fe/mem/data_mem_pkt_i[19] (net)                105.9267              0.0000     0.4234 f
  core/fe/mem/icache/data_mem_pkt_i[19] (bp_fe_icache_02_0)                 0.0000     0.4234 f
  core/fe/mem/icache/data_mem_pkt_i[19] (net)         105.9267              0.0000     0.4234 f
  core/fe/mem/icache/U1536/IN1 (MUX21X1)                          0.3604   -0.0623 @   0.3611 f
  core/fe/mem/icache/U1536/Q (MUX21X1)                            0.0378    0.1026     0.4637 f
  core/fe/mem/icache/n511 (net)                 1       2.9625              0.0000     0.4637 f
  core/fe/mem/icache/uncached_load_data_r_reg_17_/D (DFFX1)       0.0378    0.0000 &   0.4637 f
  data arrival time                                                                    0.4637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                             0.0000     0.4217
  core/fe/mem/icache/uncached_load_data_r_reg_17_/CLK (DFFX1)               0.0000     0.4217 r
  library hold time                                                         0.0143     0.4361
  data required time                                                                   0.4361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4361
  data arrival time                                                                   -0.4637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0276


  Startpoint: mem_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[74] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[74] (net)                          2      16.5710              0.0000     0.1000 f
  U3371/IN3 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3371/Q (AO222X1)                                               0.0746    0.1119     0.2122 f
  mem_resp_li[74] (net)                         1      16.8214              0.0000     0.2122 f
  uce_0__uce/mem_resp_i[74] (bp_uce_02_2)                                   0.0000     0.2122 f
  uce_0__uce/mem_resp_i[74] (net)                      16.8214              0.0000     0.2122 f
  uce_0__uce/U170/IN2 (AND2X1)                                    0.0746   -0.0059 &   0.2064 f
  uce_0__uce/U170/Q (AND2X1)                                      0.3175    0.2029 @   0.4093 f
  uce_0__uce/data_mem_pkt_o[18] (net)           3      93.0972              0.0000     0.4093 f
  uce_0__uce/data_mem_pkt_o[18] (bp_uce_02_2)                               0.0000     0.4093 f
  data_mem_pkt_li[17] (net)                            93.0972              0.0000     0.4093 f
  core/data_mem_pkt_i[18] (bp_core_minimal_02_0)                            0.0000     0.4093 f
  core/data_mem_pkt_i[18] (net)                        93.0972              0.0000     0.4093 f
  core/fe/data_mem_pkt_i[18] (bp_fe_top_02_0)                               0.0000     0.4093 f
  core/fe/data_mem_pkt_i[18] (net)                     93.0972              0.0000     0.4093 f
  core/fe/mem/data_mem_pkt_i[18] (bp_fe_mem_02_0)                           0.0000     0.4093 f
  core/fe/mem/data_mem_pkt_i[18] (net)                 93.0972              0.0000     0.4093 f
  core/fe/mem/icache/data_mem_pkt_i[18] (bp_fe_icache_02_0)                 0.0000     0.4093 f
  core/fe/mem/icache/data_mem_pkt_i[18] (net)          93.0972              0.0000     0.4093 f
  core/fe/mem/icache/U1537/IN1 (MUX21X1)                          0.3175   -0.0415 @   0.3678 f
  core/fe/mem/icache/U1537/Q (MUX21X1)                            0.0377    0.0996     0.4674 f
  core/fe/mem/icache/n510 (net)                 1       2.9423              0.0000     0.4674 f
  core/fe/mem/icache/uncached_load_data_r_reg_16_/D (DFFX1)       0.0377    0.0000 &   0.4674 f
  data arrival time                                                                    0.4674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                             0.0000     0.4223
  core/fe/mem/icache/uncached_load_data_r_reg_16_/CLK (DFFX1)               0.0000     0.4223 r
  library hold time                                                         0.0143     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.4674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0308


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[73] (net)                           2       7.9309              0.0000     0.1000 f
  U3369/IN1 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3369/Q (AO222X1)                                               0.1551    0.1768 @   0.2768 f
  mem_resp_li[73] (net)                         1      44.1524              0.0000     0.2768 f
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.2768 f
  uce_0__uce/mem_resp_i[73] (net)                      44.1524              0.0000     0.2768 f
  uce_0__uce/U169/IN2 (AND2X1)                                    0.1551   -0.0410 @   0.2357 f
  uce_0__uce/U169/Q (AND2X1)                                      0.3147    0.2296 @   0.4653 f
  uce_0__uce/data_mem_pkt_o[17] (net)           3      96.4361              0.0000     0.4653 f
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.4653 f
  data_mem_pkt_li[16] (net)                            96.4361              0.0000     0.4653 f
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.4653 f
  core/data_mem_pkt_i[17] (net)                        96.4361              0.0000     0.4653 f
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.4653 f
  core/fe/data_mem_pkt_i[17] (net)                     96.4361              0.0000     0.4653 f
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.4653 f
  core/fe/mem/data_mem_pkt_i[17] (net)                 96.4361              0.0000     0.4653 f
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.4653 f
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          96.4361              0.0000     0.4653 f
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.3147   -0.0994 @   0.3659 f
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0368    0.0988     0.4647 f
  core/fe/mem/icache/n509 (net)                 1       2.6938              0.0000     0.4647 f
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0368    0.0000 &   0.4647 f
  data arrival time                                                                    0.4647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.4175 r
  library hold time                                                         0.0146     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.4647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0326


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[23] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[23] (net)                          2      11.8854              0.0000     0.1000 r
  U3311/IN5 (AO222X1)                                             0.0008    0.0003 @   0.1003 r
  U3311/Q (AO222X1)                                               0.3127    0.1763 @   0.2765 r
  mem_resp_li[23] (net)                         1      94.3610              0.0000     0.2765 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                                   0.0000     0.2765 r
  uce_0__uce/mem_resp_i[23] (net)                      94.3610              0.0000     0.2765 r
  uce_0__uce/U737/IN2 (AND2X1)                                    0.3127   -0.0516 @   0.2249 r
  uce_0__uce/U737/Q (AND2X1)                                      0.0870    0.1132     0.3381 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1      21.3955              0.0000     0.3381 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                                0.0000     0.3381 r
  tag_mem_pkt_li[8] (net)                              21.3955              0.0000     0.3381 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                             0.0000     0.3381 r
  core/tag_mem_pkt_i[10] (net)                         21.3955              0.0000     0.3381 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                                0.0000     0.3381 r
  core/fe/tag_mem_pkt_i[10] (net)                      21.3955              0.0000     0.3381 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                            0.0000     0.3381 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                  21.3955              0.0000     0.3381 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)                  0.0000     0.3381 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)           21.3955              0.0000     0.3381 r
  core/fe/mem/icache/U1003/IN2 (AND2X1)                           0.0870   -0.0016 &   0.3366 r
  core/fe/mem/icache/U1003/Q (AND2X1)                             0.0935    0.0953     0.4319 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     3    24.7420              0.0000     0.4319 r
  core/fe/mem/icache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4319 r
  core/fe/mem/icache/tag_mem/data_i[131] (net)         24.7420              0.0000     0.4319 r
  core/fe/mem/icache/tag_mem/icc_place45/INP (NBUFFX2)            0.0935   -0.0200 &   0.4119 r
  core/fe/mem/icache/tag_mem/icc_place45/Z (NBUFFX2)              0.0256    0.0603     0.4722 r
  core/fe/mem/icache/tag_mem/n164 (net)         1       1.6335              0.0000     0.4722 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[7] (saed90_248x64_1P_bit)   0.0256  -0.0020 &   0.4702 r d 
  data arrival time                                                                    0.4702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0337


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/U14/IN2 (AND2X1)                0.1991    0.0002 @   0.3491 f
  core/be/be_mem/csr/pmpaddr0_reg/U14/Q (AND2X1)                  0.0260    0.0804     0.4295 f
  core/be/be_mem/csr/pmpaddr0_reg/n58 (net)     1       2.4004              0.0000     0.4295 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_28_/D (DFFX1)        0.0260    0.0000 &   0.4296 f
  data arrival time                                                                    0.4296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  clock reconvergence pessimism                                             0.0000     0.3780
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_28_/CLK (DFFX1)                0.0000     0.3780 r
  library hold time                                                         0.0177     0.3957
  data required time                                                                   0.3957
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3957
  data arrival time                                                                   -0.4296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0338


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/U13/IN2 (AND2X1)                0.1991    0.0002 @   0.3492 f
  core/be/be_mem/csr/pmpaddr0_reg/U13/Q (AND2X1)                  0.0277    0.0817     0.4308 f
  core/be/be_mem/csr/pmpaddr0_reg/n60 (net)     1       2.9897              0.0000     0.4308 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_29_/D (DFFX1)        0.0277    0.0000 &   0.4308 f
  data arrival time                                                                    0.4308

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3794     0.3794
  clock reconvergence pessimism                                             0.0000     0.3794
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_29_/CLK (DFFX1)                0.0000     0.3794 r
  library hold time                                                         0.0173     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.4308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0341


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[96] (net)                          2      10.1832              0.0000     0.1000 r
  U3397/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3397/Q (AO222X1)                                               0.1547    0.1146 @   0.2147 r
  mem_resp_li[96] (net)                         1      43.3666              0.0000     0.2147 r
  uce_0__uce/mem_resp_i[96] (bp_uce_02_2)                                   0.0000     0.2147 r
  uce_0__uce/mem_resp_i[96] (net)                      43.3666              0.0000     0.2147 r
  uce_0__uce/U195/IN2 (AND2X1)                                    0.1552   -0.0273 @   0.1873 r
  uce_0__uce/U195/Q (AND2X1)                                      0.3712    0.2116 @   0.3990 r
  uce_0__uce/data_mem_pkt_o[40] (net)           3     113.3660              0.0000     0.3990 r
  uce_0__uce/data_mem_pkt_o[40] (bp_uce_02_2)                               0.0000     0.3990 r
  data_mem_pkt_li[39] (net)                           113.3660              0.0000     0.3990 r
  core/data_mem_pkt_i[40] (bp_core_minimal_02_0)                            0.0000     0.3990 r
  core/data_mem_pkt_i[40] (net)                       113.3660              0.0000     0.3990 r
  core/fe/data_mem_pkt_i[40] (bp_fe_top_02_0)                               0.0000     0.3990 r
  core/fe/data_mem_pkt_i[40] (net)                    113.3660              0.0000     0.3990 r
  core/fe/mem/data_mem_pkt_i[40] (bp_fe_mem_02_0)                           0.0000     0.3990 r
  core/fe/mem/data_mem_pkt_i[40] (net)                113.3660              0.0000     0.3990 r
  core/fe/mem/icache/data_mem_pkt_i[40] (bp_fe_icache_02_0)                 0.0000     0.3990 r
  core/fe/mem/icache/data_mem_pkt_i[40] (net)         113.3660              0.0000     0.3990 r
  core/fe/mem/icache/U961/IN1 (MUX21X1)                           0.3712   -0.0960 @   0.3029 r
  core/fe/mem/icache/U961/Q (MUX21X1)                             0.0369    0.1288     0.4317 r
  core/fe/mem/icache/n532 (net)                 1       2.9079              0.0000     0.4317 r
  core/fe/mem/icache/uncached_load_data_r_reg_38_/D (DFFX1)       0.0369   -0.0013 &   0.4304 r
  data arrival time                                                                    0.4304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                             0.0000     0.4223
  core/fe/mem/icache/uncached_load_data_r_reg_38_/CLK (DFFX1)               0.0000     0.4223 r
  library hold time                                                        -0.0261     0.3962
  data required time                                                                   0.3962
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3962
  data arrival time                                                                   -0.4304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0342


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[91] (net)                          2      11.5496              0.0000     0.1000 r
  U3392/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3392/Q (AO222X1)                                               0.1553    0.1150 @   0.2152 r
  mem_resp_li[91] (net)                         1      43.7062              0.0000     0.2152 r
  uce_0__uce/mem_resp_i[91] (bp_uce_02_2)                                   0.0000     0.2152 r
  uce_0__uce/mem_resp_i[91] (net)                      43.7062              0.0000     0.2152 r
  uce_0__uce/U190/IN2 (AND2X1)                                    0.1558   -0.0347 @   0.1805 r
  uce_0__uce/U190/Q (AND2X1)                                      0.3302    0.1981 @   0.3786 r
  uce_0__uce/data_mem_pkt_o[35] (net)           3     101.0763              0.0000     0.3786 r
  uce_0__uce/data_mem_pkt_o[35] (bp_uce_02_2)                               0.0000     0.3786 r
  data_mem_pkt_li[34] (net)                           101.0763              0.0000     0.3786 r
  core/data_mem_pkt_i[35] (bp_core_minimal_02_0)                            0.0000     0.3786 r
  core/data_mem_pkt_i[35] (net)                       101.0763              0.0000     0.3786 r
  core/fe/data_mem_pkt_i[35] (bp_fe_top_02_0)                               0.0000     0.3786 r
  core/fe/data_mem_pkt_i[35] (net)                    101.0763              0.0000     0.3786 r
  core/fe/mem/data_mem_pkt_i[35] (bp_fe_mem_02_0)                           0.0000     0.3786 r
  core/fe/mem/data_mem_pkt_i[35] (net)                101.0763              0.0000     0.3786 r
  core/fe/mem/icache/data_mem_pkt_i[35] (bp_fe_icache_02_0)                 0.0000     0.3786 r
  core/fe/mem/icache/data_mem_pkt_i[35] (net)         101.0763              0.0000     0.3786 r
  core/fe/mem/icache/U955/IN1 (MUX21X1)                           0.3302   -0.0731 @   0.3055 r
  core/fe/mem/icache/U955/Q (MUX21X1)                             0.0377    0.1241     0.4295 r
  core/fe/mem/icache/n527 (net)                 1       3.1424              0.0000     0.4295 r
  core/fe/mem/icache/uncached_load_data_r_reg_33_/D (DFFX1)       0.0377    0.0000 &   0.4296 r
  data arrival time                                                                    0.4296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                             0.0000     0.4217
  core/fe/mem/icache/uncached_load_data_r_reg_33_/CLK (DFFX1)               0.0000     0.4217 r
  library hold time                                                        -0.0264     0.3954
  data required time                                                                   0.3954
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3954
  data arrival time                                                                   -0.4296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0342


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[78] (net)                          2      13.0468              0.0000     0.1000 f
  U3375/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3375/Q (AO222X1)                                               0.1116    0.1075     0.2077 f
  mem_resp_li[78] (net)                         1      30.2982              0.0000     0.2077 f
  uce_0__uce/mem_resp_i[78] (bp_uce_02_2)                                   0.0000     0.2077 f
  uce_0__uce/mem_resp_i[78] (net)                      30.2982              0.0000     0.2077 f
  uce_0__uce/U176/IN2 (AND2X1)                                    0.1116   -0.0053 &   0.2023 f
  uce_0__uce/U176/Q (AND2X1)                                      0.2932    0.2000 @   0.4023 f
  uce_0__uce/data_mem_pkt_o[22] (net)           3      86.0571              0.0000     0.4023 f
  uce_0__uce/data_mem_pkt_o[22] (bp_uce_02_2)                               0.0000     0.4023 f
  data_mem_pkt_li[21] (net)                            86.0571              0.0000     0.4023 f
  core/data_mem_pkt_i[22] (bp_core_minimal_02_0)                            0.0000     0.4023 f
  core/data_mem_pkt_i[22] (net)                        86.0571              0.0000     0.4023 f
  core/fe/data_mem_pkt_i[22] (bp_fe_top_02_0)                               0.0000     0.4023 f
  core/fe/data_mem_pkt_i[22] (net)                     86.0571              0.0000     0.4023 f
  core/fe/mem/data_mem_pkt_i[22] (bp_fe_mem_02_0)                           0.0000     0.4023 f
  core/fe/mem/data_mem_pkt_i[22] (net)                 86.0571              0.0000     0.4023 f
  core/fe/mem/icache/data_mem_pkt_i[22] (bp_fe_icache_02_0)                 0.0000     0.4023 f
  core/fe/mem/icache/data_mem_pkt_i[22] (net)          86.0571              0.0000     0.4023 f
  core/fe/mem/icache/U1533/IN1 (MUX21X1)                          0.2932   -0.0289 @   0.3734 f
  core/fe/mem/icache/U1533/Q (MUX21X1)                            0.0373    0.0974     0.4708 f
  core/fe/mem/icache/n514 (net)                 1       2.7414              0.0000     0.4708 f
  core/fe/mem/icache/uncached_load_data_r_reg_20_/D (DFFX1)       0.0373    0.0000 &   0.4708 f
  data arrival time                                                                    0.4708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                             0.0000     0.4217
  core/fe/mem/icache/uncached_load_data_r_reg_20_/CLK (DFFX1)               0.0000     0.4217 r
  library hold time                                                         0.0144     0.4361
  data required time                                                                   0.4361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4361
  data arrival time                                                                   -0.4708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0347


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[66] (net)                          2      14.8156              0.0000     0.1000 r
  U3362/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3362/Q (AO222X1)                                               0.1073    0.0981     0.1983 r
  mem_resp_li[66] (net)                         1      29.1512              0.0000     0.1983 r
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.1983 r
  uce_0__uce/mem_resp_i[66] (net)                      29.1512              0.0000     0.1983 r
  uce_0__uce/U162/IN2 (AND2X1)                                    0.1073   -0.0071 &   0.1912 r
  uce_0__uce/U162/Q (AND2X1)                                      0.3017    0.1847 @   0.3759 r
  uce_0__uce/data_mem_pkt_o[10] (net)           3      93.3307              0.0000     0.3759 r
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.3759 r
  data_mem_pkt_li[9] (net)                             93.3307              0.0000     0.3759 r
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.3759 r
  core/data_mem_pkt_i[10] (net)                        93.3307              0.0000     0.3759 r
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.3759 r
  core/fe/data_mem_pkt_i[10] (net)                     93.3307              0.0000     0.3759 r
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.3759 r
  core/fe/mem/data_mem_pkt_i[10] (net)                 93.3307              0.0000     0.3759 r
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.3759 r
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          93.3307              0.0000     0.3759 r
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.3017   -0.0706 @   0.3053 r
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0371    0.1209     0.4262 r
  core/fe/mem/icache/n502 (net)                 1       3.3468              0.0000     0.4262 r
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0371    0.0000 &   0.4263 r
  data arrival time                                                                    0.4263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.4175 r
  library hold time                                                        -0.0262     0.3913
  data required time                                                                   0.3913
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3913
  data arrival time                                                                   -0.4263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0349


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[119] (net)                         2      28.9655              0.0000     0.1000 r
  U3269/IN4 (AO222X1)                                             0.0032    0.0002 @   0.1002 r
  U3269/Q (AO222X1)                                               0.0575    0.1063     0.2064 r
  mem_resp_li[689] (net)                        1      10.9332              0.0000     0.2064 r
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2064 r
  uce_1__uce/mem_resp_i[119] (net)                     10.9332              0.0000     0.2064 r
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0575   -0.0045 &   0.2020 r
  uce_1__uce/U168/Q (AND2X1)                                      0.1354    0.1079 @   0.3098 r
  uce_1__uce/data_mem_pkt_o[63] (net)           3      37.6208              0.0000     0.3098 r
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3098 r
  data_mem_pkt_li[585] (net)                           37.6208              0.0000     0.3098 r
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3098 r
  core/data_mem_pkt_i[586] (net)                       37.6208              0.0000     0.3098 r
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3098 r
  core/be/data_mem_pkt_i[63] (net)                     37.6208              0.0000     0.3098 r
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3098 r
  core/be/be_mem/data_mem_pkt_i[63] (net)              37.6208              0.0000     0.3098 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3098 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       37.6208              0.0000     0.3098 r
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1357   -0.0148 @   0.2951 r
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0361    0.0939     0.3890 r
  core/be/be_mem/dcache/n2256 (net)             1       3.0224              0.0000     0.3890 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0361    0.0000 &   0.3890 r
  data arrival time                                                                    0.3890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  clock reconvergence pessimism                                             0.0000     0.3798
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3798 r
  library hold time                                                        -0.0258     0.3540
  data required time                                                                   0.3540
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3540
  data arrival time                                                                   -0.3890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0350


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[79] (net)                          2      10.8342              0.0000     0.1000 f
  U3376/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3376/Q (AO222X1)                                               0.1770    0.1393 @   0.2394 f
  mem_resp_li[79] (net)                         1      51.3390              0.0000     0.2394 f
  uce_0__uce/mem_resp_i[79] (bp_uce_02_2)                                   0.0000     0.2394 f
  uce_0__uce/mem_resp_i[79] (net)                      51.3390              0.0000     0.2394 f
  uce_0__uce/U177/IN2 (AND2X1)                                    0.1770   -0.0505 @   0.1889 f
  uce_0__uce/U177/Q (AND2X1)                                      0.3383    0.2385 @   0.4274 f
  uce_0__uce/data_mem_pkt_o[23] (net)           3     101.3103              0.0000     0.4274 f
  uce_0__uce/data_mem_pkt_o[23] (bp_uce_02_2)                               0.0000     0.4274 f
  data_mem_pkt_li[22] (net)                           101.3103              0.0000     0.4274 f
  core/data_mem_pkt_i[23] (bp_core_minimal_02_0)                            0.0000     0.4274 f
  core/data_mem_pkt_i[23] (net)                       101.3103              0.0000     0.4274 f
  core/fe/data_mem_pkt_i[23] (bp_fe_top_02_0)                               0.0000     0.4274 f
  core/fe/data_mem_pkt_i[23] (net)                    101.3103              0.0000     0.4274 f
  core/fe/mem/data_mem_pkt_i[23] (bp_fe_mem_02_0)                           0.0000     0.4274 f
  core/fe/mem/data_mem_pkt_i[23] (net)                101.3103              0.0000     0.4274 f
  core/fe/mem/icache/data_mem_pkt_i[23] (bp_fe_icache_02_0)                 0.0000     0.4274 f
  core/fe/mem/icache/data_mem_pkt_i[23] (net)         101.3103              0.0000     0.4274 f
  core/fe/mem/icache/U1532/IN1 (MUX21X1)                          0.3383   -0.0558 @   0.3716 f
  core/fe/mem/icache/U1532/Q (MUX21X1)                            0.0372    0.0997     0.4713 f
  core/fe/mem/icache/n515 (net)                 1       2.4002              0.0000     0.4713 f
  core/fe/mem/icache/uncached_load_data_r_reg_21_/D (DFFX1)       0.0372    0.0000 &   0.4713 f
  data arrival time                                                                    0.4713

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4207     0.4207
  clock reconvergence pessimism                                             0.0000     0.4207
  core/fe/mem/icache/uncached_load_data_r_reg_21_/CLK (DFFX1)               0.0000     0.4207 r
  library hold time                                                         0.0145     0.4351
  data required time                                                                   0.4351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4351
  data arrival time                                                                   -0.4713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0362


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/U9/IN2 (AND2X1)                 0.1991    0.0001 @   0.3491 f
  core/be/be_mem/csr/pmpaddr0_reg/U9/Q (AND2X1)                   0.0286    0.0823     0.4314 f
  core/be/be_mem/csr/pmpaddr0_reg/n66 (net)     1       3.2907              0.0000     0.4314 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_32_/D (DFFX1)        0.0286    0.0000 &   0.4314 f
  data arrival time                                                                    0.4314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  clock reconvergence pessimism                                             0.0000     0.3779
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_32_/CLK (DFFX1)                0.0000     0.3779 r
  library hold time                                                         0.0171     0.3950
  data required time                                                                   0.3950
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3950
  data arrival time                                                                   -0.4314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0364


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[65] (net)                          2      24.1010              0.0000     0.1000 r
  U3361/IN5 (AO222X1)                                             0.0022    0.0006 @   0.1006 r
  U3361/Q (AO222X1)                                               0.1314    0.1062 @   0.2067 r
  mem_resp_li[65] (net)                         1      35.6869              0.0000     0.2067 r
  uce_0__uce/mem_resp_i[65] (bp_uce_02_2)                                   0.0000     0.2067 r
  uce_0__uce/mem_resp_i[65] (net)                      35.6869              0.0000     0.2067 r
  uce_0__uce/U160/IN2 (AND2X1)                                    0.1316   -0.0211 @   0.1856 r
  uce_0__uce/U160/Q (AND2X1)                                      0.2716    0.1711 @   0.3567 r
  uce_0__uce/data_mem_pkt_o[9] (net)            3      81.6859              0.0000     0.3567 r
  uce_0__uce/data_mem_pkt_o[9] (bp_uce_02_2)                                0.0000     0.3567 r
  data_mem_pkt_li[8] (net)                             81.6859              0.0000     0.3567 r
  core/data_mem_pkt_i[9] (bp_core_minimal_02_0)                             0.0000     0.3567 r
  core/data_mem_pkt_i[9] (net)                         81.6859              0.0000     0.3567 r
  core/fe/data_mem_pkt_i[9] (bp_fe_top_02_0)                                0.0000     0.3567 r
  core/fe/data_mem_pkt_i[9] (net)                      81.6859              0.0000     0.3567 r
  core/fe/mem/data_mem_pkt_i[9] (bp_fe_mem_02_0)                            0.0000     0.3567 r
  core/fe/mem/data_mem_pkt_i[9] (net)                  81.6859              0.0000     0.3567 r
  core/fe/mem/icache/data_mem_pkt_i[9] (bp_fe_icache_02_0)                  0.0000     0.3567 r
  core/fe/mem/icache/data_mem_pkt_i[9] (net)           81.6859              0.0000     0.3567 r
  core/fe/mem/icache/U1546/IN1 (MUX21X1)                          0.2716   -0.0459 @   0.3109 r
  core/fe/mem/icache/U1546/Q (MUX21X1)                            0.0377    0.1175     0.4283 r
  core/fe/mem/icache/n501 (net)                 1       3.5539              0.0000     0.4283 r
  core/fe/mem/icache/uncached_load_data_r_reg_7_/D (DFFX1)        0.0377   -0.0007 &   0.4277 r
  data arrival time                                                                    0.4277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_7_/CLK (DFFX1)                0.0000     0.4175 r
  library hold time                                                        -0.0264     0.3911
  data required time                                                                   0.3911
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3911
  data arrival time                                                                   -0.4277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0365


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1544   0.1495   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.4785   0.0000   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/IN3 (AO22X1)   0.1544  -0.0037 &   0.3497 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/Q (AO22X1)   0.0336   0.0856   0.4353 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n8 (net)     1   2.6499   0.0000   0.4353 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/D (DFFX1)   0.0336   0.0000 &   0.4353 f
  data arrival time                                                                    0.4353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  clock reconvergence pessimism                                             0.0000     0.3816
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3816 r
  library hold time                                                         0.0171     0.3987
  data required time                                                                   0.3987
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3987
  data arrival time                                                                   -0.4353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0366


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1544   0.1495   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.4785   0.0000   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/IN3 (AO22X1)   0.1544  -0.0038 &   0.3496 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/Q (AO22X1)   0.0330   0.0852   0.4348 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n2 (net)     1   2.4686   0.0000   0.4348 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/D (DFFX1)   0.0330   0.0000 &   0.4348 f
  data arrival time                                                                    0.4348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3809     0.3809
  clock reconvergence pessimism                                             0.0000     0.3809
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3809 r
  library hold time                                                         0.0173     0.3981
  data required time                                                                   0.3981
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3981
  data arrival time                                                                   -0.4348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0367


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/U8/IN2 (AND2X1)                 0.1991    0.0001 @   0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/U8/Q (AND2X1)                   0.0261    0.0804     0.4295 f
  core/be/be_mem/csr/pmpaddr0_reg/n68 (net)     1       2.4174              0.0000     0.4295 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_33_/D (DFFX1)        0.0261    0.0000 &   0.4295 f
  data arrival time                                                                    0.4295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                             0.0000     0.3750
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_33_/CLK (DFFX1)                0.0000     0.3750 r
  library hold time                                                         0.0177     0.3927
  data required time                                                                   0.3927
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3927
  data arrival time                                                                   -0.4295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0368


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1544   0.1495   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.4785   0.0000   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/IN3 (AO22X1)   0.1544  -0.0038 &   0.3496 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/Q (AO22X1)   0.0333   0.0854   0.4350 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n10 (net)     1   2.5510   0.0000   0.4350 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/D (DFFX1)   0.0333   0.0000 &   0.4350 f
  data arrival time                                                                    0.4350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  clock reconvergence pessimism                                             0.0000     0.3808
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3808 r
  library hold time                                                         0.0172     0.3980
  data required time                                                                   0.3980
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3980
  data arrival time                                                                   -0.4350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0370


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/U6/IN2 (AND2X1)                 0.1992    0.0009 @   0.3499 f
  core/be/be_mem/csr/pmpaddr0_reg/U6/Q (AND2X1)                   0.0254    0.0799     0.4297 f
  core/be/be_mem/csr/pmpaddr0_reg/n72 (net)     1       2.1473              0.0000     0.4297 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_35_/D (DFFX1)        0.0254    0.0000 &   0.4297 f
  data arrival time                                                                    0.4297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3748     0.3748
  clock reconvergence pessimism                                             0.0000     0.3748
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_35_/CLK (DFFX1)                0.0000     0.3748 r
  library hold time                                                         0.0179     0.3927
  data required time                                                                   0.3927
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3927
  data arrival time                                                                   -0.4297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0370


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1544   0.1495   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.4785   0.0000   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/IN3 (AO22X1)   0.1544  -0.0038 &   0.3496 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/Q (AO22X1)   0.0339   0.0859   0.4355 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n14 (net)     1   2.7725   0.0000   0.4355 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/D (DFFX1)   0.0339   0.0000 &   0.4355 f
  data arrival time                                                                    0.4355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  clock reconvergence pessimism                                             0.0000     0.3813
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0170     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.4355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0372


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/U41/IN2 (AND2X1)                0.1992    0.0005 @   0.3494 f
  core/be/be_mem/csr/sscratch_reg/U41/Q (AND2X1)                  0.0274    0.0811     0.4305 f
  core/be/be_mem/csr/sscratch_reg/n60 (net)     1       2.7275              0.0000     0.4305 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_29_/D (DFFX1)        0.0274    0.0000 &   0.4306 f
  data arrival time                                                                    0.4306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                             0.0000     0.3760
  core/be/be_mem/csr/sscratch_reg/data_r_reg_29_/CLK (DFFX1)                0.0000     0.3760 r
  library hold time                                                         0.0174     0.3934
  data required time                                                                   0.3934
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3934
  data arrival time                                                                   -0.4306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0372


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1544   0.1495   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.4785   0.0000   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/IN3 (AO22X1)   0.1544  -0.0038 &   0.3496 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/Q (AO22X1)   0.0339   0.0859   0.4355 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n6 (net)     1   2.7954   0.0000   0.4355 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/D (DFFX1)   0.0339   0.0000 &   0.4355 f
  data arrival time                                                                    0.4355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  clock reconvergence pessimism                                             0.0000     0.3813
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0170     0.3983
  data required time                                                                   0.3983
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3983
  data arrival time                                                                   -0.4355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0372


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[81] (net)                           2      12.7217              0.0000     0.1000 f
  U3378/IN1 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3378/Q (AO222X1)                                               0.1079    0.1524     0.2526 f
  mem_resp_li[81] (net)                         1      29.0273              0.0000     0.2526 f
  uce_0__uce/mem_resp_i[81] (bp_uce_02_2)                                   0.0000     0.2526 f
  uce_0__uce/mem_resp_i[81] (net)                      29.0273              0.0000     0.2526 f
  uce_0__uce/U179/IN2 (AND2X1)                                    0.1079   -0.0177 &   0.2349 f
  uce_0__uce/U179/Q (AND2X1)                                      0.3189    0.2113 @   0.4461 f
  uce_0__uce/data_mem_pkt_o[25] (net)           3      94.0081              0.0000     0.4461 f
  uce_0__uce/data_mem_pkt_o[25] (bp_uce_02_2)                               0.0000     0.4461 f
  data_mem_pkt_li[24] (net)                            94.0081              0.0000     0.4461 f
  core/data_mem_pkt_i[25] (bp_core_minimal_02_0)                            0.0000     0.4461 f
  core/data_mem_pkt_i[25] (net)                        94.0081              0.0000     0.4461 f
  core/fe/data_mem_pkt_i[25] (bp_fe_top_02_0)                               0.0000     0.4461 f
  core/fe/data_mem_pkt_i[25] (net)                     94.0081              0.0000     0.4461 f
  core/fe/mem/data_mem_pkt_i[25] (bp_fe_mem_02_0)                           0.0000     0.4461 f
  core/fe/mem/data_mem_pkt_i[25] (net)                 94.0081              0.0000     0.4461 f
  core/fe/mem/icache/data_mem_pkt_i[25] (bp_fe_icache_02_0)                 0.0000     0.4461 f
  core/fe/mem/icache/data_mem_pkt_i[25] (net)          94.0081              0.0000     0.4461 f
  core/fe/mem/icache/U1530/IN1 (MUX21X1)                          0.3189   -0.0737 @   0.3724 f
  core/fe/mem/icache/U1530/Q (MUX21X1)                            0.0385    0.0995     0.4720 f
  core/fe/mem/icache/n517 (net)                 1       2.8818              0.0000     0.4720 f
  core/fe/mem/icache/uncached_load_data_r_reg_23_/D (DFFX1)       0.0385    0.0000 &   0.4720 f
  data arrival time                                                                    0.4720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                             0.0000     0.4205
  core/fe/mem/icache/uncached_load_data_r_reg_23_/CLK (DFFX1)               0.0000     0.4205 r
  library hold time                                                         0.0142     0.4347
  data required time                                                                   0.4347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4347
  data arrival time                                                                   -0.4720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0373


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/U47/IN2 (AND2X1)                0.1993    0.0033 @   0.3523 f
  core/be/be_mem/csr/sscratch_reg/U47/Q (AND2X1)                  0.0252    0.0799     0.4322 f
  core/be/be_mem/csr/sscratch_reg/n48 (net)     1       2.1560              0.0000     0.4322 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_23_/D (DFFX1)        0.0252    0.0000 &   0.4322 f
  data arrival time                                                                    0.4322

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                             0.0000     0.3769
  core/be/be_mem/csr/sscratch_reg/data_r_reg_23_/CLK (DFFX1)                0.0000     0.3769 r
  library hold time                                                         0.0179     0.3948
  data required time                                                                   0.3948
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3948
  data arrival time                                                                   -0.4322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0374


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1544   0.1495   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.4785   0.0000   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/IN3 (AO22X1)   0.1544  -0.0037 &   0.3497 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/Q (AO22X1)   0.0337   0.0857   0.4353 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n4 (net)     1   2.6770   0.0000   0.4353 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/D (DFFX1)   0.0337   0.0000 &   0.4353 f
  data arrival time                                                                    0.4353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  clock reconvergence pessimism                                             0.0000     0.3808
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3808 r
  library hold time                                                         0.0171     0.3979
  data required time                                                                   0.3979
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3979
  data arrival time                                                                   -0.4353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0374


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/U44/IN2 (AND2X1)                0.1993    0.0032 @   0.3521 f
  core/be/be_mem/csr/sscratch_reg/U44/Q (AND2X1)                  0.0253    0.0799     0.4320 f
  core/be/be_mem/csr/sscratch_reg/n54 (net)     1       2.1711              0.0000     0.4320 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_26_/D (DFFX1)        0.0253    0.0000 &   0.4321 f
  data arrival time                                                                    0.4321

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  clock reconvergence pessimism                                             0.0000     0.3767
  core/be/be_mem/csr/sscratch_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3767 r
  library hold time                                                         0.0179     0.3945
  data required time                                                                   0.3945
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3945
  data arrival time                                                                   -0.4321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0375


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.0508    0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/U37/IN2 (AND2X1)                0.1992    0.0009 @   0.3498 f
  core/be/be_mem/csr/mscratch_reg/U37/Q (AND2X1)                  0.0264    0.0802     0.4300 f
  core/be/be_mem/csr/mscratch_reg/n71 (net)     1       2.2974              0.0000     0.4300 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_32_/D (DFFX1)        0.0264    0.0000 &   0.4300 f
  data arrival time                                                                    0.4300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3747     0.3747
  clock reconvergence pessimism                                             0.0000     0.3747
  core/be/be_mem/csr/mscratch_reg/data_r_reg_32_/CLK (DFFX1)                0.0000     0.3747 r
  library hold time                                                         0.0176     0.3923
  data required time                                                                   0.3923
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3923
  data arrival time                                                                   -0.4300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0377


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[17] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[17] (net)                          2      11.1894              0.0000     0.1000 r
  U3304/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3304/Q (AO222X1)                                               0.2971    0.1712 @   0.2712 r
  mem_resp_li[17] (net)                         1      89.7344              0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                                   0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (net)                      89.7344              0.0000     0.2712 r
  uce_0__uce/U731/IN2 (AND2X1)                                    0.2971   -0.0611 @   0.2102 r
  uce_0__uce/U731/Q (AND2X1)                                      0.0915    0.1145     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1      23.0244              0.0000     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                                 0.0000     0.3246 r
  tag_mem_pkt_li[2] (net)                              23.0244              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (net)                          23.0244              0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                                 0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (net)                       23.0244              0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                             0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                   23.0244              0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)                   0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)            23.0244              0.0000     0.3246 r
  core/fe/mem/icache/U997/IN2 (AND2X1)                            0.0915   -0.0090 &   0.3156 r
  core/fe/mem/icache/U997/Q (AND2X1)                              0.0687    0.0831     0.3987 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     1    15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (net)         15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX16)           0.0687   -0.0082 &   0.3905 r
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX16)             0.0504    0.0844 @   0.4749 r
  core/fe/mem/icache/tag_mem/n35 (net)          8      58.5494              0.0000     0.4749 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[1] (saed90_248x64_1P_bit)   0.0504  -0.0007 @   0.4743 r d 
  data arrival time                                                                    0.4743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0378


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1544   0.1495   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.4785   0.0000   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/IN3 (AO22X1)   0.1544  -0.0037 &   0.3497 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/Q (AO22X1)   0.0349   0.0866   0.4364 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n16 (net)     1   3.1170   0.0000   0.4364 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/D (DFFX1)   0.0349   0.0000 &   0.4364 f
  data arrival time                                                                    0.4364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3818     0.3818
  clock reconvergence pessimism                                             0.0000     0.3818
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0168     0.3986
  data required time                                                                   0.3986
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3986
  data arrival time                                                                   -0.4364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0378


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr1_reg/U8/IN2 (AND2X1)                 0.1991    0.0001 @   0.3491 f
  core/be/be_mem/csr/pmpaddr1_reg/U8/Q (AND2X1)                   0.0273    0.0814     0.4304 f
  core/be/be_mem/csr/pmpaddr1_reg/n15 (net)     1       2.8504              0.0000     0.4304 f
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_33_/D (DFFX1)        0.0273    0.0000 &   0.4304 f
  data arrival time                                                                    0.4304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                             0.0000     0.3750
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_33_/CLK (DFFX1)                0.0000     0.3750 r
  library hold time                                                         0.0174     0.3924
  data required time                                                                   0.3924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3924
  data arrival time                                                                   -0.4304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0380


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1544   0.1495   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.4785   0.0000   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/IN3 (AO22X1)   0.1544  -0.0037 &   0.3497 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/Q (AO22X1)   0.0342   0.0861   0.4358 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n20 (net)     1   2.8774   0.0000   0.4358 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/D (DFFX1)   0.0342   0.0000 &   0.4359 f
  data arrival time                                                                    0.4359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  clock reconvergence pessimism                                             0.0000     0.3808
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3808 r
  library hold time                                                         0.0170     0.3978
  data required time                                                                   0.3978
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3978
  data arrival time                                                                   -0.4359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0381


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[17] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[17] (net)                          2      11.1894              0.0000     0.1000 r
  U3304/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3304/Q (AO222X1)                                               0.2971    0.1712 @   0.2712 r
  mem_resp_li[17] (net)                         1      89.7344              0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                                   0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (net)                      89.7344              0.0000     0.2712 r
  uce_0__uce/U731/IN2 (AND2X1)                                    0.2971   -0.0611 @   0.2102 r
  uce_0__uce/U731/Q (AND2X1)                                      0.0915    0.1145     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1      23.0244              0.0000     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                                 0.0000     0.3246 r
  tag_mem_pkt_li[2] (net)                              23.0244              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (net)                          23.0244              0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                                 0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (net)                       23.0244              0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                             0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                   23.0244              0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)                   0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)            23.0244              0.0000     0.3246 r
  core/fe/mem/icache/U997/IN2 (AND2X1)                            0.0915   -0.0090 &   0.3156 r
  core/fe/mem/icache/U997/Q (AND2X1)                              0.0687    0.0831     0.3987 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     1    15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (net)         15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX16)           0.0687   -0.0082 &   0.3905 r
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX16)             0.0504    0.0844 @   0.4749 r
  core/fe/mem/icache/tag_mem/n35 (net)          8      58.5494              0.0000     0.4749 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[32] (saed90_248x64_1P_bit)   0.0504  -0.0003 @   0.4746 r d 
  data arrival time                                                                    0.4746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0381


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1544   0.1495   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.4785   0.0000   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/IN3 (AO22X1)   0.1544  -0.0036 &   0.3498 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/Q (AO22X1)   0.0353   0.0869   0.4366 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n18 (net)     1   3.2246   0.0000   0.4366 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/D (DFFX1)   0.0353   0.0000 &   0.4367 f
  data arrival time                                                                    0.4367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3818     0.3818
  clock reconvergence pessimism                                             0.0000     0.3818
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0167     0.3985
  data required time                                                                   0.3985
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3985
  data arrival time                                                                   -0.4367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0382


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.0508    0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/U47/IN2 (AND2X1)                0.1993    0.0034 @   0.3524 f
  core/be/be_mem/csr/mscratch_reg/U47/Q (AND2X1)                  0.0259    0.0803     0.4327 f
  core/be/be_mem/csr/mscratch_reg/n80 (net)     1       2.3691              0.0000     0.4327 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_23_/D (DFFX1)        0.0259    0.0000 &   0.4328 f
  data arrival time                                                                    0.4328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                             0.0000     0.3768
  core/be/be_mem/csr/mscratch_reg/data_r_reg_23_/CLK (DFFX1)                0.0000     0.3768 r
  library hold time                                                         0.0177     0.3945
  data required time                                                                   0.3945
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3945
  data arrival time                                                                   -0.4328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0382


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.0508    0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/U46/IN2 (AND2X1)                0.1993    0.0034 @   0.3523 f
  core/be/be_mem/csr/mscratch_reg/U46/Q (AND2X1)                  0.0262    0.0806     0.4329 f
  core/be/be_mem/csr/mscratch_reg/n79 (net)     1       2.4776              0.0000     0.4329 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_24_/D (DFFX1)        0.0262    0.0000 &   0.4329 f
  data arrival time                                                                    0.4329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                             0.0000     0.3770
  core/be/be_mem/csr/mscratch_reg/data_r_reg_24_/CLK (DFFX1)                0.0000     0.3770 r
  library hold time                                                         0.0177     0.3946
  data required time                                                                   0.3946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3946
  data arrival time                                                                   -0.4329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0383


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/U46/IN2 (AND2X1)                0.2000    0.0028 @   0.3517 f
  core/be/be_mem/csr/sscratch_reg/U46/Q (AND2X1)                  0.0258    0.0803     0.4321 f
  core/be/be_mem/csr/sscratch_reg/n50 (net)     1       2.3337              0.0000     0.4321 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_24_/D (DFFX1)        0.0258    0.0000 &   0.4321 f
  data arrival time                                                                    0.4321

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                             0.0000     0.3757
  core/be/be_mem/csr/sscratch_reg/data_r_reg_24_/CLK (DFFX1)                0.0000     0.3757 r
  library hold time                                                         0.0178     0.3935
  data required time                                                                   0.3935
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3935
  data arrival time                                                                   -0.4321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0386


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/U10/IN2 (AND2X1)                0.1992    0.0006 @   0.3495 f
  core/be/be_mem/csr/pmpaddr0_reg/U10/Q (AND2X1)                  0.0296    0.0831     0.4326 f
  core/be/be_mem/csr/pmpaddr0_reg/n64 (net)     1       3.6503              0.0000     0.4326 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_31_/D (DFFX1)        0.0296    0.0000 &   0.4326 f
  data arrival time                                                                    0.4326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                             0.0000     0.3771
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_31_/CLK (DFFX1)                0.0000     0.3771 r
  library hold time                                                         0.0169     0.3940
  data required time                                                                   0.3940
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3940
  data arrival time                                                                   -0.4326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0386


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr1_reg/U19/IN2 (AND2X1)                0.2000    0.0028 @   0.3518 f
  core/be/be_mem/csr/pmpaddr1_reg/U19/Q (AND2X1)                  0.0255    0.0802     0.4319 f
  core/be/be_mem/csr/pmpaddr1_reg/n35 (net)     1       2.2442              0.0000     0.4319 f
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_23_/D (DFFX1)        0.0255    0.0000 &   0.4319 f
  data arrival time                                                                    0.4319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3754     0.3754
  clock reconvergence pessimism                                             0.0000     0.3754
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_23_/CLK (DFFX1)                0.0000     0.3754 r
  library hold time                                                         0.0178     0.3932
  data required time                                                                   0.3932
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3932
  data arrival time                                                                   -0.4319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0387


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/U61/IN2 (AND2X1)                0.1993    0.0034 @   0.3524 f
  core/be/be_mem/csr/sscratch_reg/U61/Q (AND2X1)                  0.0267    0.0810     0.4334 f
  core/be/be_mem/csr/sscratch_reg/n22 (net)     1       2.6703              0.0000     0.4334 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_10_/D (DFFX1)        0.0267    0.0000 &   0.4334 f
  data arrival time                                                                    0.4334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                             0.0000     0.3770
  core/be/be_mem/csr/sscratch_reg/data_r_reg_10_/CLK (DFFX1)                0.0000     0.3770 r
  library hold time                                                         0.0175     0.3946
  data required time                                                                   0.3946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3946
  data arrival time                                                                   -0.4334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0388


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/U16/IN2 (AND2X1)                0.1997    0.0024 @   0.3514 f
  core/be/be_mem/csr/pmpaddr0_reg/U16/Q (AND2X1)                  0.0255    0.0801     0.4315 f
  core/be/be_mem/csr/pmpaddr0_reg/n54 (net)     1       2.2381              0.0000     0.4315 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_26_/D (DFFX1)        0.0255    0.0000 &   0.4315 f
  data arrival time                                                                    0.4315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3748     0.3748
  clock reconvergence pessimism                                             0.0000     0.3748
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3748 r
  library hold time                                                         0.0178     0.3927
  data required time                                                                   0.3927
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3927
  data arrival time                                                                   -0.4315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0389


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.0508    0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/U43/IN2 (AND2X1)                0.1995    0.0021 @   0.3511 f
  core/be/be_mem/csr/mscratch_reg/U43/Q (AND2X1)                  0.0257    0.0802     0.4313 f
  core/be/be_mem/csr/mscratch_reg/n76 (net)     1       2.3011              0.0000     0.4313 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_27_/D (DFFX1)        0.0257    0.0000 &   0.4313 f
  data arrival time                                                                    0.4313

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3746     0.3746
  clock reconvergence pessimism                                             0.0000     0.3746
  core/be/be_mem/csr/mscratch_reg/data_r_reg_27_/CLK (DFFX1)                0.0000     0.3746 r
  library hold time                                                         0.0178     0.3924
  data required time                                                                   0.3924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3924
  data arrival time                                                                   -0.4313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0389


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr1_reg/U10/IN2 (AND2X1)                0.1992    0.0010 @   0.3500 f
  core/be/be_mem/csr/pmpaddr1_reg/U10/Q (AND2X1)                  0.0262    0.0806     0.4306 f
  core/be/be_mem/csr/pmpaddr1_reg/n19 (net)     1       2.4755              0.0000     0.4306 f
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_31_/D (DFFX1)        0.0262    0.0000 &   0.4306 f
  data arrival time                                                                    0.4306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3738     0.3738
  clock reconvergence pessimism                                             0.0000     0.3738
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_31_/CLK (DFFX1)                0.0000     0.3738 r
  library hold time                                                         0.0177     0.3915
  data required time                                                                   0.3915
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3915
  data arrival time                                                                   -0.4306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0391


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/U21/IN2 (AND2X1)                0.2000    0.0028 @   0.3518 f
  core/be/be_mem/csr/pmpaddr0_reg/U21/Q (AND2X1)                  0.0262    0.0806     0.4324 f
  core/be/be_mem/csr/pmpaddr0_reg/n44 (net)     1       2.4584              0.0000     0.4324 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_21_/D (DFFX1)        0.0262    0.0000 &   0.4324 f
  data arrival time                                                                    0.4324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                             0.0000     0.3757
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_21_/CLK (DFFX1)                0.0000     0.3757 r
  library hold time                                                         0.0177     0.3933
  data required time                                                                   0.3933
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3933
  data arrival time                                                                   -0.4324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0391


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1544   0.1495   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.4785   0.0000   0.3534 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/IN3 (AO22X1)   0.1544  -0.0038 &   0.3496 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/Q (AO22X1)   0.0353   0.0870   0.4366 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n12 (net)     1   3.2884   0.0000   0.4366 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/D (DFFX1)   0.0353   0.0000 &   0.4366 f
  data arrival time                                                                    0.4366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  clock reconvergence pessimism                                             0.0000     0.3807
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                         0.0167     0.3974
  data required time                                                                   0.3974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3974
  data arrival time                                                                   -0.4366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0392


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (bsg_dff_reset_width_p32_0)   0.0000   0.3490 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (net)  89.0508     0.0000     0.3490 f
  core/be/be_mem/csr/pmpcfg0_reg/U5/IN2 (AND2X1)                  0.1993    0.0030 @   0.3520 f
  core/be/be_mem/csr/pmpcfg0_reg/U5/Q (AND2X1)                    0.0270    0.0811     0.4332 f
  core/be/be_mem/csr/pmpcfg0_reg/n62 (net)      1       2.7436              0.0000     0.4332 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_30_/D (DFFX1)         0.0270    0.0000 &   0.4332 f
  data arrival time                                                                    0.4332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  clock reconvergence pessimism                                             0.0000     0.3764
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_30_/CLK (DFFX1)                 0.0000     0.3764 r
  library hold time                                                         0.0175     0.3939
  data required time                                                                   0.3939
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3939
  data arrival time                                                                   -0.4332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0393


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.0508    0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/U44/IN2 (AND2X1)                0.1999    0.0027 @   0.3517 f
  core/be/be_mem/csr/mscratch_reg/U44/Q (AND2X1)                  0.0279    0.0819     0.4336 f
  core/be/be_mem/csr/mscratch_reg/n77 (net)     1       3.0674              0.0000     0.4336 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_26_/D (DFFX1)        0.0279    0.0000 &   0.4336 f
  data arrival time                                                                    0.4336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                             0.0000     0.3766
  core/be/be_mem/csr/mscratch_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3766 r
  library hold time                                                         0.0173     0.3939
  data required time                                                                   0.3939
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3939
  data arrival time                                                                   -0.4336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0397


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/U49/IN2 (AND2X1)                0.2000    0.0027 @   0.3517 f
  core/be/be_mem/csr/sscratch_reg/U49/Q (AND2X1)                  0.0273    0.0815     0.4332 f
  core/be/be_mem/csr/sscratch_reg/n44 (net)     1       2.8758              0.0000     0.4332 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_21_/D (DFFX1)        0.0273   -0.0005 &   0.4327 f
  data arrival time                                                                    0.4327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3755     0.3755
  clock reconvergence pessimism                                             0.0000     0.3755
  core/be/be_mem/csr/sscratch_reg/data_r_reg_21_/CLK (DFFX1)                0.0000     0.3755 r
  library hold time                                                         0.0174     0.3929
  data required time                                                                   0.3929
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3929
  data arrival time                                                                   -0.4327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0398


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[94] (net)                          2      11.0190              0.0000     0.1000 f
  U3395/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3395/Q (AO222X1)                                               0.1471    0.1241 @   0.2241 f
  mem_resp_li[94] (net)                         1      41.3947              0.0000     0.2241 f
  uce_0__uce/mem_resp_i[94] (bp_uce_02_2)                                   0.0000     0.2241 f
  uce_0__uce/mem_resp_i[94] (net)                      41.3947              0.0000     0.2241 f
  uce_0__uce/U193/IN2 (AND2X1)                                    0.1471   -0.0235 @   0.2007 f
  uce_0__uce/U193/Q (AND2X1)                                      0.3605    0.2350 @   0.4356 f
  uce_0__uce/data_mem_pkt_o[38] (net)           3     106.4784              0.0000     0.4356 f
  uce_0__uce/data_mem_pkt_o[38] (bp_uce_02_2)                               0.0000     0.4356 f
  data_mem_pkt_li[37] (net)                           106.4784              0.0000     0.4356 f
  core/data_mem_pkt_i[38] (bp_core_minimal_02_0)                            0.0000     0.4356 f
  core/data_mem_pkt_i[38] (net)                       106.4784              0.0000     0.4356 f
  core/fe/data_mem_pkt_i[38] (bp_fe_top_02_0)                               0.0000     0.4356 f
  core/fe/data_mem_pkt_i[38] (net)                    106.4784              0.0000     0.4356 f
  core/fe/mem/data_mem_pkt_i[38] (bp_fe_mem_02_0)                           0.0000     0.4356 f
  core/fe/mem/data_mem_pkt_i[38] (net)                106.4784              0.0000     0.4356 f
  core/fe/mem/icache/data_mem_pkt_i[38] (bp_fe_icache_02_0)                 0.0000     0.4356 f
  core/fe/mem/icache/data_mem_pkt_i[38] (net)         106.4784              0.0000     0.4356 f
  core/fe/mem/icache/U959/IN1 (MUX21X1)                           0.3605   -0.0804 @   0.3553 f
  core/fe/mem/icache/U959/Q (MUX21X1)                             0.0354    0.1012     0.4565 f
  core/fe/mem/icache/n530 (net)                 1       2.3944              0.0000     0.4565 f
  core/fe/mem/icache/uncached_load_data_r_reg_36_/D (DFFX1)       0.0354    0.0000 &   0.4565 f
  data arrival time                                                                    0.4565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4010     0.4010
  clock reconvergence pessimism                                             0.0000     0.4010
  core/fe/mem/icache/uncached_load_data_r_reg_36_/CLK (DFFX1)               0.0000     0.4010 r
  library hold time                                                         0.0156     0.4166
  data required time                                                                   0.4166
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4166
  data arrival time                                                                   -0.4565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0398


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.0508    0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/U45/IN2 (AND2X1)                0.1999    0.0027 @   0.3516 f
  core/be/be_mem/csr/mscratch_reg/U45/Q (AND2X1)                  0.0267    0.0810     0.4327 f
  core/be/be_mem/csr/mscratch_reg/n78 (net)     1       2.6648              0.0000     0.4327 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_25_/D (DFFX1)        0.0267    0.0000 &   0.4327 f
  data arrival time                                                                    0.4327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3753     0.3753
  clock reconvergence pessimism                                             0.0000     0.3753
  core/be/be_mem/csr/mscratch_reg/data_r_reg_25_/CLK (DFFX1)                0.0000     0.3753 r
  library hold time                                                         0.0176     0.3928
  data required time                                                                   0.3928
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3928
  data arrival time                                                                   -0.4327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0399


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/U43/IN2 (AND2X1)                0.2001    0.0028 @   0.3518 f
  core/be/be_mem/csr/sscratch_reg/U43/Q (AND2X1)                  0.0263    0.0807     0.4325 f
  core/be/be_mem/csr/sscratch_reg/n56 (net)     1       2.5168              0.0000     0.4325 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_27_/D (DFFX1)        0.0263    0.0000 &   0.4326 f
  data arrival time                                                                    0.4326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3748     0.3748
  clock reconvergence pessimism                                             0.0000     0.3748
  core/be/be_mem/csr/sscratch_reg/data_r_reg_27_/CLK (DFFX1)                0.0000     0.3748 r
  library hold time                                                         0.0176     0.3925
  data required time                                                                   0.3925
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3925
  data arrival time                                                                   -0.4326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0401


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[17] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[17] (net)                          2      11.1894              0.0000     0.1000 r
  U3304/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3304/Q (AO222X1)                                               0.2971    0.1712 @   0.2712 r
  mem_resp_li[17] (net)                         1      89.7344              0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                                   0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (net)                      89.7344              0.0000     0.2712 r
  uce_0__uce/U731/IN2 (AND2X1)                                    0.2971   -0.0611 @   0.2102 r
  uce_0__uce/U731/Q (AND2X1)                                      0.0915    0.1145     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1      23.0244              0.0000     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                                 0.0000     0.3246 r
  tag_mem_pkt_li[2] (net)                              23.0244              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (net)                          23.0244              0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                                 0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (net)                       23.0244              0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                             0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                   23.0244              0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)                   0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)            23.0244              0.0000     0.3246 r
  core/fe/mem/icache/U997/IN2 (AND2X1)                            0.0915   -0.0090 &   0.3156 r
  core/fe/mem/icache/U997/Q (AND2X1)                              0.0687    0.0831     0.3987 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     1    15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (net)         15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX16)           0.0687   -0.0082 &   0.3905 r
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX16)             0.0504    0.0844 @   0.4749 r
  core/fe/mem/icache/tag_mem/n35 (net)          8      58.5494              0.0000     0.4749 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[63] (saed90_248x64_1P_bit)   0.0504   0.0017 @   0.4766 r d 
  data arrival time                                                                    0.4766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0401


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr2_reg/IN0 (bsg_dff_reset_width_p38_6)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr2_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr2_reg/U16/IN2 (AND2X1)                0.1995    0.0023 @   0.3513 f
  core/be/be_mem/csr/pmpaddr2_reg/U16/Q (AND2X1)                  0.0260    0.0805     0.4318 f
  core/be/be_mem/csr/pmpaddr2_reg/n29 (net)     1       2.4261              0.0000     0.4318 f
  core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_26_/D (DFFX1)        0.0260    0.0000 &   0.4318 f
  data arrival time                                                                    0.4318

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                             0.0000     0.3731
  core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3731 r
  library hold time                                                         0.0177     0.3908
  data required time                                                                   0.3908
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3908
  data arrival time                                                                   -0.4318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0410


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr1_reg/U6/IN2 (AND2X1)                 0.1991    0.0002 @   0.3492 f
  core/be/be_mem/csr/pmpaddr1_reg/U6/Q (AND2X1)                   0.0372    0.0883     0.4375 f
  core/be/be_mem/csr/pmpaddr1_reg/n11 (net)     1       6.1029              0.0000     0.4375 f
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_35_/D (DFFX1)        0.0372   -0.0034 &   0.4341 f
  data arrival time                                                                    0.4341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  clock reconvergence pessimism                                             0.0000     0.3777
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_35_/CLK (DFFX1)                0.0000     0.3777 r
  library hold time                                                         0.0151     0.3928
  data required time                                                                   0.3928
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3928
  data arrival time                                                                   -0.4341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0413


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[83] (net)                          2      18.4097              0.0000     0.1000 r
  U3382/IN5 (AO222X1)                                             0.0019    0.0003 @   0.1003 r
  U3382/Q (AO222X1)                                               0.1297    0.1051 @   0.2054 r
  mem_resp_li[83] (net)                         1      35.0327              0.0000     0.2054 r
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                                   0.0000     0.2054 r
  uce_0__uce/mem_resp_i[83] (net)                      35.0327              0.0000     0.2054 r
  uce_0__uce/U181/IN2 (AND2X1)                                    0.1300   -0.0226 @   0.1828 r
  uce_0__uce/U181/Q (AND2X1)                                      0.3462    0.2103 @   0.3932 r
  uce_0__uce/data_mem_pkt_o[27] (net)           3     108.1956              0.0000     0.3932 r
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                               0.0000     0.3932 r
  data_mem_pkt_li[26] (net)                           108.1956              0.0000     0.3932 r
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                            0.0000     0.3932 r
  core/data_mem_pkt_i[27] (net)                       108.1956              0.0000     0.3932 r
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                               0.0000     0.3932 r
  core/fe/data_mem_pkt_i[27] (net)                    108.1956              0.0000     0.3932 r
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                           0.0000     0.3932 r
  core/fe/mem/data_mem_pkt_i[27] (net)                108.1956              0.0000     0.3932 r
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)                 0.0000     0.3932 r
  core/fe/mem/icache/data_mem_pkt_i[27] (net)         108.1956              0.0000     0.3932 r
  core/fe/mem/icache/U1528/IN1 (MUX21X1)                          0.3465   -0.0823 @   0.3109 r
  core/fe/mem/icache/U1528/Q (MUX21X1)                            0.0373    0.1266     0.4375 r
  core/fe/mem/icache/n519 (net)                 1       3.3520              0.0000     0.4375 r
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)       0.0373    0.0000 &   0.4375 r
  data arrival time                                                                    0.4375

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4225     0.4225
  clock reconvergence pessimism                                             0.0000     0.4225
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)               0.0000     0.4225 r
  library hold time                                                        -0.0263     0.3962
  data required time                                                                   0.3962
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3962
  data arrival time                                                                   -0.4375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0413


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[85] (net)                          2      14.9622              0.0000     0.1000 r
  U3384/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3384/Q (AO222X1)                                               0.1589    0.1165 @   0.2166 r
  mem_resp_li[85] (net)                         1      44.8389              0.0000     0.2166 r
  uce_0__uce/mem_resp_i[85] (bp_uce_02_2)                                   0.0000     0.2166 r
  uce_0__uce/mem_resp_i[85] (net)                      44.8389              0.0000     0.2166 r
  uce_0__uce/U183/IN2 (AND2X1)                                    0.1594   -0.0463 @   0.1702 r
  uce_0__uce/U183/Q (AND2X1)                                      0.3168    0.1907 @   0.3609 r
  uce_0__uce/data_mem_pkt_o[29] (net)           3      95.7911              0.0000     0.3609 r
  uce_0__uce/data_mem_pkt_o[29] (bp_uce_02_2)                               0.0000     0.3609 r
  data_mem_pkt_li[28] (net)                            95.7911              0.0000     0.3609 r
  core/data_mem_pkt_i[29] (bp_core_minimal_02_0)                            0.0000     0.3609 r
  core/data_mem_pkt_i[29] (net)                        95.7911              0.0000     0.3609 r
  core/fe/data_mem_pkt_i[29] (bp_fe_top_02_0)                               0.0000     0.3609 r
  core/fe/data_mem_pkt_i[29] (net)                     95.7911              0.0000     0.3609 r
  core/fe/mem/data_mem_pkt_i[29] (bp_fe_mem_02_0)                           0.0000     0.3609 r
  core/fe/mem/data_mem_pkt_i[29] (net)                 95.7911              0.0000     0.3609 r
  core/fe/mem/icache/data_mem_pkt_i[29] (bp_fe_icache_02_0)                 0.0000     0.3609 r
  core/fe/mem/icache/data_mem_pkt_i[29] (net)          95.7911              0.0000     0.3609 r
  core/fe/mem/icache/U1526/IN1 (MUX21X1)                          0.3168   -0.0453 @   0.3157 r
  core/fe/mem/icache/U1526/Q (MUX21X1)                            0.0366    0.1219     0.4375 r
  core/fe/mem/icache/n521 (net)                 1       2.9250              0.0000     0.4375 r
  core/fe/mem/icache/uncached_load_data_r_reg_27_/D (DFFX1)       0.0366    0.0000 &   0.4376 r
  data arrival time                                                                    0.4376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                             0.0000     0.4223
  core/fe/mem/icache/uncached_load_data_r_reg_27_/CLK (DFFX1)               0.0000     0.4223 r
  library hold time                                                        -0.0260     0.3962
  data required time                                                                   0.3962
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3962
  data arrival time                                                                   -0.4376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0413


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[67] (net)                           2      11.1328              0.0000     0.1000 f
  U3363/IN1 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3363/Q (AO222X1)                                               0.1398    0.1680 @   0.2682 f
  mem_resp_li[67] (net)                         1      38.8218              0.0000     0.2682 f
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.2682 f
  uce_0__uce/mem_resp_i[67] (net)                      38.8218              0.0000     0.2682 f
  uce_0__uce/U163/IN2 (AND2X1)                                    0.1398   -0.0288 @   0.2394 f
  uce_0__uce/U163/Q (AND2X1)                                      0.2842    0.2068 @   0.4462 f
  uce_0__uce/data_mem_pkt_o[11] (net)           3      84.0704              0.0000     0.4462 f
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.4462 f
  data_mem_pkt_li[10] (net)                            84.0704              0.0000     0.4462 f
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.4462 f
  core/data_mem_pkt_i[11] (net)                        84.0704              0.0000     0.4462 f
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.4462 f
  core/fe/data_mem_pkt_i[11] (net)                     84.0704              0.0000     0.4462 f
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.4462 f
  core/fe/mem/data_mem_pkt_i[11] (net)                 84.0704              0.0000     0.4462 f
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.4462 f
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          84.0704              0.0000     0.4462 f
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.2842   -0.0700 @   0.3762 f
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0374    0.0973     0.4735 f
  core/fe/mem/icache/n503 (net)                 1       2.9195              0.0000     0.4735 f
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0374    0.0000 &   0.4735 f
  data arrival time                                                                    0.4735

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.4175 r
  library hold time                                                         0.0144     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.4735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0415


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/U15/IN2 (AND2X1)                0.1996    0.0019 @   0.3509 f
  core/be/be_mem/csr/pmpaddr0_reg/U15/Q (AND2X1)                  0.0266    0.0810     0.4319 f
  core/be/be_mem/csr/pmpaddr0_reg/n56 (net)     1       2.6360              0.0000     0.4319 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_27_/D (DFFX1)        0.0266    0.0000 &   0.4319 f
  data arrival time                                                                    0.4319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                             0.0000     0.3728
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_27_/CLK (DFFX1)                0.0000     0.3728 r
  library hold time                                                         0.0176     0.3903
  data required time                                                                   0.3903
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3903
  data arrival time                                                                   -0.4319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0416


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[17] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[17] (net)                          2      11.1894              0.0000     0.1000 r
  U3304/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3304/Q (AO222X1)                                               0.2971    0.1712 @   0.2712 r
  mem_resp_li[17] (net)                         1      89.7344              0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                                   0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (net)                      89.7344              0.0000     0.2712 r
  uce_0__uce/U731/IN2 (AND2X1)                                    0.2971   -0.0611 @   0.2102 r
  uce_0__uce/U731/Q (AND2X1)                                      0.0915    0.1145     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1      23.0244              0.0000     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                                 0.0000     0.3246 r
  tag_mem_pkt_li[2] (net)                              23.0244              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (net)                          23.0244              0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                                 0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (net)                       23.0244              0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                             0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                   23.0244              0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)                   0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)            23.0244              0.0000     0.3246 r
  core/fe/mem/icache/U997/IN2 (AND2X1)                            0.0915   -0.0090 &   0.3156 r
  core/fe/mem/icache/U997/Q (AND2X1)                              0.0687    0.0831     0.3987 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     1    15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (net)         15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX16)           0.0687   -0.0082 &   0.3905 r
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX16)             0.0504    0.0844 @   0.4749 r
  core/fe/mem/icache/tag_mem/n35 (net)          8      58.5494              0.0000     0.4749 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[94] (saed90_248x64_1P_bit)   0.0504   0.0032 @   0.4781 r d 
  data arrival time                                                                    0.4781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0416


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/U20/IN2 (AND2X1)                0.2001    0.0028 @   0.3518 f
  core/be/be_mem/csr/pmpaddr0_reg/U20/Q (AND2X1)                  0.0264    0.0807     0.4325 f
  core/be/be_mem/csr/pmpaddr0_reg/n46 (net)     1       2.5128              0.0000     0.4325 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_22_/D (DFFX1)        0.0264    0.0000 &   0.4326 f
  data arrival time                                                                    0.4326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3733     0.3733
  clock reconvergence pessimism                                             0.0000     0.3733
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_22_/CLK (DFFX1)                0.0000     0.3733 r
  library hold time                                                         0.0176     0.3909
  data required time                                                                   0.3909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3909
  data arrival time                                                                   -0.4326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0416


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.0508    0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/U41/IN2 (AND2X1)                0.1998    0.0017 @   0.3507 f
  core/be/be_mem/csr/mscratch_reg/U41/Q (AND2X1)                  0.0271    0.0812     0.4319 f
  core/be/be_mem/csr/mscratch_reg/n74 (net)     1       2.7430              0.0000     0.4319 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_29_/D (DFFX1)        0.0271    0.0000 &   0.4319 f
  data arrival time                                                                    0.4319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3725     0.3725
  clock reconvergence pessimism                                             0.0000     0.3725
  core/be/be_mem/csr/mscratch_reg/data_r_reg_29_/CLK (DFFX1)                0.0000     0.3725 r
  library hold time                                                         0.0175     0.3899
  data required time                                                                   0.3899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3899
  data arrival time                                                                   -0.4319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0420


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[60] (net)                          2      20.4933              0.0000     0.1000 f
  U3354/IN3 (AO222X1)                                             0.0020    0.0004 @   0.1004 f
  U3354/Q (AO222X1)                                               0.1343    0.1459 @   0.2463 f
  mem_resp_li[60] (net)                         1      37.1311              0.0000     0.2463 f
  uce_0__uce/mem_resp_i[60] (bp_uce_02_2)                                   0.0000     0.2463 f
  uce_0__uce/mem_resp_i[60] (net)                      37.1311              0.0000     0.2463 f
  uce_0__uce/U155/IN2 (AND2X1)                                    0.1343   -0.0253 @   0.2210 f
  uce_0__uce/U155/Q (AND2X1)                                      0.3044    0.2092 @   0.4302 f
  uce_0__uce/data_mem_pkt_o[4] (net)            3      89.5994              0.0000     0.4302 f
  uce_0__uce/data_mem_pkt_o[4] (bp_uce_02_2)                                0.0000     0.4302 f
  data_mem_pkt_li[3] (net)                             89.5994              0.0000     0.4302 f
  core/data_mem_pkt_i[4] (bp_core_minimal_02_0)                             0.0000     0.4302 f
  core/data_mem_pkt_i[4] (net)                         89.5994              0.0000     0.4302 f
  core/fe/data_mem_pkt_i[4] (bp_fe_top_02_0)                                0.0000     0.4302 f
  core/fe/data_mem_pkt_i[4] (net)                      89.5994              0.0000     0.4302 f
  core/fe/mem/data_mem_pkt_i[4] (bp_fe_mem_02_0)                            0.0000     0.4302 f
  core/fe/mem/data_mem_pkt_i[4] (net)                  89.5994              0.0000     0.4302 f
  core/fe/mem/icache/data_mem_pkt_i[4] (bp_fe_icache_02_0)                  0.0000     0.4302 f
  core/fe/mem/icache/data_mem_pkt_i[4] (net)           89.5994              0.0000     0.4302 f
  core/fe/mem/icache/U949/IN1 (MUX21X1)                           0.3044   -0.0539 @   0.3763 f
  core/fe/mem/icache/U949/Q (MUX21X1)                             0.0369    0.0982     0.4744 f
  core/fe/mem/icache/n496 (net)                 1       2.7187              0.0000     0.4744 f
  core/fe/mem/icache/uncached_load_data_r_reg_2_/D (DFFX1)        0.0369    0.0000 &   0.4745 f
  data arrival time                                                                    0.4745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4179     0.4179
  clock reconvergence pessimism                                             0.0000     0.4179
  core/fe/mem/icache/uncached_load_data_r_reg_2_/CLK (DFFX1)                0.0000     0.4179 r
  library hold time                                                         0.0145     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.4745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0420


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[64] (net)                          2      11.7634              0.0000     0.1000 f
  U3360/IN3 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3360/Q (AO222X1)                                               0.0811    0.1161     0.2162 f
  mem_resp_li[64] (net)                         1      19.2361              0.0000     0.2162 f
  uce_0__uce/mem_resp_i[64] (bp_uce_02_2)                                   0.0000     0.2162 f
  uce_0__uce/mem_resp_i[64] (net)                      19.2361              0.0000     0.2162 f
  uce_0__uce/U159/IN2 (AND2X1)                                    0.0811   -0.0017 &   0.2145 f
  uce_0__uce/U159/Q (AND2X1)                                      0.2773    0.1871 @   0.4016 f
  uce_0__uce/data_mem_pkt_o[8] (net)            3      81.1502              0.0000     0.4016 f
  uce_0__uce/data_mem_pkt_o[8] (bp_uce_02_2)                                0.0000     0.4016 f
  data_mem_pkt_li[7] (net)                             81.1502              0.0000     0.4016 f
  core/data_mem_pkt_i[8] (bp_core_minimal_02_0)                             0.0000     0.4016 f
  core/data_mem_pkt_i[8] (net)                         81.1502              0.0000     0.4016 f
  core/fe/data_mem_pkt_i[8] (bp_fe_top_02_0)                                0.0000     0.4016 f
  core/fe/data_mem_pkt_i[8] (net)                      81.1502              0.0000     0.4016 f
  core/fe/mem/data_mem_pkt_i[8] (bp_fe_mem_02_0)                            0.0000     0.4016 f
  core/fe/mem/data_mem_pkt_i[8] (net)                  81.1502              0.0000     0.4016 f
  core/fe/mem/icache/data_mem_pkt_i[8] (bp_fe_icache_02_0)                  0.0000     0.4016 f
  core/fe/mem/icache/data_mem_pkt_i[8] (net)           81.1502              0.0000     0.4016 f
  core/fe/mem/icache/U953/IN1 (MUX21X1)                           0.2773   -0.0233 @   0.3784 f
  core/fe/mem/icache/U953/Q (MUX21X1)                             0.0366    0.0961     0.4745 f
  core/fe/mem/icache/n500 (net)                 1       2.6278              0.0000     0.4745 f
  core/fe/mem/icache/uncached_load_data_r_reg_6_/D (DFFX1)        0.0366    0.0000 &   0.4745 f
  data arrival time                                                                    0.4745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_6_/CLK (DFFX1)                0.0000     0.4175 r
  library hold time                                                         0.0146     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.4745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0424


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3490 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.0508    0.0000     0.3490 f
  core/be/be_mem/csr/mscratch_reg/U42/IN2 (AND2X1)                0.2000    0.0014 @   0.3504 f
  core/be/be_mem/csr/mscratch_reg/U42/Q (AND2X1)                  0.0287    0.0825     0.4329 f
  core/be/be_mem/csr/mscratch_reg/n75 (net)     1       3.3443              0.0000     0.4329 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_28_/D (DFFX1)        0.0287   -0.0006 &   0.4323 f
  data arrival time                                                                    0.4323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                             0.0000     0.3728
  core/be/be_mem/csr/mscratch_reg/data_r_reg_28_/CLK (DFFX1)                0.0000     0.3728 r
  library hold time                                                         0.0171     0.3899
  data required time                                                                   0.3899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3899
  data arrival time                                                                   -0.4323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0425


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[17] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[17] (net)                          2      11.1894              0.0000     0.1000 r
  U3304/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3304/Q (AO222X1)                                               0.2971    0.1712 @   0.2712 r
  mem_resp_li[17] (net)                         1      89.7344              0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                                   0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (net)                      89.7344              0.0000     0.2712 r
  uce_0__uce/U731/IN2 (AND2X1)                                    0.2971   -0.0611 @   0.2102 r
  uce_0__uce/U731/Q (AND2X1)                                      0.0915    0.1145     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1      23.0244              0.0000     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                                 0.0000     0.3246 r
  tag_mem_pkt_li[2] (net)                              23.0244              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (net)                          23.0244              0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                                 0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (net)                       23.0244              0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                             0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                   23.0244              0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)                   0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)            23.0244              0.0000     0.3246 r
  core/fe/mem/icache/U997/IN2 (AND2X1)                            0.0915   -0.0090 &   0.3156 r
  core/fe/mem/icache/U997/Q (AND2X1)                              0.0687    0.0831     0.3987 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     1    15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (net)         15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX16)           0.0687   -0.0082 &   0.3905 r
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX16)             0.0504    0.0844 @   0.4749 r
  core/fe/mem/icache/tag_mem/n35 (net)          8      58.5494              0.0000     0.4749 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[125] (saed90_248x64_1P_bit)   0.0504   0.0040 @   0.4790 r d 
  data arrival time                                                                    0.4790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0425


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[115] (net)                         2      16.1982              0.0000     0.1000 r
  U3265/IN4 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3265/Q (AO222X1)                                               0.1403    0.1467 @   0.2468 r
  mem_resp_li[685] (net)                        1      38.7526              0.0000     0.2468 r
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2468 r
  uce_1__uce/mem_resp_i[115] (net)                     38.7526              0.0000     0.2468 r
  uce_1__uce/U163/IN2 (AND2X1)                                    0.1407   -0.0276 @   0.2192 r
  uce_1__uce/U163/Q (AND2X1)                                      0.1228    0.1152 @   0.3344 r
  uce_1__uce/data_mem_pkt_o[59] (net)           3      34.8139              0.0000     0.3344 r
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3344 r
  data_mem_pkt_li[581] (net)                           34.8139              0.0000     0.3344 r
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3344 r
  core/data_mem_pkt_i[582] (net)                       34.8139              0.0000     0.3344 r
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3344 r
  core/be/data_mem_pkt_i[59] (net)                     34.8139              0.0000     0.3344 r
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3344 r
  core/be/be_mem/data_mem_pkt_i[59] (net)              34.8139              0.0000     0.3344 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3344 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       34.8139              0.0000     0.3344 r
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.1228   -0.0350 @   0.2994 r
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0364    0.0917     0.3911 r
  core/be/be_mem/dcache/n2260 (net)             1       3.1511              0.0000     0.3911 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0364    0.0000 &   0.3911 r
  data arrival time                                                                    0.3911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3745     0.3745
  clock reconvergence pessimism                                             0.0000     0.3745
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3745 r
  library hold time                                                        -0.0261     0.3484
  data required time                                                                   0.3484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3484
  data arrival time                                                                   -0.3911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0427


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[69] (net)                          2      11.4810              0.0000     0.1000 f
  U3365/IN5 (AO222X1)                                             0.0007    0.0003 @   0.1003 f
  U3365/Q (AO222X1)                                               0.1661    0.1339 @   0.2341 f
  mem_resp_li[69] (net)                         1      47.7688              0.0000     0.2341 f
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                                   0.0000     0.2341 f
  uce_0__uce/mem_resp_i[69] (net)                      47.7688              0.0000     0.2341 f
  uce_0__uce/U165/IN2 (AND2X1)                                    0.1661   -0.0372 @   0.1970 f
  uce_0__uce/U165/Q (AND2X1)                                      0.2986    0.2106 @   0.4076 f
  uce_0__uce/data_mem_pkt_o[13] (net)           3      87.9265              0.0000     0.4076 f
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                               0.0000     0.4076 f
  data_mem_pkt_li[12] (net)                            87.9265              0.0000     0.4076 f
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                            0.0000     0.4076 f
  core/data_mem_pkt_i[13] (net)                        87.9265              0.0000     0.4076 f
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                               0.0000     0.4076 f
  core/fe/data_mem_pkt_i[13] (net)                     87.9265              0.0000     0.4076 f
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                           0.0000     0.4076 f
  core/fe/mem/data_mem_pkt_i[13] (net)                 87.9265              0.0000     0.4076 f
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)                 0.0000     0.4076 f
  core/fe/mem/icache/data_mem_pkt_i[13] (net)          87.9265              0.0000     0.4076 f
  core/fe/mem/icache/U1542/IN1 (MUX21X1)                          0.2986   -0.0285 @   0.3790 f
  core/fe/mem/icache/U1542/Q (MUX21X1)                            0.0370    0.0979     0.4769 f
  core/fe/mem/icache/n505 (net)                 1       2.7582              0.0000     0.4769 f
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)       0.0370    0.0000 &   0.4769 f
  data arrival time                                                                    0.4769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4193     0.4193
  clock reconvergence pessimism                                             0.0000     0.4193
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)               0.0000     0.4193 r
  library hold time                                                         0.0145     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.4769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0431


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  icc_place1859/INP (NBUFFX2)                                     0.2775    0.0529 @   0.1529 r
  icc_place1859/Z (NBUFFX2)                                       0.3406    0.2314 @   0.3843 r
  n2491 (net)                                  39     214.4290              0.0000     0.3843 r
  uce_1__uce/reset_i (bp_uce_02_3)                                          0.0000     0.3843 r
  uce_1__uce/reset_i (net)                            214.4290              0.0000     0.3843 r
  uce_1__uce/index_counter/reset_i_hfs_netlink_584 (bsg_counter_set_down_width_p6_3)   0.0000   0.3843 r
  uce_1__uce/index_counter/reset_i_hfs_netlink_584 (net) 214.4290           0.0000     0.3843 r
  uce_1__uce/index_counter/U12/IN2 (NOR2X0)                       0.3406    0.0167 @   0.4010 r
  uce_1__uce/index_counter/U12/QN (NOR2X0)                        0.0403    0.0826     0.4836 f
  uce_1__uce/index_counter/n20 (net)            1       3.3235              0.0000     0.4836 f
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)                 0.0403    0.0000 &   0.4837 f
  data arrival time                                                                    0.4837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                             0.0000     0.4209
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                         0.0000     0.4209 r
  library hold time                                                         0.0197     0.4405
  data required time                                                                   0.4405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4405
  data arrival time                                                                   -0.4837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0431


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[17] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[17] (net)                          2      11.1894              0.0000     0.1000 r
  U3304/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3304/Q (AO222X1)                                               0.2971    0.1712 @   0.2712 r
  mem_resp_li[17] (net)                         1      89.7344              0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                                   0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (net)                      89.7344              0.0000     0.2712 r
  uce_0__uce/U731/IN2 (AND2X1)                                    0.2971   -0.0611 @   0.2102 r
  uce_0__uce/U731/Q (AND2X1)                                      0.0915    0.1145     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1      23.0244              0.0000     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                                 0.0000     0.3246 r
  tag_mem_pkt_li[2] (net)                              23.0244              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (net)                          23.0244              0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                                 0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (net)                       23.0244              0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                             0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                   23.0244              0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)                   0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)            23.0244              0.0000     0.3246 r
  core/fe/mem/icache/U997/IN2 (AND2X1)                            0.0915   -0.0090 &   0.3156 r
  core/fe/mem/icache/U997/Q (AND2X1)                              0.0687    0.0831     0.3987 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     1    15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (net)         15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX16)           0.0687   -0.0082 &   0.3905 r
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX16)             0.0504    0.0844 @   0.4749 r
  core/fe/mem/icache/tag_mem/n35 (net)          8      58.5494              0.0000     0.4749 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[156] (saed90_248x64_1P_bit)   0.0504   0.0047 @   0.4796 r d 
  data arrival time                                                                    0.4796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0431


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[17] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[17] (net)                          2      11.1894              0.0000     0.1000 r
  U3304/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3304/Q (AO222X1)                                               0.2971    0.1712 @   0.2712 r
  mem_resp_li[17] (net)                         1      89.7344              0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                                   0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (net)                      89.7344              0.0000     0.2712 r
  uce_0__uce/U731/IN2 (AND2X1)                                    0.2971   -0.0611 @   0.2102 r
  uce_0__uce/U731/Q (AND2X1)                                      0.0915    0.1145     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1      23.0244              0.0000     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                                 0.0000     0.3246 r
  tag_mem_pkt_li[2] (net)                              23.0244              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (net)                          23.0244              0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                                 0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (net)                       23.0244              0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                             0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                   23.0244              0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)                   0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)            23.0244              0.0000     0.3246 r
  core/fe/mem/icache/U997/IN2 (AND2X1)                            0.0915   -0.0090 &   0.3156 r
  core/fe/mem/icache/U997/Q (AND2X1)                              0.0687    0.0831     0.3987 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     1    15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (net)         15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX16)           0.0687   -0.0082 &   0.3905 r
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX16)             0.0504    0.0844 @   0.4749 r
  core/fe/mem/icache/tag_mem/n35 (net)          8      58.5494              0.0000     0.4749 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[187] (saed90_248x64_1P_bit)   0.0504   0.0052 @   0.4801 r d 
  data arrival time                                                                    0.4801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0436


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[17] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[17] (net)                          2      11.1894              0.0000     0.1000 r
  U3304/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3304/Q (AO222X1)                                               0.2971    0.1712 @   0.2712 r
  mem_resp_li[17] (net)                         1      89.7344              0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                                   0.0000     0.2712 r
  uce_0__uce/mem_resp_i[17] (net)                      89.7344              0.0000     0.2712 r
  uce_0__uce/U731/IN2 (AND2X1)                                    0.2971   -0.0611 @   0.2102 r
  uce_0__uce/U731/Q (AND2X1)                                      0.0915    0.1145     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1      23.0244              0.0000     0.3246 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                                 0.0000     0.3246 r
  tag_mem_pkt_li[2] (net)                              23.0244              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                              0.0000     0.3246 r
  core/tag_mem_pkt_i[4] (net)                          23.0244              0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                                 0.0000     0.3246 r
  core/fe/tag_mem_pkt_i[4] (net)                       23.0244              0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                             0.0000     0.3246 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                   23.0244              0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)                   0.0000     0.3246 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)            23.0244              0.0000     0.3246 r
  core/fe/mem/icache/U997/IN2 (AND2X1)                            0.0915   -0.0090 &   0.3156 r
  core/fe/mem/icache/U997/Q (AND2X1)                              0.0687    0.0831     0.3987 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     1    15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3987 r
  core/fe/mem/icache/tag_mem/data_i[125] (net)         15.7196              0.0000     0.3987 r
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX16)           0.0687   -0.0082 &   0.3905 r
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX16)             0.0504    0.0844 @   0.4749 r
  core/fe/mem/icache/tag_mem/n35 (net)          8      58.5494              0.0000     0.4749 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[218] (saed90_248x64_1P_bit)   0.0504   0.0054 @   0.4803 r d 
  data arrival time                                                                    0.4803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0438


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpaddr0_reg/U17/IN2 (AND2X1)                0.2000    0.0028 @   0.3518 f
  core/be/be_mem/csr/pmpaddr0_reg/U17/Q (AND2X1)                  0.0286    0.0824     0.4342 f
  core/be/be_mem/csr/pmpaddr0_reg/n52 (net)     1       3.2949              0.0000     0.4342 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_25_/D (DFFX1)        0.0286    0.0000 &   0.4342 f
  data arrival time                                                                    0.4342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                             0.0000     0.3732
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_25_/CLK (DFFX1)                0.0000     0.3732 r
  library hold time                                                         0.0171     0.3903
  data required time                                                                   0.3903
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3903
  data arrival time                                                                   -0.4342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0439


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[95] (net)                          2       9.8482              0.0000     0.1000 f
  U3396/IN5 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3396/Q (AO222X1)                                               0.1209    0.1104 @   0.2102 f
  mem_resp_li[95] (net)                         1      32.5177              0.0000     0.2102 f
  uce_0__uce/mem_resp_i[95] (bp_uce_02_2)                                   0.0000     0.2102 f
  uce_0__uce/mem_resp_i[95] (net)                      32.5177              0.0000     0.2102 f
  uce_0__uce/U194/IN2 (AND2X1)                                    0.1209   -0.0226 @   0.1877 f
  uce_0__uce/U194/Q (AND2X1)                                      0.3784    0.2394 @   0.4271 f
  uce_0__uce/data_mem_pkt_o[39] (net)           3     111.8706              0.0000     0.4271 f
  uce_0__uce/data_mem_pkt_o[39] (bp_uce_02_2)                               0.0000     0.4271 f
  data_mem_pkt_li[38] (net)                           111.8706              0.0000     0.4271 f
  core/data_mem_pkt_i[39] (bp_core_minimal_02_0)                            0.0000     0.4271 f
  core/data_mem_pkt_i[39] (net)                       111.8706              0.0000     0.4271 f
  core/fe/data_mem_pkt_i[39] (bp_fe_top_02_0)                               0.0000     0.4271 f
  core/fe/data_mem_pkt_i[39] (net)                    111.8706              0.0000     0.4271 f
  core/fe/mem/data_mem_pkt_i[39] (bp_fe_mem_02_0)                           0.0000     0.4271 f
  core/fe/mem/data_mem_pkt_i[39] (net)                111.8706              0.0000     0.4271 f
  core/fe/mem/icache/data_mem_pkt_i[39] (bp_fe_icache_02_0)                 0.0000     0.4271 f
  core/fe/mem/icache/data_mem_pkt_i[39] (net)         111.8706              0.0000     0.4271 f
  core/fe/mem/icache/U960/IN1 (MUX21X1)                           0.3784   -0.0686 @   0.3585 f
  core/fe/mem/icache/U960/Q (MUX21X1)                             0.0352    0.1023     0.4607 f
  core/fe/mem/icache/n531 (net)                 1       2.3296              0.0000     0.4607 f
  core/fe/mem/icache/uncached_load_data_r_reg_37_/D (DFFX1)       0.0352    0.0000 &   0.4608 f
  data arrival time                                                                    0.4608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4011     0.4011
  clock reconvergence pessimism                                             0.0000     0.4011
  core/fe/mem/icache/uncached_load_data_r_reg_37_/CLK (DFFX1)               0.0000     0.4011 r
  library hold time                                                         0.0157     0.4168
  data required time                                                                   0.4168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4168
  data arrival time                                                                   -0.4608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0439


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[68] (net)                          2      21.7519              0.0000     0.1000 f
  U3364/IN3 (AO222X1)                                             0.0022   -0.0001 @   0.0999 f
  U3364/Q (AO222X1)                                               0.1245    0.1404 @   0.2404 f
  mem_resp_li[68] (net)                         1      33.6872              0.0000     0.2404 f
  uce_0__uce/mem_resp_i[68] (bp_uce_02_2)                                   0.0000     0.2404 f
  uce_0__uce/mem_resp_i[68] (net)                      33.6872              0.0000     0.2404 f
  uce_0__uce/U164/IN2 (AND2X1)                                    0.1245   -0.0209 @   0.2194 f
  uce_0__uce/U164/Q (AND2X1)                                      0.3100    0.2117 @   0.4311 f
  uce_0__uce/data_mem_pkt_o[12] (net)           3      91.7462              0.0000     0.4311 f
  uce_0__uce/data_mem_pkt_o[12] (bp_uce_02_2)                               0.0000     0.4311 f
  data_mem_pkt_li[11] (net)                            91.7462              0.0000     0.4311 f
  core/data_mem_pkt_i[12] (bp_core_minimal_02_0)                            0.0000     0.4311 f
  core/data_mem_pkt_i[12] (net)                        91.7462              0.0000     0.4311 f
  core/fe/data_mem_pkt_i[12] (bp_fe_top_02_0)                               0.0000     0.4311 f
  core/fe/data_mem_pkt_i[12] (net)                     91.7462              0.0000     0.4311 f
  core/fe/mem/data_mem_pkt_i[12] (bp_fe_mem_02_0)                           0.0000     0.4311 f
  core/fe/mem/data_mem_pkt_i[12] (net)                 91.7462              0.0000     0.4311 f
  core/fe/mem/icache/data_mem_pkt_i[12] (bp_fe_icache_02_0)                 0.0000     0.4311 f
  core/fe/mem/icache/data_mem_pkt_i[12] (net)          91.7462              0.0000     0.4311 f
  core/fe/mem/icache/U1543/IN1 (MUX21X1)                          0.3100   -0.0547 @   0.3764 f
  core/fe/mem/icache/U1543/Q (MUX21X1)                            0.0369    0.0986     0.4750 f
  core/fe/mem/icache/n504 (net)                 1       2.7341              0.0000     0.4750 f
  core/fe/mem/icache/uncached_load_data_r_reg_10_/D (DFFX1)       0.0369    0.0000 &   0.4750 f
  data arrival time                                                                    0.4750

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                             0.0000     0.4162
  core/fe/mem/icache/uncached_load_data_r_reg_10_/CLK (DFFX1)               0.0000     0.4162 r
  library hold time                                                         0.0145     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.4750
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0443


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[82] (net)                          2       9.9916              0.0000     0.1000 f
  U3381/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3381/Q (AO222X1)                                               0.1266    0.1135 @   0.2136 f
  mem_resp_li[82] (net)                         1      34.5463              0.0000     0.2136 f
  uce_0__uce/mem_resp_i[82] (bp_uce_02_2)                                   0.0000     0.2136 f
  uce_0__uce/mem_resp_i[82] (net)                      34.5463              0.0000     0.2136 f
  uce_0__uce/U180/IN2 (AND2X1)                                    0.1266   -0.0265 @   0.1871 f
  uce_0__uce/U180/Q (AND2X1)                                      0.3716    0.2403 @   0.4274 f
  uce_0__uce/data_mem_pkt_o[26] (net)           3     110.6522              0.0000     0.4274 f
  uce_0__uce/data_mem_pkt_o[26] (bp_uce_02_2)                               0.0000     0.4274 f
  data_mem_pkt_li[25] (net)                           110.6522              0.0000     0.4274 f
  core/data_mem_pkt_i[26] (bp_core_minimal_02_0)                            0.0000     0.4274 f
  core/data_mem_pkt_i[26] (net)                       110.6522              0.0000     0.4274 f
  core/fe/data_mem_pkt_i[26] (bp_fe_top_02_0)                               0.0000     0.4274 f
  core/fe/data_mem_pkt_i[26] (net)                    110.6522              0.0000     0.4274 f
  core/fe/mem/data_mem_pkt_i[26] (bp_fe_mem_02_0)                           0.0000     0.4274 f
  core/fe/mem/data_mem_pkt_i[26] (net)                110.6522              0.0000     0.4274 f
  core/fe/mem/icache/data_mem_pkt_i[26] (bp_fe_icache_02_0)                 0.0000     0.4274 f
  core/fe/mem/icache/data_mem_pkt_i[26] (net)         110.6522              0.0000     0.4274 f
  core/fe/mem/icache/U1529/IN1 (MUX21X1)                          0.3716   -0.0492 @   0.3782 f
  core/fe/mem/icache/U1529/Q (MUX21X1)                            0.0381    0.1028     0.4811 f
  core/fe/mem/icache/n518 (net)                 1       2.7444              0.0000     0.4811 f
  core/fe/mem/icache/uncached_load_data_r_reg_24_/D (DFFX1)       0.0381    0.0000 &   0.4811 f
  data arrival time                                                                    0.4811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4224     0.4224
  clock reconvergence pessimism                                             0.0000     0.4224
  core/fe/mem/icache/uncached_load_data_r_reg_24_/CLK (DFFX1)               0.0000     0.4224 r
  library hold time                                                         0.0143     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.4811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0444


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[97] (net)                          2      10.6304              0.0000     0.1000 f
  U3398/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3398/Q (AO222X1)                                               0.1493    0.1254 @   0.2255 f
  mem_resp_li[97] (net)                         1      42.2493              0.0000     0.2255 f
  uce_0__uce/mem_resp_i[97] (bp_uce_02_2)                                   0.0000     0.2255 f
  uce_0__uce/mem_resp_i[97] (net)                      42.2493              0.0000     0.2255 f
  uce_0__uce/U196/IN2 (AND2X1)                                    0.1493   -0.0388 @   0.1867 f
  uce_0__uce/U196/Q (AND2X1)                                      0.3816    0.2469 @   0.4336 f
  uce_0__uce/data_mem_pkt_o[41] (net)           3     113.4423              0.0000     0.4336 f
  uce_0__uce/data_mem_pkt_o[41] (bp_uce_02_2)                               0.0000     0.4336 f
  data_mem_pkt_li[40] (net)                           113.4423              0.0000     0.4336 f
  core/data_mem_pkt_i[41] (bp_core_minimal_02_0)                            0.0000     0.4336 f
  core/data_mem_pkt_i[41] (net)                       113.4423              0.0000     0.4336 f
  core/fe/data_mem_pkt_i[41] (bp_fe_top_02_0)                               0.0000     0.4336 f
  core/fe/data_mem_pkt_i[41] (net)                    113.4423              0.0000     0.4336 f
  core/fe/mem/data_mem_pkt_i[41] (bp_fe_mem_02_0)                           0.0000     0.4336 f
  core/fe/mem/data_mem_pkt_i[41] (net)                113.4423              0.0000     0.4336 f
  core/fe/mem/icache/data_mem_pkt_i[41] (bp_fe_icache_02_0)                 0.0000     0.4336 f
  core/fe/mem/icache/data_mem_pkt_i[41] (net)         113.4423              0.0000     0.4336 f
  core/fe/mem/icache/U1521/IN1 (MUX21X1)                          0.3816   -0.0747 @   0.3589 f
  core/fe/mem/icache/U1521/Q (MUX21X1)                            0.0354    0.1026     0.4615 f
  core/fe/mem/icache/n533 (net)                 1       2.3840              0.0000     0.4615 f
  core/fe/mem/icache/uncached_load_data_r_reg_39_/D (DFFX1)       0.0354    0.0000 &   0.4615 f
  data arrival time                                                                    0.4615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  clock reconvergence pessimism                                             0.0000     0.4012
  core/fe/mem/icache/uncached_load_data_r_reg_39_/CLK (DFFX1)               0.0000     0.4012 r
  library hold time                                                         0.0156     0.4168
  data required time                                                                   0.4168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4168
  data arrival time                                                                   -0.4615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0447


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/U42/IN2 (AND2X1)                0.1993    0.0034 @   0.3524 f
  core/be/be_mem/csr/sscratch_reg/U42/Q (AND2X1)                  0.0328    0.0850     0.4374 f
  core/be/be_mem/csr/sscratch_reg/n58 (net)     1       4.5330              0.0000     0.4374 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_28_/D (DFFX1)        0.0328    0.0001 &   0.4374 f
  data arrival time                                                                    0.4374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  clock reconvergence pessimism                                             0.0000     0.3764
  core/be/be_mem/csr/sscratch_reg/data_r_reg_28_/CLK (DFFX1)                0.0000     0.3764 r
  library hold time                                                         0.0162     0.3926
  data required time                                                                   0.3926
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3926
  data arrival time                                                                   -0.4374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0449


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[59] (net)                          2      14.8656              0.0000     0.1000 r
  U3353/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3353/Q (AO222X1)                                               0.0787    0.0831     0.1832 r
  mem_resp_li[59] (net)                         1      18.6495              0.0000     0.1832 r
  uce_0__uce/mem_resp_i[59] (bp_uce_02_2)                                   0.0000     0.1832 r
  uce_0__uce/mem_resp_i[59] (net)                      18.6495              0.0000     0.1832 r
  uce_0__uce/U154/IN2 (AND2X1)                                    0.0787   -0.0002 &   0.1830 r
  uce_0__uce/U154/Q (AND2X1)                                      0.2970    0.1737 @   0.3567 r
  uce_0__uce/data_mem_pkt_o[3] (net)            3      89.7746              0.0000     0.3567 r
  uce_0__uce/data_mem_pkt_o[3] (bp_uce_02_2)                                0.0000     0.3567 r
  data_mem_pkt_li[2] (net)                             89.7746              0.0000     0.3567 r
  core/data_mem_pkt_i[3] (bp_core_minimal_02_0)                             0.0000     0.3567 r
  core/data_mem_pkt_i[3] (net)                         89.7746              0.0000     0.3567 r
  core/fe/data_mem_pkt_i[3] (bp_fe_top_02_0)                                0.0000     0.3567 r
  core/fe/data_mem_pkt_i[3] (net)                      89.7746              0.0000     0.3567 r
  core/fe/mem/data_mem_pkt_i[3] (bp_fe_mem_02_0)                            0.0000     0.3567 r
  core/fe/mem/data_mem_pkt_i[3] (net)                  89.7746              0.0000     0.3567 r
  core/fe/mem/icache/data_mem_pkt_i[3] (bp_fe_icache_02_0)                  0.0000     0.3567 r
  core/fe/mem/icache/data_mem_pkt_i[3] (net)           89.7746              0.0000     0.3567 r
  core/fe/mem/icache/U948/IN1 (MUX21X1)                           0.2970   -0.0386 @   0.3181 r
  core/fe/mem/icache/U948/Q (MUX21X1)                             0.0364    0.1198     0.4379 r
  core/fe/mem/icache/n495 (net)                 1       3.1198              0.0000     0.4379 r
  core/fe/mem/icache/uncached_load_data_r_reg_1_/D (DFFX1)        0.0364   -0.0005 &   0.4374 r
  data arrival time                                                                    0.4374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  clock reconvergence pessimism                                             0.0000     0.4183
  core/fe/mem/icache/uncached_load_data_r_reg_1_/CLK (DFFX1)                0.0000     0.4183 r
  library hold time                                                        -0.0260     0.3924
  data required time                                                                   0.3924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3924
  data arrival time                                                                   -0.4374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0450


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__81_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX0)                                 0.3154    0.1033 @   0.2033 r
  core/be/icc_place13/ZN (INVX0)                                  0.3159    0.2155     0.4188 f
  core/be/n9 (net)                             14      48.3716              0.0000     0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (bp_be_calculator_top_02_0)   0.0000   0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (net)  48.3716              0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (bp_be_pipe_mem_02_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (net)  48.3716     0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (net)  48.3716   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U17/IN2 (AND2X1)   0.3159   -0.0093 &   0.4096 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U17/Q (AND2X1)     0.0262    0.0921     0.5017 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n328 (net)     1   2.4961    0.0000     0.5017 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__81_/D (DFFX1)   0.0262   0.0000 &   0.5017 f
  data arrival time                                                                    0.5017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4352     0.4352
  clock reconvergence pessimism                                             0.0000     0.4352
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__81_/CLK (DFFX1)   0.0000   0.4352 r
  library hold time                                                         0.0200     0.4552
  data required time                                                                   0.4552
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4552
  data arrival time                                                                   -0.5017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0465


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/sscratch_reg/U45/IN2 (AND2X1)                0.1993    0.0033 @   0.3522 f
  core/be/be_mem/csr/sscratch_reg/U45/Q (AND2X1)                  0.0353    0.0871     0.4393 f
  core/be/be_mem/csr/sscratch_reg/n52 (net)     1       5.5167              0.0000     0.4393 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_25_/D (DFFX1)        0.0353   -0.0007 &   0.4386 f
  data arrival time                                                                    0.4386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                             0.0000     0.3765
  core/be/be_mem/csr/sscratch_reg/data_r_reg_25_/CLK (DFFX1)                0.0000     0.3765 r
  library hold time                                                         0.0156     0.3920
  data required time                                                                   0.3920
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3920
  data arrival time                                                                   -0.4386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0465


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (bsg_dff_reset_width_p32_0)   0.0000   0.3490 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (net)  89.0508     0.0000     0.3490 f
  core/be/be_mem/csr/pmpcfg0_reg/U8/IN2 (AND2X1)                  0.1993    0.0032 @   0.3522 f
  core/be/be_mem/csr/pmpcfg0_reg/U8/Q (AND2X1)                    0.0385    0.0895     0.4417 f
  core/be/be_mem/csr/pmpcfg0_reg/n58 (net)      1       6.6283              0.0000     0.4417 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_28_/D (DFFX1)         0.0385   -0.0040 &   0.4376 f
  data arrival time                                                                    0.4376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3762     0.3762
  clock reconvergence pessimism                                             0.0000     0.3762
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_28_/CLK (DFFX1)                 0.0000     0.3762 r
  library hold time                                                         0.0148     0.3910
  data required time                                                                   0.3910
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3910
  data arrival time                                                                   -0.4376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0466


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[61] (net)                          2      12.7237              0.0000     0.1000 r
  U3355/IN5 (AO222X1)                                             0.0008    0.0000 @   0.1000 r
  U3355/Q (AO222X1)                                               0.1685    0.1200 @   0.2199 r
  mem_resp_li[61] (net)                         1      47.7488              0.0000     0.2199 r
  uce_0__uce/mem_resp_i[61] (bp_uce_02_2)                                   0.0000     0.2199 r
  uce_0__uce/mem_resp_i[61] (net)                      47.7488              0.0000     0.2199 r
  uce_0__uce/U156/IN2 (AND2X1)                                    0.1692   -0.0338 @   0.1861 r
  uce_0__uce/U156/Q (AND2X1)                                      0.3089    0.1922 @   0.3783 r
  uce_0__uce/data_mem_pkt_o[5] (net)            3      94.1445              0.0000     0.3783 r
  uce_0__uce/data_mem_pkt_o[5] (bp_uce_02_2)                                0.0000     0.3783 r
  data_mem_pkt_li[4] (net)                             94.1445              0.0000     0.3783 r
  core/data_mem_pkt_i[5] (bp_core_minimal_02_0)                             0.0000     0.3783 r
  core/data_mem_pkt_i[5] (net)                         94.1445              0.0000     0.3783 r
  core/fe/data_mem_pkt_i[5] (bp_fe_top_02_0)                                0.0000     0.3783 r
  core/fe/data_mem_pkt_i[5] (net)                      94.1445              0.0000     0.3783 r
  core/fe/mem/data_mem_pkt_i[5] (bp_fe_mem_02_0)                            0.0000     0.3783 r
  core/fe/mem/data_mem_pkt_i[5] (net)                  94.1445              0.0000     0.3783 r
  core/fe/mem/icache/data_mem_pkt_i[5] (bp_fe_icache_02_0)                  0.0000     0.3783 r
  core/fe/mem/icache/data_mem_pkt_i[5] (net)           94.1445              0.0000     0.3783 r
  core/fe/mem/icache/U950/IN1 (MUX21X1)                           0.3101   -0.0581 @   0.3202 r
  core/fe/mem/icache/U950/Q (MUX21X1)                             0.0366    0.1215     0.4417 r
  core/fe/mem/icache/n497 (net)                 1       3.1202              0.0000     0.4417 r
  core/fe/mem/icache/uncached_load_data_r_reg_3_/D (DFFX1)        0.0366    0.0000 &   0.4417 r
  data arrival time                                                                    0.4417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4210     0.4210
  clock reconvergence pessimism                                             0.0000     0.4210
  core/fe/mem/icache/uncached_load_data_r_reg_3_/CLK (DFFX1)                0.0000     0.4210 r
  library hold time                                                        -0.0260     0.3950
  data required time                                                                   0.3950
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3950
  data arrival time                                                                   -0.4417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0467


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[72] (net)                          2      15.3481              0.0000     0.1000 f
  U3368/IN3 (AO222X1)                                             0.0012    0.0004 @   0.1004 f
  U3368/Q (AO222X1)                                               0.1073    0.1329     0.2333 f
  mem_resp_li[72] (net)                         1      28.8141              0.0000     0.2333 f
  uce_0__uce/mem_resp_i[72] (bp_uce_02_2)                                   0.0000     0.2333 f
  uce_0__uce/mem_resp_i[72] (net)                      28.8141              0.0000     0.2333 f
  uce_0__uce/U168/IN2 (AND2X1)                                    0.1073   -0.0003 &   0.2330 f
  uce_0__uce/U168/Q (AND2X1)                                      0.2874    0.2005 @   0.4335 f
  uce_0__uce/data_mem_pkt_o[16] (net)           3      85.5133              0.0000     0.4335 f
  uce_0__uce/data_mem_pkt_o[16] (bp_uce_02_2)                               0.0000     0.4335 f
  data_mem_pkt_li[15] (net)                            85.5133              0.0000     0.4335 f
  core/data_mem_pkt_i[16] (bp_core_minimal_02_0)                            0.0000     0.4335 f
  core/data_mem_pkt_i[16] (net)                        85.5133              0.0000     0.4335 f
  core/fe/data_mem_pkt_i[16] (bp_fe_top_02_0)                               0.0000     0.4335 f
  core/fe/data_mem_pkt_i[16] (net)                     85.5133              0.0000     0.4335 f
  core/fe/mem/data_mem_pkt_i[16] (bp_fe_mem_02_0)                           0.0000     0.4335 f
  core/fe/mem/data_mem_pkt_i[16] (net)                 85.5133              0.0000     0.4335 f
  core/fe/mem/icache/data_mem_pkt_i[16] (bp_fe_icache_02_0)                 0.0000     0.4335 f
  core/fe/mem/icache/data_mem_pkt_i[16] (net)          85.5133              0.0000     0.4335 f
  core/fe/mem/icache/U1539/IN1 (MUX21X1)                          0.2874   -0.0508 @   0.3827 f
  core/fe/mem/icache/U1539/Q (MUX21X1)                            0.0384    0.0982     0.4809 f
  core/fe/mem/icache/n508 (net)                 1       3.2192              0.0000     0.4809 f
  core/fe/mem/icache/uncached_load_data_r_reg_14_/D (DFFX1)       0.0384    0.0000 &   0.4809 f
  data arrival time                                                                    0.4809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4197     0.4197
  clock reconvergence pessimism                                             0.0000     0.4197
  core/fe/mem/icache/uncached_load_data_r_reg_14_/CLK (DFFX1)               0.0000     0.4197 r
  library hold time                                                         0.0142     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.4809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0470


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[24] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[24] (net)                          2      10.8779              0.0000     0.1000 r
  U3312/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3312/Q (AO222X1)                                               0.3002    0.1714 @   0.2715 r
  mem_resp_li[24] (net)                         1      90.3550              0.0000     0.2715 r
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                                   0.0000     0.2715 r
  uce_0__uce/mem_resp_i[24] (net)                      90.3550              0.0000     0.2715 r
  uce_0__uce/U738/IN2 (AND2X1)                                    0.3002   -0.0543 @   0.2172 r
  uce_0__uce/U738/Q (AND2X1)                                      0.1002    0.1172 @   0.3344 r
  uce_0__uce/tag_mem_pkt_o[11] (net)            1      25.0569              0.0000     0.3344 r
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                                0.0000     0.3344 r
  tag_mem_pkt_li[9] (net)                              25.0569              0.0000     0.3344 r
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                             0.0000     0.3344 r
  core/tag_mem_pkt_i[11] (net)                         25.0569              0.0000     0.3344 r
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                                0.0000     0.3344 r
  core/fe/tag_mem_pkt_i[11] (net)                      25.0569              0.0000     0.3344 r
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                            0.0000     0.3344 r
  core/fe/mem/tag_mem_pkt_i[11] (net)                  25.0569              0.0000     0.3344 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)                  0.0000     0.3344 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)           25.0569              0.0000     0.3344 r
  core/fe/mem/icache/U1004/IN2 (AND2X1)                           0.1003    0.0017 @   0.3361 r
  core/fe/mem/icache/U1004/Q (AND2X1)                             0.1031    0.1015     0.4376 r
  core/fe/mem/icache/tag_mem_data_li[8] (net)     3    27.9711              0.0000     0.4376 r
  core/fe/mem/icache/tag_mem/data_i[132] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4376 r
  core/fe/mem/icache/tag_mem/data_i[132] (net)         27.9711              0.0000     0.4376 r
  core/fe/mem/icache/tag_mem/icc_place38/INP (NBUFFX2)            0.1031   -0.0120 &   0.4256 r
  core/fe/mem/icache/tag_mem/icc_place38/Z (NBUFFX2)              0.0279    0.0633     0.4889 r
  core/fe/mem/icache/tag_mem/n175 (net)         1       2.7770              0.0000     0.4889 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[8] (saed90_248x64_1P_bit)   0.0279  -0.0049 &   0.4840 r d 
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0475


  Startpoint: mem_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[34] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[34] (net)                          2      11.3833              0.0000     0.1000 r
  U3325/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3325/Q (AO222X1)                                               0.2756    0.1615 @   0.2617 r
  mem_resp_li[34] (net)                         1      82.2617              0.0000     0.2617 r
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                                   0.0000     0.2617 r
  uce_0__uce/mem_resp_i[34] (net)                      82.2617              0.0000     0.2617 r
  uce_0__uce/U748/IN2 (AND2X1)                                    0.2756   -0.0206 @   0.2411 r
  uce_0__uce/U748/Q (AND2X1)                                      0.1161    0.1222 @   0.3633 r
  uce_0__uce/tag_mem_pkt_o[21] (net)            1      30.2833              0.0000     0.3633 r
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                                0.0000     0.3633 r
  tag_mem_pkt_li[19] (net)                             30.2833              0.0000     0.3633 r
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                             0.0000     0.3633 r
  core/tag_mem_pkt_i[21] (net)                         30.2833              0.0000     0.3633 r
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                                0.0000     0.3633 r
  core/fe/tag_mem_pkt_i[21] (net)                      30.2833              0.0000     0.3633 r
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                            0.0000     0.3633 r
  core/fe/mem/tag_mem_pkt_i[21] (net)                  30.2833              0.0000     0.3633 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)                  0.0000     0.3633 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)           30.2833              0.0000     0.3633 r
  core/fe/mem/icache/U1014/IN2 (AND2X1)                           0.1163   -0.0161 @   0.3472 r
  core/fe/mem/icache/U1014/Q (AND2X1)                             0.0691    0.0860     0.4332 r
  core/fe/mem/icache/tag_mem_data_li[18] (net)     3   15.5302              0.0000     0.4332 r
  core/fe/mem/icache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4332 r
  core/fe/mem/icache/tag_mem/data_i[142] (net)         15.5302              0.0000     0.4332 r
  core/fe/mem/icache/tag_mem/icc_place41/INP (NBUFFX2)            0.0691   -0.0017 &   0.4315 r
  core/fe/mem/icache/tag_mem/icc_place41/Z (NBUFFX2)              0.0259    0.0571     0.4886 r
  core/fe/mem/icache/tag_mem/n170 (net)         1       3.2391              0.0000     0.4886 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[18] (saed90_248x64_1P_bit)   0.0259  -0.0043 &   0.4843 r d 
  data arrival time                                                                    0.4843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0478


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[114] (net)                         2      13.9757              0.0000     0.1000 f
  U3418/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3418/Q (AO222X1)                                               0.1101    0.1066     0.2069 f
  mem_resp_li[114] (net)                        1      29.7558              0.0000     0.2069 f
  uce_0__uce/mem_resp_i[114] (bp_uce_02_2)                                  0.0000     0.2069 f
  uce_0__uce/mem_resp_i[114] (net)                     29.7558              0.0000     0.2069 f
  uce_0__uce/U215/IN2 (AND2X1)                                    0.1101   -0.0202 &   0.1867 f
  uce_0__uce/U215/Q (AND2X1)                                      0.3431    0.2204 @   0.4071 f
  uce_0__uce/data_mem_pkt_o[58] (net)           3     100.7757              0.0000     0.4071 f
  uce_0__uce/data_mem_pkt_o[58] (bp_uce_02_2)                               0.0000     0.4071 f
  data_mem_pkt_li[57] (net)                           100.7757              0.0000     0.4071 f
  core/data_mem_pkt_i[58] (bp_core_minimal_02_0)                            0.0000     0.4071 f
  core/data_mem_pkt_i[58] (net)                       100.7757              0.0000     0.4071 f
  core/fe/data_mem_pkt_i[58] (bp_fe_top_02_0)                               0.0000     0.4071 f
  core/fe/data_mem_pkt_i[58] (net)                    100.7757              0.0000     0.4071 f
  core/fe/mem/data_mem_pkt_i[58] (bp_fe_mem_02_0)                           0.0000     0.4071 f
  core/fe/mem/data_mem_pkt_i[58] (net)                100.7757              0.0000     0.4071 f
  core/fe/mem/icache/data_mem_pkt_i[58] (bp_fe_icache_02_0)                 0.0000     0.4071 f
  core/fe/mem/icache/data_mem_pkt_i[58] (net)         100.7757              0.0000     0.4071 f
  core/fe/mem/icache/U1502/IN1 (MUX21X1)                          0.3431   -0.0456 @   0.3616 f
  core/fe/mem/icache/U1502/Q (MUX21X1)                            0.0382    0.1026     0.4641 f
  core/fe/mem/icache/n550 (net)                 1       3.4370              0.0000     0.4641 f
  core/fe/mem/icache/uncached_load_data_r_reg_56_/D (DFFX1)       0.0382   -0.0014 &   0.4628 f
  data arrival time                                                                    0.4628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3995     0.3995
  clock reconvergence pessimism                                             0.0000     0.3995
  core/fe/mem/icache/uncached_load_data_r_reg_56_/CLK (DFFX1)               0.0000     0.3995 r
  library hold time                                                         0.0150     0.4144
  data required time                                                                   0.4144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4144
  data arrival time                                                                   -0.4628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0483


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7410              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7410              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3198    0.1194 @   0.2194 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1991    0.1295 @   0.3490 f
  core/be/be_mem/csr/n688 (net)                36      89.0508              0.0000     0.3490 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (bsg_dff_reset_width_p32_0)   0.0000   0.3490 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (net)  89.0508     0.0000     0.3490 f
  core/be/be_mem/csr/pmpcfg0_reg/U4/IN2 (AND2X1)                  0.1993    0.0032 @   0.3522 f
  core/be/be_mem/csr/pmpcfg0_reg/U4/Q (AND2X1)                    0.0385    0.0893     0.4415 f
  core/be/be_mem/csr/pmpcfg0_reg/n64 (net)      1       6.5706              0.0000     0.4415 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_31_/D (DFFX1)         0.0385   -0.0019 &   0.4396 f
  data arrival time                                                                    0.4396

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3761     0.3761
  clock reconvergence pessimism                                             0.0000     0.3761
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_31_/CLK (DFFX1)                 0.0000     0.3761 r
  library hold time                                                         0.0148     0.3909
  data required time                                                                   0.3909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3909
  data arrival time                                                                   -0.4396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0487


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX0)                                 0.3154    0.1033 @   0.2033 r
  core/be/icc_place13/ZN (INVX0)                                  0.3159    0.2155     0.4188 f
  core/be/n9 (net)                             14      48.3716              0.0000     0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (bp_be_calculator_top_02_0)   0.0000   0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (net)  48.3716              0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (bp_be_pipe_mem_02_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (net)  48.3716     0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (net)  48.3716   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U18/IN2 (AND2X1)   0.3159   -0.0092 &   0.4096 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U18/Q (AND2X1)     0.0285    0.0938     0.5035 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n326 (net)     1   3.2543    0.0000     0.5035 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_/D (DFFX1)   0.0285   0.0000 &   0.5035 f
  data arrival time                                                                    0.5035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4351     0.4351
  clock reconvergence pessimism                                             0.0000     0.4351
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_/CLK (DFFX1)   0.0000   0.4351 r
  library hold time                                                         0.0195     0.4546
  data required time                                                                   0.4546
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4546
  data arrival time                                                                   -0.5035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0489


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[66] (net)                           2      13.7416              0.0000     0.1000 f
  U3362/IN1 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3362/Q (AO222X1)                                               0.1084    0.1526     0.2528 f
  mem_resp_li[66] (net)                         1      29.1464              0.0000     0.2528 f
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.2528 f
  uce_0__uce/mem_resp_i[66] (net)                      29.1464              0.0000     0.2528 f
  uce_0__uce/U162/IN2 (AND2X1)                                    0.1084   -0.0058 &   0.2470 f
  uce_0__uce/U162/Q (AND2X1)                                      0.3080    0.2121 @   0.4592 f
  uce_0__uce/data_mem_pkt_o[10] (net)           3      92.4292              0.0000     0.4592 f
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.4592 f
  data_mem_pkt_li[9] (net)                             92.4292              0.0000     0.4592 f
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.4592 f
  core/data_mem_pkt_i[10] (net)                        92.4292              0.0000     0.4592 f
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.4592 f
  core/fe/data_mem_pkt_i[10] (net)                     92.4292              0.0000     0.4592 f
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.4592 f
  core/fe/mem/data_mem_pkt_i[10] (net)                 92.4292              0.0000     0.4592 f
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.4592 f
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          92.4292              0.0000     0.4592 f
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.3080   -0.0781 @   0.3811 f
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0382    0.0995     0.4806 f
  core/fe/mem/icache/n502 (net)                 1       3.1744              0.0000     0.4806 f
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0382    0.0000 &   0.4806 f
  data arrival time                                                                    0.4806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.4175 r
  library hold time                                                         0.0142     0.4317
  data required time                                                                   0.4317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4317
  data arrival time                                                                   -0.4806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0489


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[74] (net)                           2      12.9066              0.0000     0.1000 f
  U3371/IN1 (AO222X1)                                             0.0011    0.0004 @   0.1004 f
  U3371/Q (AO222X1)                                               0.0746    0.1302     0.2306 f
  mem_resp_li[74] (net)                         1      16.8214              0.0000     0.2306 f
  uce_0__uce/mem_resp_i[74] (bp_uce_02_2)                                   0.0000     0.2306 f
  uce_0__uce/mem_resp_i[74] (net)                      16.8214              0.0000     0.2306 f
  uce_0__uce/U170/IN2 (AND2X1)                                    0.0746   -0.0059 &   0.2247 f
  uce_0__uce/U170/Q (AND2X1)                                      0.3175    0.2029 @   0.4276 f
  uce_0__uce/data_mem_pkt_o[18] (net)           3      93.0972              0.0000     0.4276 f
  uce_0__uce/data_mem_pkt_o[18] (bp_uce_02_2)                               0.0000     0.4276 f
  data_mem_pkt_li[17] (net)                            93.0972              0.0000     0.4276 f
  core/data_mem_pkt_i[18] (bp_core_minimal_02_0)                            0.0000     0.4276 f
  core/data_mem_pkt_i[18] (net)                        93.0972              0.0000     0.4276 f
  core/fe/data_mem_pkt_i[18] (bp_fe_top_02_0)                               0.0000     0.4276 f
  core/fe/data_mem_pkt_i[18] (net)                     93.0972              0.0000     0.4276 f
  core/fe/mem/data_mem_pkt_i[18] (bp_fe_mem_02_0)                           0.0000     0.4276 f
  core/fe/mem/data_mem_pkt_i[18] (net)                 93.0972              0.0000     0.4276 f
  core/fe/mem/icache/data_mem_pkt_i[18] (bp_fe_icache_02_0)                 0.0000     0.4276 f
  core/fe/mem/icache/data_mem_pkt_i[18] (net)          93.0972              0.0000     0.4276 f
  core/fe/mem/icache/U1537/IN1 (MUX21X1)                          0.3175   -0.0415 @   0.3861 f
  core/fe/mem/icache/U1537/Q (MUX21X1)                            0.0377    0.0996     0.4857 f
  core/fe/mem/icache/n510 (net)                 1       2.9423              0.0000     0.4857 f
  core/fe/mem/icache/uncached_load_data_r_reg_16_/D (DFFX1)       0.0377    0.0000 &   0.4858 f
  data arrival time                                                                    0.4858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                             0.0000     0.4223
  core/fe/mem/icache/uncached_load_data_r_reg_16_/CLK (DFFX1)               0.0000     0.4223 r
  library hold time                                                         0.0143     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.4858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0491


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[63] (net)                          2      10.0759              0.0000     0.1000 r
  U3359/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3359/Q (AO222X1)                                               0.1640    0.1179 @   0.2180 r
  mem_resp_li[63] (net)                         1      46.2035              0.0000     0.2180 r
  uce_0__uce/mem_resp_i[63] (bp_uce_02_2)                                   0.0000     0.2180 r
  uce_0__uce/mem_resp_i[63] (net)                      46.2035              0.0000     0.2180 r
  uce_0__uce/U158/IN2 (AND2X1)                                    0.1646   -0.0272 @   0.1908 r
  uce_0__uce/U158/Q (AND2X1)                                      0.2534    0.1684 @   0.3592 r
  uce_0__uce/data_mem_pkt_o[7] (net)            3      76.2620              0.0000     0.3592 r
  uce_0__uce/data_mem_pkt_o[7] (bp_uce_02_2)                                0.0000     0.3592 r
  data_mem_pkt_li[6] (net)                             76.2620              0.0000     0.3592 r
  core/data_mem_pkt_i[7] (bp_core_minimal_02_0)                             0.0000     0.3592 r
  core/data_mem_pkt_i[7] (net)                         76.2620              0.0000     0.3592 r
  core/fe/data_mem_pkt_i[7] (bp_fe_top_02_0)                                0.0000     0.3592 r
  core/fe/data_mem_pkt_i[7] (net)                      76.2620              0.0000     0.3592 r
  core/fe/mem/data_mem_pkt_i[7] (bp_fe_mem_02_0)                            0.0000     0.3592 r
  core/fe/mem/data_mem_pkt_i[7] (net)                  76.2620              0.0000     0.3592 r
  core/fe/mem/icache/data_mem_pkt_i[7] (bp_fe_icache_02_0)                  0.0000     0.3592 r
  core/fe/mem/icache/data_mem_pkt_i[7] (net)           76.2620              0.0000     0.3592 r
  core/fe/mem/icache/U952/IN1 (MUX21X1)                           0.2534   -0.0301 @   0.3291 r
  core/fe/mem/icache/U952/Q (MUX21X1)                             0.0340    0.1124     0.4415 r
  core/fe/mem/icache/n499 (net)                 1       2.3030              0.0000     0.4415 r
  core/fe/mem/icache/uncached_load_data_r_reg_5_/D (DFFX1)        0.0340    0.0000 &   0.4415 r
  data arrival time                                                                    0.4415

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                             0.0000     0.4170
  core/fe/mem/icache/uncached_load_data_r_reg_5_/CLK (DFFX1)                0.0000     0.4170 r
  library hold time                                                        -0.0252     0.3918
  data required time                                                                   0.3918
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3918
  data arrival time                                                                   -0.4415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0497


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[96] (net)                           2       9.0880              0.0000     0.1000 f
  U3397/IN1 (AO222X1)                                             0.0005    0.0002 @   0.1002 f
  U3397/Q (AO222X1)                                               0.1531    0.1754 @   0.2756 f
  mem_resp_li[96] (net)                         1      43.3617              0.0000     0.2756 f
  uce_0__uce/mem_resp_i[96] (bp_uce_02_2)                                   0.0000     0.2756 f
  uce_0__uce/mem_resp_i[96] (net)                      43.3617              0.0000     0.2756 f
  uce_0__uce/U195/IN2 (AND2X1)                                    0.1531   -0.0291 @   0.2465 f
  uce_0__uce/U195/Q (AND2X1)                                      0.3795    0.2450 @   0.4915 f
  uce_0__uce/data_mem_pkt_o[40] (net)           3     112.4645              0.0000     0.4915 f
  uce_0__uce/data_mem_pkt_o[40] (bp_uce_02_2)                               0.0000     0.4915 f
  data_mem_pkt_li[39] (net)                           112.4645              0.0000     0.4915 f
  core/data_mem_pkt_i[40] (bp_core_minimal_02_0)                            0.0000     0.4915 f
  core/data_mem_pkt_i[40] (net)                       112.4645              0.0000     0.4915 f
  core/fe/data_mem_pkt_i[40] (bp_fe_top_02_0)                               0.0000     0.4915 f
  core/fe/data_mem_pkt_i[40] (net)                    112.4645              0.0000     0.4915 f
  core/fe/mem/data_mem_pkt_i[40] (bp_fe_mem_02_0)                           0.0000     0.4915 f
  core/fe/mem/data_mem_pkt_i[40] (net)                112.4645              0.0000     0.4915 f
  core/fe/mem/icache/data_mem_pkt_i[40] (bp_fe_icache_02_0)                 0.0000     0.4915 f
  core/fe/mem/icache/data_mem_pkt_i[40] (net)         112.4645              0.0000     0.4915 f
  core/fe/mem/icache/U961/IN1 (MUX21X1)                           0.3795   -0.1063 @   0.3852 f
  core/fe/mem/icache/U961/Q (MUX21X1)                             0.0381    0.1033     0.4886 f
  core/fe/mem/icache/n532 (net)                 1       2.7355              0.0000     0.4886 f
  core/fe/mem/icache/uncached_load_data_r_reg_38_/D (DFFX1)       0.0381   -0.0016 &   0.4870 f
  data arrival time                                                                    0.4870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                             0.0000     0.4223
  core/fe/mem/icache/uncached_load_data_r_reg_38_/CLK (DFFX1)               0.0000     0.4223 r
  library hold time                                                         0.0142     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.4870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0504


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  icc_place1859/INP (NBUFFX2)                                     0.2665    0.0514 @   0.1514 f
  icc_place1859/Z (NBUFFX2)                                       0.3133    0.2251 @   0.3764 f
  n2491 (net)                                  39     204.0303              0.0000     0.3764 f
  uce_1__uce/reset_i (bp_uce_02_3)                                          0.0000     0.3764 f
  uce_1__uce/reset_i (net)                            204.0303              0.0000     0.3764 f
  uce_1__uce/index_counter/reset_i_hfs_netlink_584 (bsg_counter_set_down_width_p6_3)   0.0000   0.3764 f
  uce_1__uce/index_counter/reset_i_hfs_netlink_584 (net) 204.0303           0.0000     0.3764 f
  uce_1__uce/index_counter/U12/IN2 (NOR2X0)                       0.3133    0.0158 @   0.3923 f
  uce_1__uce/index_counter/U12/QN (NOR2X0)                        0.0600    0.0461     0.4384 r
  uce_1__uce/index_counter/n20 (net)            1       3.4959              0.0000     0.4384 r
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)                 0.0600    0.0000 &   0.4384 r
  data arrival time                                                                    0.4384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                             0.0000     0.4209
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                         0.0000     0.4209 r
  library hold time                                                        -0.0332     0.3877
  data required time                                                                   0.3877
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3877
  data arrival time                                                                   -0.4384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0507


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[109] (net)                         2      10.3713              0.0000     0.1000 r
  U3259/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3259/Q (AO222X1)                                               0.1191    0.1374 @   0.2374 r
  mem_resp_li[679] (net)                        1      31.7826              0.0000     0.2374 r
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2374 r
  uce_1__uce/mem_resp_i[109] (net)                     31.7826              0.0000     0.2374 r
  uce_1__uce/U157/IN2 (AND2X1)                                    0.1193   -0.0276 @   0.2098 r
  uce_1__uce/U157/Q (AND2X1)                                      0.1174    0.1105 @   0.3203 r
  uce_1__uce/data_mem_pkt_o[53] (net)           3      33.1823              0.0000     0.3203 r
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3203 r
  data_mem_pkt_li[575] (net)                           33.1823              0.0000     0.3203 r
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3203 r
  core/data_mem_pkt_i[576] (net)                       33.1823              0.0000     0.3203 r
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3203 r
  core/be/data_mem_pkt_i[53] (net)                     33.1823              0.0000     0.3203 r
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3203 r
  core/be/be_mem/data_mem_pkt_i[53] (net)              33.1823              0.0000     0.3203 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3203 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       33.1823              0.0000     0.3203 r
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1174   -0.0100 @   0.3104 r
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0345    0.0891     0.3995 r
  core/be/be_mem/dcache/n2266 (net)             1       2.4852              0.0000     0.3995 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0345    0.0000 &   0.3995 r
  data arrival time                                                                    0.3995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3743     0.3743
  clock reconvergence pessimism                                             0.0000     0.3743
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3743 r
  library hold time                                                        -0.0255     0.3488
  data required time                                                                   0.3488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3488
  data arrival time                                                                   -0.3995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0507


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[80] (net)                          2      10.7633              0.0000     0.1000 r
  U3377/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3377/Q (AO222X1)                                               0.1487    0.1123 @   0.2123 r
  mem_resp_li[80] (net)                         1      41.5342              0.0000     0.2123 r
  uce_0__uce/mem_resp_i[80] (bp_uce_02_2)                                   0.0000     0.2123 r
  uce_0__uce/mem_resp_i[80] (net)                      41.5342              0.0000     0.2123 r
  uce_0__uce/U178/IN2 (AND2X1)                                    0.1492   -0.0403 @   0.1720 r
  uce_0__uce/U178/Q (AND2X1)                                      0.3347    0.1983 @   0.3703 r
  uce_0__uce/data_mem_pkt_o[24] (net)           3     102.1959              0.0000     0.3703 r
  uce_0__uce/data_mem_pkt_o[24] (bp_uce_02_2)                               0.0000     0.3703 r
  data_mem_pkt_li[23] (net)                           102.1959              0.0000     0.3703 r
  core/data_mem_pkt_i[24] (bp_core_minimal_02_0)                            0.0000     0.3703 r
  core/data_mem_pkt_i[24] (net)                       102.1959              0.0000     0.3703 r
  core/fe/data_mem_pkt_i[24] (bp_fe_top_02_0)                               0.0000     0.3703 r
  core/fe/data_mem_pkt_i[24] (net)                    102.1959              0.0000     0.3703 r
  core/fe/mem/data_mem_pkt_i[24] (bp_fe_mem_02_0)                           0.0000     0.3703 r
  core/fe/mem/data_mem_pkt_i[24] (net)                102.1959              0.0000     0.3703 r
  core/fe/mem/icache/data_mem_pkt_i[24] (bp_fe_icache_02_0)                 0.0000     0.3703 r
  core/fe/mem/icache/data_mem_pkt_i[24] (net)         102.1959              0.0000     0.3703 r
  core/fe/mem/icache/U1531/IN1 (MUX21X1)                          0.3347   -0.0472 @   0.3231 r
  core/fe/mem/icache/U1531/Q (MUX21X1)                            0.0365    0.1238     0.4469 r
  core/fe/mem/icache/n516 (net)                 1       2.7681              0.0000     0.4469 r
  core/fe/mem/icache/uncached_load_data_r_reg_22_/D (DFFX1)       0.0365    0.0000 &   0.4469 r
  data arrival time                                                                    0.4469

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/mem/icache/uncached_load_data_r_reg_22_/CLK (DFFX1)               0.0000     0.4215 r
  library hold time                                                        -0.0260     0.3955
  data required time                                                                   0.3955
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3955
  data arrival time                                                                   -0.4469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0514


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1438   0.1580   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4169   0.0000   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/IN1 (AO22X1)   0.1438  -0.0033 &   0.3587 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/Q (AO22X1)   0.0336   0.0915   0.4502 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n8 (net)     1   2.6499   0.0000   0.4502 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/D (DFFX1)   0.0336   0.0000 &   0.4502 f
  data arrival time                                                                    0.4502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  clock reconvergence pessimism                                             0.0000     0.3816
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3816 r
  library hold time                                                         0.0171     0.3987
  data required time                                                                   0.3987
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3987
  data arrival time                                                                   -0.4502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0515


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1438   0.1580   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4169   0.0000   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/IN1 (AO22X1)   0.1438  -0.0033 &   0.3587 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/Q (AO22X1)   0.0330   0.0911   0.4498 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n2 (net)     1   2.4686   0.0000   0.4498 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/D (DFFX1)   0.0330   0.0000 &   0.4498 f
  data arrival time                                                                    0.4498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3809     0.3809
  clock reconvergence pessimism                                             0.0000     0.3809
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3809 r
  library hold time                                                         0.0173     0.3981
  data required time                                                                   0.3981
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3981
  data arrival time                                                                   -0.4498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0517


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[84] (net)                          2      11.7481              0.0000     0.1000 f
  U3383/IN5 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3383/Q (AO222X1)                                               0.1363    0.1182 @   0.2184 f
  mem_resp_li[84] (net)                         1      37.5995              0.0000     0.2184 f
  uce_0__uce/mem_resp_i[84] (bp_uce_02_2)                                   0.0000     0.2184 f
  uce_0__uce/mem_resp_i[84] (net)                      37.5995              0.0000     0.2184 f
  uce_0__uce/U182/IN2 (AND2X1)                                    0.1363    0.0037 @   0.2221 f
  uce_0__uce/U182/Q (AND2X1)                                      0.3253    0.2196 @   0.4417 f
  uce_0__uce/data_mem_pkt_o[28] (net)           3      96.2241              0.0000     0.4417 f
  uce_0__uce/data_mem_pkt_o[28] (bp_uce_02_2)                               0.0000     0.4417 f
  data_mem_pkt_li[27] (net)                            96.2241              0.0000     0.4417 f
  core/data_mem_pkt_i[28] (bp_core_minimal_02_0)                            0.0000     0.4417 f
  core/data_mem_pkt_i[28] (net)                        96.2241              0.0000     0.4417 f
  core/fe/data_mem_pkt_i[28] (bp_fe_top_02_0)                               0.0000     0.4417 f
  core/fe/data_mem_pkt_i[28] (net)                     96.2241              0.0000     0.4417 f
  core/fe/mem/data_mem_pkt_i[28] (bp_fe_mem_02_0)                           0.0000     0.4417 f
  core/fe/mem/data_mem_pkt_i[28] (net)                 96.2241              0.0000     0.4417 f
  core/fe/mem/icache/data_mem_pkt_i[28] (bp_fe_icache_02_0)                 0.0000     0.4417 f
  core/fe/mem/icache/data_mem_pkt_i[28] (net)          96.2241              0.0000     0.4417 f
  core/fe/mem/icache/U1527/IN1 (MUX21X1)                          0.3253   -0.0539 @   0.3878 f
  core/fe/mem/icache/U1527/Q (MUX21X1)                            0.0382    0.1004     0.4882 f
  core/fe/mem/icache/n520 (net)                 1       3.0355              0.0000     0.4882 f
  core/fe/mem/icache/uncached_load_data_r_reg_26_/D (DFFX1)       0.0382    0.0000 &   0.4882 f
  data arrival time                                                                    0.4882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                             0.0000     0.4223
  core/fe/mem/icache/uncached_load_data_r_reg_26_/CLK (DFFX1)               0.0000     0.4223 r
  library hold time                                                         0.0142     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0517


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1438   0.1580   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4169   0.0000   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/IN1 (AO22X1)   0.1438  -0.0034 &   0.3586 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/Q (AO22X1)   0.0333   0.0912   0.4499 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n10 (net)     1   2.5510   0.0000   0.4499 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/D (DFFX1)   0.0333   0.0000 &   0.4499 f
  data arrival time                                                                    0.4499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  clock reconvergence pessimism                                             0.0000     0.3808
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3808 r
  library hold time                                                         0.0172     0.3980
  data required time                                                                   0.3980
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3980
  data arrival time                                                                   -0.4499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0519


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[90] (net)                          2      13.9324              0.0000     0.1000 r
  U3391/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3391/Q (AO222X1)                                               0.1035    0.0962     0.1964 r
  mem_resp_li[90] (net)                         1      27.8179              0.0000     0.1964 r
  uce_0__uce/mem_resp_i[90] (bp_uce_02_2)                                   0.0000     0.1964 r
  uce_0__uce/mem_resp_i[90] (net)                      27.8179              0.0000     0.1964 r
  uce_0__uce/U189/IN2 (AND2X1)                                    0.1035   -0.0059 &   0.1906 r
  uce_0__uce/U189/Q (AND2X1)                                      0.3078    0.1819 @   0.3725 r
  uce_0__uce/data_mem_pkt_o[34] (net)           3      93.5016              0.0000     0.3725 r
  uce_0__uce/data_mem_pkt_o[34] (bp_uce_02_2)                               0.0000     0.3725 r
  data_mem_pkt_li[33] (net)                            93.5016              0.0000     0.3725 r
  core/data_mem_pkt_i[34] (bp_core_minimal_02_0)                            0.0000     0.3725 r
  core/data_mem_pkt_i[34] (net)                        93.5016              0.0000     0.3725 r
  core/fe/data_mem_pkt_i[34] (bp_fe_top_02_0)                               0.0000     0.3725 r
  core/fe/data_mem_pkt_i[34] (net)                     93.5016              0.0000     0.3725 r
  core/fe/mem/data_mem_pkt_i[34] (bp_fe_mem_02_0)                           0.0000     0.3725 r
  core/fe/mem/data_mem_pkt_i[34] (net)                 93.5016              0.0000     0.3725 r
  core/fe/mem/icache/data_mem_pkt_i[34] (bp_fe_icache_02_0)                 0.0000     0.3725 r
  core/fe/mem/icache/data_mem_pkt_i[34] (net)          93.5016              0.0000     0.3725 r
  core/fe/mem/icache/U954/IN1 (MUX21X1)                           0.3078   -0.0458 @   0.3267 r
  core/fe/mem/icache/U954/Q (MUX21X1)                             0.0367    0.1204     0.4471 r
  core/fe/mem/icache/n526 (net)                 1       2.7669              0.0000     0.4471 r
  core/fe/mem/icache/uncached_load_data_r_reg_32_/D (DFFX1)       0.0367    0.0000 &   0.4471 r
  data arrival time                                                                    0.4471

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4211     0.4211
  clock reconvergence pessimism                                             0.0000     0.4211
  core/fe/mem/icache/uncached_load_data_r_reg_32_/CLK (DFFX1)               0.0000     0.4211 r
  library hold time                                                        -0.0261     0.3951
  data required time                                                                   0.3951
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3951
  data arrival time                                                                   -0.4471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0520


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1438   0.1580   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4169   0.0000   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/IN1 (AO22X1)   0.1438  -0.0033 &   0.3587 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/Q (AO22X1)   0.0339   0.0918   0.4504 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n14 (net)     1   2.7725   0.0000   0.4504 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/D (DFFX1)   0.0339   0.0000 &   0.4504 f
  data arrival time                                                                    0.4504

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  clock reconvergence pessimism                                             0.0000     0.3813
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0170     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.4504
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0521


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[65] (net)                           2      23.9392              0.0000     0.1000 f
  U3361/IN1 (AO222X1)                                             0.0022    0.0004 @   0.1004 f
  U3361/Q (AO222X1)                                               0.1303    0.1632 @   0.2635 f
  mem_resp_li[65] (net)                         1      35.6820              0.0000     0.2635 f
  uce_0__uce/mem_resp_i[65] (bp_uce_02_2)                                   0.0000     0.2635 f
  uce_0__uce/mem_resp_i[65] (net)                      35.6820              0.0000     0.2635 f
  uce_0__uce/U160/IN2 (AND2X1)                                    0.1303   -0.0224 @   0.2412 f
  uce_0__uce/U160/Q (AND2X1)                                      0.2754    0.1958 @   0.4370 f
  uce_0__uce/data_mem_pkt_o[9] (net)            3      80.7845              0.0000     0.4370 f
  uce_0__uce/data_mem_pkt_o[9] (bp_uce_02_2)                                0.0000     0.4370 f
  data_mem_pkt_li[8] (net)                             80.7845              0.0000     0.4370 f
  core/data_mem_pkt_i[9] (bp_core_minimal_02_0)                             0.0000     0.4370 f
  core/data_mem_pkt_i[9] (net)                         80.7845              0.0000     0.4370 f
  core/fe/data_mem_pkt_i[9] (bp_fe_top_02_0)                                0.0000     0.4370 f
  core/fe/data_mem_pkt_i[9] (net)                      80.7845              0.0000     0.4370 f
  core/fe/mem/data_mem_pkt_i[9] (bp_fe_mem_02_0)                            0.0000     0.4370 f
  core/fe/mem/data_mem_pkt_i[9] (net)                  80.7845              0.0000     0.4370 f
  core/fe/mem/icache/data_mem_pkt_i[9] (bp_fe_icache_02_0)                  0.0000     0.4370 f
  core/fe/mem/icache/data_mem_pkt_i[9] (net)           80.7845              0.0000     0.4370 f
  core/fe/mem/icache/U1546/IN1 (MUX21X1)                          0.2754   -0.0502 @   0.3868 f
  core/fe/mem/icache/U1546/Q (MUX21X1)                            0.0388    0.0978     0.4845 f
  core/fe/mem/icache/n501 (net)                 1       3.3815              0.0000     0.4845 f
  core/fe/mem/icache/uncached_load_data_r_reg_7_/D (DFFX1)        0.0388   -0.0008 &   0.4837 f
  data arrival time                                                                    0.4837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_7_/CLK (DFFX1)                0.0000     0.4175 r
  library hold time                                                         0.0141     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.4837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0521


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1438   0.1580   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4169   0.0000   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/IN1 (AO22X1)   0.1438  -0.0033 &   0.3587 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/Q (AO22X1)   0.0339   0.0918   0.4505 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n6 (net)     1   2.7954   0.0000   0.4505 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/D (DFFX1)   0.0339   0.0000 &   0.4505 f
  data arrival time                                                                    0.4505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  clock reconvergence pessimism                                             0.0000     0.3813
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0170     0.3983
  data required time                                                                   0.3983
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3983
  data arrival time                                                                   -0.4505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0522


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[93] (net)                          2       9.3998              0.0000     0.1000 r
  U3241/IN4 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3241/Q (AO222X1)                                               0.1492    0.1501 @   0.2502 r
  mem_resp_li[663] (net)                        1      41.4805              0.0000     0.2502 r
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2502 r
  uce_1__uce/mem_resp_i[93] (net)                      41.4805              0.0000     0.2502 r
  uce_1__uce/U139/IN2 (AND2X1)                                    0.1497   -0.0304 @   0.2198 r
  uce_1__uce/U139/Q (AND2X1)                                      0.1199    0.1147 @   0.3345 r
  uce_1__uce/data_mem_pkt_o[37] (net)           3      33.8008              0.0000     0.3345 r
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3345 r
  data_mem_pkt_li[559] (net)                           33.8008              0.0000     0.3345 r
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3345 r
  core/data_mem_pkt_i[560] (net)                       33.8008              0.0000     0.3345 r
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3345 r
  core/be/data_mem_pkt_i[37] (net)                     33.8008              0.0000     0.3345 r
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3345 r
  core/be/be_mem/data_mem_pkt_i[37] (net)              33.8008              0.0000     0.3345 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3345 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       33.8008              0.0000     0.3345 r
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1200   -0.0268 @   0.3077 r
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0366    0.0912     0.3989 r
  core/be/be_mem/dcache/n2282 (net)             1       3.1936              0.0000     0.3989 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0366    0.0000 &   0.3989 r
  data arrival time                                                                    0.3989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3729     0.3729
  clock reconvergence pessimism                                             0.0000     0.3729
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3729 r
  library hold time                                                        -0.0262     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.3989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0522


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[101] (net)                         2      10.6880              0.0000     0.1000 r
  U3250/IN4 (AO222X1)                                             0.0006   -0.0001 @   0.0999 r
  U3250/Q (AO222X1)                                               0.1171    0.1365 @   0.2365 r
  mem_resp_li[671] (net)                        1      31.1130              0.0000     0.2365 r
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2365 r
  uce_1__uce/mem_resp_i[101] (net)                     31.1130              0.0000     0.2365 r
  uce_1__uce/U148/IN2 (AND2X1)                                    0.1173   -0.0193 @   0.2172 r
  uce_1__uce/U148/Q (AND2X1)                                      0.1141    0.1087 @   0.3259 r
  uce_1__uce/data_mem_pkt_o[45] (net)           3      31.9977              0.0000     0.3259 r
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3259 r
  data_mem_pkt_li[567] (net)                           31.9977              0.0000     0.3259 r
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3259 r
  core/data_mem_pkt_i[568] (net)                       31.9977              0.0000     0.3259 r
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3259 r
  core/be/data_mem_pkt_i[45] (net)                     31.9977              0.0000     0.3259 r
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3259 r
  core/be/be_mem/data_mem_pkt_i[45] (net)              31.9977              0.0000     0.3259 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3259 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       31.9977              0.0000     0.3259 r
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1141   -0.0140 @   0.3119 r
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0351    0.0889     0.4008 r
  core/be/be_mem/dcache/n2274 (net)             1       2.7027              0.0000     0.4008 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0351    0.0000 &   0.4008 r
  data arrival time                                                                    0.4008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3742     0.3742
  clock reconvergence pessimism                                             0.0000     0.3742
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3742 r
  library hold time                                                        -0.0257     0.3485
  data required time                                                                   0.3485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3485
  data arrival time                                                                   -0.4008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0523


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1438   0.1580   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4169   0.0000   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/IN1 (AO22X1)   0.1438  -0.0034 &   0.3586 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/Q (AO22X1)   0.0337   0.0915   0.4502 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n4 (net)     1   2.6770   0.0000   0.4502 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/D (DFFX1)   0.0337   0.0000 &   0.4502 f
  data arrival time                                                                    0.4502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  clock reconvergence pessimism                                             0.0000     0.3808
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3808 r
  library hold time                                                         0.0171     0.3979
  data required time                                                                   0.3979
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3979
  data arrival time                                                                   -0.4502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0523


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[91] (net)                           2      10.1617              0.0000     0.1000 f
  U3392/IN1 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3392/Q (AO222X1)                                               0.1539    0.1760 @   0.2761 f
  mem_resp_li[91] (net)                         1      43.7013              0.0000     0.2761 f
  uce_0__uce/mem_resp_i[91] (bp_uce_02_2)                                   0.0000     0.2761 f
  uce_0__uce/mem_resp_i[91] (net)                      43.7013              0.0000     0.2761 f
  uce_0__uce/U190/IN2 (AND2X1)                                    0.1539   -0.0366 @   0.2395 f
  uce_0__uce/U190/Q (AND2X1)                                      0.3356    0.2284 @   0.4680 f
  uce_0__uce/data_mem_pkt_o[35] (net)           3     100.1748              0.0000     0.4680 f
  uce_0__uce/data_mem_pkt_o[35] (bp_uce_02_2)                               0.0000     0.4680 f
  data_mem_pkt_li[34] (net)                           100.1748              0.0000     0.4680 f
  core/data_mem_pkt_i[35] (bp_core_minimal_02_0)                            0.0000     0.4680 f
  core/data_mem_pkt_i[35] (net)                       100.1748              0.0000     0.4680 f
  core/fe/data_mem_pkt_i[35] (bp_fe_top_02_0)                               0.0000     0.4680 f
  core/fe/data_mem_pkt_i[35] (net)                    100.1748              0.0000     0.4680 f
  core/fe/mem/data_mem_pkt_i[35] (bp_fe_mem_02_0)                           0.0000     0.4680 f
  core/fe/mem/data_mem_pkt_i[35] (net)                100.1748              0.0000     0.4680 f
  core/fe/mem/icache/data_mem_pkt_i[35] (bp_fe_icache_02_0)                 0.0000     0.4680 f
  core/fe/mem/icache/data_mem_pkt_i[35] (net)         100.1748              0.0000     0.4680 f
  core/fe/mem/icache/U955/IN1 (MUX21X1)                           0.3356   -0.0807 @   0.3873 f
  core/fe/mem/icache/U955/Q (MUX21X1)                             0.0387    0.1009     0.4882 f
  core/fe/mem/icache/n527 (net)                 1       2.9700              0.0000     0.4882 f
  core/fe/mem/icache/uncached_load_data_r_reg_33_/D (DFFX1)       0.0387    0.0000 &   0.4882 f
  data arrival time                                                                    0.4882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                             0.0000     0.4217
  core/fe/mem/icache/uncached_load_data_r_reg_33_/CLK (DFFX1)               0.0000     0.4217 r
  library hold time                                                         0.0141     0.4358
  data required time                                                                   0.4358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4358
  data arrival time                                                                   -0.4882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0524


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1438   0.1580   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4169   0.0000   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/IN1 (AO22X1)   0.1438  -0.0033 &   0.3587 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/Q (AO22X1)   0.0349   0.0926   0.4513 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n16 (net)     1   3.1170   0.0000   0.4513 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/D (DFFX1)   0.0349   0.0000 &   0.4513 f
  data arrival time                                                                    0.4513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3818     0.3818
  clock reconvergence pessimism                                             0.0000     0.3818
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0168     0.3986
  data required time                                                                   0.3986
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3986
  data arrival time                                                                   -0.4513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0527


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1438   0.1580   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4169   0.0000   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/IN1 (AO22X1)   0.1438  -0.0032 &   0.3588 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/Q (AO22X1)   0.0353   0.0928   0.4516 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n18 (net)     1   3.2246   0.0000   0.4516 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/D (DFFX1)   0.0353   0.0000 &   0.4516 f
  data arrival time                                                                    0.4516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3818     0.3818
  clock reconvergence pessimism                                             0.0000     0.3818
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0167     0.3985
  data required time                                                                   0.3985
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3985
  data arrival time                                                                   -0.4516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0531


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[59] (net)                           2      13.7512              0.0000     0.1000 f
  U3353/IN1 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3353/Q (AO222X1)                                               0.0797    0.1336     0.2337 f
  mem_resp_li[59] (net)                         1      18.6447              0.0000     0.2337 f
  uce_0__uce/mem_resp_i[59] (bp_uce_02_2)                                   0.0000     0.2337 f
  uce_0__uce/mem_resp_i[59] (net)                      18.6447              0.0000     0.2337 f
  uce_0__uce/U154/IN2 (AND2X1)                                    0.0797   -0.0002 &   0.2335 f
  uce_0__uce/U154/Q (AND2X1)                                      0.3026    0.1983 @   0.4318 f
  uce_0__uce/data_mem_pkt_o[3] (net)            3      88.8731              0.0000     0.4318 f
  uce_0__uce/data_mem_pkt_o[3] (bp_uce_02_2)                                0.0000     0.4318 f
  data_mem_pkt_li[2] (net)                             88.8731              0.0000     0.4318 f
  core/data_mem_pkt_i[3] (bp_core_minimal_02_0)                             0.0000     0.4318 f
  core/data_mem_pkt_i[3] (net)                         88.8731              0.0000     0.4318 f
  core/fe/data_mem_pkt_i[3] (bp_fe_top_02_0)                                0.0000     0.4318 f
  core/fe/data_mem_pkt_i[3] (net)                      88.8731              0.0000     0.4318 f
  core/fe/mem/data_mem_pkt_i[3] (bp_fe_mem_02_0)                            0.0000     0.4318 f
  core/fe/mem/data_mem_pkt_i[3] (net)                  88.8731              0.0000     0.4318 f
  core/fe/mem/icache/data_mem_pkt_i[3] (bp_fe_icache_02_0)                  0.0000     0.4318 f
  core/fe/mem/icache/data_mem_pkt_i[3] (net)           88.8731              0.0000     0.4318 f
  core/fe/mem/icache/U948/IN1 (MUX21X1)                           0.3026   -0.0438 @   0.3879 f
  core/fe/mem/icache/U948/Q (MUX21X1)                             0.0376    0.0986     0.4865 f
  core/fe/mem/icache/n495 (net)                 1       2.9474              0.0000     0.4865 f
  core/fe/mem/icache/uncached_load_data_r_reg_1_/D (DFFX1)        0.0376   -0.0006 &   0.4859 f
  data arrival time                                                                    0.4859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  clock reconvergence pessimism                                             0.0000     0.4183
  core/fe/mem/icache/uncached_load_data_r_reg_1_/CLK (DFFX1)                0.0000     0.4183 r
  library hold time                                                         0.0144     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.4859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0532


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[70] (net)                          2      14.4033              0.0000     0.1000 r
  U3366/IN5 (AO222X1)                                             0.0012    0.0004 @   0.1004 r
  U3366/Q (AO222X1)                                               0.1068    0.0978     0.1983 r
  mem_resp_li[70] (net)                         1      28.9908              0.0000     0.1983 r
  uce_0__uce/mem_resp_i[70] (bp_uce_02_2)                                   0.0000     0.1983 r
  uce_0__uce/mem_resp_i[70] (net)                      28.9908              0.0000     0.1983 r
  uce_0__uce/U166/IN2 (AND2X1)                                    0.1068   -0.0121 &   0.1862 r
  uce_0__uce/U166/Q (AND2X1)                                      0.2847    0.1736 @   0.3598 r
  uce_0__uce/data_mem_pkt_o[14] (net)           3      86.2032              0.0000     0.3598 r
  uce_0__uce/data_mem_pkt_o[14] (bp_uce_02_2)                               0.0000     0.3598 r
  data_mem_pkt_li[13] (net)                            86.2032              0.0000     0.3598 r
  core/data_mem_pkt_i[14] (bp_core_minimal_02_0)                            0.0000     0.3598 r
  core/data_mem_pkt_i[14] (net)                        86.2032              0.0000     0.3598 r
  core/fe/data_mem_pkt_i[14] (bp_fe_top_02_0)                               0.0000     0.3598 r
  core/fe/data_mem_pkt_i[14] (net)                     86.2032              0.0000     0.3598 r
  core/fe/mem/data_mem_pkt_i[14] (bp_fe_mem_02_0)                           0.0000     0.3598 r
  core/fe/mem/data_mem_pkt_i[14] (net)                 86.2032              0.0000     0.3598 r
  core/fe/mem/icache/data_mem_pkt_i[14] (bp_fe_icache_02_0)                 0.0000     0.3598 r
  core/fe/mem/icache/data_mem_pkt_i[14] (net)          86.2032              0.0000     0.3598 r
  core/fe/mem/icache/U1541/IN1 (MUX21X1)                          0.2847   -0.0295 @   0.3303 r
  core/fe/mem/icache/U1541/Q (MUX21X1)                            0.0372    0.1189     0.4491 r
  core/fe/mem/icache/n506 (net)                 1       3.4159              0.0000     0.4491 r
  core/fe/mem/icache/uncached_load_data_r_reg_12_/D (DFFX1)       0.0372   -0.0007 &   0.4485 r
  data arrival time                                                                    0.4485

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4210     0.4210
  clock reconvergence pessimism                                             0.0000     0.4210
  core/fe/mem/icache/uncached_load_data_r_reg_12_/CLK (DFFX1)               0.0000     0.4210 r
  library hold time                                                        -0.0262     0.3947
  data required time                                                                   0.3947
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3947
  data arrival time                                                                   -0.4485
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0538


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1438   0.1580   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4169   0.0000   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/IN1 (AO22X1)   0.1438  -0.0033 &   0.3587 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/Q (AO22X1)   0.0353   0.0930   0.4517 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n12 (net)     1   3.2884   0.0000   0.4517 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/D (DFFX1)   0.0353   0.0000 &   0.4517 f
  data arrival time                                                                    0.4517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  clock reconvergence pessimism                                             0.0000     0.3807
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                         0.0167     0.3974
  data required time                                                                   0.3974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3974
  data arrival time                                                                   -0.4517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0543


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[58] (net)                          2      15.1517              0.0000     0.1000 r
  U3352/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3352/Q (AO222X1)                                               0.1514    0.1130 @   0.2130 r
  mem_resp_li[58] (net)                         1      42.1418              0.0000     0.2130 r
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.2130 r
  uce_0__uce/mem_resp_i[58] (net)                      42.1418              0.0000     0.2130 r
  uce_0__uce/U153/IN2 (AND2X1)                                    0.1519   -0.0131 @   0.1999 r
  uce_0__uce/U153/Q (AND2X1)                                      0.2927    0.1890 @   0.3889 r
  uce_0__uce/data_mem_pkt_o[2] (net)            3      90.2559              0.0000     0.3889 r
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.3889 r
  data_mem_pkt_li[1] (net)                             90.2559              0.0000     0.3889 r
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.3889 r
  core/data_mem_pkt_i[2] (net)                         90.2559              0.0000     0.3889 r
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.3889 r
  core/fe/data_mem_pkt_i[2] (net)                      90.2559              0.0000     0.3889 r
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.3889 r
  core/fe/mem/data_mem_pkt_i[2] (net)                  90.2559              0.0000     0.3889 r
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.3889 r
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           90.2559              0.0000     0.3889 r
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.2930   -0.0621 @   0.3268 r
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0371    0.1198     0.4467 r
  core/fe/mem/icache/n494 (net)                 1       3.3707              0.0000     0.4467 r
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0371    0.0000 &   0.4467 r
  data arrival time                                                                    0.4467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  clock reconvergence pessimism                                             0.0000     0.4178
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.4178 r
  library hold time                                                        -0.0262     0.3916
  data required time                                                                   0.3916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3916
  data arrival time                                                                   -0.4467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0551


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[105] (net)                         2      15.4440              0.0000     0.1000 f
  U3408/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3408/Q (AO222X1)                                               0.1653    0.1333 @   0.2335 f
  mem_resp_li[105] (net)                        1      47.3720              0.0000     0.2335 f
  uce_0__uce/mem_resp_i[105] (bp_uce_02_2)                                  0.0000     0.2335 f
  uce_0__uce/mem_resp_i[105] (net)                     47.3720              0.0000     0.2335 f
  uce_0__uce/U205/IN2 (AND2X1)                                    0.1653   -0.0146 @   0.2189 f
  uce_0__uce/U205/Q (AND2X1)                                      0.3397    0.2295 @   0.4485 f
  uce_0__uce/data_mem_pkt_o[49] (net)           3     100.6411              0.0000     0.4485 f
  uce_0__uce/data_mem_pkt_o[49] (bp_uce_02_2)                               0.0000     0.4485 f
  data_mem_pkt_li[48] (net)                           100.6411              0.0000     0.4485 f
  core/data_mem_pkt_i[49] (bp_core_minimal_02_0)                            0.0000     0.4485 f
  core/data_mem_pkt_i[49] (net)                       100.6411              0.0000     0.4485 f
  core/fe/data_mem_pkt_i[49] (bp_fe_top_02_0)                               0.0000     0.4485 f
  core/fe/data_mem_pkt_i[49] (net)                    100.6411              0.0000     0.4485 f
  core/fe/mem/data_mem_pkt_i[49] (bp_fe_mem_02_0)                           0.0000     0.4485 f
  core/fe/mem/data_mem_pkt_i[49] (net)                100.6411              0.0000     0.4485 f
  core/fe/mem/icache/data_mem_pkt_i[49] (bp_fe_icache_02_0)                 0.0000     0.4485 f
  core/fe/mem/icache/data_mem_pkt_i[49] (net)         100.6411              0.0000     0.4485 f
  core/fe/mem/icache/U1512/IN1 (MUX21X1)                          0.3397   -0.0772 @   0.3713 f
  core/fe/mem/icache/U1512/Q (MUX21X1)                            0.0362    0.1005     0.4718 f
  core/fe/mem/icache/n541 (net)                 1       2.6890              0.0000     0.4718 f
  core/fe/mem/icache/uncached_load_data_r_reg_47_/D (DFFX1)       0.0362    0.0000 &   0.4718 f
  data arrival time                                                                    0.4718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4010     0.4010
  clock reconvergence pessimism                                             0.0000     0.4010
  core/fe/mem/icache/uncached_load_data_r_reg_47_/CLK (DFFX1)               0.0000     0.4010 r
  library hold time                                                         0.0154     0.4165
  data required time                                                                   0.4165
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4165
  data arrival time                                                                   -0.4718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0553


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[89] (net)                          2      16.0827              0.0000     0.1000 f
  U3390/IN3 (AO222X1)                                             0.0012    0.0001 @   0.1001 f
  U3390/Q (AO222X1)                                               0.1068    0.1326     0.2327 f
  mem_resp_li[89] (net)                         1      28.6229              0.0000     0.2327 f
  uce_0__uce/mem_resp_i[89] (bp_uce_02_2)                                   0.0000     0.2327 f
  uce_0__uce/mem_resp_i[89] (net)                      28.6229              0.0000     0.2327 f
  uce_0__uce/U187/IN2 (AND2X1)                                    0.1068   -0.0230 &   0.2097 f
  uce_0__uce/U187/Q (AND2X1)                                      0.3399    0.2202 @   0.4299 f
  uce_0__uce/data_mem_pkt_o[33] (net)           3     100.3270              0.0000     0.4299 f
  uce_0__uce/data_mem_pkt_o[33] (bp_uce_02_2)                               0.0000     0.4299 f
  data_mem_pkt_li[32] (net)                           100.3270              0.0000     0.4299 f
  core/data_mem_pkt_i[33] (bp_core_minimal_02_0)                            0.0000     0.4299 f
  core/data_mem_pkt_i[33] (net)                       100.3270              0.0000     0.4299 f
  core/fe/data_mem_pkt_i[33] (bp_fe_top_02_0)                               0.0000     0.4299 f
  core/fe/data_mem_pkt_i[33] (net)                    100.3270              0.0000     0.4299 f
  core/fe/mem/data_mem_pkt_i[33] (bp_fe_mem_02_0)                           0.0000     0.4299 f
  core/fe/mem/data_mem_pkt_i[33] (net)                100.3270              0.0000     0.4299 f
  core/fe/mem/icache/data_mem_pkt_i[33] (bp_fe_icache_02_0)                 0.0000     0.4299 f
  core/fe/mem/icache/data_mem_pkt_i[33] (net)         100.3270              0.0000     0.4299 f
  core/fe/mem/icache/U1522/IN1 (MUX21X1)                          0.3399   -0.0395 @   0.3904 f
  core/fe/mem/icache/U1522/Q (MUX21X1)                            0.0388    0.1016     0.4920 f
  core/fe/mem/icache/n525 (net)                 1       3.1122              0.0000     0.4920 f
  core/fe/mem/icache/uncached_load_data_r_reg_31_/D (DFFX1)       0.0388    0.0000 &   0.4920 f
  data arrival time                                                                    0.4920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4224     0.4224
  clock reconvergence pessimism                                             0.0000     0.4224
  core/fe/mem/icache/uncached_load_data_r_reg_31_/CLK (DFFX1)               0.0000     0.4224 r
  library hold time                                                         0.0141     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0555


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[39] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[39] (net)                          2       9.8286              0.0000     0.1000 r
  U3330/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3330/Q (AO222X1)                                               0.2755    0.1618 @   0.2620 r
  mem_resp_li[39] (net)                         1      82.3524              0.0000     0.2620 r
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                                   0.0000     0.2620 r
  uce_0__uce/mem_resp_i[39] (net)                      82.3524              0.0000     0.2620 r
  uce_0__uce/U753/IN2 (AND2X1)                                    0.2755   -0.0147 @   0.2472 r
  uce_0__uce/U753/Q (AND2X1)                                      0.1114    0.1200 @   0.3673 r
  uce_0__uce/tag_mem_pkt_o[26] (net)            1      28.6923              0.0000     0.3673 r
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                                0.0000     0.3673 r
  tag_mem_pkt_li[24] (net)                             28.6923              0.0000     0.3673 r
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                             0.0000     0.3673 r
  core/tag_mem_pkt_i[26] (net)                         28.6923              0.0000     0.3673 r
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                                0.0000     0.3673 r
  core/fe/tag_mem_pkt_i[26] (net)                      28.6923              0.0000     0.3673 r
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                            0.0000     0.3673 r
  core/fe/mem/tag_mem_pkt_i[26] (net)                  28.6923              0.0000     0.3673 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)                  0.0000     0.3673 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)           28.6923              0.0000     0.3673 r
  core/fe/mem/icache/U1019/IN2 (AND2X1)                           0.1116   -0.0047 @   0.3626 r
  core/fe/mem/icache/U1019/Q (AND2X1)                             0.0687    0.0853     0.4479 r
  core/fe/mem/icache/tag_mem_data_li[23] (net)     3   15.4645              0.0000     0.4479 r
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4479 r
  core/fe/mem/icache/tag_mem/data_i[147] (net)         15.4645              0.0000     0.4479 r
  core/fe/mem/icache/tag_mem/icc_place48/INP (NBUFFX2)            0.0687   -0.0105 &   0.4374 r
  core/fe/mem/icache/tag_mem/icc_place48/Z (NBUFFX2)              0.0249    0.0564     0.4938 r
  core/fe/mem/icache/tag_mem/n160 (net)         1       2.5086              0.0000     0.4938 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[23] (saed90_248x64_1P_bit)   0.0249  -0.0015 &   0.4923 r d 
  data arrival time                                                                    0.4923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0558


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[76] (net)                          2      19.8965              0.0000     0.1000 r
  U3373/IN5 (AO222X1)                                             0.0020    0.0005 @   0.1005 r
  U3373/Q (AO222X1)                                               0.1376    0.1079 @   0.2084 r
  mem_resp_li[76] (net)                         1      37.8478              0.0000     0.2084 r
  uce_0__uce/mem_resp_i[76] (bp_uce_02_2)                                   0.0000     0.2084 r
  uce_0__uce/mem_resp_i[76] (net)                      37.8478              0.0000     0.2084 r
  uce_0__uce/U172/IN2 (AND2X1)                                    0.1379   -0.0324 @   0.1760 r
  uce_0__uce/U172/Q (AND2X1)                                      0.3410    0.2037 @   0.3797 r
  uce_0__uce/data_mem_pkt_o[20] (net)           3     105.8059              0.0000     0.3797 r
  uce_0__uce/data_mem_pkt_o[20] (bp_uce_02_2)                               0.0000     0.3797 r
  data_mem_pkt_li[19] (net)                           105.8059              0.0000     0.3797 r
  core/data_mem_pkt_i[20] (bp_core_minimal_02_0)                            0.0000     0.3797 r
  core/data_mem_pkt_i[20] (net)                       105.8059              0.0000     0.3797 r
  core/fe/data_mem_pkt_i[20] (bp_fe_top_02_0)                               0.0000     0.3797 r
  core/fe/data_mem_pkt_i[20] (net)                    105.8059              0.0000     0.3797 r
  core/fe/mem/data_mem_pkt_i[20] (bp_fe_mem_02_0)                           0.0000     0.3797 r
  core/fe/mem/data_mem_pkt_i[20] (net)                105.8059              0.0000     0.3797 r
  core/fe/mem/icache/data_mem_pkt_i[20] (bp_fe_icache_02_0)                 0.0000     0.3797 r
  core/fe/mem/icache/data_mem_pkt_i[20] (net)         105.8059              0.0000     0.3797 r
  core/fe/mem/icache/U1535/IN1 (MUX21X1)                          0.3410   -0.0572 @   0.3224 r
  core/fe/mem/icache/U1535/Q (MUX21X1)                            0.0348    0.1242     0.4466 r
  core/fe/mem/icache/n512 (net)                 1       2.5885              0.0000     0.4466 r
  core/fe/mem/icache/uncached_load_data_r_reg_18_/D (DFFX1)       0.0348    0.0000 &   0.4466 r
  data arrival time                                                                    0.4466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                             0.0000     0.4161
  core/fe/mem/icache/uncached_load_data_r_reg_18_/CLK (DFFX1)               0.0000     0.4161 r
  library hold time                                                        -0.0255     0.3907
  data required time                                                                   0.3907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3907
  data arrival time                                                                   -0.4466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0560


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  icc_place1859/INP (NBUFFX2)                                     0.2665    0.0514 @   0.1514 f
  icc_place1859/Z (NBUFFX2)                                       0.3133    0.2251 @   0.3764 f
  n2491 (net)                                  39     204.0303              0.0000     0.3764 f
  core/reset_i_hfs_netlink_32 (bp_core_minimal_02_0)                        0.0000     0.3764 f
  core/reset_i_hfs_netlink_32 (net)                   204.0303              0.0000     0.3764 f
  core/be/reset_i_hfs_netlink_46 (bp_be_top_02_0)                           0.0000     0.3764 f
  core/be/reset_i_hfs_netlink_46 (net)                204.0303              0.0000     0.3764 f
  core/be/be_mem/reset_i_hfs_netlink_68 (bp_be_mem_top_02_0)                0.0000     0.3764 f
  core/be/be_mem/reset_i_hfs_netlink_68 (net)         204.0303              0.0000     0.3764 f
  core/be/be_mem/csr/IN22 (bp_be_csr_02_0)                                  0.0000     0.3764 f
  core/be/be_mem/csr/IN22 (net)                       204.0303              0.0000     0.3764 f
  core/be/be_mem/csr/debug_mode_reg/reset_i (bsg_dff_reset_width_p1_17)     0.0000     0.3764 f
  core/be/be_mem/csr/debug_mode_reg/reset_i (net)     204.0303              0.0000     0.3764 f
  core/be/be_mem/csr/debug_mode_reg/U4/IN1 (NOR2X0)               0.3133    0.0058 @   0.3822 f
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)                0.0861    0.0796     0.4618 r
  core/be/be_mem/csr/debug_mode_reg/n3 (net)     1      7.3847              0.0000     0.4618 r
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)       0.0861   -0.0066 &   0.4553 r
  data arrival time                                                                    0.4553

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4372     0.4372
  clock reconvergence pessimism                                             0.0000     0.4372
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.4372 r
  library hold time                                                        -0.0386     0.3987
  data required time                                                                   0.3987
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3987
  data arrival time                                                                   -0.4553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0566


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[108] (net)                         2      12.6279              0.0000     0.1000 f
  U3411/IN5 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3411/Q (AO222X1)                                               0.1102    0.1067     0.2067 f
  mem_resp_li[108] (net)                        1      29.8062              0.0000     0.2067 f
  uce_0__uce/mem_resp_i[108] (bp_uce_02_2)                                  0.0000     0.2067 f
  uce_0__uce/mem_resp_i[108] (net)                     29.8062              0.0000     0.2067 f
  uce_0__uce/U208/IN2 (AND2X1)                                    0.1102   -0.0077 &   0.1990 f
  uce_0__uce/U208/Q (AND2X1)                                      0.3371    0.2188 @   0.4178 f
  uce_0__uce/data_mem_pkt_o[52] (net)           3      99.2781              0.0000     0.4178 f
  uce_0__uce/data_mem_pkt_o[52] (bp_uce_02_2)                               0.0000     0.4178 f
  data_mem_pkt_li[51] (net)                            99.2781              0.0000     0.4178 f
  core/data_mem_pkt_i[52] (bp_core_minimal_02_0)                            0.0000     0.4178 f
  core/data_mem_pkt_i[52] (net)                        99.2781              0.0000     0.4178 f
  core/fe/data_mem_pkt_i[52] (bp_fe_top_02_0)                               0.0000     0.4178 f
  core/fe/data_mem_pkt_i[52] (net)                     99.2781              0.0000     0.4178 f
  core/fe/mem/data_mem_pkt_i[52] (bp_fe_mem_02_0)                           0.0000     0.4178 f
  core/fe/mem/data_mem_pkt_i[52] (net)                 99.2781              0.0000     0.4178 f
  core/fe/mem/icache/data_mem_pkt_i[52] (bp_fe_icache_02_0)                 0.0000     0.4178 f
  core/fe/mem/icache/data_mem_pkt_i[52] (net)          99.2781              0.0000     0.4178 f
  core/fe/mem/icache/U1509/IN1 (MUX21X1)                          0.3371   -0.0437 @   0.3741 f
  core/fe/mem/icache/U1509/Q (MUX21X1)                            0.0352    0.0995     0.4736 f
  core/fe/mem/icache/n544 (net)                 1       2.3345              0.0000     0.4736 f
  core/fe/mem/icache/uncached_load_data_r_reg_50_/D (DFFX1)       0.0352    0.0000 &   0.4736 f
  data arrival time                                                                    0.4736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4010     0.4010
  clock reconvergence pessimism                                             0.0000     0.4010
  core/fe/mem/icache/uncached_load_data_r_reg_50_/CLK (DFFX1)               0.0000     0.4010 r
  library hold time                                                         0.0157     0.4167
  data required time                                                                   0.4167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4167
  data arrival time                                                                   -0.4736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0569


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[87] (net)                          2      11.1064              0.0000     0.1000 f
  U3388/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3388/Q (AO222X1)                                               0.1473    0.1241 @   0.2241 f
  mem_resp_li[87] (net)                         1      41.4061              0.0000     0.2241 f
  uce_0__uce/mem_resp_i[87] (bp_uce_02_2)                                   0.0000     0.2241 f
  uce_0__uce/mem_resp_i[87] (net)                      41.4061              0.0000     0.2241 f
  uce_0__uce/U185/IN2 (AND2X1)                                    0.1473   -0.0309 @   0.1931 f
  uce_0__uce/U185/Q (AND2X1)                                      0.3903    0.2465 @   0.4396 f
  uce_0__uce/data_mem_pkt_o[31] (net)           3     114.9901              0.0000     0.4396 f
  uce_0__uce/data_mem_pkt_o[31] (bp_uce_02_2)                               0.0000     0.4396 f
  data_mem_pkt_li[30] (net)                           114.9901              0.0000     0.4396 f
  core/data_mem_pkt_i[31] (bp_core_minimal_02_0)                            0.0000     0.4396 f
  core/data_mem_pkt_i[31] (net)                       114.9901              0.0000     0.4396 f
  core/fe/data_mem_pkt_i[31] (bp_fe_top_02_0)                               0.0000     0.4396 f
  core/fe/data_mem_pkt_i[31] (net)                    114.9901              0.0000     0.4396 f
  core/fe/mem/data_mem_pkt_i[31] (bp_fe_mem_02_0)                           0.0000     0.4396 f
  core/fe/mem/data_mem_pkt_i[31] (net)                114.9901              0.0000     0.4396 f
  core/fe/mem/icache/data_mem_pkt_i[31] (bp_fe_icache_02_0)                 0.0000     0.4396 f
  core/fe/mem/icache/data_mem_pkt_i[31] (net)         114.9901              0.0000     0.4396 f
  core/fe/mem/icache/U1524/IN1 (MUX21X1)                          0.3903   -0.0688 @   0.3708 f
  core/fe/mem/icache/U1524/Q (MUX21X1)                            0.0350    0.1028     0.4736 f
  core/fe/mem/icache/n523 (net)                 1       2.2372              0.0000     0.4736 f
  core/fe/mem/icache/uncached_load_data_r_reg_29_/D (DFFX1)       0.0350    0.0000 &   0.4736 f
  data arrival time                                                                    0.4736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4010     0.4010
  clock reconvergence pessimism                                             0.0000     0.4010
  core/fe/mem/icache/uncached_load_data_r_reg_29_/CLK (DFFX1)               0.0000     0.4010 r
  library hold time                                                         0.0157     0.4167
  data required time                                                                   0.4167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4167
  data arrival time                                                                   -0.4736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0570


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7410              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7410       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7410           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7410   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3148   0.1039 @   0.2039 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1438   0.1580   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4169   0.0000   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/IN2 (AO22X1)   0.1438  -0.0032 &   0.3587 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/Q (AO22X1)   0.0342   0.0962   0.4550 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n20 (net)     1   2.8774   0.0000   0.4550 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/D (DFFX1)   0.0342   0.0000 &   0.4550 f
  data arrival time                                                                    0.4550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  clock reconvergence pessimism                                             0.0000     0.3808
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3808 r
  library hold time                                                         0.0170     0.3978
  data required time                                                                   0.3978
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3978
  data arrival time                                                                   -0.4550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0572


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[109] (net)                         2      10.1116              0.0000     0.1000 f
  U3412/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3412/Q (AO222X1)                                               0.1624    0.1317 @   0.2316 f
  mem_resp_li[109] (net)                        1      46.3895              0.0000     0.2316 f
  uce_0__uce/mem_resp_i[109] (bp_uce_02_2)                                  0.0000     0.2316 f
  uce_0__uce/mem_resp_i[109] (net)                     46.3895              0.0000     0.2316 f
  uce_0__uce/U209/IN2 (AND2X1)                                    0.1624   -0.0233 @   0.2083 f
  uce_0__uce/U209/Q (AND2X1)                                      0.3532    0.2320 @   0.4403 f
  uce_0__uce/data_mem_pkt_o[53] (net)           3     103.8080              0.0000     0.4403 f
  uce_0__uce/data_mem_pkt_o[53] (bp_uce_02_2)                               0.0000     0.4403 f
  data_mem_pkt_li[52] (net)                           103.8080              0.0000     0.4403 f
  core/data_mem_pkt_i[53] (bp_core_minimal_02_0)                            0.0000     0.4403 f
  core/data_mem_pkt_i[53] (net)                       103.8080              0.0000     0.4403 f
  core/fe/data_mem_pkt_i[53] (bp_fe_top_02_0)                               0.0000     0.4403 f
  core/fe/data_mem_pkt_i[53] (net)                    103.8080              0.0000     0.4403 f
  core/fe/mem/data_mem_pkt_i[53] (bp_fe_mem_02_0)                           0.0000     0.4403 f
  core/fe/mem/data_mem_pkt_i[53] (net)                103.8080              0.0000     0.4403 f
  core/fe/mem/icache/data_mem_pkt_i[53] (bp_fe_icache_02_0)                 0.0000     0.4403 f
  core/fe/mem/icache/data_mem_pkt_i[53] (net)         103.8080              0.0000     0.4403 f
  core/fe/mem/icache/U1508/IN1 (MUX21X1)                          0.3532   -0.0691 @   0.3712 f
  core/fe/mem/icache/U1508/Q (MUX21X1)                            0.0376    0.1027     0.4739 f
  core/fe/mem/icache/n545 (net)                 1       3.2100              0.0000     0.4739 f
  core/fe/mem/icache/uncached_load_data_r_reg_51_/D (DFFX1)       0.0376   -0.0007 &   0.4732 f
  data arrival time                                                                    0.4732

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  clock reconvergence pessimism                                             0.0000     0.4006
  core/fe/mem/icache/uncached_load_data_r_reg_51_/CLK (DFFX1)               0.0000     0.4006 r
  library hold time                                                         0.0151     0.4157
  data required time                                                                   0.4157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4157
  data arrival time                                                                   -0.4732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0575


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[111] (net)                         2      16.4249              0.0000     0.1000 f
  U3415/IN5 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3415/Q (AO222X1)                                               0.1557    0.1285 @   0.2288 f
  mem_resp_li[111] (net)                        1      44.1880              0.0000     0.2288 f
  uce_0__uce/mem_resp_i[111] (bp_uce_02_2)                                  0.0000     0.2288 f
  uce_0__uce/mem_resp_i[111] (net)                     44.1880              0.0000     0.2288 f
  uce_0__uce/U211/IN2 (AND2X1)                                    0.1557   -0.0382 @   0.1906 f
  uce_0__uce/U211/Q (AND2X1)                                      0.3393    0.2255 @   0.4161 f
  uce_0__uce/data_mem_pkt_o[55] (net)           3      99.7387              0.0000     0.4161 f
  uce_0__uce/data_mem_pkt_o[55] (bp_uce_02_2)                               0.0000     0.4161 f
  data_mem_pkt_li[54] (net)                            99.7387              0.0000     0.4161 f
  core/data_mem_pkt_i[55] (bp_core_minimal_02_0)                            0.0000     0.4161 f
  core/data_mem_pkt_i[55] (net)                        99.7387              0.0000     0.4161 f
  core/fe/data_mem_pkt_i[55] (bp_fe_top_02_0)                               0.0000     0.4161 f
  core/fe/data_mem_pkt_i[55] (net)                     99.7387              0.0000     0.4161 f
  core/fe/mem/data_mem_pkt_i[55] (bp_fe_mem_02_0)                           0.0000     0.4161 f
  core/fe/mem/data_mem_pkt_i[55] (net)                 99.7387              0.0000     0.4161 f
  core/fe/mem/icache/data_mem_pkt_i[55] (bp_fe_icache_02_0)                 0.0000     0.4161 f
  core/fe/mem/icache/data_mem_pkt_i[55] (net)          99.7387              0.0000     0.4161 f
  core/fe/mem/icache/U1506/IN1 (MUX21X1)                          0.3393   -0.0437 @   0.3724 f
  core/fe/mem/icache/U1506/Q (MUX21X1)                            0.0364    0.1007     0.4730 f
  core/fe/mem/icache/n547 (net)                 1       2.7622              0.0000     0.4730 f
  core/fe/mem/icache/uncached_load_data_r_reg_53_/D (DFFX1)       0.0364    0.0000 &   0.4730 f
  data arrival time                                                                    0.4730

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  clock reconvergence pessimism                                             0.0000     0.3999
  core/fe/mem/icache/uncached_load_data_r_reg_53_/CLK (DFFX1)               0.0000     0.3999 r
  library hold time                                                         0.0154     0.4153
  data required time                                                                   0.4153
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4153
  data arrival time                                                                   -0.4730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0577


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  icc_place1859/INP (NBUFFX2)                                     0.2775    0.0529 @   0.1529 r
  icc_place1859/Z (NBUFFX2)                                       0.3406    0.2314 @   0.3843 r
  n2491 (net)                                  39     214.4290              0.0000     0.3843 r
  uce_1__uce/reset_i (bp_uce_02_3)                                          0.0000     0.3843 r
  uce_1__uce/reset_i (net)                            214.4290              0.0000     0.3843 r
  uce_1__uce/index_counter/reset_i_hfs_netlink_584 (bsg_counter_set_down_width_p6_3)   0.0000   0.3843 r
  uce_1__uce/index_counter/reset_i_hfs_netlink_584 (net) 214.4290           0.0000     0.3843 r
  uce_1__uce/index_counter/U25/IN1 (NOR2X0)                       0.3406    0.0164 @   0.4007 r
  uce_1__uce/index_counter/U25/QN (NOR2X0)                        0.0430    0.0582     0.4589 f
  uce_1__uce/index_counter/n27 (net)            1       2.1984              0.0000     0.4589 f
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)                 0.0430    0.0000 &   0.4589 f
  data arrival time                                                                    0.4589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3863     0.3863
  clock reconvergence pessimism                                             0.0000     0.3863
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                         0.0000     0.3863 r
  library hold time                                                         0.0140     0.4003
  data required time                                                                   0.4003
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4003
  data arrival time                                                                   -0.4589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0585


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[83] (net)                           2      25.7570              0.0000     0.1000 f
  U3382/IN1 (AO222X1)                                             0.0023    0.0004 @   0.1004 f
  U3382/Q (AO222X1)                                               0.1287    0.1621 @   0.2625 f
  mem_resp_li[83] (net)                         1      35.0279              0.0000     0.2625 f
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                                   0.0000     0.2625 f
  uce_0__uce/mem_resp_i[83] (net)                      35.0279              0.0000     0.2625 f
  uce_0__uce/U181/IN2 (AND2X1)                                    0.1287   -0.0239 @   0.2386 f
  uce_0__uce/U181/Q (AND2X1)                                      0.3505    0.2435 @   0.4821 f
  uce_0__uce/data_mem_pkt_o[27] (net)           3     107.2941              0.0000     0.4821 f
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                               0.0000     0.4821 f
  data_mem_pkt_li[26] (net)                           107.2941              0.0000     0.4821 f
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                            0.0000     0.4821 f
  core/data_mem_pkt_i[27] (net)                       107.2941              0.0000     0.4821 f
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                               0.0000     0.4821 f
  core/fe/data_mem_pkt_i[27] (net)                    107.2941              0.0000     0.4821 f
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                           0.0000     0.4821 f
  core/fe/mem/data_mem_pkt_i[27] (net)                107.2941              0.0000     0.4821 f
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)                 0.0000     0.4821 f
  core/fe/mem/icache/data_mem_pkt_i[27] (net)         107.2941              0.0000     0.4821 f
  core/fe/mem/icache/U1528/IN1 (MUX21X1)                          0.3505   -0.0890 @   0.3931 f
  core/fe/mem/icache/U1528/Q (MUX21X1)                            0.0387    0.1025     0.4956 f
  core/fe/mem/icache/n519 (net)                 1       3.1795              0.0000     0.4956 f
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)       0.0387    0.0000 &   0.4956 f
  data arrival time                                                                    0.4956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4225     0.4225
  clock reconvergence pessimism                                             0.0000     0.4225
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)               0.0000     0.4225 r
  library hold time                                                         0.0141     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.4956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0590


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[77] (net)                          2      14.5206              0.0000     0.1000 f
  U3374/IN3 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3374/Q (AO222X1)                                               0.1078    0.1332     0.2335 f
  mem_resp_li[77] (net)                         1      29.0096              0.0000     0.2335 f
  uce_0__uce/mem_resp_i[77] (bp_uce_02_2)                                   0.0000     0.2335 f
  uce_0__uce/mem_resp_i[77] (net)                      29.0096              0.0000     0.2335 f
  uce_0__uce/U173/IN2 (AND2X1)                                    0.1078   -0.0137 &   0.2198 f
  uce_0__uce/U173/Q (AND2X1)                                      0.3366    0.2195 @   0.4393 f
  uce_0__uce/data_mem_pkt_o[21] (net)           3      99.4781              0.0000     0.4393 f
  uce_0__uce/data_mem_pkt_o[21] (bp_uce_02_2)                               0.0000     0.4393 f
  data_mem_pkt_li[20] (net)                            99.4781              0.0000     0.4393 f
  core/data_mem_pkt_i[21] (bp_core_minimal_02_0)                            0.0000     0.4393 f
  core/data_mem_pkt_i[21] (net)                        99.4781              0.0000     0.4393 f
  core/fe/data_mem_pkt_i[21] (bp_fe_top_02_0)                               0.0000     0.4393 f
  core/fe/data_mem_pkt_i[21] (net)                     99.4781              0.0000     0.4393 f
  core/fe/mem/data_mem_pkt_i[21] (bp_fe_mem_02_0)                           0.0000     0.4393 f
  core/fe/mem/data_mem_pkt_i[21] (net)                 99.4781              0.0000     0.4393 f
  core/fe/mem/icache/data_mem_pkt_i[21] (bp_fe_icache_02_0)                 0.0000     0.4393 f
  core/fe/mem/icache/data_mem_pkt_i[21] (net)          99.4781              0.0000     0.4393 f
  core/fe/mem/icache/U1534/IN1 (MUX21X1)                          0.3366   -0.0474 @   0.3919 f
  core/fe/mem/icache/U1534/Q (MUX21X1)                            0.0389    0.1020     0.4939 f
  core/fe/mem/icache/n513 (net)                 1       3.3865              0.0000     0.4939 f
  core/fe/mem/icache/uncached_load_data_r_reg_19_/D (DFFX1)       0.0389   -0.0008 &   0.4931 f
  data arrival time                                                                    0.4931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4199     0.4199
  clock reconvergence pessimism                                             0.0000     0.4199
  core/fe/mem/icache/uncached_load_data_r_reg_19_/CLK (DFFX1)               0.0000     0.4199 r
  library hold time                                                         0.0140     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.4931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0592


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[85] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[85] (net)                           2      14.1596              0.0000     0.1000 f
  U3384/IN1 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3384/Q (AO222X1)                                               0.1573    0.1780 @   0.2780 f
  mem_resp_li[85] (net)                         1      44.8341              0.0000     0.2780 f
  uce_0__uce/mem_resp_i[85] (bp_uce_02_2)                                   0.0000     0.2780 f
  uce_0__uce/mem_resp_i[85] (net)                      44.8341              0.0000     0.2780 f
  uce_0__uce/U183/IN2 (AND2X1)                                    0.1573   -0.0474 @   0.2306 f
  uce_0__uce/U183/Q (AND2X1)                                      0.3221    0.2194 @   0.4500 f
  uce_0__uce/data_mem_pkt_o[29] (net)           3      94.8897              0.0000     0.4500 f
  uce_0__uce/data_mem_pkt_o[29] (bp_uce_02_2)                               0.0000     0.4500 f
  data_mem_pkt_li[28] (net)                            94.8897              0.0000     0.4500 f
  core/data_mem_pkt_i[29] (bp_core_minimal_02_0)                            0.0000     0.4500 f
  core/data_mem_pkt_i[29] (net)                        94.8897              0.0000     0.4500 f
  core/fe/data_mem_pkt_i[29] (bp_fe_top_02_0)                               0.0000     0.4500 f
  core/fe/data_mem_pkt_i[29] (net)                     94.8897              0.0000     0.4500 f
  core/fe/mem/data_mem_pkt_i[29] (bp_fe_mem_02_0)                           0.0000     0.4500 f
  core/fe/mem/data_mem_pkt_i[29] (net)                 94.8897              0.0000     0.4500 f
  core/fe/mem/icache/data_mem_pkt_i[29] (bp_fe_icache_02_0)                 0.0000     0.4500 f
  core/fe/mem/icache/data_mem_pkt_i[29] (net)          94.8897              0.0000     0.4500 f
  core/fe/mem/icache/U1526/IN1 (MUX21X1)                          0.3221   -0.0535 @   0.3964 f
  core/fe/mem/icache/U1526/Q (MUX21X1)                            0.0379    0.0994     0.4959 f
  core/fe/mem/icache/n521 (net)                 1       2.7525              0.0000     0.4959 f
  core/fe/mem/icache/uncached_load_data_r_reg_27_/D (DFFX1)       0.0379    0.0000 &   0.4959 f
  data arrival time                                                                    0.4959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                             0.0000     0.4223
  core/fe/mem/icache/uncached_load_data_r_reg_27_/CLK (DFFX1)               0.0000     0.4223 r
  library hold time                                                         0.0143     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.4959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0593


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[90] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[90] (net)                           2      13.0583              0.0000     0.1000 f
  U3391/IN1 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3391/Q (AO222X1)                                               0.1048    0.1504     0.2506 f
  mem_resp_li[90] (net)                         1      27.8131              0.0000     0.2506 f
  uce_0__uce/mem_resp_i[90] (bp_uce_02_2)                                   0.0000     0.2506 f
  uce_0__uce/mem_resp_i[90] (net)                      27.8131              0.0000     0.2506 f
  uce_0__uce/U189/IN2 (AND2X1)                                    0.1048   -0.0065 &   0.2441 f
  uce_0__uce/U189/Q (AND2X1)                                      0.3140    0.2088 @   0.4530 f
  uce_0__uce/data_mem_pkt_o[34] (net)           3      92.6002              0.0000     0.4530 f
  uce_0__uce/data_mem_pkt_o[34] (bp_uce_02_2)                               0.0000     0.4530 f
  data_mem_pkt_li[33] (net)                            92.6002              0.0000     0.4530 f
  core/data_mem_pkt_i[34] (bp_core_minimal_02_0)                            0.0000     0.4530 f
  core/data_mem_pkt_i[34] (net)                        92.6002              0.0000     0.4530 f
  core/fe/data_mem_pkt_i[34] (bp_fe_top_02_0)                               0.0000     0.4530 f
  core/fe/data_mem_pkt_i[34] (net)                     92.6002              0.0000     0.4530 f
  core/fe/mem/data_mem_pkt_i[34] (bp_fe_mem_02_0)                           0.0000     0.4530 f
  core/fe/mem/data_mem_pkt_i[34] (net)                 92.6002              0.0000     0.4530 f
  core/fe/mem/icache/data_mem_pkt_i[34] (bp_fe_icache_02_0)                 0.0000     0.4530 f
  core/fe/mem/icache/data_mem_pkt_i[34] (net)          92.6002              0.0000     0.4530 f
  core/fe/mem/icache/U954/IN1 (MUX21X1)                           0.3140   -0.0564 @   0.3966 f
  core/fe/mem/icache/U954/Q (MUX21X1)                             0.0377    0.0985     0.4951 f
  core/fe/mem/icache/n526 (net)                 1       2.5945              0.0000     0.4951 f
  core/fe/mem/icache/uncached_load_data_r_reg_32_/D (DFFX1)       0.0377    0.0000 &   0.4951 f
  data arrival time                                                                    0.4951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4211     0.4211
  clock reconvergence pessimism                                             0.0000     0.4211
  core/fe/mem/icache/uncached_load_data_r_reg_32_/CLK (DFFX1)               0.0000     0.4211 r
  library hold time                                                         0.0143     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.4951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0596


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[103] (net)                         2      12.8257              0.0000     0.1000 f
  U3406/IN5 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3406/Q (AO222X1)                                               0.1333    0.1168 @   0.2171 f
  mem_resp_li[103] (net)                        1      36.6896              0.0000     0.2171 f
  uce_0__uce/mem_resp_i[103] (bp_uce_02_2)                                  0.0000     0.2171 f
  uce_0__uce/mem_resp_i[103] (net)                     36.6896              0.0000     0.2171 f
  uce_0__uce/U203/IN2 (AND2X1)                                    0.1333   -0.0144 @   0.2027 f
  uce_0__uce/U203/Q (AND2X1)                                      0.4021    0.2499 @   0.4527 f
  uce_0__uce/data_mem_pkt_o[47] (net)           3     118.5278              0.0000     0.4527 f
  uce_0__uce/data_mem_pkt_o[47] (bp_uce_02_2)                               0.0000     0.4527 f
  data_mem_pkt_li[46] (net)                           118.5278              0.0000     0.4527 f
  core/data_mem_pkt_i[47] (bp_core_minimal_02_0)                            0.0000     0.4527 f
  core/data_mem_pkt_i[47] (net)                       118.5278              0.0000     0.4527 f
  core/fe/data_mem_pkt_i[47] (bp_fe_top_02_0)                               0.0000     0.4527 f
  core/fe/data_mem_pkt_i[47] (net)                    118.5278              0.0000     0.4527 f
  core/fe/mem/data_mem_pkt_i[47] (bp_fe_mem_02_0)                           0.0000     0.4527 f
  core/fe/mem/data_mem_pkt_i[47] (net)                118.5278              0.0000     0.4527 f
  core/fe/mem/icache/data_mem_pkt_i[47] (bp_fe_icache_02_0)                 0.0000     0.4527 f
  core/fe/mem/icache/data_mem_pkt_i[47] (net)         118.5278              0.0000     0.4527 f
  core/fe/mem/icache/U1514/IN1 (MUX21X1)                          0.4021   -0.0803 @   0.3724 f
  core/fe/mem/icache/U1514/Q (MUX21X1)                            0.0353    0.1040     0.4764 f
  core/fe/mem/icache/n539 (net)                 1       2.3664              0.0000     0.4764 f
  core/fe/mem/icache/uncached_load_data_r_reg_45_/D (DFFX1)       0.0353    0.0000 &   0.4764 f
  data arrival time                                                                    0.4764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4011     0.4011
  clock reconvergence pessimism                                             0.0000     0.4011
  core/fe/mem/icache/uncached_load_data_r_reg_45_/CLK (DFFX1)               0.0000     0.4011 r
  library hold time                                                         0.0157     0.4168
  data required time                                                                   0.4168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4168
  data arrival time                                                                   -0.4764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0596


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[75] (net)                          2       9.6055              0.0000     0.1000 r
  U3372/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3372/Q (AO222X1)                                               0.1193    0.1006 @   0.2007 r
  mem_resp_li[75] (net)                         1      31.7476              0.0000     0.2007 r
  uce_0__uce/mem_resp_i[75] (bp_uce_02_2)                                   0.0000     0.2007 r
  uce_0__uce/mem_resp_i[75] (net)                      31.7476              0.0000     0.2007 r
  uce_0__uce/U171/IN2 (AND2X1)                                    0.1195   -0.0144 @   0.1863 r
  uce_0__uce/U171/Q (AND2X1)                                      0.3529    0.1987 @   0.3850 r
  uce_0__uce/data_mem_pkt_o[19] (net)           3     106.8281              0.0000     0.3850 r
  uce_0__uce/data_mem_pkt_o[19] (bp_uce_02_2)                               0.0000     0.3850 r
  data_mem_pkt_li[18] (net)                           106.8281              0.0000     0.3850 r
  core/data_mem_pkt_i[19] (bp_core_minimal_02_0)                            0.0000     0.3850 r
  core/data_mem_pkt_i[19] (net)                       106.8281              0.0000     0.3850 r
  core/fe/data_mem_pkt_i[19] (bp_fe_top_02_0)                               0.0000     0.3850 r
  core/fe/data_mem_pkt_i[19] (net)                    106.8281              0.0000     0.3850 r
  core/fe/mem/data_mem_pkt_i[19] (bp_fe_mem_02_0)                           0.0000     0.3850 r
  core/fe/mem/data_mem_pkt_i[19] (net)                106.8281              0.0000     0.3850 r
  core/fe/mem/icache/data_mem_pkt_i[19] (bp_fe_icache_02_0)                 0.0000     0.3850 r
  core/fe/mem/icache/data_mem_pkt_i[19] (net)         106.8281              0.0000     0.3850 r
  core/fe/mem/icache/U1536/IN1 (MUX21X1)                          0.3529   -0.0558 @   0.3291 r
  core/fe/mem/icache/U1536/Q (MUX21X1)                            0.0364    0.1269     0.4561 r
  core/fe/mem/icache/n511 (net)                 1       3.1349              0.0000     0.4561 r
  core/fe/mem/icache/uncached_load_data_r_reg_17_/D (DFFX1)       0.0364    0.0000 &   0.4561 r
  data arrival time                                                                    0.4561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                             0.0000     0.4217
  core/fe/mem/icache/uncached_load_data_r_reg_17_/CLK (DFFX1)               0.0000     0.4217 r
  library hold time                                                        -0.0260     0.3958
  data required time                                                                   0.3958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3958
  data arrival time                                                                   -0.4561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0603


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[115] (net)                         2      15.9385              0.0000     0.1000 f
  U3419/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3419/Q (AO222X1)                                               0.1312    0.1188     0.2190 f
  mem_resp_li[115] (net)                        1      37.4702              0.0000     0.2190 f
  uce_0__uce/mem_resp_i[115] (bp_uce_02_2)                                  0.0000     0.2190 f
  uce_0__uce/mem_resp_i[115] (net)                     37.4702              0.0000     0.2190 f
  uce_0__uce/U216/IN2 (AND2X1)                                    0.1312   -0.0254 &   0.1936 f
  uce_0__uce/U216/Q (AND2X1)                                      0.3307    0.2217 @   0.4153 f
  uce_0__uce/data_mem_pkt_o[59] (net)           3      97.9229              0.0000     0.4153 f
  uce_0__uce/data_mem_pkt_o[59] (bp_uce_02_2)                               0.0000     0.4153 f
  data_mem_pkt_li[58] (net)                            97.9229              0.0000     0.4153 f
  core/data_mem_pkt_i[59] (bp_core_minimal_02_0)                            0.0000     0.4153 f
  core/data_mem_pkt_i[59] (net)                        97.9229              0.0000     0.4153 f
  core/fe/data_mem_pkt_i[59] (bp_fe_top_02_0)                               0.0000     0.4153 f
  core/fe/data_mem_pkt_i[59] (net)                     97.9229              0.0000     0.4153 f
  core/fe/mem/data_mem_pkt_i[59] (bp_fe_mem_02_0)                           0.0000     0.4153 f
  core/fe/mem/data_mem_pkt_i[59] (net)                 97.9229              0.0000     0.4153 f
  core/fe/mem/icache/data_mem_pkt_i[59] (bp_fe_icache_02_0)                 0.0000     0.4153 f
  core/fe/mem/icache/data_mem_pkt_i[59] (net)          97.9229              0.0000     0.4153 f
  core/fe/mem/icache/U1501/IN1 (MUX21X1)                          0.3307   -0.0395 @   0.3757 f
  core/fe/mem/icache/U1501/Q (MUX21X1)                            0.0359    0.0996     0.4753 f
  core/fe/mem/icache/n551 (net)                 1       2.5766              0.0000     0.4753 f
  core/fe/mem/icache/uncached_load_data_r_reg_57_/D (DFFX1)       0.0359    0.0000 &   0.4754 f
  data arrival time                                                                    0.4754

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3995     0.3995
  clock reconvergence pessimism                                             0.0000     0.3995
  core/fe/mem/icache/uncached_load_data_r_reg_57_/CLK (DFFX1)               0.0000     0.3995 r
  library hold time                                                         0.0155     0.4150
  data required time                                                                   0.4150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4150
  data arrival time                                                                   -0.4754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0604


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[110] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[110] (net)                         2       9.6848              0.0000     0.1000 r
  U3260/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3260/Q (AO222X1)                                               0.1034    0.1326     0.2326 r
  mem_resp_li[680] (net)                        1      27.7774              0.0000     0.2326 r
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2326 r
  uce_1__uce/mem_resp_i[110] (net)                     27.7774              0.0000     0.2326 r
  uce_1__uce/U158/IN2 (AND2X1)                                    0.1034   -0.0131 &   0.2194 r
  uce_1__uce/U158/Q (AND2X1)                                      0.1212    0.1105 @   0.3300 r
  uce_1__uce/data_mem_pkt_o[54] (net)           3      34.7044              0.0000     0.3300 r
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3300 r
  data_mem_pkt_li[576] (net)                           34.7044              0.0000     0.3300 r
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3300 r
  core/data_mem_pkt_i[577] (net)                       34.7044              0.0000     0.3300 r
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3300 r
  core/be/data_mem_pkt_i[54] (net)                     34.7044              0.0000     0.3300 r
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3300 r
  core/be/be_mem/data_mem_pkt_i[54] (net)              34.7044              0.0000     0.3300 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3300 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       34.7044              0.0000     0.3300 r
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1212   -0.0128 @   0.3172 r
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0362    0.0912     0.4084 r
  core/be/be_mem/dcache/n2265 (net)             1       3.0651              0.0000     0.4084 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0362    0.0000 &   0.4084 r
  data arrival time                                                                    0.4084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                             0.0000     0.3737
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3737 r
  library hold time                                                        -0.0260     0.3476
  data required time                                                                   0.3476
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3476
  data arrival time                                                                   -0.4084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0608


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[64] (net)                           2      11.2899              0.0000     0.1000 f
  U3360/IN1 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3360/Q (AO222X1)                                               0.0811    0.1346     0.2349 f
  mem_resp_li[64] (net)                         1      19.2361              0.0000     0.2349 f
  uce_0__uce/mem_resp_i[64] (bp_uce_02_2)                                   0.0000     0.2349 f
  uce_0__uce/mem_resp_i[64] (net)                      19.2361              0.0000     0.2349 f
  uce_0__uce/U159/IN2 (AND2X1)                                    0.0811   -0.0017 &   0.2332 f
  uce_0__uce/U159/Q (AND2X1)                                      0.2773    0.1871 @   0.4203 f
  uce_0__uce/data_mem_pkt_o[8] (net)            3      81.1502              0.0000     0.4203 f
  uce_0__uce/data_mem_pkt_o[8] (bp_uce_02_2)                                0.0000     0.4203 f
  data_mem_pkt_li[7] (net)                             81.1502              0.0000     0.4203 f
  core/data_mem_pkt_i[8] (bp_core_minimal_02_0)                             0.0000     0.4203 f
  core/data_mem_pkt_i[8] (net)                         81.1502              0.0000     0.4203 f
  core/fe/data_mem_pkt_i[8] (bp_fe_top_02_0)                                0.0000     0.4203 f
  core/fe/data_mem_pkt_i[8] (net)                      81.1502              0.0000     0.4203 f
  core/fe/mem/data_mem_pkt_i[8] (bp_fe_mem_02_0)                            0.0000     0.4203 f
  core/fe/mem/data_mem_pkt_i[8] (net)                  81.1502              0.0000     0.4203 f
  core/fe/mem/icache/data_mem_pkt_i[8] (bp_fe_icache_02_0)                  0.0000     0.4203 f
  core/fe/mem/icache/data_mem_pkt_i[8] (net)           81.1502              0.0000     0.4203 f
  core/fe/mem/icache/U953/IN1 (MUX21X1)                           0.2773   -0.0233 @   0.3971 f
  core/fe/mem/icache/U953/Q (MUX21X1)                             0.0366    0.0961     0.4932 f
  core/fe/mem/icache/n500 (net)                 1       2.6278              0.0000     0.4932 f
  core/fe/mem/icache/uncached_load_data_r_reg_6_/D (DFFX1)        0.0366    0.0000 &   0.4932 f
  data arrival time                                                                    0.4932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_6_/CLK (DFFX1)                0.0000     0.4175 r
  library hold time                                                         0.0146     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.4932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0611


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[81] (net)                          2      13.2730              0.0000     0.1000 r
  U3378/IN3 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3378/Q (AO222X1)                                               0.1074    0.1305     0.2307 r
  mem_resp_li[81] (net)                         1      29.0321              0.0000     0.2307 r
  uce_0__uce/mem_resp_i[81] (bp_uce_02_2)                                   0.0000     0.2307 r
  uce_0__uce/mem_resp_i[81] (net)                      29.0321              0.0000     0.2307 r
  uce_0__uce/U179/IN2 (AND2X1)                                    0.1074   -0.0164 &   0.2143 r
  uce_0__uce/U179/Q (AND2X1)                                      0.3127    0.1839 @   0.3982 r
  uce_0__uce/data_mem_pkt_o[25] (net)           3      94.9095              0.0000     0.3982 r
  uce_0__uce/data_mem_pkt_o[25] (bp_uce_02_2)                               0.0000     0.3982 r
  data_mem_pkt_li[24] (net)                            94.9095              0.0000     0.3982 r
  core/data_mem_pkt_i[25] (bp_core_minimal_02_0)                            0.0000     0.3982 r
  core/data_mem_pkt_i[25] (net)                        94.9095              0.0000     0.3982 r
  core/fe/data_mem_pkt_i[25] (bp_fe_top_02_0)                               0.0000     0.3982 r
  core/fe/data_mem_pkt_i[25] (net)                     94.9095              0.0000     0.3982 r
  core/fe/mem/data_mem_pkt_i[25] (bp_fe_mem_02_0)                           0.0000     0.3982 r
  core/fe/mem/data_mem_pkt_i[25] (net)                 94.9095              0.0000     0.3982 r
  core/fe/mem/icache/data_mem_pkt_i[25] (bp_fe_icache_02_0)                 0.0000     0.3982 r
  core/fe/mem/icache/data_mem_pkt_i[25] (net)          94.9095              0.0000     0.3982 r
  core/fe/mem/icache/U1530/IN1 (MUX21X1)                          0.3127   -0.0644 @   0.3338 r
  core/fe/mem/icache/U1530/Q (MUX21X1)                            0.0377    0.1216     0.4554 r
  core/fe/mem/icache/n517 (net)                 1       3.0542              0.0000     0.4554 r
  core/fe/mem/icache/uncached_load_data_r_reg_23_/D (DFFX1)       0.0377    0.0000 &   0.4555 r
  data arrival time                                                                    0.4555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                             0.0000     0.4205
  core/fe/mem/icache/uncached_load_data_r_reg_23_/CLK (DFFX1)               0.0000     0.4205 r
  library hold time                                                        -0.0264     0.3941
  data required time                                                                   0.3941
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3941
  data arrival time                                                                   -0.4555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0613


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[103] (net)                         2      13.0854              0.0000     0.1000 r
  U3252/IN4 (AO222X1)                                             0.0008    0.0003 @   0.1003 r
  U3252/Q (AO222X1)                                               0.1458    0.1493 @   0.2496 r
  mem_resp_li[673] (net)                        1      40.6678              0.0000     0.2496 r
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2496 r
  uce_1__uce/mem_resp_i[103] (net)                     40.6678              0.0000     0.2496 r
  uce_1__uce/U150/IN2 (AND2X1)                                    0.1462   -0.0272 @   0.2224 r
  uce_1__uce/U150/Q (AND2X1)                                      0.1460    0.1226 @   0.3450 r
  uce_1__uce/data_mem_pkt_o[47] (net)           3      40.4527              0.0000     0.3450 r
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3450 r
  data_mem_pkt_li[569] (net)                           40.4527              0.0000     0.3450 r
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3450 r
  core/data_mem_pkt_i[570] (net)                       40.4527              0.0000     0.3450 r
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3450 r
  core/be/data_mem_pkt_i[47] (net)                     40.4527              0.0000     0.3450 r
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3450 r
  core/be/be_mem/data_mem_pkt_i[47] (net)              40.4527              0.0000     0.3450 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3450 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       40.4527              0.0000     0.3450 r
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1462   -0.0234 @   0.3216 r
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0345    0.0946     0.4162 r
  core/be/be_mem/dcache/n2272 (net)             1       2.4741              0.0000     0.4162 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0345    0.0000 &   0.4162 r
  data arrival time                                                                    0.4162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3800     0.3800
  clock reconvergence pessimism                                             0.0000     0.3800
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3800 r
  library hold time                                                        -0.0253     0.3547
  data required time                                                                   0.3547
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3547
  data arrival time                                                                   -0.4162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0615


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[60] (net)                           2      23.3221              0.0000     0.1000 f
  U3354/IN1 (AO222X1)                                             0.0022    0.0003 @   0.1003 f
  U3354/Q (AO222X1)                                               0.1343    0.1656 @   0.2659 f
  mem_resp_li[60] (net)                         1      37.1311              0.0000     0.2659 f
  uce_0__uce/mem_resp_i[60] (bp_uce_02_2)                                   0.0000     0.2659 f
  uce_0__uce/mem_resp_i[60] (net)                      37.1311              0.0000     0.2659 f
  uce_0__uce/U155/IN2 (AND2X1)                                    0.1343   -0.0253 @   0.2405 f
  uce_0__uce/U155/Q (AND2X1)                                      0.3044    0.2092 @   0.4497 f
  uce_0__uce/data_mem_pkt_o[4] (net)            3      89.5994              0.0000     0.4497 f
  uce_0__uce/data_mem_pkt_o[4] (bp_uce_02_2)                                0.0000     0.4497 f
  data_mem_pkt_li[3] (net)                             89.5994              0.0000     0.4497 f
  core/data_mem_pkt_i[4] (bp_core_minimal_02_0)                             0.0000     0.4497 f
  core/data_mem_pkt_i[4] (net)                         89.5994              0.0000     0.4497 f
  core/fe/data_mem_pkt_i[4] (bp_fe_top_02_0)                                0.0000     0.4497 f
  core/fe/data_mem_pkt_i[4] (net)                      89.5994              0.0000     0.4497 f
  core/fe/mem/data_mem_pkt_i[4] (bp_fe_mem_02_0)                            0.0000     0.4497 f
  core/fe/mem/data_mem_pkt_i[4] (net)                  89.5994              0.0000     0.4497 f
  core/fe/mem/icache/data_mem_pkt_i[4] (bp_fe_icache_02_0)                  0.0000     0.4497 f
  core/fe/mem/icache/data_mem_pkt_i[4] (net)           89.5994              0.0000     0.4497 f
  core/fe/mem/icache/U949/IN1 (MUX21X1)                           0.3044   -0.0539 @   0.3958 f
  core/fe/mem/icache/U949/Q (MUX21X1)                             0.0369    0.0982     0.4940 f
  core/fe/mem/icache/n496 (net)                 1       2.7187              0.0000     0.4940 f
  core/fe/mem/icache/uncached_load_data_r_reg_2_/D (DFFX1)        0.0369    0.0000 &   0.4940 f
  data arrival time                                                                    0.4940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4179     0.4179
  clock reconvergence pessimism                                             0.0000     0.4179
  core/fe/mem/icache/uncached_load_data_r_reg_2_/CLK (DFFX1)                0.0000     0.4179 r
  library hold time                                                         0.0145     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.4940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0615


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/U14/IN2 (AND2X1)                0.2177    0.0002 @   0.3413 r
  core/be/be_mem/csr/pmpaddr0_reg/U14/Q (AND2X1)                  0.0303    0.0738     0.4151 r
  core/be/be_mem/csr/pmpaddr0_reg/n58 (net)     1       2.5728              0.0000     0.4151 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_28_/D (DFFX1)        0.0303    0.0000 &   0.4152 r
  data arrival time                                                                    0.4152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  clock reconvergence pessimism                                             0.0000     0.3780
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_28_/CLK (DFFX1)                0.0000     0.3780 r
  library hold time                                                        -0.0244     0.3536
  data required time                                                                   0.3536
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3536
  data arrival time                                                                   -0.4152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0615


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/U13/IN2 (AND2X1)                0.2177    0.0002 @   0.3413 r
  core/be/be_mem/csr/pmpaddr0_reg/U13/Q (AND2X1)                  0.0319    0.0750     0.4163 r
  core/be/be_mem/csr/pmpaddr0_reg/n60 (net)     1       3.1621              0.0000     0.4163 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_29_/D (DFFX1)        0.0319    0.0000 &   0.4164 r
  data arrival time                                                                    0.4164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3794     0.3794
  clock reconvergence pessimism                                             0.0000     0.3794
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_29_/CLK (DFFX1)                0.0000     0.3794 r
  library hold time                                                        -0.0247     0.3547
  data required time                                                                   0.3547
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3547
  data arrival time                                                                   -0.4164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0617


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[79] (net)                          2      11.0939              0.0000     0.1000 r
  U3376/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3376/Q (AO222X1)                                               0.1762    0.1255 @   0.2255 r
  mem_resp_li[79] (net)                         1      51.3439              0.0000     0.2255 r
  uce_0__uce/mem_resp_i[79] (bp_uce_02_2)                                   0.0000     0.2255 r
  uce_0__uce/mem_resp_i[79] (net)                      51.3439              0.0000     0.2255 r
  uce_0__uce/U177/IN2 (AND2X1)                                    0.1762   -0.0473 @   0.1782 r
  uce_0__uce/U177/Q (AND2X1)                                      0.3342    0.2031 @   0.3813 r
  uce_0__uce/data_mem_pkt_o[23] (net)           3     102.2118              0.0000     0.3813 r
  uce_0__uce/data_mem_pkt_o[23] (bp_uce_02_2)                               0.0000     0.3813 r
  data_mem_pkt_li[22] (net)                           102.2118              0.0000     0.3813 r
  core/data_mem_pkt_i[23] (bp_core_minimal_02_0)                            0.0000     0.3813 r
  core/data_mem_pkt_i[23] (net)                       102.2118              0.0000     0.3813 r
  core/fe/data_mem_pkt_i[23] (bp_fe_top_02_0)                               0.0000     0.3813 r
  core/fe/data_mem_pkt_i[23] (net)                    102.2118              0.0000     0.3813 r
  core/fe/mem/data_mem_pkt_i[23] (bp_fe_mem_02_0)                           0.0000     0.3813 r
  core/fe/mem/data_mem_pkt_i[23] (net)                102.2118              0.0000     0.3813 r
  core/fe/mem/icache/data_mem_pkt_i[23] (bp_fe_icache_02_0)                 0.0000     0.3813 r
  core/fe/mem/icache/data_mem_pkt_i[23] (net)         102.2118              0.0000     0.3813 r
  core/fe/mem/icache/U1532/IN1 (MUX21X1)                          0.3353   -0.0482 @   0.3332 r
  core/fe/mem/icache/U1532/Q (MUX21X1)                            0.0362    0.1234     0.4566 r
  core/fe/mem/icache/n515 (net)                 1       2.5726              0.0000     0.4566 r
  core/fe/mem/icache/uncached_load_data_r_reg_21_/D (DFFX1)       0.0362    0.0000 &   0.4566 r
  data arrival time                                                                    0.4566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4207     0.4207
  clock reconvergence pessimism                                             0.0000     0.4207
  core/fe/mem/icache/uncached_load_data_r_reg_21_/CLK (DFFX1)               0.0000     0.4207 r
  library hold time                                                        -0.0259     0.3948
  data required time                                                                   0.3948
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3948
  data arrival time                                                                   -0.4566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0619


  Startpoint: mem_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[32] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[32] (net)                          2       9.1451              0.0000     0.1000 r
  U3322/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3322/Q (AO222X1)                                               0.2857    0.1659 @   0.2661 r
  mem_resp_li[32] (net)                         1      85.7248              0.0000     0.2661 r
  uce_0__uce/mem_resp_i[32] (bp_uce_02_2)                                   0.0000     0.2661 r
  uce_0__uce/mem_resp_i[32] (net)                      85.7248              0.0000     0.2661 r
  uce_0__uce/U746/IN2 (AND2X1)                                    0.2857   -0.0275 @   0.2386 r
  uce_0__uce/U746/Q (AND2X1)                                      0.1125    0.1214 @   0.3600 r
  uce_0__uce/tag_mem_pkt_o[19] (net)            1      29.0934              0.0000     0.3600 r
  uce_0__uce/tag_mem_pkt_o[19] (bp_uce_02_2)                                0.0000     0.3600 r
  tag_mem_pkt_li[17] (net)                             29.0934              0.0000     0.3600 r
  core/tag_mem_pkt_i[19] (bp_core_minimal_02_0)                             0.0000     0.3600 r
  core/tag_mem_pkt_i[19] (net)                         29.0934              0.0000     0.3600 r
  core/fe/tag_mem_pkt_i[19] (bp_fe_top_02_0)                                0.0000     0.3600 r
  core/fe/tag_mem_pkt_i[19] (net)                      29.0934              0.0000     0.3600 r
  core/fe/mem/tag_mem_pkt_i[19] (bp_fe_mem_02_0)                            0.0000     0.3600 r
  core/fe/mem/tag_mem_pkt_i[19] (net)                  29.0934              0.0000     0.3600 r
  core/fe/mem/icache/tag_mem_pkt_i[19] (bp_fe_icache_02_0)                  0.0000     0.3600 r
  core/fe/mem/icache/tag_mem_pkt_i[19] (net)           29.0934              0.0000     0.3600 r
  core/fe/mem/icache/U1012/IN2 (AND2X1)                           0.1126    0.0030 @   0.3630 r
  core/fe/mem/icache/U1012/Q (AND2X1)                             0.0838    0.0931     0.4562 r
  core/fe/mem/icache/tag_mem_data_li[16] (net)     3   20.8936              0.0000     0.4562 r
  core/fe/mem/icache/tag_mem/data_i[140] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4562 r
  core/fe/mem/icache/tag_mem/data_i[140] (net)         20.8936              0.0000     0.4562 r
  core/fe/mem/icache/tag_mem/icc_place37/INP (NBUFFX2)            0.0838   -0.0114 &   0.4448 r
  core/fe/mem/icache/tag_mem/icc_place37/Z (NBUFFX2)              0.0268    0.0598     0.5046 r
  core/fe/mem/icache/tag_mem/n174 (net)         1       3.0642              0.0000     0.5046 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[16] (saed90_248x64_1P_bit)   0.0268  -0.0056 &   0.4990 r d 
  data arrival time                                                                    0.4990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0625


  Startpoint: mem_resp_i[21]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[21] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[21] (net)                          2      12.4000              0.0000     0.1000 r
  U3308/IN3 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3308/Q (AO222X1)                                               0.2946    0.2030 @   0.3032 r
  mem_resp_li[21] (net)                         1      88.4562              0.0000     0.3032 r
  uce_0__uce/mem_resp_i[21] (bp_uce_02_2)                                   0.0000     0.3032 r
  uce_0__uce/mem_resp_i[21] (net)                      88.4562              0.0000     0.3032 r
  uce_0__uce/U735/IN2 (AND2X1)                                    0.2946   -0.0507 @   0.2525 r
  uce_0__uce/U735/Q (AND2X1)                                      0.1060    0.1195 @   0.3720 r
  uce_0__uce/tag_mem_pkt_o[8] (net)             1      27.0508              0.0000     0.3720 r
  uce_0__uce/tag_mem_pkt_o[8] (bp_uce_02_2)                                 0.0000     0.3720 r
  tag_mem_pkt_li[6] (net)                              27.0508              0.0000     0.3720 r
  core/tag_mem_pkt_i[8] (bp_core_minimal_02_0)                              0.0000     0.3720 r
  core/tag_mem_pkt_i[8] (net)                          27.0508              0.0000     0.3720 r
  core/fe/tag_mem_pkt_i[8] (bp_fe_top_02_0)                                 0.0000     0.3720 r
  core/fe/tag_mem_pkt_i[8] (net)                       27.0508              0.0000     0.3720 r
  core/fe/mem/tag_mem_pkt_i[8] (bp_fe_mem_02_0)                             0.0000     0.3720 r
  core/fe/mem/tag_mem_pkt_i[8] (net)                   27.0508              0.0000     0.3720 r
  core/fe/mem/icache/tag_mem_pkt_i[8] (bp_fe_icache_02_0)                   0.0000     0.3720 r
  core/fe/mem/icache/tag_mem_pkt_i[8] (net)            27.0508              0.0000     0.3720 r
  core/fe/mem/icache/U1001/IN2 (AND2X1)                           0.1062   -0.0134 @   0.3586 r
  core/fe/mem/icache/U1001/Q (AND2X1)                             0.0830    0.0920     0.4506 r
  core/fe/mem/icache/tag_mem_data_li[5] (net)     3    20.6805              0.0000     0.4506 r
  core/fe/mem/icache/tag_mem/data_i[129] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4506 r
  core/fe/mem/icache/tag_mem/data_i[129] (net)         20.6805              0.0000     0.4506 r
  core/fe/mem/icache/tag_mem/icc_place33/INP (NBUFFX2)            0.0830   -0.0083 &   0.4423 r
  core/fe/mem/icache/tag_mem/icc_place33/Z (NBUFFX2)              0.0264    0.0594     0.5017 r
  core/fe/mem/icache/tag_mem/n179 (net)         1       2.8317              0.0000     0.5017 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[5] (saed90_248x64_1P_bit)   0.0264  -0.0024 &   0.4993 r d 
  data arrival time                                                                    0.4993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.4993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0629


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  icc_place1859/INP (NBUFFX2)                                     0.2775    0.0529 @   0.1529 r
  icc_place1859/Z (NBUFFX2)                                       0.3406    0.2314 @   0.3843 r
  n2491 (net)                                  39     214.4290              0.0000     0.3843 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)                      0.0000     0.3843 r
  fifo_1__mem_fifo/reset_i (net)                      214.4290              0.0000     0.3843 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)             0.0000     0.3843 r
  fifo_1__mem_fifo/dff_full/reset_i (net)             214.4290              0.0000     0.3843 r
  fifo_1__mem_fifo/dff_full/U4/IN1 (NOR2X0)                       0.3406    0.0062 @   0.3905 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0447    0.0614     0.4518 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1       2.6423              0.0000     0.4518 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0447    0.0000 &   0.4519 f
  data arrival time                                                                    0.4519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3748     0.3748
  clock reconvergence pessimism                                             0.0000     0.3748
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3748 r
  library hold time                                                         0.0137     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.4519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0633


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  icc_place1859/INP (NBUFFX2)                                     0.2775    0.0529 @   0.1529 r
  icc_place1859/Z (NBUFFX2)                                       0.3406    0.2314 @   0.3843 r
  n2491 (net)                                  39     214.4290              0.0000     0.3843 r
  core/reset_i_hfs_netlink_35 (bp_core_minimal_02_0)                        0.0000     0.3843 r
  core/reset_i_hfs_netlink_35 (net)                   214.4290              0.0000     0.3843 r
  core/be/reset_i_hfs_netlink_53 (bp_be_top_02_0)                           0.0000     0.3843 r
  core/be/reset_i_hfs_netlink_53 (net)                214.4290              0.0000     0.3843 r
  core/be/be_mem/reset_i_hfs_netlink_66 (bp_be_mem_top_02_0)                0.0000     0.3843 r
  core/be/be_mem/reset_i_hfs_netlink_66 (net)         214.4290              0.0000     0.3843 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_80 (bp_be_dcache_02_0_0)        0.0000     0.3843 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_80 (net)  214.4290              0.0000     0.3843 r
  core/be/be_mem/dcache/cache_miss_detect/reset_i (bsg_edge_detect_falling_not_rising_p1_0)   0.0000   0.3843 r
  core/be/be_mem/dcache/cache_miss_detect/reset_i (net) 214.4290            0.0000     0.3843 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (bsg_dff_reset_width_p1_12)   0.0000   0.3843 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (net) 214.4290    0.0000     0.3843 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/IN1 (NOR2X0)   0.3406   0.0158 @   0.4001 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/QN (NOR2X0)   0.0516   0.0626     0.4627 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/n3 (net)     1   2.8097   0.0000     0.4627 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/D (DFFX1)   0.0516   0.0000 &   0.4628 f
  data arrival time                                                                    0.4628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3872     0.3872
  clock reconvergence pessimism                                             0.0000     0.3872
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3872 r
  library hold time                                                         0.0120     0.3992
  data required time                                                                   0.3992
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3992
  data arrival time                                                                   -0.4628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0635


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[68] (net)                           2      20.9770              0.0000     0.1000 f
  U3364/IN1 (AO222X1)                                             0.0021    0.0004 @   0.1004 f
  U3364/Q (AO222X1)                                               0.1245    0.1596 @   0.2600 f
  mem_resp_li[68] (net)                         1      33.6872              0.0000     0.2600 f
  uce_0__uce/mem_resp_i[68] (bp_uce_02_2)                                   0.0000     0.2600 f
  uce_0__uce/mem_resp_i[68] (net)                      33.6872              0.0000     0.2600 f
  uce_0__uce/U164/IN2 (AND2X1)                                    0.1245   -0.0209 @   0.2391 f
  uce_0__uce/U164/Q (AND2X1)                                      0.3100    0.2117 @   0.4508 f
  uce_0__uce/data_mem_pkt_o[12] (net)           3      91.7462              0.0000     0.4508 f
  uce_0__uce/data_mem_pkt_o[12] (bp_uce_02_2)                               0.0000     0.4508 f
  data_mem_pkt_li[11] (net)                            91.7462              0.0000     0.4508 f
  core/data_mem_pkt_i[12] (bp_core_minimal_02_0)                            0.0000     0.4508 f
  core/data_mem_pkt_i[12] (net)                        91.7462              0.0000     0.4508 f
  core/fe/data_mem_pkt_i[12] (bp_fe_top_02_0)                               0.0000     0.4508 f
  core/fe/data_mem_pkt_i[12] (net)                     91.7462              0.0000     0.4508 f
  core/fe/mem/data_mem_pkt_i[12] (bp_fe_mem_02_0)                           0.0000     0.4508 f
  core/fe/mem/data_mem_pkt_i[12] (net)                 91.7462              0.0000     0.4508 f
  core/fe/mem/icache/data_mem_pkt_i[12] (bp_fe_icache_02_0)                 0.0000     0.4508 f
  core/fe/mem/icache/data_mem_pkt_i[12] (net)          91.7462              0.0000     0.4508 f
  core/fe/mem/icache/U1543/IN1 (MUX21X1)                          0.3100   -0.0547 @   0.3961 f
  core/fe/mem/icache/U1543/Q (MUX21X1)                            0.0369    0.0986     0.4946 f
  core/fe/mem/icache/n504 (net)                 1       2.7341              0.0000     0.4946 f
  core/fe/mem/icache/uncached_load_data_r_reg_10_/D (DFFX1)       0.0369    0.0000 &   0.4947 f
  data arrival time                                                                    0.4947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                             0.0000     0.4162
  core/fe/mem/icache/uncached_load_data_r_reg_10_/CLK (DFFX1)               0.0000     0.4162 r
  library hold time                                                         0.0145     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.4947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0640


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/U9/IN2 (AND2X1)                 0.2177    0.0001 @   0.3413 r
  core/be/be_mem/csr/pmpaddr0_reg/U9/Q (AND2X1)                   0.0328    0.0756     0.4169 r
  core/be/be_mem/csr/pmpaddr0_reg/n66 (net)     1       3.4631              0.0000     0.4169 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_32_/D (DFFX1)        0.0328    0.0000 &   0.4169 r
  data arrival time                                                                    0.4169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  clock reconvergence pessimism                                             0.0000     0.3779
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_32_/CLK (DFFX1)                0.0000     0.3779 r
  library hold time                                                        -0.0250     0.3529
  data required time                                                                   0.3529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3529
  data arrival time                                                                   -0.4169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0640


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__73_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX0)                                 0.3154    0.1033 @   0.2033 r
  core/be/icc_place13/ZN (INVX0)                                  0.3159    0.2155     0.4188 f
  core/be/n9 (net)                             14      48.3716              0.0000     0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (bp_be_calculator_top_02_0)   0.0000   0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (net)  48.3716              0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (bp_be_pipe_mem_02_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (net)  48.3716     0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (net)  48.3716   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U30/IN2 (AND2X1)   0.3159   -0.0096 &   0.4092 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U30/Q (AND2X1)     0.0284    0.0937     0.5030 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n296 (net)     1   3.2214    0.0000     0.5030 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__73_/D (DFFX1)   0.0284   0.0000 &   0.5030 f
  data arrival time                                                                    0.5030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  clock reconvergence pessimism                                             0.0000     0.4157
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__73_/CLK (DFFX1)   0.0000   0.4157 r
  library hold time                                                         0.0233     0.4389
  data required time                                                                   0.4389
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4389
  data arrival time                                                                   -0.5030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0641


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/U8/IN2 (AND2X1)                 0.2177    0.0001 @   0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/U8/Q (AND2X1)                   0.0303    0.0739     0.4151 r
  core/be/be_mem/csr/pmpaddr0_reg/n68 (net)     1       2.5898              0.0000     0.4151 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_33_/D (DFFX1)        0.0303    0.0000 &   0.4151 r
  data arrival time                                                                    0.4151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                             0.0000     0.3750
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_33_/CLK (DFFX1)                0.0000     0.3750 r
  library hold time                                                        -0.0244     0.3506
  data required time                                                                   0.3506
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3506
  data arrival time                                                                   -0.4151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0645


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__75_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX0)                                 0.3154    0.1033 @   0.2033 r
  core/be/icc_place13/ZN (INVX0)                                  0.3159    0.2155     0.4188 f
  core/be/n9 (net)                             14      48.3716              0.0000     0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (bp_be_calculator_top_02_0)   0.0000   0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (net)  48.3716              0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (bp_be_pipe_mem_02_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (net)  48.3716     0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (net)  48.3716   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U28/IN2 (AND2X1)   0.3159   -0.0097 &   0.4092 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U28/Q (AND2X1)     0.0289    0.0941     0.5033 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n304 (net)     1   3.3973    0.0000     0.5033 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__75_/D (DFFX1)   0.0289   0.0000 &   0.5033 f
  data arrival time                                                                    0.5033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4156     0.4156
  clock reconvergence pessimism                                             0.0000     0.4156
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__75_/CLK (DFFX1)   0.0000   0.4156 r
  library hold time                                                         0.0232     0.4388
  data required time                                                                   0.4388
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4388
  data arrival time                                                                   -0.5033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0645


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/U6/IN2 (AND2X1)                 0.2178    0.0009 @   0.3420 r
  core/be/be_mem/csr/pmpaddr0_reg/U6/Q (AND2X1)                   0.0296    0.0733     0.4153 r
  core/be/be_mem/csr/pmpaddr0_reg/n72 (net)     1       2.3197              0.0000     0.4153 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_35_/D (DFFX1)        0.0296    0.0000 &   0.4154 r
  data arrival time                                                                    0.4154

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3748     0.3748
  clock reconvergence pessimism                                             0.0000     0.3748
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_35_/CLK (DFFX1)                0.0000     0.3748 r
  library hold time                                                        -0.0242     0.3506
  data required time                                                                   0.3506
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3506
  data arrival time                                                                   -0.4154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0647


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/U41/IN2 (AND2X1)                0.2178    0.0005 @   0.3416 r
  core/be/be_mem/csr/sscratch_reg/U41/Q (AND2X1)                  0.0314    0.0745     0.4161 r
  core/be/be_mem/csr/sscratch_reg/n60 (net)     1       2.8999              0.0000     0.4161 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_29_/D (DFFX1)        0.0314    0.0000 &   0.4161 r
  data arrival time                                                                    0.4161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                             0.0000     0.3760
  core/be/be_mem/csr/sscratch_reg/data_r_reg_29_/CLK (DFFX1)                0.0000     0.3760 r
  library hold time                                                        -0.0246     0.3514
  data required time                                                                   0.3514
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3514
  data arrival time                                                                   -0.4161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0647


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/U47/IN2 (AND2X1)                0.2179    0.0033 @   0.3445 r
  core/be/be_mem/csr/sscratch_reg/U47/Q (AND2X1)                  0.0293    0.0733     0.4178 r
  core/be/be_mem/csr/sscratch_reg/n48 (net)     1       2.3284              0.0000     0.4178 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_23_/D (DFFX1)        0.0293    0.0000 &   0.4179 r
  data arrival time                                                                    0.4179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                             0.0000     0.3769
  core/be/be_mem/csr/sscratch_reg/data_r_reg_23_/CLK (DFFX1)                0.0000     0.3769 r
  library hold time                                                        -0.0241     0.3528
  data required time                                                                   0.3528
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3528
  data arrival time                                                                   -0.4179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0651


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/U44/IN2 (AND2X1)                0.2179    0.0032 @   0.3443 r
  core/be/be_mem/csr/sscratch_reg/U44/Q (AND2X1)                  0.0294    0.0734     0.4177 r
  core/be/be_mem/csr/sscratch_reg/n54 (net)     1       2.3435              0.0000     0.4177 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_26_/D (DFFX1)        0.0294    0.0000 &   0.4177 r
  data arrival time                                                                    0.4177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  clock reconvergence pessimism                                             0.0000     0.3767
  core/be/be_mem/csr/sscratch_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3767 r
  library hold time                                                        -0.0242     0.3525
  data required time                                                                   0.3525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3525
  data arrival time                                                                   -0.4177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0652


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.2252    0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/U37/IN2 (AND2X1)                0.2178    0.0009 @   0.3420 r
  core/be/be_mem/csr/mscratch_reg/U37/Q (AND2X1)                  0.0304    0.0736     0.4156 r
  core/be/be_mem/csr/mscratch_reg/n71 (net)     1       2.4698              0.0000     0.4156 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_32_/D (DFFX1)        0.0304    0.0000 &   0.4157 r
  data arrival time                                                                    0.4157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3747     0.3747
  clock reconvergence pessimism                                             0.0000     0.3747
  core/be/be_mem/csr/mscratch_reg/data_r_reg_32_/CLK (DFFX1)                0.0000     0.3747 r
  library hold time                                                        -0.0244     0.3503
  data required time                                                                   0.3503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3503
  data arrival time                                                                   -0.4157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0653


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[80] (net)                           2       9.1861              0.0000     0.1000 f
  U3377/IN1 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3377/Q (AO222X1)                                               0.1475    0.1725 @   0.2726 f
  mem_resp_li[80] (net)                         1      41.5293              0.0000     0.2726 f
  uce_0__uce/mem_resp_i[80] (bp_uce_02_2)                                   0.0000     0.2726 f
  uce_0__uce/mem_resp_i[80] (net)                      41.5293              0.0000     0.2726 f
  uce_0__uce/U178/IN2 (AND2X1)                                    0.1475   -0.0427 @   0.2299 f
  uce_0__uce/U178/Q (AND2X1)                                      0.3413    0.2288 @   0.4587 f
  uce_0__uce/data_mem_pkt_o[24] (net)           3     101.2944              0.0000     0.4587 f
  uce_0__uce/data_mem_pkt_o[24] (bp_uce_02_2)                               0.0000     0.4587 f
  data_mem_pkt_li[23] (net)                           101.2944              0.0000     0.4587 f
  core/data_mem_pkt_i[24] (bp_core_minimal_02_0)                            0.0000     0.4587 f
  core/data_mem_pkt_i[24] (net)                       101.2944              0.0000     0.4587 f
  core/fe/data_mem_pkt_i[24] (bp_fe_top_02_0)                               0.0000     0.4587 f
  core/fe/data_mem_pkt_i[24] (net)                    101.2944              0.0000     0.4587 f
  core/fe/mem/data_mem_pkt_i[24] (bp_fe_mem_02_0)                           0.0000     0.4587 f
  core/fe/mem/data_mem_pkt_i[24] (net)                101.2944              0.0000     0.4587 f
  core/fe/mem/icache/data_mem_pkt_i[24] (bp_fe_icache_02_0)                 0.0000     0.4587 f
  core/fe/mem/icache/data_mem_pkt_i[24] (net)         101.2944              0.0000     0.4587 f
  core/fe/mem/icache/U1531/IN1 (MUX21X1)                          0.3413   -0.0577 @   0.4010 f
  core/fe/mem/icache/U1531/Q (MUX21X1)                            0.0377    0.1004     0.5013 f
  core/fe/mem/icache/n516 (net)                 1       2.5957              0.0000     0.5013 f
  core/fe/mem/icache/uncached_load_data_r_reg_22_/D (DFFX1)       0.0377    0.0000 &   0.5013 f
  data arrival time                                                                    0.5013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/mem/icache/uncached_load_data_r_reg_22_/CLK (DFFX1)               0.0000     0.4215 r
  library hold time                                                         0.0143     0.4358
  data required time                                                                   0.4358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4358
  data arrival time                                                                   -0.5013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0655


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/U8/IN2 (AND2X1)                 0.2177    0.0001 @   0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/U8/Q (AND2X1)                   0.0313    0.0747     0.4160 r
  core/be/be_mem/csr/pmpaddr1_reg/n15 (net)     1       3.0228              0.0000     0.4160 r
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_33_/D (DFFX1)        0.0313    0.0000 &   0.4160 r
  data arrival time                                                                    0.4160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                             0.0000     0.3750
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_33_/CLK (DFFX1)                0.0000     0.3750 r
  library hold time                                                        -0.0246     0.3503
  data required time                                                                   0.3503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3503
  data arrival time                                                                   -0.4160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0656


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.2252    0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/U47/IN2 (AND2X1)                0.2179    0.0034 @   0.3446 r
  core/be/be_mem/csr/mscratch_reg/U47/Q (AND2X1)                  0.0299    0.0738     0.4184 r
  core/be/be_mem/csr/mscratch_reg/n80 (net)     1       2.5415              0.0000     0.4184 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_23_/D (DFFX1)        0.0299    0.0000 &   0.4184 r
  data arrival time                                                                    0.4184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  clock reconvergence pessimism                                             0.0000     0.3768
  core/be/be_mem/csr/mscratch_reg/data_r_reg_23_/CLK (DFFX1)                0.0000     0.3768 r
  library hold time                                                        -0.0243     0.3525
  data required time                                                                   0.3525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3525
  data arrival time                                                                   -0.4184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0659


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[71] (net)                           2      14.5407              0.0000     0.1000 r
  U3367/IN1 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3367/Q (AO222X1)                                               0.1006    0.1457     0.2459 r
  mem_resp_li[71] (net)                         1      26.7816              0.0000     0.2459 r
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                                   0.0000     0.2459 r
  uce_0__uce/mem_resp_i[71] (net)                      26.7816              0.0000     0.2459 r
  uce_0__uce/U167/IN2 (AND2X1)                                    0.1006   -0.0152 &   0.2307 r
  uce_0__uce/U167/Q (AND2X1)                                      0.3142    0.1930 @   0.4238 r
  uce_0__uce/data_mem_pkt_o[15] (net)           3      97.7765              0.0000     0.4238 r
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                               0.0000     0.4238 r
  data_mem_pkt_li[14] (net)                            97.7765              0.0000     0.4238 r
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                            0.0000     0.4238 r
  core/data_mem_pkt_i[15] (net)                        97.7765              0.0000     0.4238 r
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                               0.0000     0.4238 r
  core/fe/data_mem_pkt_i[15] (net)                     97.7765              0.0000     0.4238 r
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                           0.0000     0.4238 r
  core/fe/mem/data_mem_pkt_i[15] (net)                 97.7765              0.0000     0.4238 r
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)                 0.0000     0.4238 r
  core/fe/mem/icache/data_mem_pkt_i[15] (net)          97.7765              0.0000     0.4238 r
  core/fe/mem/icache/U1540/IN1 (MUX21X1)                          0.3145   -0.0863 @   0.3375 r
  core/fe/mem/icache/U1540/Q (MUX21X1)                            0.0340    0.1202     0.4577 r
  core/fe/mem/icache/n507 (net)                 1       2.3093              0.0000     0.4577 r
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)       0.0340    0.0000 &   0.4577 r
  data arrival time                                                                    0.4577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                             0.0000     0.4171
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)               0.0000     0.4171 r
  library hold time                                                        -0.0252     0.3918
  data required time                                                                   0.3918
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3918
  data arrival time                                                                   -0.4577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0659


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.2252    0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/U46/IN2 (AND2X1)                0.2179    0.0034 @   0.3445 r
  core/be/be_mem/csr/mscratch_reg/U46/Q (AND2X1)                  0.0303    0.0740     0.4185 r
  core/be/be_mem/csr/mscratch_reg/n79 (net)     1       2.6500              0.0000     0.4185 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_24_/D (DFFX1)        0.0303    0.0000 &   0.4185 r
  data arrival time                                                                    0.4185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                             0.0000     0.3770
  core/be/be_mem/csr/mscratch_reg/data_r_reg_24_/CLK (DFFX1)                0.0000     0.3770 r
  library hold time                                                        -0.0244     0.3526
  data required time                                                                   0.3526
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3526
  data arrival time                                                                   -0.4185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0659


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  icc_place1859/INP (NBUFFX2)                                     0.2775    0.0529 @   0.1529 r
  icc_place1859/Z (NBUFFX2)                                       0.3406    0.2314 @   0.3843 r
  n2491 (net)                                  39     214.4290              0.0000     0.3843 r
  core/reset_i_hfs_netlink_35 (bp_core_minimal_02_0)                        0.0000     0.3843 r
  core/reset_i_hfs_netlink_35 (net)                   214.4290              0.0000     0.3843 r
  core/be/reset_i_hfs_netlink_53 (bp_be_top_02_0)                           0.0000     0.3843 r
  core/be/reset_i_hfs_netlink_53 (net)                214.4290              0.0000     0.3843 r
  core/be/be_mem/reset_i_hfs_netlink_66 (bp_be_mem_top_02_0)                0.0000     0.3843 r
  core/be/be_mem/reset_i_hfs_netlink_66 (net)         214.4290              0.0000     0.3843 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_80 (bp_be_dcache_02_0_0)        0.0000     0.3843 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_80 (net)  214.4290              0.0000     0.3843 r
  core/be/be_mem/dcache/lock_counter/reset_i (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.3843 r
  core/be/be_mem/dcache/lock_counter/reset_i (net)    214.4290              0.0000     0.3843 r
  core/be/be_mem/dcache/lock_counter/U13/IN1 (NOR2X0)             0.3406    0.0160 @   0.4003 r
  core/be/be_mem/dcache/lock_counter/U13/QN (NOR2X0)              0.0489    0.0665     0.4667 f
  core/be/be_mem/dcache/lock_counter/n14 (net)     1    3.3472              0.0000     0.4667 f
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/D (DFFX1)     0.0489    0.0000 &   0.4668 f
  data arrival time                                                                    0.4668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3882     0.3882
  clock reconvergence pessimism                                             0.0000     0.3882
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/CLK (DFFX1)             0.0000     0.3882 r
  library hold time                                                         0.0126     0.4008
  data required time                                                                   0.4008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4008
  data arrival time                                                                   -0.4668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0659


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[72] (net)                           2      13.5714              0.0000     0.1000 f
  U3368/IN1 (AO222X1)                                             0.0010    0.0004 @   0.1004 f
  U3368/Q (AO222X1)                                               0.1073    0.1521     0.2525 f
  mem_resp_li[72] (net)                         1      28.8141              0.0000     0.2525 f
  uce_0__uce/mem_resp_i[72] (bp_uce_02_2)                                   0.0000     0.2525 f
  uce_0__uce/mem_resp_i[72] (net)                      28.8141              0.0000     0.2525 f
  uce_0__uce/U168/IN2 (AND2X1)                                    0.1073   -0.0003 &   0.2522 f
  uce_0__uce/U168/Q (AND2X1)                                      0.2874    0.2005 @   0.4527 f
  uce_0__uce/data_mem_pkt_o[16] (net)           3      85.5133              0.0000     0.4527 f
  uce_0__uce/data_mem_pkt_o[16] (bp_uce_02_2)                               0.0000     0.4527 f
  data_mem_pkt_li[15] (net)                            85.5133              0.0000     0.4527 f
  core/data_mem_pkt_i[16] (bp_core_minimal_02_0)                            0.0000     0.4527 f
  core/data_mem_pkt_i[16] (net)                        85.5133              0.0000     0.4527 f
  core/fe/data_mem_pkt_i[16] (bp_fe_top_02_0)                               0.0000     0.4527 f
  core/fe/data_mem_pkt_i[16] (net)                     85.5133              0.0000     0.4527 f
  core/fe/mem/data_mem_pkt_i[16] (bp_fe_mem_02_0)                           0.0000     0.4527 f
  core/fe/mem/data_mem_pkt_i[16] (net)                 85.5133              0.0000     0.4527 f
  core/fe/mem/icache/data_mem_pkt_i[16] (bp_fe_icache_02_0)                 0.0000     0.4527 f
  core/fe/mem/icache/data_mem_pkt_i[16] (net)          85.5133              0.0000     0.4527 f
  core/fe/mem/icache/U1539/IN1 (MUX21X1)                          0.2874   -0.0508 @   0.4019 f
  core/fe/mem/icache/U1539/Q (MUX21X1)                            0.0384    0.0982     0.5001 f
  core/fe/mem/icache/n508 (net)                 1       3.2192              0.0000     0.5001 f
  core/fe/mem/icache/uncached_load_data_r_reg_14_/D (DFFX1)       0.0384    0.0000 &   0.5001 f
  data arrival time                                                                    0.5001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4197     0.4197
  clock reconvergence pessimism                                             0.0000     0.4197
  core/fe/mem/icache/uncached_load_data_r_reg_14_/CLK (DFFX1)               0.0000     0.4197 r
  library hold time                                                         0.0142     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.5001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0662


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/U46/IN2 (AND2X1)                0.2186    0.0028 @   0.3439 r
  core/be/be_mem/csr/sscratch_reg/U46/Q (AND2X1)                  0.0298    0.0738     0.4177 r
  core/be/be_mem/csr/sscratch_reg/n50 (net)     1       2.5061              0.0000     0.4177 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_24_/D (DFFX1)        0.0298    0.0000 &   0.4177 r
  data arrival time                                                                    0.4177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                             0.0000     0.3757
  core/be/be_mem/csr/sscratch_reg/data_r_reg_24_/CLK (DFFX1)                0.0000     0.3757 r
  library hold time                                                        -0.0243     0.3515
  data required time                                                                   0.3515
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3515
  data arrival time                                                                   -0.4177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0662


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/U10/IN2 (AND2X1)                0.2178    0.0006 @   0.3417 r
  core/be/be_mem/csr/pmpaddr0_reg/U10/Q (AND2X1)                  0.0338    0.0763     0.4181 r
  core/be/be_mem/csr/pmpaddr0_reg/n64 (net)     1       3.8227              0.0000     0.4181 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_31_/D (DFFX1)        0.0338    0.0000 &   0.4181 r
  data arrival time                                                                    0.4181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                             0.0000     0.3771
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_31_/CLK (DFFX1)                0.0000     0.3771 r
  library hold time                                                        -0.0253     0.3518
  data required time                                                                   0.3518
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3518
  data arrival time                                                                   -0.4181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0663


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/U19/IN2 (AND2X1)                0.2186    0.0028 @   0.3439 r
  core/be/be_mem/csr/pmpaddr1_reg/U19/Q (AND2X1)                  0.0296    0.0736     0.4175 r
  core/be/be_mem/csr/pmpaddr1_reg/n35 (net)     1       2.4166              0.0000     0.4175 r
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_23_/D (DFFX1)        0.0296    0.0000 &   0.4175 r
  data arrival time                                                                    0.4175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3754     0.3754
  clock reconvergence pessimism                                             0.0000     0.3754
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_23_/CLK (DFFX1)                0.0000     0.3754 r
  library hold time                                                        -0.0242     0.3512
  data required time                                                                   0.3512
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3512
  data arrival time                                                                   -0.4175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0663


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/U61/IN2 (AND2X1)                0.2179    0.0034 @   0.3446 r
  core/be/be_mem/csr/sscratch_reg/U61/Q (AND2X1)                  0.0308    0.0744     0.4190 r
  core/be/be_mem/csr/sscratch_reg/n22 (net)     1       2.8427              0.0000     0.4190 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_10_/D (DFFX1)        0.0308    0.0000 &   0.4190 r
  data arrival time                                                                    0.4190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                             0.0000     0.3770
  core/be/be_mem/csr/sscratch_reg/data_r_reg_10_/CLK (DFFX1)                0.0000     0.3770 r
  library hold time                                                        -0.0245     0.3525
  data required time                                                                   0.3525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3525
  data arrival time                                                                   -0.4190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0664


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.2252    0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/U43/IN2 (AND2X1)                0.2181    0.0021 @   0.3433 r
  core/be/be_mem/csr/mscratch_reg/U43/Q (AND2X1)                  0.0297    0.0737     0.4169 r
  core/be/be_mem/csr/mscratch_reg/n76 (net)     1       2.4735              0.0000     0.4169 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_27_/D (DFFX1)        0.0297    0.0000 &   0.4169 r
  data arrival time                                                                    0.4169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3746     0.3746
  clock reconvergence pessimism                                             0.0000     0.3746
  core/be/be_mem/csr/mscratch_reg/data_r_reg_27_/CLK (DFFX1)                0.0000     0.3746 r
  library hold time                                                        -0.0242     0.3504
  data required time                                                                   0.3504
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3504
  data arrival time                                                                   -0.4169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0665


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/U16/IN2 (AND2X1)                0.2183    0.0024 @   0.3436 r
  core/be/be_mem/csr/pmpaddr0_reg/U16/Q (AND2X1)                  0.0297    0.0735     0.4171 r
  core/be/be_mem/csr/pmpaddr0_reg/n54 (net)     1       2.4105              0.0000     0.4171 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_26_/D (DFFX1)        0.0297    0.0000 &   0.4172 r
  data arrival time                                                                    0.4172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3748     0.3748
  clock reconvergence pessimism                                             0.0000     0.3748
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3748 r
  library hold time                                                        -0.0242     0.3506
  data required time                                                                   0.3506
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3506
  data arrival time                                                                   -0.4172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0666


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[88] (net)                          2      14.9670              0.0000     0.1000 f
  U3389/IN5 (AO222X1)                                             0.0012    0.0005 @   0.1005 f
  U3389/Q (AO222X1)                                               0.1162    0.1069 @   0.2074 f
  mem_resp_li[88] (net)                         1      30.3242              0.0000     0.2074 f
  uce_0__uce/mem_resp_i[88] (bp_uce_02_2)                                   0.0000     0.2074 f
  uce_0__uce/mem_resp_i[88] (net)                      30.3242              0.0000     0.2074 f
  uce_0__uce/U186/IN2 (AND2X1)                                    0.1163   -0.0008 @   0.2066 f
  uce_0__uce/U186/Q (AND2X1)                                      0.3214    0.2244 @   0.4309 f
  uce_0__uce/data_mem_pkt_o[32] (net)           3      96.9518              0.0000     0.4309 f
  uce_0__uce/data_mem_pkt_o[32] (bp_uce_02_2)                               0.0000     0.4309 f
  data_mem_pkt_li[31] (net)                            96.9518              0.0000     0.4309 f
  core/data_mem_pkt_i[32] (bp_core_minimal_02_0)                            0.0000     0.4309 f
  core/data_mem_pkt_i[32] (net)                        96.9518              0.0000     0.4309 f
  core/fe/data_mem_pkt_i[32] (bp_fe_top_02_0)                               0.0000     0.4309 f
  core/fe/data_mem_pkt_i[32] (net)                     96.9518              0.0000     0.4309 f
  core/fe/mem/data_mem_pkt_i[32] (bp_fe_mem_02_0)                           0.0000     0.4309 f
  core/fe/mem/data_mem_pkt_i[32] (net)                 96.9518              0.0000     0.4309 f
  core/fe/mem/icache/data_mem_pkt_i[32] (bp_fe_icache_02_0)                 0.0000     0.4309 f
  core/fe/mem/icache/data_mem_pkt_i[32] (net)          96.9518              0.0000     0.4309 f
  core/fe/mem/icache/U1523/IN1 (MUX21X1)                          0.3214   -0.0467 @   0.3842 f
  core/fe/mem/icache/U1523/Q (MUX21X1)                            0.0358    0.0989     0.4831 f
  core/fe/mem/icache/n524 (net)                 1       2.5654              0.0000     0.4831 f
  core/fe/mem/icache/uncached_load_data_r_reg_30_/D (DFFX1)       0.0358    0.0000 &   0.4832 f
  data arrival time                                                                    0.4832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4010     0.4010
  clock reconvergence pessimism                                             0.0000     0.4010
  core/fe/mem/icache/uncached_load_data_r_reg_30_/CLK (DFFX1)               0.0000     0.4010 r
  library hold time                                                         0.0155     0.4165
  data required time                                                                   0.4165
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4165
  data arrival time                                                                   -0.4832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0666


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__70_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX0)                                 0.3154    0.1033 @   0.2033 r
  core/be/icc_place13/ZN (INVX0)                                  0.3159    0.2155     0.4188 f
  core/be/n9 (net)                             14      48.3716              0.0000     0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (bp_be_calculator_top_02_0)   0.0000   0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (net)  48.3716              0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (bp_be_pipe_mem_02_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (net)  48.3716     0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (net)  48.3716   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U34/IN2 (AND2X1)   0.3159   -0.0095 &   0.4094 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U34/Q (AND2X1)     0.0310    0.0958     0.5051 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n284 (net)     1   4.1330    0.0000     0.5051 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__70_/D (DFFX1)   0.0310   0.0001 &   0.5052 f
  data arrival time                                                                    0.5052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4159     0.4159
  clock reconvergence pessimism                                             0.0000     0.4159
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__70_/CLK (DFFX1)   0.0000   0.4159 r
  library hold time                                                         0.0227     0.4386
  data required time                                                                   0.4386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4386
  data arrival time                                                                   -0.5052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0666


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/U10/IN2 (AND2X1)                0.2178    0.0010 @   0.3422 r
  core/be/be_mem/csr/pmpaddr1_reg/U10/Q (AND2X1)                  0.0302    0.0740     0.4162 r
  core/be/be_mem/csr/pmpaddr1_reg/n19 (net)     1       2.6479              0.0000     0.4162 r
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_31_/D (DFFX1)        0.0302    0.0000 &   0.4162 r
  data arrival time                                                                    0.4162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3738     0.3738
  clock reconvergence pessimism                                             0.0000     0.3738
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_31_/CLK (DFFX1)                0.0000     0.3738 r
  library hold time                                                        -0.0244     0.3495
  data required time                                                                   0.3495
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3495
  data arrival time                                                                   -0.4162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0667


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/U21/IN2 (AND2X1)                0.2186    0.0028 @   0.3440 r
  core/be/be_mem/csr/pmpaddr0_reg/U21/Q (AND2X1)                  0.0304    0.0740     0.4180 r
  core/be/be_mem/csr/pmpaddr0_reg/n44 (net)     1       2.6308              0.0000     0.4180 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_21_/D (DFFX1)        0.0304    0.0000 &   0.4180 r
  data arrival time                                                                    0.4180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                             0.0000     0.3757
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_21_/CLK (DFFX1)                0.0000     0.3757 r
  library hold time                                                        -0.0244     0.3513
  data required time                                                                   0.3513
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3513
  data arrival time                                                                   -0.4180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0667


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (bsg_dff_reset_width_p32_0)   0.0000   0.3412 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (net)  89.2252     0.0000     0.3412 r
  core/be/be_mem/csr/pmpcfg0_reg/U5/IN2 (AND2X1)                  0.2179    0.0030 @   0.3442 r
  core/be/be_mem/csr/pmpcfg0_reg/U5/Q (AND2X1)                    0.0310    0.0745     0.4187 r
  core/be/be_mem/csr/pmpcfg0_reg/n62 (net)      1       2.9160              0.0000     0.4187 r
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_30_/D (DFFX1)         0.0310    0.0000 &   0.4187 r
  data arrival time                                                                    0.4187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  clock reconvergence pessimism                                             0.0000     0.3764
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_30_/CLK (DFFX1)                 0.0000     0.3764 r
  library hold time                                                        -0.0245     0.3519
  data required time                                                                   0.3519
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3519
  data arrival time                                                                   -0.4187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0669


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[73] (net)                           2       8.2109              0.0000     0.1000 r
  U3369/IN1 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3369/Q (AO222X1)                                               0.1566    0.1690 @   0.2689 r
  mem_resp_li[73] (net)                         1      44.1572              0.0000     0.2689 r
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.2689 r
  uce_0__uce/mem_resp_i[73] (net)                      44.1572              0.0000     0.2689 r
  uce_0__uce/U169/IN2 (AND2X1)                                    0.1571   -0.0389 @   0.2300 r
  uce_0__uce/U169/Q (AND2X1)                                      0.3113    0.1995 @   0.4295 r
  uce_0__uce/data_mem_pkt_o[17] (net)           3      97.3375              0.0000     0.4295 r
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.4295 r
  data_mem_pkt_li[16] (net)                            97.3375              0.0000     0.4295 r
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.4295 r
  core/data_mem_pkt_i[17] (net)                        97.3375              0.0000     0.4295 r
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.4295 r
  core/fe/data_mem_pkt_i[17] (net)                     97.3375              0.0000     0.4295 r
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.4295 r
  core/fe/mem/data_mem_pkt_i[17] (net)                 97.3375              0.0000     0.4295 r
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.4295 r
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          97.3375              0.0000     0.4295 r
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.3114   -0.0919 @   0.3376 r
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0356    0.1211     0.4586 r
  core/fe/mem/icache/n509 (net)                 1       2.8662              0.0000     0.4586 r
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0356    0.0000 &   0.4587 r
  data arrival time                                                                    0.4587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.4175 r
  library hold time                                                        -0.0257     0.3918
  data required time                                                                   0.3918
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3918
  data arrival time                                                                   -0.4587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0669


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[23] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[23] (net)                          2      11.6257              0.0000     0.1000 f
  U3311/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3311/Q (AO222X1)                                               0.3074    0.1956 @   0.2959 f
  mem_resp_li[23] (net)                         1      94.3561              0.0000     0.2959 f
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                                   0.0000     0.2959 f
  uce_0__uce/mem_resp_i[23] (net)                      94.3561              0.0000     0.2959 f
  uce_0__uce/U737/IN2 (AND2X1)                                    0.3074   -0.0532 @   0.2427 f
  uce_0__uce/U737/Q (AND2X1)                                      0.0839    0.1265     0.3692 f
  uce_0__uce/tag_mem_pkt_o[10] (net)            1      21.3906              0.0000     0.3692 f
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                                0.0000     0.3692 f
  tag_mem_pkt_li[8] (net)                              21.3906              0.0000     0.3692 f
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                             0.0000     0.3692 f
  core/tag_mem_pkt_i[10] (net)                         21.3906              0.0000     0.3692 f
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                                0.0000     0.3692 f
  core/fe/tag_mem_pkt_i[10] (net)                      21.3906              0.0000     0.3692 f
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                            0.0000     0.3692 f
  core/fe/mem/tag_mem_pkt_i[10] (net)                  21.3906              0.0000     0.3692 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)                  0.0000     0.3692 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)           21.3906              0.0000     0.3692 f
  core/fe/mem/icache/U1003/IN2 (AND2X1)                           0.0839   -0.0016 &   0.3676 f
  core/fe/mem/icache/U1003/Q (AND2X1)                             0.0916    0.1036     0.4712 f
  core/fe/mem/icache/tag_mem_data_li[7] (net)     3    24.3821              0.0000     0.4712 f
  core/fe/mem/icache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4712 f
  core/fe/mem/icache/tag_mem/data_i[131] (net)         24.3821              0.0000     0.4712 f
  core/fe/mem/icache/tag_mem/icc_place45/INP (NBUFFX2)            0.0916   -0.0212 &   0.4500 f
  core/fe/mem/icache/tag_mem/icc_place45/Z (NBUFFX2)              0.0229    0.0555     0.5055 f
  core/fe/mem/icache/tag_mem/n164 (net)         1       1.6335              0.0000     0.5055 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[7] (saed90_248x64_1P_bit)   0.0229  -0.0018 &   0.5037 f d 
  data arrival time                                                                    0.5037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.5037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0672


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/U49/IN2 (AND2X1)                0.2186    0.0027 @   0.3439 r
  core/be/be_mem/csr/sscratch_reg/U49/Q (AND2X1)                  0.0314    0.0749     0.4187 r
  core/be/be_mem/csr/sscratch_reg/n44 (net)     1       3.0482              0.0000     0.4187 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_21_/D (DFFX1)        0.0314   -0.0006 &   0.4181 r
  data arrival time                                                                    0.4181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3755     0.3755
  clock reconvergence pessimism                                             0.0000     0.3755
  core/be/be_mem/csr/sscratch_reg/data_r_reg_21_/CLK (DFFX1)                0.0000     0.3755 r
  library hold time                                                        -0.0246     0.3509
  data required time                                                                   0.3509
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3509
  data arrival time                                                                   -0.4181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0673


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.2252    0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/U44/IN2 (AND2X1)                0.2185    0.0027 @   0.3439 r
  core/be/be_mem/csr/mscratch_reg/U44/Q (AND2X1)                  0.0319    0.0752     0.4191 r
  core/be/be_mem/csr/mscratch_reg/n77 (net)     1       3.2398              0.0000     0.4191 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_26_/D (DFFX1)        0.0319    0.0000 &   0.4191 r
  data arrival time                                                                    0.4191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                             0.0000     0.3766
  core/be/be_mem/csr/mscratch_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3766 r
  library hold time                                                        -0.0248     0.3518
  data required time                                                                   0.3518
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3518
  data arrival time                                                                   -0.4191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0673


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[70] (net)                           2      14.1947              0.0000     0.1000 f
  U3366/IN1 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3366/Q (AO222X1)                                               0.1080    0.1524     0.2525 f
  mem_resp_li[70] (net)                         1      28.9860              0.0000     0.2525 f
  uce_0__uce/mem_resp_i[70] (bp_uce_02_2)                                   0.0000     0.2525 f
  uce_0__uce/mem_resp_i[70] (net)                      28.9860              0.0000     0.2525 f
  uce_0__uce/U166/IN2 (AND2X1)                                    0.1080   -0.0131 &   0.2394 f
  uce_0__uce/U166/Q (AND2X1)                                      0.2898    0.1988 @   0.4382 f
  uce_0__uce/data_mem_pkt_o[14] (net)           3      85.3017              0.0000     0.4382 f
  uce_0__uce/data_mem_pkt_o[14] (bp_uce_02_2)                               0.0000     0.4382 f
  data_mem_pkt_li[13] (net)                            85.3017              0.0000     0.4382 f
  core/data_mem_pkt_i[14] (bp_core_minimal_02_0)                            0.0000     0.4382 f
  core/data_mem_pkt_i[14] (net)                        85.3017              0.0000     0.4382 f
  core/fe/data_mem_pkt_i[14] (bp_fe_top_02_0)                               0.0000     0.4382 f
  core/fe/data_mem_pkt_i[14] (net)                     85.3017              0.0000     0.4382 f
  core/fe/mem/data_mem_pkt_i[14] (bp_fe_mem_02_0)                           0.0000     0.4382 f
  core/fe/mem/data_mem_pkt_i[14] (net)                 85.3017              0.0000     0.4382 f
  core/fe/mem/icache/data_mem_pkt_i[14] (bp_fe_icache_02_0)                 0.0000     0.4382 f
  core/fe/mem/icache/data_mem_pkt_i[14] (net)          85.3017              0.0000     0.4382 f
  core/fe/mem/icache/U1541/IN1 (MUX21X1)                          0.2898   -0.0335 @   0.4048 f
  core/fe/mem/icache/U1541/Q (MUX21X1)                            0.0386    0.0984     0.5032 f
  core/fe/mem/icache/n506 (net)                 1       3.2435              0.0000     0.5032 f
  core/fe/mem/icache/uncached_load_data_r_reg_12_/D (DFFX1)       0.0386   -0.0007 &   0.5024 f
  data arrival time                                                                    0.5024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4210     0.4210
  clock reconvergence pessimism                                             0.0000     0.4210
  core/fe/mem/icache/uncached_load_data_r_reg_12_/CLK (DFFX1)               0.0000     0.4210 r
  library hold time                                                         0.0141     0.4351
  data required time                                                                   0.4351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4351
  data arrival time                                                                   -0.5024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0674


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.2252    0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/U45/IN2 (AND2X1)                0.2185    0.0027 @   0.3438 r
  core/be/be_mem/csr/mscratch_reg/U45/Q (AND2X1)                  0.0308    0.0744     0.4183 r
  core/be/be_mem/csr/mscratch_reg/n78 (net)     1       2.8372              0.0000     0.4183 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_25_/D (DFFX1)        0.0308    0.0000 &   0.4183 r
  data arrival time                                                                    0.4183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3753     0.3753
  clock reconvergence pessimism                                             0.0000     0.3753
  core/be/be_mem/csr/mscratch_reg/data_r_reg_25_/CLK (DFFX1)                0.0000     0.3753 r
  library hold time                                                        -0.0245     0.3508
  data required time                                                                   0.3508
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3508
  data arrival time                                                                   -0.4183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0675


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/U43/IN2 (AND2X1)                0.2186    0.0028 @   0.3440 r
  core/be/be_mem/csr/sscratch_reg/U43/Q (AND2X1)                  0.0304    0.0741     0.4181 r
  core/be/be_mem/csr/sscratch_reg/n56 (net)     1       2.6892              0.0000     0.4181 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_27_/D (DFFX1)        0.0304    0.0000 &   0.4181 r
  data arrival time                                                                    0.4181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3748     0.3748
  clock reconvergence pessimism                                             0.0000     0.3748
  core/be/be_mem/csr/sscratch_reg/data_r_reg_27_/CLK (DFFX1)                0.0000     0.3748 r
  library hold time                                                        -0.0244     0.3505
  data required time                                                                   0.3505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3505
  data arrival time                                                                   -0.4181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0677


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[38] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[38] (net)                          2      11.3935              0.0000     0.1000 r
  U3329/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3329/Q (AO222X1)                                               0.2620    0.1566 @   0.2566 r
  mem_resp_li[38] (net)                         1      78.0080              0.0000     0.2566 r
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                                   0.0000     0.2566 r
  uce_0__uce/mem_resp_i[38] (net)                      78.0080              0.0000     0.2566 r
  uce_0__uce/U752/IN2 (AND2X1)                                    0.2620   -0.0046 @   0.2520 r
  uce_0__uce/U752/Q (AND2X1)                                      0.1152    0.1208 @   0.3729 r
  uce_0__uce/tag_mem_pkt_o[25] (net)            1      30.0479              0.0000     0.3729 r
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                                0.0000     0.3729 r
  tag_mem_pkt_li[23] (net)                             30.0479              0.0000     0.3729 r
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                             0.0000     0.3729 r
  core/tag_mem_pkt_i[25] (net)                         30.0479              0.0000     0.3729 r
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                                0.0000     0.3729 r
  core/fe/tag_mem_pkt_i[25] (net)                      30.0479              0.0000     0.3729 r
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                            0.0000     0.3729 r
  core/fe/mem/tag_mem_pkt_i[25] (net)                  30.0479              0.0000     0.3729 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)                  0.0000     0.3729 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)           30.0479              0.0000     0.3729 r
  core/fe/mem/icache/U1018/IN2 (AND2X2)                           0.1154   -0.0146 @   0.3583 r
  core/fe/mem/icache/U1018/Q (AND2X2)                             0.0629    0.0949     0.4532 r
  core/fe/mem/icache/tag_mem_data_li[22] (net)     3   23.4055              0.0000     0.4532 r
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4532 r
  core/fe/mem/icache/tag_mem/data_i[146] (net)         23.4055              0.0000     0.4532 r
  core/fe/mem/icache/tag_mem/icc_place42/INP (NBUFFX2)            0.0629   -0.0027 &   0.4505 r
  core/fe/mem/icache/tag_mem/icc_place42/Z (NBUFFX2)              0.0249    0.0555     0.5059 r
  core/fe/mem/icache/tag_mem/n171 (net)         1       2.8185              0.0000     0.5059 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[22] (saed90_248x64_1P_bit)   0.0249  -0.0014 &   0.5045 r d 
  data arrival time                                                                    0.5045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.5045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0681


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[78] (net)                          2      13.3065              0.0000     0.1000 r
  U3375/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3375/Q (AO222X1)                                               0.1106    0.0996     0.1998 r
  mem_resp_li[78] (net)                         1      30.3030              0.0000     0.1998 r
  uce_0__uce/mem_resp_i[78] (bp_uce_02_2)                                   0.0000     0.1998 r
  uce_0__uce/mem_resp_i[78] (net)                      30.3030              0.0000     0.1998 r
  uce_0__uce/U176/IN2 (AND2X1)                                    0.1106   -0.0048 &   0.1950 r
  uce_0__uce/U176/Q (AND2X1)                                      0.2884    0.1745 @   0.3695 r
  uce_0__uce/data_mem_pkt_o[22] (net)           3      86.9585              0.0000     0.3695 r
  uce_0__uce/data_mem_pkt_o[22] (bp_uce_02_2)                               0.0000     0.3695 r
  data_mem_pkt_li[21] (net)                            86.9585              0.0000     0.3695 r
  core/data_mem_pkt_i[22] (bp_core_minimal_02_0)                            0.0000     0.3695 r
  core/data_mem_pkt_i[22] (net)                        86.9585              0.0000     0.3695 r
  core/fe/data_mem_pkt_i[22] (bp_fe_top_02_0)                               0.0000     0.3695 r
  core/fe/data_mem_pkt_i[22] (net)                     86.9585              0.0000     0.3695 r
  core/fe/mem/data_mem_pkt_i[22] (bp_fe_mem_02_0)                           0.0000     0.3695 r
  core/fe/mem/data_mem_pkt_i[22] (net)                 86.9585              0.0000     0.3695 r
  core/fe/mem/icache/data_mem_pkt_i[22] (bp_fe_icache_02_0)                 0.0000     0.3695 r
  core/fe/mem/icache/data_mem_pkt_i[22] (net)          86.9585              0.0000     0.3695 r
  core/fe/mem/icache/U1533/IN1 (MUX21X1)                          0.2884   -0.0237 @   0.3458 r
  core/fe/mem/icache/U1533/Q (MUX21X1)                            0.0357    0.1182     0.4641 r
  core/fe/mem/icache/n514 (net)                 1       2.9138              0.0000     0.4641 r
  core/fe/mem/icache/uncached_load_data_r_reg_20_/D (DFFX1)       0.0357    0.0000 &   0.4641 r
  data arrival time                                                                    0.4641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                             0.0000     0.4217
  core/fe/mem/icache/uncached_load_data_r_reg_20_/CLK (DFFX1)               0.0000     0.4217 r
  library hold time                                                        -0.0258     0.3959
  data required time                                                                   0.3959
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3959
  data arrival time                                                                   -0.4641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0682


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr2_reg/IN0 (bsg_dff_reset_width_p38_6)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr2_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr2_reg/U16/IN2 (AND2X1)                0.2181    0.0023 @   0.3435 r
  core/be/be_mem/csr/pmpaddr2_reg/U16/Q (AND2X1)                  0.0301    0.0739     0.4174 r
  core/be/be_mem/csr/pmpaddr2_reg/n29 (net)     1       2.5985              0.0000     0.4174 r
  core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_26_/D (DFFX1)        0.0301    0.0000 &   0.4174 r
  data arrival time                                                                    0.4174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                             0.0000     0.3731
  core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3731 r
  library hold time                                                        -0.0243     0.3488
  data required time                                                                   0.3488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3488
  data arrival time                                                                   -0.4174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0686


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[69] (net)                          2      11.7407              0.0000     0.1000 r
  U3365/IN5 (AO222X1)                                             0.0007    0.0003 @   0.1003 r
  U3365/Q (AO222X1)                                               0.1682    0.1201 @   0.2204 r
  mem_resp_li[69] (net)                         1      47.7736              0.0000     0.2204 r
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                                   0.0000     0.2204 r
  uce_0__uce/mem_resp_i[69] (net)                      47.7736              0.0000     0.2204 r
  uce_0__uce/U165/IN2 (AND2X1)                                    0.1689   -0.0352 @   0.1852 r
  uce_0__uce/U165/Q (AND2X1)                                      0.2943    0.1836 @   0.3688 r
  uce_0__uce/data_mem_pkt_o[13] (net)           3      88.8280              0.0000     0.3688 r
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                               0.0000     0.3688 r
  data_mem_pkt_li[12] (net)                            88.8280              0.0000     0.3688 r
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                            0.0000     0.3688 r
  core/data_mem_pkt_i[13] (net)                        88.8280              0.0000     0.3688 r
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                               0.0000     0.3688 r
  core/fe/data_mem_pkt_i[13] (net)                     88.8280              0.0000     0.3688 r
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                           0.0000     0.3688 r
  core/fe/mem/data_mem_pkt_i[13] (net)                 88.8280              0.0000     0.3688 r
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)                 0.0000     0.3688 r
  core/fe/mem/icache/data_mem_pkt_i[13] (net)          88.8280              0.0000     0.3688 r
  core/fe/mem/icache/U1542/IN1 (MUX21X1)                          0.2943   -0.0253 @   0.3435 r
  core/fe/mem/icache/U1542/Q (MUX21X1)                            0.0358    0.1190     0.4625 r
  core/fe/mem/icache/n505 (net)                 1       2.9306              0.0000     0.4625 r
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)       0.0358    0.0000 &   0.4625 r
  data arrival time                                                                    0.4625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4193     0.4193
  clock reconvergence pessimism                                             0.0000     0.4193
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)               0.0000     0.4193 r
  library hold time                                                        -0.0258     0.3935
  data required time                                                                   0.3935
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3935
  data arrival time                                                                   -0.4625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0691


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr1_reg/U6/IN2 (AND2X1)                 0.2177    0.0002 @   0.3414 r
  core/be/be_mem/csr/pmpaddr1_reg/U6/Q (AND2X1)                   0.0412    0.0813     0.4226 r
  core/be/be_mem/csr/pmpaddr1_reg/n11 (net)     1       6.2753              0.0000     0.4226 r
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_35_/D (DFFX1)        0.0412   -0.0034 &   0.4192 r
  data arrival time                                                                    0.4192

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  clock reconvergence pessimism                                             0.0000     0.3777
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_35_/CLK (DFFX1)                0.0000     0.3777 r
  library hold time                                                        -0.0276     0.3501
  data required time                                                                   0.3501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3501
  data arrival time                                                                   -0.4192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0691


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_48 (net)                312.5086              0.0000     0.1000 f
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 f
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    312.5086              0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 312.5086       0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 312.5086           0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 312.5086   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3019   0.0998 @   0.1998 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.2005   0.1263   0.3261 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.8643   0.0000   0.3261 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/IN2 (AO22X1)   0.2005  -0.0046 &   0.3215 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/Q (AO22X1)   0.0348   0.1026   0.4241 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n20 (net)     1   3.0498   0.0000   0.4241 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/D (DFFX1)   0.0348   0.0000 &   0.4241 r
  data arrival time                                                                    0.4241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  clock reconvergence pessimism                                             0.0000     0.3808
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3808 r
  library hold time                                                        -0.0258     0.3550
  data required time                                                                   0.3550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3550
  data arrival time                                                                   -0.4241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0691


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/U15/IN2 (AND2X1)                0.2182    0.0019 @   0.3431 r
  core/be/be_mem/csr/pmpaddr0_reg/U15/Q (AND2X1)                  0.0309    0.0743     0.4174 r
  core/be/be_mem/csr/pmpaddr0_reg/n56 (net)     1       2.8084              0.0000     0.4174 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_27_/D (DFFX1)        0.0309    0.0000 &   0.4175 r
  data arrival time                                                                    0.4175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                             0.0000     0.3728
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_27_/CLK (DFFX1)                0.0000     0.3728 r
  library hold time                                                        -0.0245     0.3483
  data required time                                                                   0.3483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3483
  data arrival time                                                                   -0.4175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0692


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/U20/IN2 (AND2X1)                0.2187    0.0028 @   0.3440 r
  core/be/be_mem/csr/pmpaddr0_reg/U20/Q (AND2X1)                  0.0306    0.0741     0.4181 r
  core/be/be_mem/csr/pmpaddr0_reg/n46 (net)     1       2.6852              0.0000     0.4181 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_22_/D (DFFX1)        0.0306    0.0000 &   0.4181 r
  data arrival time                                                                    0.4181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3733     0.3733
  clock reconvergence pessimism                                             0.0000     0.3733
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_22_/CLK (DFFX1)                0.0000     0.3733 r
  library hold time                                                        -0.0244     0.3488
  data required time                                                                   0.3488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3488
  data arrival time                                                                   -0.4181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0693


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.2252    0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/U41/IN2 (AND2X1)                0.2184    0.0017 @   0.3429 r
  core/be/be_mem/csr/mscratch_reg/U41/Q (AND2X1)                  0.0311    0.0746     0.4174 r
  core/be/be_mem/csr/mscratch_reg/n74 (net)     1       2.9154              0.0000     0.4174 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_29_/D (DFFX1)        0.0311    0.0000 &   0.4175 r
  data arrival time                                                                    0.4175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3725     0.3725
  clock reconvergence pessimism                                             0.0000     0.3725
  core/be/be_mem/csr/mscratch_reg/data_r_reg_29_/CLK (DFFX1)                0.0000     0.3725 r
  library hold time                                                        -0.0246     0.3479
  data required time                                                                   0.3479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3479
  data arrival time                                                                   -0.4175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0695


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__74_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX0)                                 0.3154    0.1033 @   0.2033 r
  core/be/icc_place13/ZN (INVX0)                                  0.3159    0.2155     0.4188 f
  core/be/n9 (net)                             14      48.3716              0.0000     0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (bp_be_calculator_top_02_0)   0.0000   0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (net)  48.3716              0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (bp_be_pipe_mem_02_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (net)  48.3716     0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (net)  48.3716   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U29/IN2 (AND2X1)   0.3159   -0.0101 &   0.4087 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U29/Q (AND2X1)     0.0354    0.0990     0.5078 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n300 (net)     1   5.6166    0.0000     0.5078 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__74_/D (DFFX1)   0.0354  -0.0012 &   0.5066 f
  data arrival time                                                                    0.5066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4152     0.4152
  clock reconvergence pessimism                                             0.0000     0.4152
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__74_/CLK (DFFX1)   0.0000   0.4152 r
  library hold time                                                         0.0217     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.5066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0697


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3412 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.2252    0.0000     0.3412 r
  core/be/be_mem/csr/mscratch_reg/U42/IN2 (AND2X1)                0.2186    0.0014 @   0.3426 r
  core/be/be_mem/csr/mscratch_reg/U42/Q (AND2X1)                  0.0328    0.0758     0.4184 r
  core/be/be_mem/csr/mscratch_reg/n75 (net)     1       3.5167              0.0000     0.4184 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_28_/D (DFFX1)        0.0328   -0.0006 &   0.4177 r
  data arrival time                                                                    0.4177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                             0.0000     0.3728
  core/be/be_mem/csr/mscratch_reg/data_r_reg_28_/CLK (DFFX1)                0.0000     0.3728 r
  library hold time                                                        -0.0250     0.3478
  data required time                                                                   0.3478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3478
  data arrival time                                                                   -0.4177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0700


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/page_offset_tl_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  icc_place1859/INP (NBUFFX2)                                     0.2665    0.0514 @   0.1514 f
  icc_place1859/Z (NBUFFX2)                                       0.3133    0.2251 @   0.3764 f
  n2491 (net)                                  39     204.0303              0.0000     0.3764 f
  core/reset_i_hfs_netlink_35 (bp_core_minimal_02_0)                        0.0000     0.3764 f
  core/reset_i_hfs_netlink_35 (net)                   204.0303              0.0000     0.3764 f
  core/be/reset_i_hfs_netlink_53 (bp_be_top_02_0)                           0.0000     0.3764 f
  core/be/reset_i_hfs_netlink_53 (net)                204.0303              0.0000     0.3764 f
  core/be/be_mem/reset_i_hfs_netlink_66 (bp_be_mem_top_02_0)                0.0000     0.3764 f
  core/be/be_mem/reset_i_hfs_netlink_66 (net)         204.0303              0.0000     0.3764 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_80 (bp_be_dcache_02_0_0)        0.0000     0.3764 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_80 (net)  204.0303              0.0000     0.3764 f
  core/be/be_mem/dcache/U2048/IN3 (OA22X1)                        0.3133    0.0150 @   0.3915 f
  core/be/be_mem/dcache/U2048/Q (OA22X1)                          0.0318    0.0841     0.4756 f
  core/be/be_mem/dcache/n2436 (net)             1       2.6644              0.0000     0.4756 f
  core/be/be_mem/dcache/page_offset_tl_r_reg_9_/D (DFFX1)         0.0318    0.0000 &   0.4756 f
  data arrival time                                                                    0.4756

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  clock reconvergence pessimism                                             0.0000     0.3889
  core/be/be_mem/dcache/page_offset_tl_r_reg_9_/CLK (DFFX1)                 0.0000     0.3889 r
  library hold time                                                         0.0167     0.4056
  data required time                                                                   0.4056
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4056
  data arrival time                                                                   -0.4756
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0700


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  icc_place1859/INP (NBUFFX2)                                     0.2665    0.0514 @   0.1514 f
  icc_place1859/Z (NBUFFX2)                                       0.3133    0.2251 @   0.3764 f
  n2491 (net)                                  39     204.0303              0.0000     0.3764 f
  core/reset_i_hfs_netlink_32 (bp_core_minimal_02_0)                        0.0000     0.3764 f
  core/reset_i_hfs_netlink_32 (net)                   204.0303              0.0000     0.3764 f
  core/be/reset_i_hfs_netlink_46 (bp_be_top_02_0)                           0.0000     0.3764 f
  core/be/reset_i_hfs_netlink_46 (net)                204.0303              0.0000     0.3764 f
  core/be/be_mem/reset_i_hfs_netlink_68 (bp_be_mem_top_02_0)                0.0000     0.3764 f
  core/be/be_mem/reset_i_hfs_netlink_68 (net)         204.0303              0.0000     0.3764 f
  core/be/be_mem/csr/reset_i (bp_be_csr_02_0)                               0.0000     0.3764 f
  core/be/be_mem/csr/reset_i (net)                    204.0303              0.0000     0.3764 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.3764 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)      204.0303              0.0000     0.3764 f
  core/be/be_mem/csr/priv_mode_reg/U4/IN1 (OR2X1)                 0.3133    0.0025 @   0.3789 f
  core/be/be_mem/csr/priv_mode_reg/U4/Q (OR2X1)                   0.0296    0.0723     0.4512 f
  core/be/be_mem/csr/priv_mode_reg/n2 (net)     1       2.1532              0.0000     0.4512 f
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/D (DFFX1)        0.0296    0.0000 &   0.4513 f
  data arrival time                                                                    0.4513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3638     0.3638
  clock reconvergence pessimism                                             0.0000     0.3638
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/CLK (DFFX1)                0.0000     0.3638 r
  library hold time                                                         0.0174     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.4513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0700


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[17] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[17] (net)                          2      10.9297              0.0000     0.1000 f
  U3304/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 f
  U3304/Q (AO222X1)                                               0.2926    0.1898 @   0.2899 f
  mem_resp_li[17] (net)                         1      89.7295              0.0000     0.2899 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                                   0.0000     0.2899 f
  uce_0__uce/mem_resp_i[17] (net)                      89.7295              0.0000     0.2899 f
  uce_0__uce/U731/IN2 (AND2X1)                                    0.2926   -0.0625 @   0.2273 f
  uce_0__uce/U731/Q (AND2X1)                                      0.0886    0.1279     0.3553 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1      23.0196              0.0000     0.3553 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                                 0.0000     0.3553 f
  tag_mem_pkt_li[2] (net)                              23.0196              0.0000     0.3553 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                              0.0000     0.3553 f
  core/tag_mem_pkt_i[4] (net)                          23.0196              0.0000     0.3553 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                                 0.0000     0.3553 f
  core/fe/tag_mem_pkt_i[4] (net)                       23.0196              0.0000     0.3553 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                             0.0000     0.3553 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                   23.0196              0.0000     0.3553 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)                   0.0000     0.3553 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)            23.0196              0.0000     0.3553 f
  core/fe/mem/icache/U997/IN2 (AND2X1)                            0.0886   -0.0093 &   0.3459 f
  core/fe/mem/icache/U997/Q (AND2X1)                              0.0655    0.0895     0.4354 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     1    15.2869              0.0000     0.4354 f
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4354 f
  core/fe/mem/icache/tag_mem/data_i[125] (net)         15.2869              0.0000     0.4354 f
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX16)           0.0655   -0.0082 &   0.4272 f
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX16)             0.0454    0.0801 @   0.5072 f
  core/fe/mem/icache/tag_mem/n35 (net)          8      58.5494              0.0000     0.5072 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[1] (saed90_248x64_1P_bit)   0.0454  -0.0006 @   0.5067 f d 
  data arrival time                                                                    0.5067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.5067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0702


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[63] (net)                           2       9.9190              0.0000     0.1000 f
  U3359/IN1 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3359/Q (AO222X1)                                               0.1620    0.1800 @   0.2799 f
  mem_resp_li[63] (net)                         1      46.1986              0.0000     0.2799 f
  uce_0__uce/mem_resp_i[63] (bp_uce_02_2)                                   0.0000     0.2799 f
  uce_0__uce/mem_resp_i[63] (net)                      46.1986              0.0000     0.2799 f
  uce_0__uce/U158/IN2 (AND2X1)                                    0.1620   -0.0288 @   0.2512 f
  uce_0__uce/U158/Q (AND2X1)                                      0.2559    0.1920 @   0.4432 f
  uce_0__uce/data_mem_pkt_o[7] (net)            3      75.3605              0.0000     0.4432 f
  uce_0__uce/data_mem_pkt_o[7] (bp_uce_02_2)                                0.0000     0.4432 f
  data_mem_pkt_li[6] (net)                             75.3605              0.0000     0.4432 f
  core/data_mem_pkt_i[7] (bp_core_minimal_02_0)                             0.0000     0.4432 f
  core/data_mem_pkt_i[7] (net)                         75.3605              0.0000     0.4432 f
  core/fe/data_mem_pkt_i[7] (bp_fe_top_02_0)                                0.0000     0.4432 f
  core/fe/data_mem_pkt_i[7] (net)                      75.3605              0.0000     0.4432 f
  core/fe/mem/data_mem_pkt_i[7] (bp_fe_mem_02_0)                            0.0000     0.4432 f
  core/fe/mem/data_mem_pkt_i[7] (net)                  75.3605              0.0000     0.4432 f
  core/fe/mem/icache/data_mem_pkt_i[7] (bp_fe_icache_02_0)                  0.0000     0.4432 f
  core/fe/mem/icache/data_mem_pkt_i[7] (net)           75.3605              0.0000     0.4432 f
  core/fe/mem/icache/U952/IN1 (MUX21X1)                           0.2559   -0.0342 @   0.4089 f
  core/fe/mem/icache/U952/Q (MUX21X1)                             0.0353    0.0934     0.5023 f
  core/fe/mem/icache/n499 (net)                 1       2.1306              0.0000     0.5023 f
  core/fe/mem/icache/uncached_load_data_r_reg_5_/D (DFFX1)        0.0353    0.0000 &   0.5023 f
  data arrival time                                                                    0.5023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                             0.0000     0.4170
  core/fe/mem/icache/uncached_load_data_r_reg_5_/CLK (DFFX1)                0.0000     0.4170 r
  library hold time                                                         0.0149     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.5023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0704


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__72_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7410              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7410              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7410              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX0)                                 0.3154    0.1033 @   0.2033 r
  core/be/icc_place13/ZN (INVX0)                                  0.3159    0.2155     0.4188 f
  core/be/n9 (net)                             14      48.3716              0.0000     0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (bp_be_calculator_top_02_0)   0.0000   0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (net)  48.3716              0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (bp_be_pipe_mem_02_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (net)  48.3716     0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (net)  48.3716   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U32/IN2 (AND2X1)   0.3159   -0.0108 &   0.4080 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U32/Q (AND2X1)     0.0392    0.1018     0.5099 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n292 (net)     1   6.8942    0.0000     0.5099 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__72_/D (DFFX1)   0.0392  -0.0033 &   0.5065 f
  data arrival time                                                                    0.5065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4152     0.4152
  clock reconvergence pessimism                                             0.0000     0.4152
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__72_/CLK (DFFX1)   0.0000   0.4152 r
  library hold time                                                         0.0209     0.4361
  data required time                                                                   0.4361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4361
  data arrival time                                                                   -0.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0704


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[61] (net)                           2      12.0291              0.0000     0.1000 f
  U3355/IN1 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3355/Q (AO222X1)                                               0.1664    0.1826 @   0.2826 f
  mem_resp_li[61] (net)                         1      47.7439              0.0000     0.2826 f
  uce_0__uce/mem_resp_i[61] (bp_uce_02_2)                                   0.0000     0.2826 f
  uce_0__uce/mem_resp_i[61] (net)                      47.7439              0.0000     0.2826 f
  uce_0__uce/U156/IN2 (AND2X1)                                    0.1664   -0.0356 @   0.2470 f
  uce_0__uce/U156/Q (AND2X1)                                      0.3121    0.2246 @   0.4716 f
  uce_0__uce/data_mem_pkt_o[5] (net)            3      93.2430              0.0000     0.4716 f
  uce_0__uce/data_mem_pkt_o[5] (bp_uce_02_2)                                0.0000     0.4716 f
  data_mem_pkt_li[4] (net)                             93.2430              0.0000     0.4716 f
  core/data_mem_pkt_i[5] (bp_core_minimal_02_0)                             0.0000     0.4716 f
  core/data_mem_pkt_i[5] (net)                         93.2430              0.0000     0.4716 f
  core/fe/data_mem_pkt_i[5] (bp_fe_top_02_0)                                0.0000     0.4716 f
  core/fe/data_mem_pkt_i[5] (net)                      93.2430              0.0000     0.4716 f
  core/fe/mem/data_mem_pkt_i[5] (bp_fe_mem_02_0)                            0.0000     0.4716 f
  core/fe/mem/data_mem_pkt_i[5] (net)                  93.2430              0.0000     0.4716 f
  core/fe/mem/icache/data_mem_pkt_i[5] (bp_fe_icache_02_0)                  0.0000     0.4716 f
  core/fe/mem/icache/data_mem_pkt_i[5] (net)           93.2430              0.0000     0.4716 f
  core/fe/mem/icache/U950/IN1 (MUX21X1)                           0.3121   -0.0649 @   0.4067 f
  core/fe/mem/icache/U950/Q (MUX21X1)                             0.0380    0.0992     0.5060 f
  core/fe/mem/icache/n497 (net)                 1       2.9478              0.0000     0.5060 f
  core/fe/mem/icache/uncached_load_data_r_reg_3_/D (DFFX1)        0.0380    0.0000 &   0.5060 f
  data arrival time                                                                    0.5060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4210     0.4210
  clock reconvergence pessimism                                             0.0000     0.4210
  core/fe/mem/icache/uncached_load_data_r_reg_3_/CLK (DFFX1)                0.0000     0.4210 r
  library hold time                                                         0.0143     0.4353
  data required time                                                                   0.4353
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4353
  data arrival time                                                                   -0.5060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0707


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[17] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[17] (net)                          2      10.9297              0.0000     0.1000 f
  U3304/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 f
  U3304/Q (AO222X1)                                               0.2926    0.1898 @   0.2899 f
  mem_resp_li[17] (net)                         1      89.7295              0.0000     0.2899 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                                   0.0000     0.2899 f
  uce_0__uce/mem_resp_i[17] (net)                      89.7295              0.0000     0.2899 f
  uce_0__uce/U731/IN2 (AND2X1)                                    0.2926   -0.0625 @   0.2273 f
  uce_0__uce/U731/Q (AND2X1)                                      0.0886    0.1279     0.3552 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1      23.0196              0.0000     0.3552 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                                 0.0000     0.3552 f
  tag_mem_pkt_li[2] (net)                              23.0196              0.0000     0.3552 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                              0.0000     0.3552 f
  core/tag_mem_pkt_i[4] (net)                          23.0196              0.0000     0.3552 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                                 0.0000     0.3552 f
  core/fe/tag_mem_pkt_i[4] (net)                       23.0196              0.0000     0.3552 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                             0.0000     0.3552 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                   23.0196              0.0000     0.3552 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)                   0.0000     0.3552 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)            23.0196              0.0000     0.3552 f
  core/fe/mem/icache/U997/IN2 (AND2X1)                            0.0886   -0.0093 &   0.3459 f
  core/fe/mem/icache/U997/Q (AND2X1)                              0.0655    0.0895     0.4354 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     1    15.2869              0.0000     0.4354 f
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4354 f
  core/fe/mem/icache/tag_mem/data_i[125] (net)         15.2869              0.0000     0.4354 f
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX16)           0.0655   -0.0082 &   0.4272 f
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX16)             0.0454    0.0801 @   0.5072 f
  core/fe/mem/icache/tag_mem/n35 (net)          8      58.5494              0.0000     0.5072 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[32] (saed90_248x64_1P_bit)   0.0454   0.0000 @   0.5072 f d 
  data arrival time                                                                    0.5072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.5072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0708


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[94] (net)                          2      11.2787              0.0000     0.1000 r
  U3395/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3395/Q (AO222X1)                                               0.1483    0.1121 @   0.2122 r
  mem_resp_li[94] (net)                         1      41.3996              0.0000     0.2122 r
  uce_0__uce/mem_resp_i[94] (bp_uce_02_2)                                   0.0000     0.2122 r
  uce_0__uce/mem_resp_i[94] (net)                      41.3996              0.0000     0.2122 r
  uce_0__uce/U193/IN2 (AND2X1)                                    0.1487   -0.0220 @   0.1902 r
  uce_0__uce/U193/Q (AND2X1)                                      0.3532    0.2033 @   0.3935 r
  uce_0__uce/data_mem_pkt_o[38] (net)           3     107.3798              0.0000     0.3935 r
  uce_0__uce/data_mem_pkt_o[38] (bp_uce_02_2)                               0.0000     0.3935 r
  data_mem_pkt_li[37] (net)                           107.3798              0.0000     0.3935 r
  core/data_mem_pkt_i[38] (bp_core_minimal_02_0)                            0.0000     0.3935 r
  core/data_mem_pkt_i[38] (net)                       107.3798              0.0000     0.3935 r
  core/fe/data_mem_pkt_i[38] (bp_fe_top_02_0)                               0.0000     0.3935 r
  core/fe/data_mem_pkt_i[38] (net)                    107.3798              0.0000     0.3935 r
  core/fe/mem/data_mem_pkt_i[38] (bp_fe_mem_02_0)                           0.0000     0.3935 r
  core/fe/mem/data_mem_pkt_i[38] (net)                107.3798              0.0000     0.3935 r
  core/fe/mem/icache/data_mem_pkt_i[38] (bp_fe_icache_02_0)                 0.0000     0.3935 r
  core/fe/mem/icache/data_mem_pkt_i[38] (net)         107.3798              0.0000     0.3935 r
  core/fe/mem/icache/U959/IN1 (MUX21X1)                           0.3532   -0.0726 @   0.3209 r
  core/fe/mem/icache/U959/Q (MUX21X1)                             0.0347    0.1257     0.4466 r
  core/fe/mem/icache/n530 (net)                 1       2.5669              0.0000     0.4466 r
  core/fe/mem/icache/uncached_load_data_r_reg_36_/D (DFFX1)       0.0347    0.0000 &   0.4466 r
  data arrival time                                                                    0.4466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4010     0.4010
  clock reconvergence pessimism                                             0.0000     0.4010
  core/fe/mem/icache/uncached_load_data_r_reg_36_/CLK (DFFX1)               0.0000     0.4010 r
  library hold time                                                        -0.0256     0.3754
  data required time                                                                   0.3754
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3754
  data arrival time                                                                   -0.4466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0712


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/pmpaddr0_reg/U17/IN2 (AND2X1)                0.2186    0.0028 @   0.3439 r
  core/be/be_mem/csr/pmpaddr0_reg/U17/Q (AND2X1)                  0.0328    0.0757     0.4197 r
  core/be/be_mem/csr/pmpaddr0_reg/n52 (net)     1       3.4673              0.0000     0.4197 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_25_/D (DFFX1)        0.0328    0.0000 &   0.4197 r
  data arrival time                                                                    0.4197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                             0.0000     0.3732
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_25_/CLK (DFFX1)                0.0000     0.3732 r
  library hold time                                                        -0.0250     0.3482
  data required time                                                                   0.3482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3482
  data arrival time                                                                   -0.4197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0715


  Startpoint: mem_resp_i[25]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[25] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[25] (net)                          2      11.1292              0.0000     0.1000 r
  U3313/IN3 (AO222X1)                                             0.0007    0.0002 @   0.1002 r
  U3313/Q (AO222X1)                                               0.2843    0.1989 @   0.2991 r
  mem_resp_li[25] (net)                         1      85.1067              0.0000     0.2991 r
  uce_0__uce/mem_resp_i[25] (bp_uce_02_2)                                   0.0000     0.2991 r
  uce_0__uce/mem_resp_i[25] (net)                      85.1067              0.0000     0.2991 r
  uce_0__uce/U739/IN2 (AND2X1)                                    0.2843   -0.0447 @   0.2545 r
  uce_0__uce/U739/Q (AND2X1)                                      0.1141    0.1223 @   0.3767 r
  uce_0__uce/tag_mem_pkt_o[12] (net)            1      29.7736              0.0000     0.3767 r
  uce_0__uce/tag_mem_pkt_o[12] (bp_uce_02_2)                                0.0000     0.3767 r
  tag_mem_pkt_li[10] (net)                             29.7736              0.0000     0.3767 r
  core/tag_mem_pkt_i[12] (bp_core_minimal_02_0)                             0.0000     0.3767 r
  core/tag_mem_pkt_i[12] (net)                         29.7736              0.0000     0.3767 r
  core/fe/tag_mem_pkt_i[12] (bp_fe_top_02_0)                                0.0000     0.3767 r
  core/fe/tag_mem_pkt_i[12] (net)                      29.7736              0.0000     0.3767 r
  core/fe/mem/tag_mem_pkt_i[12] (bp_fe_mem_02_0)                            0.0000     0.3767 r
  core/fe/mem/tag_mem_pkt_i[12] (net)                  29.7736              0.0000     0.3767 r
  core/fe/mem/icache/tag_mem_pkt_i[12] (bp_fe_icache_02_0)                  0.0000     0.3767 r
  core/fe/mem/icache/tag_mem_pkt_i[12] (net)           29.7736              0.0000     0.3767 r
  core/fe/mem/icache/U1005/IN2 (AND2X1)                           0.1143   -0.0155 @   0.3612 r
  core/fe/mem/icache/U1005/Q (AND2X1)                             0.0969    0.1000     0.4613 r
  core/fe/mem/icache/tag_mem_data_li[9] (net)     3    25.6046              0.0000     0.4613 r
  core/fe/mem/icache/tag_mem/data_i[133] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4613 r
  core/fe/mem/icache/tag_mem/data_i[133] (net)         25.6046              0.0000     0.4613 r
  core/fe/mem/icache/tag_mem/icc_place35/INP (NBUFFX2)            0.0969   -0.0145 &   0.4467 r
  core/fe/mem/icache/tag_mem/icc_place35/Z (NBUFFX2)              0.0275    0.0622     0.5089 r
  core/fe/mem/icache/tag_mem/n176 (net)         1       2.8512              0.0000     0.5089 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[9] (saed90_248x64_1P_bit)   0.0275  -0.0006 &   0.5082 r d 
  data arrival time                                                                    0.5082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.5082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0717


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[17] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[17] (net)                          2      10.9297              0.0000     0.1000 f
  U3304/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 f
  U3304/Q (AO222X1)                                               0.2926    0.1898 @   0.2899 f
  mem_resp_li[17] (net)                         1      89.7295              0.0000     0.2899 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                                   0.0000     0.2899 f
  uce_0__uce/mem_resp_i[17] (net)                      89.7295              0.0000     0.2899 f
  uce_0__uce/U731/IN2 (AND2X1)                                    0.2926   -0.0625 @   0.2273 f
  uce_0__uce/U731/Q (AND2X1)                                      0.0886    0.1279     0.3553 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1      23.0196              0.0000     0.3553 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                                 0.0000     0.3553 f
  tag_mem_pkt_li[2] (net)                              23.0196              0.0000     0.3553 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                              0.0000     0.3553 f
  core/tag_mem_pkt_i[4] (net)                          23.0196              0.0000     0.3553 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                                 0.0000     0.3553 f
  core/fe/tag_mem_pkt_i[4] (net)                       23.0196              0.0000     0.3553 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                             0.0000     0.3553 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                   23.0196              0.0000     0.3553 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)                   0.0000     0.3553 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)            23.0196              0.0000     0.3553 f
  core/fe/mem/icache/U997/IN2 (AND2X1)                            0.0886   -0.0093 &   0.3459 f
  core/fe/mem/icache/U997/Q (AND2X1)                              0.0655    0.0895     0.4354 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     1    15.2869              0.0000     0.4354 f
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4354 f
  core/fe/mem/icache/tag_mem/data_i[125] (net)         15.2869              0.0000     0.4354 f
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX16)           0.0655   -0.0082 &   0.4272 f
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX16)             0.0454    0.0801 @   0.5072 f
  core/fe/mem/icache/tag_mem/n35 (net)          8      58.5494              0.0000     0.5072 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[63] (saed90_248x64_1P_bit)   0.0454   0.0017 @   0.5090 f d 
  data arrival time                                                                    0.5090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  clock reconvergence pessimism                                             0.0000     0.3865
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3865 r
  library hold time                                                         0.0500     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.5090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0725


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.5086              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.5086              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.5086              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.5086              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3068    0.1150 @   0.2150 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2177    0.1261 @   0.3412 r
  core/be/be_mem/csr/n688 (net)                36      89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.2252              0.0000     0.3412 r
  core/be/be_mem/csr/sscratch_reg/U42/IN2 (AND2X1)                0.2179    0.0034 @   0.3446 r
  core/be/be_mem/csr/sscratch_reg/U42/Q (AND2X1)                  0.0368    0.0781     0.4227 r
  core/be/be_mem/csr/sscratch_reg/n58 (net)     1       4.7054              0.0000     0.4227 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_28_/D (DFFX1)        0.0368    0.0001 &   0.4228 r
  data arrival time                                                                    0.4228

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  clock reconvergence pessimism                                             0.0000     0.3764
  core/be/be_mem/csr/sscratch_reg/data_r_reg_28_/CLK (DFFX1)                0.0000     0.3764 r
  library hold time                                                        -0.0262     0.3502
  data required time                                                                   0.3502
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3502
  data arrival time                                                                   -0.4228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0726


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[76] (net)                           2      19.5194              0.0000     0.1000 f
  U3373/IN1 (AO222X1)                                             0.0018    0.0002 @   0.1002 f
  U3373/Q (AO222X1)                                               0.1368    0.1666 @   0.2669 f
  mem_resp_li[76] (net)                         1      37.8430              0.0000     0.2669 f
  uce_0__uce/mem_resp_i[76] (bp_uce_02_2)                                   0.0000     0.2669 f
  uce_0__uce/mem_resp_i[76] (net)                      37.8430              0.0000     0.2669 f
  uce_0__uce/U172/IN2 (AND2X1)                                    0.1368   -0.0342 @   0.2327 f
  uce_0__uce/U172/Q (AND2X1)                                      0.3485    0.2353 @   0.4680 f
  uce_0__uce/data_mem_pkt_o[20] (net)           3     104.9044              0.0000     0.4680 f
  uce_0__uce/data_mem_pkt_o[20] (bp_uce_02_2)                               0.0000     0.4680 f
  data_mem_pkt_li[19] (net)                           104.9044              0.0000     0.4680 f
  core/data_mem_pkt_i[20] (bp_core_minimal_02_0)                            0.0000     0.4680 f
  core/data_mem_pkt_i[20] (net)                       104.9044              0.0000     0.4680 f
  core/fe/data_mem_pkt_i[20] (bp_fe_top_02_0)                               0.0000     0.4680 f
  core/fe/data_mem_pkt_i[20] (net)                    104.9044              0.0000     0.4680 f
  core/fe/mem/data_mem_pkt_i[20] (bp_fe_mem_02_0)                           0.0000     0.4680 f
  core/fe/mem/data_mem_pkt_i[20] (net)                104.9044              0.0000     0.4680 f
  core/fe/mem/icache/data_mem_pkt_i[20] (bp_fe_icache_02_0)                 0.0000     0.4680 f
  core/fe/mem/icache/data_mem_pkt_i[20] (net)         104.9044              0.0000     0.4680 f
  core/fe/mem/icache/U1535/IN1 (MUX21X1)                          0.3485   -0.0645 @   0.4034 f
  core/fe/mem/icache/U1535/Q (MUX21X1)                            0.0362    0.1004     0.5039 f
  core/fe/mem/icache/n512 (net)                 1       2.4161              0.0000     0.5039 f
  core/fe/mem/icache/uncached_load_data_r_reg_18_/D (DFFX1)       0.0362    0.0000 &   0.5039 f
  data arrival time                                                                    0.5039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                             0.0000     0.4161
  core/fe/mem/icache/uncached_load_data_r_reg_18_/CLK (DFFX1)               0.0000     0.4161 r
  library hold time                                                         0.0147     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.5039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0731


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[67] (net)                           2      11.4129              0.0000     0.1000 r
  U3363/IN1 (AO222X1)                                             0.0007    0.0002 @   0.1002 r
  U3363/Q (AO222X1)                                               0.1407    0.1616 @   0.2618 r
  mem_resp_li[67] (net)                         1      38.8267              0.0000     0.2618 r
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.2618 r
  uce_0__uce/mem_resp_i[67] (net)                      38.8267              0.0000     0.2618 r
  uce_0__uce/U163/IN2 (AND2X1)                                    0.1411   -0.0271 @   0.2347 r
  uce_0__uce/U163/Q (AND2X1)                                      0.2821    0.1772 @   0.4119 r
  uce_0__uce/data_mem_pkt_o[11] (net)           3      84.9718              0.0000     0.4119 r
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.4119 r
  data_mem_pkt_li[10] (net)                            84.9718              0.0000     0.4119 r
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.4119 r
  core/data_mem_pkt_i[11] (net)                        84.9718              0.0000     0.4119 r
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.4119 r
  core/fe/data_mem_pkt_i[11] (net)                     84.9718              0.0000     0.4119 r
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.4119 r
  core/fe/mem/data_mem_pkt_i[11] (net)                 84.9718              0.0000     0.4119 r
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.4119 r
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          84.9718              0.0000     0.4119 r
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.2832   -0.0645 @   0.3474 r
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0363    0.1180     0.4654 r
  core/fe/mem/icache/n503 (net)                 1       3.0919              0.0000     0.4654 r
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0363    0.0000 &   0.4654 r
  data arrival time                                                                    0.4654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.4175 r
  library hold time                                                        -0.0260     0.3916
  data required time                                                                   0.3916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3916
  data arrival time                                                                   -0.4654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0738


1
