read -sv run_verilog_mid/adder_32b_16_60_30e452c7ebff80abfd0cab2279f3dbfa.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_60_30e452c7ebff80abfd0cab2279f3dbfa_yosys.v
