# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# tff.v  tl.v  transcript            
vlog tff.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:36:00 on Sep 10,2025
# vlog -reportprogress 300 tff.v 
# -- Compiling module tl
# -- Compiling module tl_tb
# -- Compiling module tff
# -- Compiling module tff_tb
# 
# Top level modules:
# 	tl_tb
# 	tff_tb
# End time: 17:36:00 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim tff_tb
# vsim tff_tb 
# Start time: 17:36:06 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tff_tb(fast)
add wave *
# (vish-4014) No objects found matching '*'.
add wave *
# (vish-4014) No objects found matching '*'.
vlog tff.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:37:45 on Sep 10,2025
# vlog -reportprogress 300 tff.v "+acc" 
# -- Compiling module tl
# -- Compiling module tl_tb
# -- Compiling module tff
# -- Compiling module tff_tb
# 
# Top level modules:
# 	tl_tb
# 	tff_tb
# End time: 17:37:45 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim tff_tb
# End time: 17:37:52 on Sep 10,2025, Elapsed time: 0:01:46
# Errors: 2, Warnings: 0
# vsim tff_tb 
# Start time: 17:37:52 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tff_tb(fast)
# Loading work.tff(fast)
# Loading work.tl(fast)
add wave *
run -all
# rst=0 clk=0 Tin=x Q=0 Qbar=1 Time=0
# rst=0 clk=1 Tin=x Q=0 Qbar=1 Time=5
# rst=1 clk=0 Tin=x Q=0 Qbar=1 Time=10
# rst=1 clk=1 Tin=x Q=0 Qbar=1 Time=15
# rst=1 clk=1 Tin=0 Q=0 Qbar=1 Time=17
# rst=1 clk=0 Tin=0 Q=1 Qbar=0 Time=20
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=24
# rst=1 clk=1 Tin=1 Q=1 Qbar=0 Time=25
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=30
# rst=1 clk=1 Tin=1 Q=1 Qbar=0 Time=35
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=40
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=45
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=50
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=55
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=60
# rst=1 clk=1 Tin=1 Q=1 Qbar=0 Time=65
# rst=1 clk=1 Tin=0 Q=1 Qbar=0 Time=66
# rst=1 clk=0 Tin=0 Q=1 Qbar=0 Time=70
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=73
# rst=1 clk=1 Tin=1 Q=1 Qbar=0 Time=75
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=80
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=85
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=90
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=95
# ** Note: $stop    : tff.v(42)
#    Time: 100 ns  Iteration: 0  Instance: /tff_tb
# Break in Module tff_tb at tff.v line 42
vlog tff.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:41:26 on Sep 10,2025
# vlog -reportprogress 300 tff.v "+acc" 
# -- Compiling module tl
# -- Compiling module tl_tb
# -- Compiling module tff
# -- Compiling module tff_tb
# 
# Top level modules:
# 	tl_tb
# 	tff_tb
# End time: 17:41:26 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim tff_tb
# End time: 17:41:31 on Sep 10,2025, Elapsed time: 0:03:39
# Errors: 0, Warnings: 0
# vsim tff_tb 
# Start time: 17:41:31 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tff_tb(fast)
# Loading work.tff(fast)
# Loading work.tl(fast)
add wave *
run -all
# rst=0 clk=0 Tin=x Q=0 Qbar=1 Time=0
# rst=0 clk=1 Tin=x Q=0 Qbar=1 Time=5
# rst=1 clk=0 Tin=0 Q=0 Qbar=1 Time=10
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=15
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=20
# rst=1 clk=1 Tin=0 Q=1 Qbar=0 Time=25
# rst=1 clk=0 Tin=0 Q=0 Qbar=1 Time=30
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=35
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=40
# rst=1 clk=1 Tin=0 Q=0 Qbar=1 Time=45
# rst=1 clk=0 Tin=0 Q=0 Qbar=1 Time=50
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=55
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=60
# rst=1 clk=1 Tin=0 Q=1 Qbar=0 Time=65
# rst=1 clk=0 Tin=0 Q=0 Qbar=1 Time=70
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=75
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=80
# rst=1 clk=1 Tin=0 Q=0 Qbar=1 Time=85
# rst=1 clk=0 Tin=0 Q=0 Qbar=1 Time=90
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=95
# ** Note: $stop    : tff.v(37)
#    Time: 100 ns  Iteration: 0  Instance: /tff_tb
# Break in Module tff_tb at tff.v line 37
vlog tff.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:43:02 on Sep 10,2025
# vlog -reportprogress 300 tff.v "+acc" 
# -- Compiling module tl
# -- Compiling module tl_tb
# -- Compiling module tff
# -- Compiling module tff_tb
# 
# Top level modules:
# 	tl_tb
# 	tff_tb
# End time: 17:43:02 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim tff_tb
# End time: 17:43:08 on Sep 10,2025, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
# vsim tff_tb 
# Start time: 17:43:08 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tff_tb(fast)
# Loading work.tff(fast)
# Loading work.tl(fast)
add wave *
run -all
# rst=0 clk=0 Tin=x Q=0 Qbar=1 Time=0
# rst=0 clk=1 Tin=x Q=0 Qbar=1 Time=5
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=10
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=15
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=20
# rst=1 clk=1 Tin=1 Q=1 Qbar=0 Time=25
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=30
# rst=1 clk=1 Tin=1 Q=1 Qbar=0 Time=35
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=40
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=45
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=50
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=55
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=60
# rst=1 clk=1 Tin=1 Q=1 Qbar=0 Time=65
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=70
# rst=1 clk=1 Tin=1 Q=1 Qbar=0 Time=75
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=80
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=85
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=90
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=95
# ** Note: $stop    : tff.v(36)
#    Time: 100 ns  Iteration: 0  Instance: /tff_tb
# Break in Module tff_tb at tff.v line 36
vlog tff.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:43:53 on Sep 10,2025
# vlog -reportprogress 300 tff.v "+acc" 
# -- Compiling module tl
# -- Compiling module tl_tb
# -- Compiling module tff
# -- Compiling module tff_tb
# 
# Top level modules:
# 	tl_tb
# 	tff_tb
# End time: 17:43:53 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim tff_tb
# End time: 17:43:57 on Sep 10,2025, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim tff_tb 
# Start time: 17:43:57 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tff_tb(fast)
# Loading work.tff(fast)
# Loading work.tl(fast)
add wave *
run -all
# rst=0 clk=0 Tin=x Q=0 Qbar=1 Time=0
# rst=0 clk=1 Tin=x Q=0 Qbar=1 Time=5
# rst=1 clk=0 Tin=x Q=0 Qbar=1 Time=10
# rst=1 clk=1 Tin=x Q=0 Qbar=1 Time=15
# rst=1 clk=1 Tin=0 Q=0 Qbar=1 Time=17
# rst=1 clk=0 Tin=0 Q=1 Qbar=0 Time=20
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=24
# rst=1 clk=1 Tin=1 Q=1 Qbar=0 Time=25
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=30
# rst=1 clk=1 Tin=1 Q=1 Qbar=0 Time=35
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=40
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=45
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=50
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=55
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=60
# rst=1 clk=1 Tin=1 Q=1 Qbar=0 Time=65
# rst=1 clk=1 Tin=0 Q=1 Qbar=0 Time=66
# rst=1 clk=0 Tin=0 Q=1 Qbar=0 Time=70
# rst=1 clk=0 Tin=1 Q=1 Qbar=0 Time=73
# rst=1 clk=1 Tin=1 Q=1 Qbar=0 Time=75
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=80
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=85
# rst=1 clk=0 Tin=1 Q=0 Qbar=1 Time=90
# rst=1 clk=1 Tin=1 Q=0 Qbar=1 Time=95
# ** Note: $stop    : tff.v(36)
#    Time: 100 ns  Iteration: 0  Instance: /tff_tb
# Break in Module tff_tb at tff.v line 36
quit -sim
# End time: 17:45:45 on Sep 10,2025, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
