#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jun 20 20:45:51 2022
# Process ID: 9064
# Current directory: D:/Consultancy/Vimanic/git/vimanic/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6984 D:\Consultancy\Vimanic\git\vimanic\ip_repo\edit_ad9361SPI_v1_0.xpr
# Log file: D:/Consultancy/Vimanic/git/vimanic/ip_repo/vivado.log
# Journal file: D:/Consultancy/Vimanic/git/vimanic/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Consultancy/Vimanic/git/vimanic/ip_repo/edit_ad9361SPI_v1_0.xpr
INFO: [Project 1-313] Project file moved from 'D:/Consultancy/Vimanic/spiController/ip_repo' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Consultancy/Vimanic/git/vimanic/ip_repo/edit_ad9361SPI_v1_0.gen/sources_1', nor could it be found using path 'D:/Consultancy/Vimanic/spiController/ip_repo/edit_ad9361SPI_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 1257.488 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\Consultancy\Vimanic\git\vimanic\ip_repo\ad9361SPI_1.0\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0/hdl/ad9361SPI_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0/hdl/spiCore.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0/hdl/ad9361SPI_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0/hdl/ad9361SPI_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0/hdl/spiCore.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0/hdl/ad9361SPI_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::remove_file_group xilinx_softwaredriver [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'i_spi_ctrl_clock' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-7067] Note that bus interface 'o_spi_clk' has a fixed FREQ_HZ of '10000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'o_spi_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::unload_core d:/Consultancy/Vimanic/git/vimanic/ip_repo/ad9361SPI_1.0/component.xml
