# RISC-V SOC tapeout program : Week4
---

- [Day1 : Basics of NMOS Drain current (Id) vs Drain to Source voltage (Vds)](Day1/Day1.md)
- [Day2 : SPICE simulation for lower nodes and Velocity saturation effect ](Day2/Day2.md)
- [Day3 : CMOS switching threshold and dynamic solutions ](Day3/Day3.md)
- [Day4 : CMOS Noise Margin robustness evaluation ](Day4/Day4.md)
- [Day5 : CMOS power supply and device variation robustness evaluation ](Day5/Day5.md)
