--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Oct 31 12:28:40 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets CK1_N_642]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets CK1_c]
            1720 items scored, 1720 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.910ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             data_addr_i0_i9  (from CK1_c +)
   Destination:    FD1P3AX    SP             DIVIA_i0_i23  (to CK1_c +)

   Delay:                  10.651ns  (29.0% logic, 71.0% route), 7 logic levels.

 Constraint Details:

     10.651ns data_path data_addr_i0_i9 to DIVIA_i0_i23 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.910ns

 Path Details: data_addr_i0_i9 to DIVIA_i0_i23

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              data_addr_i0_i9 (from CK1_c)
Route        19   e 1.572                                  data_addr[9]
LUT4        ---     0.448              B to Z              i4067_2_lut
Route         2   e 0.954                                  n7546
LUT4        ---     0.448              D to Z              i4091_4_lut
Route         1   e 0.788                                  n7570
LUT4        ---     0.448              C to Z              i2_4_lut
Route         3   e 1.051                                  n5657
LUT4        ---     0.448              B to Z              i2_3_lut
Route         1   e 0.788                                  n7449
LUT4        ---     0.448              A to Z              i2_4_lut_adj_64
Route         4   e 1.120                                  n13
LUT4        ---     0.448              C to Z              i1_2_lut_3_lut_4_lut_adj_39
Route         8   e 1.287                                  CK1_c_enable_162
                  --------
                   10.651  (29.0% logic, 71.0% route), 7 logic levels.


Error:  The following path violates requirements by 5.910ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             data_addr_i0_i9  (from CK1_c +)
   Destination:    FD1P3AX    SP             DIVIA_i0_i22  (to CK1_c +)

   Delay:                  10.651ns  (29.0% logic, 71.0% route), 7 logic levels.

 Constraint Details:

     10.651ns data_path data_addr_i0_i9 to DIVIA_i0_i22 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.910ns

 Path Details: data_addr_i0_i9 to DIVIA_i0_i22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              data_addr_i0_i9 (from CK1_c)
Route        19   e 1.572                                  data_addr[9]
LUT4        ---     0.448              B to Z              i4067_2_lut
Route         2   e 0.954                                  n7546
LUT4        ---     0.448              D to Z              i4091_4_lut
Route         1   e 0.788                                  n7570
LUT4        ---     0.448              C to Z              i2_4_lut
Route         3   e 1.051                                  n5657
LUT4        ---     0.448              B to Z              i2_3_lut
Route         1   e 0.788                                  n7449
LUT4        ---     0.448              A to Z              i2_4_lut_adj_64
Route         4   e 1.120                                  n13
LUT4        ---     0.448              C to Z              i1_2_lut_3_lut_4_lut_adj_39
Route         8   e 1.287                                  CK1_c_enable_162
                  --------
                   10.651  (29.0% logic, 71.0% route), 7 logic levels.


Error:  The following path violates requirements by 5.910ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             data_addr_i0_i9  (from CK1_c +)
   Destination:    FD1P3AX    SP             DIVIA_i0_i21  (to CK1_c +)

   Delay:                  10.651ns  (29.0% logic, 71.0% route), 7 logic levels.

 Constraint Details:

     10.651ns data_path data_addr_i0_i9 to DIVIA_i0_i21 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.910ns

 Path Details: data_addr_i0_i9 to DIVIA_i0_i21

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              data_addr_i0_i9 (from CK1_c)
Route        19   e 1.572                                  data_addr[9]
LUT4        ---     0.448              B to Z              i4067_2_lut
Route         2   e 0.954                                  n7546
LUT4        ---     0.448              D to Z              i4091_4_lut
Route         1   e 0.788                                  n7570
LUT4        ---     0.448              C to Z              i2_4_lut
Route         3   e 1.051                                  n5657
LUT4        ---     0.448              B to Z              i2_3_lut
Route         1   e 0.788                                  n7449
LUT4        ---     0.448              A to Z              i2_4_lut_adj_64
Route         4   e 1.120                                  n13
LUT4        ---     0.448              C to Z              i1_2_lut_3_lut_4_lut_adj_39
Route         8   e 1.287                                  CK1_c_enable_162
                  --------
                   10.651  (29.0% logic, 71.0% route), 7 logic levels.

Warning: 10.910 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets CK1_N_642]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets CK1_c]                   |     5.000 ns|    10.910 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n5_adj_720                              |       7|     702|     40.81%
                                        |        |        |
n13                                     |       4|     651|     37.85%
                                        |        |        |
n22                                     |       1|     632|     36.74%
                                        |        |        |
n20                                     |       1|     312|     18.14%
                                        |        |        |
n5657                                   |       3|     310|     18.02%
                                        |        |        |
n7449                                   |       1|     310|     18.02%
                                        |        |        |
n7546                                   |       2|     242|     14.07%
                                        |        |        |
n4105                                   |      14|     208|     12.09%
                                        |        |        |
n7263                                   |       1|     208|     12.09%
                                        |        |        |
n7264                                   |       1|     208|     12.09%
                                        |        |        |
n7265                                   |       1|     208|     12.09%
                                        |        |        |
n7795                                   |      13|     208|     12.09%
                                        |        |        |
n7802                                   |       3|     207|     12.03%
                                        |        |        |
n7570                                   |       1|     186|     10.81%
                                        |        |        |
n4121                                   |      14|     182|     10.58%
                                        |        |        |
n7255                                   |       1|     182|     10.58%
                                        |        |        |
n7256                                   |       1|     182|     10.58%
                                        |        |        |
n7257                                   |       1|     182|     10.58%
                                        |        |        |
n7258                                   |       1|     182|     10.58%
                                        |        |        |
n7262                                   |       1|     182|     10.58%
                                        |        |        |
n7796                                   |      13|     182|     10.58%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1720  Score: 7004213

Constraints cover  10882 paths, 746 nets, and 2097 connections (74.2% coverage)


Peak memory: 90222592 bytes, TRCE: 5537792 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
