INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/lab/Lab6/Lab6_final/Lab6_final.sim/sim_1/synth/timing/xsim/bram_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module bram_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/lab/Lab6/lab6_studentcode/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
