
*** Running vivado
    with args -log opdr5_7.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source opdr5_7.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source opdr5_7.tcl -notrace
Command: link_design -top opdr5_7 -part xc7z007sclg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sil/Documents/School/VHDL/Week6/minizedtest/ConstraintsOpdrTest.xdc]
Finished Parsing XDC File [/home/sil/Documents/School/VHDL/Week6/minizedtest/ConstraintsOpdrTest.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1420.605 ; gain = 258.945 ; free physical = 724 ; free virtual = 5953
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1457.621 ; gain = 37.016 ; free physical = 726 ; free virtual = 5955
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4eeb5867

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 341 ; free virtual = 5579
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 4eeb5867

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 341 ; free virtual = 5579
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 4eeb5867

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 341 ; free virtual = 5579
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 4eeb5867

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 341 ; free virtual = 5579
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 4eeb5867

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 341 ; free virtual = 5579
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 341 ; free virtual = 5579
Ending Logic Optimization Task | Checksum: 4eeb5867

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 341 ; free virtual = 5579

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 4eeb5867

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 341 ; free virtual = 5579
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1872.113 ; gain = 451.508 ; free physical = 341 ; free virtual = 5579
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1896.125 ; gain = 0.000 ; free physical = 339 ; free virtual = 5578
INFO: [Common 17-1381] The checkpoint '/home/sil/Documents/School/VHDL/Week6/minizedtest/project_1/project_1.runs/impl_1/opdr5_7_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file opdr5_7_drc_opted.rpt -pb opdr5_7_drc_opted.pb -rpx opdr5_7_drc_opted.rpx
Command: report_drc -file opdr5_7_drc_opted.rpt -pb opdr5_7_drc_opted.pb -rpx opdr5_7_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sil/Documents/School/VHDL/Week6/minizedtest/project_1/project_1.runs/impl_1/opdr5_7_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 335 ; free virtual = 5574
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18c8ed72

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 335 ; free virtual = 5574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 335 ; free virtual = 5574

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18c8ed72

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 334 ; free virtual = 5573

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 66265c54

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 334 ; free virtual = 5573

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 66265c54

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 334 ; free virtual = 5573
Phase 1 Placer Initialization | Checksum: 66265c54

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 334 ; free virtual = 5573

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ca5e3f64

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 331 ; free virtual = 5569

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ca5e3f64

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 331 ; free virtual = 5569

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 100665b8a

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 331 ; free virtual = 5569

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 4b2e6f10

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 331 ; free virtual = 5569

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 4b2e6f10

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 331 ; free virtual = 5569

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1509461ea

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 329 ; free virtual = 5567

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1509461ea

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 329 ; free virtual = 5567

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1509461ea

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 329 ; free virtual = 5567
Phase 3 Detail Placement | Checksum: 1509461ea

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 329 ; free virtual = 5567

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1509461ea

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 329 ; free virtual = 5567

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1509461ea

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 330 ; free virtual = 5568

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1509461ea

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 330 ; free virtual = 5568

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1509461ea

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 330 ; free virtual = 5568
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1509461ea

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 330 ; free virtual = 5568
Ending Placer Task | Checksum: 66eedd26

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 332 ; free virtual = 5570
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1928.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 5571
INFO: [Common 17-1381] The checkpoint '/home/sil/Documents/School/VHDL/Week6/minizedtest/project_1/project_1.runs/impl_1/opdr5_7_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file opdr5_7_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1928.141 ; gain = 0.000 ; free physical = 327 ; free virtual = 5565
INFO: [runtcl-4] Executing : report_utilization -file opdr5_7_utilization_placed.rpt -pb opdr5_7_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1928.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 5570
INFO: [runtcl-4] Executing : report_control_sets -verbose -file opdr5_7_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1928.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 5569
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 584b96ed ConstDB: 0 ShapeSum: ea34639 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1912bf55b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1979.133 ; gain = 50.992 ; free physical = 249 ; free virtual = 5487
Post Restoration Checksum: NetGraph: a589d142 NumContArr: eba22419 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1912bf55b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1993.133 ; gain = 64.992 ; free physical = 235 ; free virtual = 5473

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1912bf55b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1993.133 ; gain = 64.992 ; free physical = 235 ; free virtual = 5473
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 9da9e6cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.133 ; gain = 67.992 ; free physical = 233 ; free virtual = 5471

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2d48895b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.133 ; gain = 67.992 ; free physical = 233 ; free virtual = 5471

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 52c0180e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.133 ; gain = 67.992 ; free physical = 233 ; free virtual = 5471
Phase 4 Rip-up And Reroute | Checksum: 52c0180e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.133 ; gain = 67.992 ; free physical = 233 ; free virtual = 5471

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 52c0180e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.133 ; gain = 67.992 ; free physical = 233 ; free virtual = 5471

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 52c0180e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.133 ; gain = 67.992 ; free physical = 233 ; free virtual = 5471
Phase 6 Post Hold Fix | Checksum: 52c0180e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.133 ; gain = 67.992 ; free physical = 233 ; free virtual = 5471

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182995 %
  Global Horizontal Routing Utilization  = 0.00229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
Phase 7 Route finalize | Checksum: 52c0180e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.133 ; gain = 67.992 ; free physical = 233 ; free virtual = 5471

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 52c0180e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1998.133 ; gain = 69.992 ; free physical = 231 ; free virtual = 5470

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8557922a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1998.133 ; gain = 69.992 ; free physical = 231 ; free virtual = 5470
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1998.133 ; gain = 69.992 ; free physical = 246 ; free virtual = 5484

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1998.133 ; gain = 69.992 ; free physical = 246 ; free virtual = 5484
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1998.133 ; gain = 0.000 ; free physical = 245 ; free virtual = 5485
INFO: [Common 17-1381] The checkpoint '/home/sil/Documents/School/VHDL/Week6/minizedtest/project_1/project_1.runs/impl_1/opdr5_7_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file opdr5_7_drc_routed.rpt -pb opdr5_7_drc_routed.pb -rpx opdr5_7_drc_routed.rpx
Command: report_drc -file opdr5_7_drc_routed.rpt -pb opdr5_7_drc_routed.pb -rpx opdr5_7_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sil/Documents/School/VHDL/Week6/minizedtest/project_1/project_1.runs/impl_1/opdr5_7_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file opdr5_7_methodology_drc_routed.rpt -pb opdr5_7_methodology_drc_routed.pb -rpx opdr5_7_methodology_drc_routed.rpx
Command: report_methodology -file opdr5_7_methodology_drc_routed.rpt -pb opdr5_7_methodology_drc_routed.pb -rpx opdr5_7_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sil/Documents/School/VHDL/Week6/minizedtest/project_1/project_1.runs/impl_1/opdr5_7_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file opdr5_7_power_routed.rpt -pb opdr5_7_power_summary_routed.pb -rpx opdr5_7_power_routed.rpx
Command: report_power -file opdr5_7_power_routed.rpt -pb opdr5_7_power_summary_routed.pb -rpx opdr5_7_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file opdr5_7_route_status.rpt -pb opdr5_7_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file opdr5_7_timing_summary_routed.rpt -rpx opdr5_7_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file opdr5_7_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file opdr5_7_clock_utilization_routed.rpt
Command: write_bitstream -force opdr5_7.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net F_reg_i_2_n_0 is a gated clock net sourced by a combinational pin F_reg_i_2/O, cell F_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./opdr5_7.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/sil/Documents/School/VHDL/Week6/minizedtest/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Mar 22 19:24:17 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2361.641 ; gain = 313.453 ; free physical = 417 ; free virtual = 5458
INFO: [Common 17-206] Exiting Vivado at Thu Mar 22 19:24:17 2018...
