{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742100792714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742100792714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 15 23:53:12 2025 " "Processing started: Sat Mar 15 23:53:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742100792714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100792714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_VO_Thomas -c Lab3_VO_Thomas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_VO_Thomas -c Lab3_VO_Thomas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100792714 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1742100792950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742100792974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742100792974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/rng_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/rng_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 rng_latch " "Found entity 1: rng_latch" {  } { { "../src/rng_latch.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/rng_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/timer_1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/timer_1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_1ms " "Found entity 1: timer_1ms" {  } { { "../src/timer_1ms.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/timer_1ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/sevensegdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/sevensegdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "../src/sevenSegDecoder.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/sevenSegDecoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/score.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../src/score.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/rng.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "../src/rng.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/rng.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/onesectimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/onesectimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneSecTimer " "Found entity 1: oneSecTimer" {  } { { "../src/oneSecTimer.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/oneSecTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/mux3to2.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/mux3to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to2 " "Found entity 1: mux3to2" {  } { { "../src/mux3to2.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/mux3to2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/loadregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/loadregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister " "Found entity 1: LoadRegister" {  } { { "../src/LoadRegister.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/LoadRegister.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/lab3_vo_thomas.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/lab3_vo_thomas.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_VO_Thomas " "Found entity 1: Lab3_VO_Thomas" {  } { { "../src/Lab3_VO_Thomas.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/is15.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/is15.v" { { "Info" "ISGN_ENTITY_NAME" "1 Is15 " "Found entity 1: Is15" {  } { { "../src/Is15.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Is15.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/dt.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/dt.v" { { "Info" "ISGN_ENTITY_NAME" "1 dt " "Found entity 1: dt" {  } { { "../src/dt.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/dt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "../src/digitTimer.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/digitTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../src/counter.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/count_to_100.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/count_to_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_to_100 " "Found entity 1: count_to_100" {  } { { "../src/count_to_100.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/count_to_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/count_to_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/count_to_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_to_10 " "Found entity 1: count_to_10" {  } { { "../src/count_to_10.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/count_to_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonShaper " "Found entity 1: buttonShaper" {  } { { "../src/buttonShaper.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/buttonShaper.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../src/Adder.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Adder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gameover gameOver Access.v(14) " "Verilog HDL Declaration information at Access.v(14): object \"gameover\" differs only in case from object \"gameOver\" in the same scope" {  } { { "../src/Access.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Access.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742100797484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/advanced digital design/lab3_vo_thomas/src/access.v 1 1 " "Found 1 design units, including 1 entities, in source file /advanced digital design/lab3_vo_thomas/src/access.v" { { "Info" "ISGN_ENTITY_NAME" "1 Access " "Found entity 1: Access" {  } { { "../src/Access.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Access.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_VO_Thomas " "Elaborating entity \"Lab3_VO_Thomas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742100797513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonShaper buttonShaper:passwordBS " "Elaborating entity \"buttonShaper\" for hierarchy \"buttonShaper:passwordBS\"" {  } { { "../src/Lab3_VO_Thomas.v" "passwordBS" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadRegister LoadRegister:p1LR " "Elaborating entity \"LoadRegister\" for hierarchy \"LoadRegister:p1LR\"" {  } { { "../src/Lab3_VO_Thomas.v" "p1LR" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng rng:myrng " "Elaborating entity \"rng\" for hierarchy \"rng:myrng\"" {  } { { "../src/Lab3_VO_Thomas.v" "myrng" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rng:myrng\|counter:myRNG " "Elaborating entity \"counter\" for hierarchy \"rng:myrng\|counter:myRNG\"" {  } { { "../src/rng.v" "myRNG" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/rng.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(14) " "Verilog HDL assignment warning at counter.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742100797516 "|Lab3_VO_Thomas|rng:myrng|counter:myRNG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng_latch rng_latch:my_rng_latch " "Elaborating entity \"rng_latch\" for hierarchy \"rng_latch:my_rng_latch\"" {  } { { "../src/Lab3_VO_Thomas.v" "my_rng_latch" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer digitTimer:twoDigitTimer " "Elaborating entity \"digitTimer\" for hierarchy \"digitTimer:twoDigitTimer\"" {  } { { "../src/Lab3_VO_Thomas.v" "twoDigitTimer" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneSecTimer digitTimer:twoDigitTimer\|oneSecTimer:my1s " "Elaborating entity \"oneSecTimer\" for hierarchy \"digitTimer:twoDigitTimer\|oneSecTimer:my1s\"" {  } { { "../src/digitTimer.v" "my1s" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/digitTimer.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_1ms digitTimer:twoDigitTimer\|oneSecTimer:my1s\|timer_1ms:timer_1ms_inst " "Elaborating entity \"timer_1ms\" for hierarchy \"digitTimer:twoDigitTimer\|oneSecTimer:my1s\|timer_1ms:timer_1ms_inst\"" {  } { { "../src/oneSecTimer.v" "timer_1ms_inst" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/oneSecTimer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer_1ms.v(21) " "Verilog HDL assignment warning at timer_1ms.v(21): truncated value with size 32 to match size of target (16)" {  } { { "../src/timer_1ms.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/timer_1ms.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742100797519 "|Lab3_VO_Thomas|digitTimer:twoDigitTimer|oneSecTimer:my1s|timer_1ms:timer_1ms_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_to_100 digitTimer:twoDigitTimer\|oneSecTimer:my1s\|count_to_100:count_100ms_inst " "Elaborating entity \"count_to_100\" for hierarchy \"digitTimer:twoDigitTimer\|oneSecTimer:my1s\|count_to_100:count_100ms_inst\"" {  } { { "../src/oneSecTimer.v" "count_100ms_inst" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/oneSecTimer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 count_to_100.v(22) " "Verilog HDL assignment warning at count_to_100.v(22): truncated value with size 32 to match size of target (7)" {  } { { "../src/count_to_100.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/count_to_100.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742100797520 "|Lab3_VO_Thomas|digitTimer:twoDigitTimer|oneSecTimer:my1s|count_to_100:count_100ms_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_to_10 digitTimer:twoDigitTimer\|oneSecTimer:my1s\|count_to_10:count_1s_inst " "Elaborating entity \"count_to_10\" for hierarchy \"digitTimer:twoDigitTimer\|oneSecTimer:my1s\|count_to_10:count_1s_inst\"" {  } { { "../src/oneSecTimer.v" "count_1s_inst" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/oneSecTimer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_to_10.v(21) " "Verilog HDL assignment warning at count_to_10.v(21): truncated value with size 32 to match size of target (4)" {  } { { "../src/count_to_10.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/count_to_10.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742100797520 "|Lab3_VO_Thomas|digitTimer:twoDigitTimer|oneSecTimer:my1s|count_to_10:count_1s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dt digitTimer:twoDigitTimer\|dt:OnesPlace " "Elaborating entity \"dt\" for hierarchy \"digitTimer:twoDigitTimer\|dt:OnesPlace\"" {  } { { "../src/digitTimer.v" "OnesPlace" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/digitTimer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:myAdder " "Elaborating entity \"Adder\" for hierarchy \"Adder:myAdder\"" {  } { { "../src/Lab3_VO_Thomas.v" "myAdder" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Is15 Is15:verify " "Elaborating entity \"Is15\" for hierarchy \"Is15:verify\"" {  } { { "../src/Lab3_VO_Thomas.v" "verify" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:myScore " "Elaborating entity \"score\" for hierarchy \"score:myScore\"" {  } { { "../src/Lab3_VO_Thomas.v" "myScore" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score.v(9) " "Verilog HDL assignment warning at score.v(9): truncated value with size 32 to match size of target (4)" {  } { { "../src/score.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/score.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742100797523 "|Lab3_VO_Thomas|score:myScore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score.v(12) " "Verilog HDL assignment warning at score.v(12): truncated value with size 32 to match size of target (4)" {  } { { "../src/score.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/score.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742100797523 "|Lab3_VO_Thomas|score:myScore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to2 mux3to2:myMUX " "Elaborating entity \"mux3to2\" for hierarchy \"mux3to2:myMUX\"" {  } { { "../src/Lab3_VO_Thomas.v" "myMUX" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDecoder sevenSegDecoder:Dp1 " "Elaborating entity \"sevenSegDecoder\" for hierarchy \"sevenSegDecoder:Dp1\"" {  } { { "../src/Lab3_VO_Thomas.v" "Dp1" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Access Access:myAC " "Elaborating entity \"Access\" for hierarchy \"Access:myAC\"" {  } { { "../src/Lab3_VO_Thomas.v" "myAC" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rng_button_prev Access.v(19) " "Verilog HDL or VHDL warning at Access.v(19): object \"rng_button_prev\" assigned a value but never read" {  } { { "../src/Access.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Access.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742100797526 "|Lab3_VO_Thomas|Access:myAC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Access.v(134) " "Verilog HDL assignment warning at Access.v(134): truncated value with size 32 to match size of target (7)" {  } { { "../src/Access.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Access.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742100797527 "|Lab3_VO_Thomas|Access:myAC"}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1742100797558 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score:myScore\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score:myScore\|Div0\"" {  } { { "../src/score.v" "Div0" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/score.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742100797721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score:myScore\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score:myScore\|Mod0\"" {  } { { "../src/score.v" "Mod0" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/score.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742100797721 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1742100797721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score:myScore\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score:myScore\|lpm_divide:Div0\"" {  } { { "../src/score.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/score.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score:myScore\|lpm_divide:Div0 " "Instantiated megafunction \"score:myScore\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742100797746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742100797746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742100797746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742100797746 ""}  } { { "../src/score.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/score.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742100797746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/syn/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/syn/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/syn/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score:myScore\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"score:myScore\|lpm_divide:Mod0\"" {  } { { "../src/score.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/score.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100797793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score:myScore\|lpm_divide:Mod0 " "Instantiated megafunction \"score:myScore\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742100797793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742100797793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742100797793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742100797793 ""}  } { { "../src/score.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/score.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742100797793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/syn/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742100797820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100797820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742100797963 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742100798064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Advanced Digital Design/Lab3_VO_Thomas/syn/output_files/Lab3_VO_Thomas.map.smsg " "Generated suppressed messages file F:/Advanced Digital Design/Lab3_VO_Thomas/syn/output_files/Lab3_VO_Thomas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100798085 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1742100798167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742100798189 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742100798189 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742100798217 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742100798217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742100798217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742100798217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742100798227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 15 23:53:18 2025 " "Processing ended: Sat Mar 15 23:53:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742100798227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742100798227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742100798227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742100798227 ""}
