<module name="NAVSS0_NORTH_1_NBSS_NB1_CFG_MMRS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="NBSS_CFG_NB1__CFG__CFG__CFG__MMRS_pid" acronym="NBSS_CFG_NB1__CFG__CFG__CFG__MMRS_pid" offset="0x0" width="32" description="The Revision Register contains the major and minor revisions for the module.">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID register scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit: 10 = Processors" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x1552" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x0" description="RTL revision. Will vary depending on release." range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="NBSS_CFG_NB1__CFG__CFG__CFG__MMRS_threadmap" acronym="NBSS_CFG_NB1__CFG__CFG__CFG__MMRS_threadmap" offset="0x10" width="32" description="The Thread Map Register defines the vbusmc thread for each vbusm source.">
		<bitfield id="THREADMAP" width="3" begin="2" end="0" resetval="0x0" description="Thread map, each bit is for each vbusm source. A bit of 0 maps to vbusmc thread 0, a bit of 1 maps to vbusmc thread 2." range="2 - 0" rwaccess="R/W"/>
	</register>
</module>