{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604563894072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604563894072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 16:11:33 2020 " "Processing started: Thu Nov 05 16:11:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604563894072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604563894072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604563894072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1604563894304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk_50m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_clk_50m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_clk_50M-behavior " "Found design unit 1: div_clk_50M-behavior" {  } { { "div_clk_50M.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/div_clk_50M.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563894604 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_clk_50M " "Found entity 1: div_clk_50M" {  } { { "div_clk_50M.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/div_clk_50M.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563894604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604563894604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_tube.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_tube.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_tube-behavior " "Found design unit 1: disp_tube-behavior" {  } { { "disp_tube.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/disp_tube.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563894604 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_tube " "Found entity 1: disp_tube" {  } { { "disp_tube.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/disp_tube.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563894604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604563894604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd45s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd45s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CD45s-behavior " "Found design unit 1: CD45s-behavior" {  } { { "CD45s.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/CD45s.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563894604 ""} { "Info" "ISGN_ENTITY_NAME" "1 CD45s " "Found entity 1: CD45s" {  } { { "CD45s.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/CD45s.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563894604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604563894604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Found design unit 1: control-behavior" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563894608 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563894608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604563894608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrafficLight-bdf_type " "Found design unit 1: TrafficLight-bdf_type" {  } { { "TrafficLight.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563894608 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrafficLight " "Found entity 1: TrafficLight" {  } { { "TrafficLight.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563894608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604563894608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLight " "Elaborating entity \"TrafficLight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604563894643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:b2v_inst " "Elaborating entity \"control\" for hierarchy \"control:b2v_inst\"" {  } { { "TrafficLight.vhd" "b2v_inst" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604563894643 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_dir_flag control.vhd(53) " "VHDL Process Statement warning at control.vhd(53): signal \"r_dir_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604563894645 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_seg_en control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_seg_en\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563894645 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_ew_red control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_ew_red\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563894645 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_ew_yellow control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_ew_yellow\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563894645 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_ew_green control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_ew_green\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563894645 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_ns_red control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_ns_red\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563894645 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_ns_yellow control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_ns_yellow\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563894645 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_ns_green control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_ns_green\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563894645 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_tim_tens_ew control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_tim_tens_ew\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563894645 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_tim_units_ew control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_tim_units_ew\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563894645 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_tim_tens_ns control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_tim_tens_ns\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563894645 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_tim_units_ns control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_tim_units_ns\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563894645 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ns\[0\] control.vhd(33) " "Inferred latch for \"r_tim_units_ns\[0\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ns\[1\] control.vhd(33) " "Inferred latch for \"r_tim_units_ns\[1\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ns\[2\] control.vhd(33) " "Inferred latch for \"r_tim_units_ns\[2\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ns\[3\] control.vhd(33) " "Inferred latch for \"r_tim_units_ns\[3\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ns\[0\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ns\[0\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ns\[1\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ns\[1\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ns\[2\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ns\[2\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ns\[3\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ns\[3\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ew\[0\] control.vhd(33) " "Inferred latch for \"r_tim_units_ew\[0\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ew\[1\] control.vhd(33) " "Inferred latch for \"r_tim_units_ew\[1\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ew\[2\] control.vhd(33) " "Inferred latch for \"r_tim_units_ew\[2\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ew\[3\] control.vhd(33) " "Inferred latch for \"r_tim_units_ew\[3\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ew\[0\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ew\[0\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ew\[1\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ew\[1\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ew\[2\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ew\[2\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ew\[3\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ew\[3\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ns_green control.vhd(33) " "Inferred latch for \"r_ns_green\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ns_yellow control.vhd(33) " "Inferred latch for \"r_ns_yellow\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ns_red control.vhd(33) " "Inferred latch for \"r_ns_red\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ew_green control.vhd(33) " "Inferred latch for \"r_ew_green\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ew_yellow control.vhd(33) " "Inferred latch for \"r_ew_yellow\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ew_red control.vhd(33) " "Inferred latch for \"r_ew_red\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_seg_en control.vhd(33) " "Inferred latch for \"r_seg_en\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563894648 "|TrafficLight|control:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD45s CD45s:b2v_inst1 " "Elaborating entity \"CD45s\" for hierarchy \"CD45s:b2v_inst1\"" {  } { { "TrafficLight.vhd" "b2v_inst1" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604563894658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_tube disp_tube:b2v_inst4 " "Elaborating entity \"disp_tube\" for hierarchy \"disp_tube:b2v_inst4\"" {  } { { "TrafficLight.vhd" "b2v_inst4" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604563894658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk_50M div_clk_50M:b2v_inst8 " "Elaborating entity \"div_clk_50M\" for hierarchy \"div_clk_50M:b2v_inst8\"" {  } { { "TrafficLight.vhd" "b2v_inst8" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604563894664 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control:b2v_inst\|r_ns_yellow control:b2v_inst\|r_ew_yellow " "Duplicate LATCH primitive \"control:b2v_inst\|r_ns_yellow\" merged with LATCH primitive \"control:b2v_inst\|r_ew_yellow\"" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604563895002 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1604563895002 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1604563895125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604563895305 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604563895305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604563895345 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604563895345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604563895345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604563895345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604563895355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 16:11:35 2020 " "Processing ended: Thu Nov 05 16:11:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604563895355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604563895355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604563895355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604563895355 ""}
