
ElementalCube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012c64  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000da0  08012df4  08012df4  00013df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013b94  08013b94  000150b4  2**0
                  CONTENTS
  4 .ARM          00000008  08013b94  08013b94  00014b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013b9c  08013b9c  000150b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013b9c  08013b9c  00014b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013ba0  08013ba0  00014ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08013ba4  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000150b4  2**0
                  CONTENTS
 10 .bss          00004700  200000b4  200000b4  000150b4  2**2
                  ALLOC
 11 ._user_heap_stack 00002004  200047b4  200047b4  000150b4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000150b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000254aa  00000000  00000000  000150e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005ba5  00000000  00000000  0003a58e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002240  00000000  00000000  00040138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a81  00000000  00000000  00042378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028e38  00000000  00000000  00043df9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c161  00000000  00000000  0006cc31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2eed  00000000  00000000  00098d92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017bc7f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009ac0  00000000  00000000  0017bcc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  00185784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b4 	.word	0x200000b4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012ddc 	.word	0x08012ddc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b8 	.word	0x200000b8
 80001cc:	08012ddc 	.word	0x08012ddc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__gedf2>:
 800083c:	f04f 3cff 	mov.w	ip, #4294967295
 8000840:	e006      	b.n	8000850 <__cmpdf2+0x4>
 8000842:	bf00      	nop

08000844 <__ledf2>:
 8000844:	f04f 0c01 	mov.w	ip, #1
 8000848:	e002      	b.n	8000850 <__cmpdf2+0x4>
 800084a:	bf00      	nop

0800084c <__cmpdf2>:
 800084c:	f04f 0c01 	mov.w	ip, #1
 8000850:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000854:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000858:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800085c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000860:	bf18      	it	ne
 8000862:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000866:	d01b      	beq.n	80008a0 <__cmpdf2+0x54>
 8000868:	b001      	add	sp, #4
 800086a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800086e:	bf0c      	ite	eq
 8000870:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000874:	ea91 0f03 	teqne	r1, r3
 8000878:	bf02      	ittt	eq
 800087a:	ea90 0f02 	teqeq	r0, r2
 800087e:	2000      	moveq	r0, #0
 8000880:	4770      	bxeq	lr
 8000882:	f110 0f00 	cmn.w	r0, #0
 8000886:	ea91 0f03 	teq	r1, r3
 800088a:	bf58      	it	pl
 800088c:	4299      	cmppl	r1, r3
 800088e:	bf08      	it	eq
 8000890:	4290      	cmpeq	r0, r2
 8000892:	bf2c      	ite	cs
 8000894:	17d8      	asrcs	r0, r3, #31
 8000896:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800089a:	f040 0001 	orr.w	r0, r0, #1
 800089e:	4770      	bx	lr
 80008a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008a8:	d102      	bne.n	80008b0 <__cmpdf2+0x64>
 80008aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ae:	d107      	bne.n	80008c0 <__cmpdf2+0x74>
 80008b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008b8:	d1d6      	bne.n	8000868 <__cmpdf2+0x1c>
 80008ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008be:	d0d3      	beq.n	8000868 <__cmpdf2+0x1c>
 80008c0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop

080008c8 <__aeabi_cdrcmple>:
 80008c8:	4684      	mov	ip, r0
 80008ca:	4610      	mov	r0, r2
 80008cc:	4662      	mov	r2, ip
 80008ce:	468c      	mov	ip, r1
 80008d0:	4619      	mov	r1, r3
 80008d2:	4663      	mov	r3, ip
 80008d4:	e000      	b.n	80008d8 <__aeabi_cdcmpeq>
 80008d6:	bf00      	nop

080008d8 <__aeabi_cdcmpeq>:
 80008d8:	b501      	push	{r0, lr}
 80008da:	f7ff ffb7 	bl	800084c <__cmpdf2>
 80008de:	2800      	cmp	r0, #0
 80008e0:	bf48      	it	mi
 80008e2:	f110 0f00 	cmnmi.w	r0, #0
 80008e6:	bd01      	pop	{r0, pc}

080008e8 <__aeabi_dcmpeq>:
 80008e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008ec:	f7ff fff4 	bl	80008d8 <__aeabi_cdcmpeq>
 80008f0:	bf0c      	ite	eq
 80008f2:	2001      	moveq	r0, #1
 80008f4:	2000      	movne	r0, #0
 80008f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008fa:	bf00      	nop

080008fc <__aeabi_dcmplt>:
 80008fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000900:	f7ff ffea 	bl	80008d8 <__aeabi_cdcmpeq>
 8000904:	bf34      	ite	cc
 8000906:	2001      	movcc	r0, #1
 8000908:	2000      	movcs	r0, #0
 800090a:	f85d fb08 	ldr.w	pc, [sp], #8
 800090e:	bf00      	nop

08000910 <__aeabi_dcmple>:
 8000910:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000914:	f7ff ffe0 	bl	80008d8 <__aeabi_cdcmpeq>
 8000918:	bf94      	ite	ls
 800091a:	2001      	movls	r0, #1
 800091c:	2000      	movhi	r0, #0
 800091e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000922:	bf00      	nop

08000924 <__aeabi_dcmpge>:
 8000924:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000928:	f7ff ffce 	bl	80008c8 <__aeabi_cdrcmple>
 800092c:	bf94      	ite	ls
 800092e:	2001      	movls	r0, #1
 8000930:	2000      	movhi	r0, #0
 8000932:	f85d fb08 	ldr.w	pc, [sp], #8
 8000936:	bf00      	nop

08000938 <__aeabi_dcmpgt>:
 8000938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800093c:	f7ff ffc4 	bl	80008c8 <__aeabi_cdrcmple>
 8000940:	bf34      	ite	cc
 8000942:	2001      	movcc	r0, #1
 8000944:	2000      	movcs	r0, #0
 8000946:	f85d fb08 	ldr.w	pc, [sp], #8
 800094a:	bf00      	nop

0800094c <__aeabi_uldivmod>:
 800094c:	b953      	cbnz	r3, 8000964 <__aeabi_uldivmod+0x18>
 800094e:	b94a      	cbnz	r2, 8000964 <__aeabi_uldivmod+0x18>
 8000950:	2900      	cmp	r1, #0
 8000952:	bf08      	it	eq
 8000954:	2800      	cmpeq	r0, #0
 8000956:	bf1c      	itt	ne
 8000958:	f04f 31ff 	movne.w	r1, #4294967295
 800095c:	f04f 30ff 	movne.w	r0, #4294967295
 8000960:	f000 b988 	b.w	8000c74 <__aeabi_idiv0>
 8000964:	f1ad 0c08 	sub.w	ip, sp, #8
 8000968:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800096c:	f000 f806 	bl	800097c <__udivmoddi4>
 8000970:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000974:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000978:	b004      	add	sp, #16
 800097a:	4770      	bx	lr

0800097c <__udivmoddi4>:
 800097c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000980:	9d08      	ldr	r5, [sp, #32]
 8000982:	468e      	mov	lr, r1
 8000984:	4604      	mov	r4, r0
 8000986:	4688      	mov	r8, r1
 8000988:	2b00      	cmp	r3, #0
 800098a:	d14a      	bne.n	8000a22 <__udivmoddi4+0xa6>
 800098c:	428a      	cmp	r2, r1
 800098e:	4617      	mov	r7, r2
 8000990:	d962      	bls.n	8000a58 <__udivmoddi4+0xdc>
 8000992:	fab2 f682 	clz	r6, r2
 8000996:	b14e      	cbz	r6, 80009ac <__udivmoddi4+0x30>
 8000998:	f1c6 0320 	rsb	r3, r6, #32
 800099c:	fa01 f806 	lsl.w	r8, r1, r6
 80009a0:	fa20 f303 	lsr.w	r3, r0, r3
 80009a4:	40b7      	lsls	r7, r6
 80009a6:	ea43 0808 	orr.w	r8, r3, r8
 80009aa:	40b4      	lsls	r4, r6
 80009ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009b0:	fa1f fc87 	uxth.w	ip, r7
 80009b4:	fbb8 f1fe 	udiv	r1, r8, lr
 80009b8:	0c23      	lsrs	r3, r4, #16
 80009ba:	fb0e 8811 	mls	r8, lr, r1, r8
 80009be:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009c2:	fb01 f20c 	mul.w	r2, r1, ip
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d909      	bls.n	80009de <__udivmoddi4+0x62>
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	f101 30ff 	add.w	r0, r1, #4294967295
 80009d0:	f080 80ea 	bcs.w	8000ba8 <__udivmoddi4+0x22c>
 80009d4:	429a      	cmp	r2, r3
 80009d6:	f240 80e7 	bls.w	8000ba8 <__udivmoddi4+0x22c>
 80009da:	3902      	subs	r1, #2
 80009dc:	443b      	add	r3, r7
 80009de:	1a9a      	subs	r2, r3, r2
 80009e0:	b2a3      	uxth	r3, r4
 80009e2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009e6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009ee:	fb00 fc0c 	mul.w	ip, r0, ip
 80009f2:	459c      	cmp	ip, r3
 80009f4:	d909      	bls.n	8000a0a <__udivmoddi4+0x8e>
 80009f6:	18fb      	adds	r3, r7, r3
 80009f8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009fc:	f080 80d6 	bcs.w	8000bac <__udivmoddi4+0x230>
 8000a00:	459c      	cmp	ip, r3
 8000a02:	f240 80d3 	bls.w	8000bac <__udivmoddi4+0x230>
 8000a06:	443b      	add	r3, r7
 8000a08:	3802      	subs	r0, #2
 8000a0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a0e:	eba3 030c 	sub.w	r3, r3, ip
 8000a12:	2100      	movs	r1, #0
 8000a14:	b11d      	cbz	r5, 8000a1e <__udivmoddi4+0xa2>
 8000a16:	40f3      	lsrs	r3, r6
 8000a18:	2200      	movs	r2, #0
 8000a1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a22:	428b      	cmp	r3, r1
 8000a24:	d905      	bls.n	8000a32 <__udivmoddi4+0xb6>
 8000a26:	b10d      	cbz	r5, 8000a2c <__udivmoddi4+0xb0>
 8000a28:	e9c5 0100 	strd	r0, r1, [r5]
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4608      	mov	r0, r1
 8000a30:	e7f5      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000a32:	fab3 f183 	clz	r1, r3
 8000a36:	2900      	cmp	r1, #0
 8000a38:	d146      	bne.n	8000ac8 <__udivmoddi4+0x14c>
 8000a3a:	4573      	cmp	r3, lr
 8000a3c:	d302      	bcc.n	8000a44 <__udivmoddi4+0xc8>
 8000a3e:	4282      	cmp	r2, r0
 8000a40:	f200 8105 	bhi.w	8000c4e <__udivmoddi4+0x2d2>
 8000a44:	1a84      	subs	r4, r0, r2
 8000a46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a4a:	2001      	movs	r0, #1
 8000a4c:	4690      	mov	r8, r2
 8000a4e:	2d00      	cmp	r5, #0
 8000a50:	d0e5      	beq.n	8000a1e <__udivmoddi4+0xa2>
 8000a52:	e9c5 4800 	strd	r4, r8, [r5]
 8000a56:	e7e2      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000a58:	2a00      	cmp	r2, #0
 8000a5a:	f000 8090 	beq.w	8000b7e <__udivmoddi4+0x202>
 8000a5e:	fab2 f682 	clz	r6, r2
 8000a62:	2e00      	cmp	r6, #0
 8000a64:	f040 80a4 	bne.w	8000bb0 <__udivmoddi4+0x234>
 8000a68:	1a8a      	subs	r2, r1, r2
 8000a6a:	0c03      	lsrs	r3, r0, #16
 8000a6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a70:	b280      	uxth	r0, r0
 8000a72:	b2bc      	uxth	r4, r7
 8000a74:	2101      	movs	r1, #1
 8000a76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a82:	fb04 f20c 	mul.w	r2, r4, ip
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d907      	bls.n	8000a9a <__udivmoddi4+0x11e>
 8000a8a:	18fb      	adds	r3, r7, r3
 8000a8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a90:	d202      	bcs.n	8000a98 <__udivmoddi4+0x11c>
 8000a92:	429a      	cmp	r2, r3
 8000a94:	f200 80e0 	bhi.w	8000c58 <__udivmoddi4+0x2dc>
 8000a98:	46c4      	mov	ip, r8
 8000a9a:	1a9b      	subs	r3, r3, r2
 8000a9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000aa0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000aa4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000aa8:	fb02 f404 	mul.w	r4, r2, r4
 8000aac:	429c      	cmp	r4, r3
 8000aae:	d907      	bls.n	8000ac0 <__udivmoddi4+0x144>
 8000ab0:	18fb      	adds	r3, r7, r3
 8000ab2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ab6:	d202      	bcs.n	8000abe <__udivmoddi4+0x142>
 8000ab8:	429c      	cmp	r4, r3
 8000aba:	f200 80ca 	bhi.w	8000c52 <__udivmoddi4+0x2d6>
 8000abe:	4602      	mov	r2, r0
 8000ac0:	1b1b      	subs	r3, r3, r4
 8000ac2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ac6:	e7a5      	b.n	8000a14 <__udivmoddi4+0x98>
 8000ac8:	f1c1 0620 	rsb	r6, r1, #32
 8000acc:	408b      	lsls	r3, r1
 8000ace:	fa22 f706 	lsr.w	r7, r2, r6
 8000ad2:	431f      	orrs	r7, r3
 8000ad4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ad8:	fa20 f306 	lsr.w	r3, r0, r6
 8000adc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ae0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ae4:	4323      	orrs	r3, r4
 8000ae6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aea:	fa1f fc87 	uxth.w	ip, r7
 8000aee:	fbbe f0f9 	udiv	r0, lr, r9
 8000af2:	0c1c      	lsrs	r4, r3, #16
 8000af4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000af8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000afc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b00:	45a6      	cmp	lr, r4
 8000b02:	fa02 f201 	lsl.w	r2, r2, r1
 8000b06:	d909      	bls.n	8000b1c <__udivmoddi4+0x1a0>
 8000b08:	193c      	adds	r4, r7, r4
 8000b0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b0e:	f080 809c 	bcs.w	8000c4a <__udivmoddi4+0x2ce>
 8000b12:	45a6      	cmp	lr, r4
 8000b14:	f240 8099 	bls.w	8000c4a <__udivmoddi4+0x2ce>
 8000b18:	3802      	subs	r0, #2
 8000b1a:	443c      	add	r4, r7
 8000b1c:	eba4 040e 	sub.w	r4, r4, lr
 8000b20:	fa1f fe83 	uxth.w	lr, r3
 8000b24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b28:	fb09 4413 	mls	r4, r9, r3, r4
 8000b2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b34:	45a4      	cmp	ip, r4
 8000b36:	d908      	bls.n	8000b4a <__udivmoddi4+0x1ce>
 8000b38:	193c      	adds	r4, r7, r4
 8000b3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b3e:	f080 8082 	bcs.w	8000c46 <__udivmoddi4+0x2ca>
 8000b42:	45a4      	cmp	ip, r4
 8000b44:	d97f      	bls.n	8000c46 <__udivmoddi4+0x2ca>
 8000b46:	3b02      	subs	r3, #2
 8000b48:	443c      	add	r4, r7
 8000b4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b4e:	eba4 040c 	sub.w	r4, r4, ip
 8000b52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b56:	4564      	cmp	r4, ip
 8000b58:	4673      	mov	r3, lr
 8000b5a:	46e1      	mov	r9, ip
 8000b5c:	d362      	bcc.n	8000c24 <__udivmoddi4+0x2a8>
 8000b5e:	d05f      	beq.n	8000c20 <__udivmoddi4+0x2a4>
 8000b60:	b15d      	cbz	r5, 8000b7a <__udivmoddi4+0x1fe>
 8000b62:	ebb8 0203 	subs.w	r2, r8, r3
 8000b66:	eb64 0409 	sbc.w	r4, r4, r9
 8000b6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b72:	431e      	orrs	r6, r3
 8000b74:	40cc      	lsrs	r4, r1
 8000b76:	e9c5 6400 	strd	r6, r4, [r5]
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	e74f      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000b7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b82:	0c01      	lsrs	r1, r0, #16
 8000b84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b88:	b280      	uxth	r0, r0
 8000b8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b8e:	463b      	mov	r3, r7
 8000b90:	4638      	mov	r0, r7
 8000b92:	463c      	mov	r4, r7
 8000b94:	46b8      	mov	r8, r7
 8000b96:	46be      	mov	lr, r7
 8000b98:	2620      	movs	r6, #32
 8000b9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ba2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ba6:	e766      	b.n	8000a76 <__udivmoddi4+0xfa>
 8000ba8:	4601      	mov	r1, r0
 8000baa:	e718      	b.n	80009de <__udivmoddi4+0x62>
 8000bac:	4610      	mov	r0, r2
 8000bae:	e72c      	b.n	8000a0a <__udivmoddi4+0x8e>
 8000bb0:	f1c6 0220 	rsb	r2, r6, #32
 8000bb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000bb8:	40b7      	lsls	r7, r6
 8000bba:	40b1      	lsls	r1, r6
 8000bbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000bc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000bca:	b2bc      	uxth	r4, r7
 8000bcc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000bd0:	0c11      	lsrs	r1, r2, #16
 8000bd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bd6:	fb08 f904 	mul.w	r9, r8, r4
 8000bda:	40b0      	lsls	r0, r6
 8000bdc:	4589      	cmp	r9, r1
 8000bde:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000be2:	b280      	uxth	r0, r0
 8000be4:	d93e      	bls.n	8000c64 <__udivmoddi4+0x2e8>
 8000be6:	1879      	adds	r1, r7, r1
 8000be8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bec:	d201      	bcs.n	8000bf2 <__udivmoddi4+0x276>
 8000bee:	4589      	cmp	r9, r1
 8000bf0:	d81f      	bhi.n	8000c32 <__udivmoddi4+0x2b6>
 8000bf2:	eba1 0109 	sub.w	r1, r1, r9
 8000bf6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bfa:	fb09 f804 	mul.w	r8, r9, r4
 8000bfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c02:	b292      	uxth	r2, r2
 8000c04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c08:	4542      	cmp	r2, r8
 8000c0a:	d229      	bcs.n	8000c60 <__udivmoddi4+0x2e4>
 8000c0c:	18ba      	adds	r2, r7, r2
 8000c0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c12:	d2c4      	bcs.n	8000b9e <__udivmoddi4+0x222>
 8000c14:	4542      	cmp	r2, r8
 8000c16:	d2c2      	bcs.n	8000b9e <__udivmoddi4+0x222>
 8000c18:	f1a9 0102 	sub.w	r1, r9, #2
 8000c1c:	443a      	add	r2, r7
 8000c1e:	e7be      	b.n	8000b9e <__udivmoddi4+0x222>
 8000c20:	45f0      	cmp	r8, lr
 8000c22:	d29d      	bcs.n	8000b60 <__udivmoddi4+0x1e4>
 8000c24:	ebbe 0302 	subs.w	r3, lr, r2
 8000c28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c2c:	3801      	subs	r0, #1
 8000c2e:	46e1      	mov	r9, ip
 8000c30:	e796      	b.n	8000b60 <__udivmoddi4+0x1e4>
 8000c32:	eba7 0909 	sub.w	r9, r7, r9
 8000c36:	4449      	add	r1, r9
 8000c38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c40:	fb09 f804 	mul.w	r8, r9, r4
 8000c44:	e7db      	b.n	8000bfe <__udivmoddi4+0x282>
 8000c46:	4673      	mov	r3, lr
 8000c48:	e77f      	b.n	8000b4a <__udivmoddi4+0x1ce>
 8000c4a:	4650      	mov	r0, sl
 8000c4c:	e766      	b.n	8000b1c <__udivmoddi4+0x1a0>
 8000c4e:	4608      	mov	r0, r1
 8000c50:	e6fd      	b.n	8000a4e <__udivmoddi4+0xd2>
 8000c52:	443b      	add	r3, r7
 8000c54:	3a02      	subs	r2, #2
 8000c56:	e733      	b.n	8000ac0 <__udivmoddi4+0x144>
 8000c58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c5c:	443b      	add	r3, r7
 8000c5e:	e71c      	b.n	8000a9a <__udivmoddi4+0x11e>
 8000c60:	4649      	mov	r1, r9
 8000c62:	e79c      	b.n	8000b9e <__udivmoddi4+0x222>
 8000c64:	eba1 0109 	sub.w	r1, r1, r9
 8000c68:	46c4      	mov	ip, r8
 8000c6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c6e:	fb09 f804 	mul.w	r8, r9, r4
 8000c72:	e7c4      	b.n	8000bfe <__udivmoddi4+0x282>

08000c74 <__aeabi_idiv0>:
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <ILI9488_Select>:
#include "task.h"     
extern osSemaphoreId spiTxSemaHandle; 


// Funções estáticas (privadas para este arquivo)
static void ILI9488_Select() {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_CS_GPIO_Port, ILI9488_CS_Pin, GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2110      	movs	r1, #16
 8000c80:	4802      	ldr	r0, [pc, #8]	@ (8000c8c <ILI9488_Select+0x14>)
 8000c82:	f004 f8f7 	bl	8004e74 <HAL_GPIO_WritePin>
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40020000 	.word	0x40020000

08000c90 <ILI9488_Unselect>:

void ILI9488_Unselect() {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_CS_GPIO_Port, ILI9488_CS_Pin, GPIO_PIN_SET);
 8000c94:	2201      	movs	r2, #1
 8000c96:	2110      	movs	r1, #16
 8000c98:	4802      	ldr	r0, [pc, #8]	@ (8000ca4 <ILI9488_Unselect+0x14>)
 8000c9a:	f004 f8eb 	bl	8004e74 <HAL_GPIO_WritePin>
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40020000 	.word	0x40020000

08000ca8 <ILI9488_Reset>:

static void ILI9488_Reset() {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_RES_GPIO_Port, ILI9488_RES_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2101      	movs	r1, #1
 8000cb0:	4807      	ldr	r0, [pc, #28]	@ (8000cd0 <ILI9488_Reset+0x28>)
 8000cb2:	f004 f8df 	bl	8004e74 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000cb6:	2032      	movs	r0, #50	@ 0x32
 8000cb8:	f003 f872 	bl	8003da0 <HAL_Delay>
    HAL_GPIO_WritePin(ILI9488_RES_GPIO_Port, ILI9488_RES_Pin, GPIO_PIN_SET);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	4803      	ldr	r0, [pc, #12]	@ (8000cd0 <ILI9488_Reset+0x28>)
 8000cc2:	f004 f8d7 	bl	8004e74 <HAL_GPIO_WritePin>
    HAL_Delay(120);
 8000cc6:	2078      	movs	r0, #120	@ 0x78
 8000cc8:	f003 f86a 	bl	8003da0 <HAL_Delay>
}
 8000ccc:	bf00      	nop
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40020400 	.word	0x40020400

08000cd4 <ILI9488_WriteCommand>:

static void ILI9488_WriteCommand(uint8_t cmd) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2102      	movs	r1, #2
 8000ce2:	4807      	ldr	r0, [pc, #28]	@ (8000d00 <ILI9488_WriteCommand+0x2c>)
 8000ce4:	f004 f8c6 	bl	8004e74 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000ce8:	1df9      	adds	r1, r7, #7
 8000cea:	f04f 33ff 	mov.w	r3, #4294967295
 8000cee:	2201      	movs	r2, #1
 8000cf0:	4804      	ldr	r0, [pc, #16]	@ (8000d04 <ILI9488_WriteCommand+0x30>)
 8000cf2:	f008 fe7e 	bl	80099f2 <HAL_SPI_Transmit>
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40020400 	.word	0x40020400
 8000d04:	200003fc 	.word	0x200003fc

08000d08 <ILI9488_WriteData>:

static void ILI9488_WriteData(uint8_t* buff, size_t buff_size) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d12:	2201      	movs	r2, #1
 8000d14:	2102      	movs	r1, #2
 8000d16:	4807      	ldr	r0, [pc, #28]	@ (8000d34 <ILI9488_WriteData+0x2c>)
 8000d18:	f004 f8ac 	bl	8004e74 <HAL_GPIO_WritePin>
    // Não otimizar para chunks pequenos como 1 ou 3 bytes
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	b29a      	uxth	r2, r3
 8000d20:	f04f 33ff 	mov.w	r3, #4294967295
 8000d24:	6879      	ldr	r1, [r7, #4]
 8000d26:	4804      	ldr	r0, [pc, #16]	@ (8000d38 <ILI9488_WriteData+0x30>)
 8000d28:	f008 fe63 	bl	80099f2 <HAL_SPI_Transmit>
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40020400 	.word	0x40020400
 8000d38:	200003fc 	.word	0x200003fc

08000d3c <ILI9488_WriteDataDMA>:

static void ILI9488_WriteDataDMA(uint8_t* buff, size_t buff_size) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2102      	movs	r1, #2
 8000d4a:	480d      	ldr	r0, [pc, #52]	@ (8000d80 <ILI9488_WriteDataDMA+0x44>)
 8000d4c:	f004 f892 	bl	8004e74 <HAL_GPIO_WritePin>

    osSemaphoreWait(spiTxSemaHandle, 0);
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <ILI9488_WriteDataDMA+0x48>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2100      	movs	r1, #0
 8000d56:	4618      	mov	r0, r3
 8000d58:	f00e f82a 	bl	800edb0 <osSemaphoreWait>
    // Inicia a transferência
    HAL_SPI_Transmit_DMA(&ILI9488_SPI_PORT, buff, buff_size);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	461a      	mov	r2, r3
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	4808      	ldr	r0, [pc, #32]	@ (8000d88 <ILI9488_WriteDataDMA+0x4c>)
 8000d66:	f008 ff89 	bl	8009c7c <HAL_SPI_Transmit_DMA>
    
    // Bloqueia a DisplayTask até que o DMA termine e o Semáforo seja liberado pelo Callback
    osSemaphoreWait(spiTxSemaHandle, osWaitForever);
 8000d6a:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <ILI9488_WriteDataDMA+0x48>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f04f 31ff 	mov.w	r1, #4294967295
 8000d72:	4618      	mov	r0, r3
 8000d74:	f00e f81c 	bl	800edb0 <osSemaphoreWait>
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40020400 	.word	0x40020400
 8000d84:	200005cc 	.word	0x200005cc
 8000d88:	200003fc 	.word	0x200003fc

08000d8c <ILI9488_WriteSmallData>:

static void ILI9488_WriteSmallData(uint8_t data) {
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d96:	2201      	movs	r2, #1
 8000d98:	2102      	movs	r1, #2
 8000d9a:	4807      	ldr	r0, [pc, #28]	@ (8000db8 <ILI9488_WriteSmallData+0x2c>)
 8000d9c:	f004 f86a 	bl	8004e74 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 8000da0:	1df9      	adds	r1, r7, #7
 8000da2:	f04f 33ff 	mov.w	r3, #4294967295
 8000da6:	2201      	movs	r2, #1
 8000da8:	4804      	ldr	r0, [pc, #16]	@ (8000dbc <ILI9488_WriteSmallData+0x30>)
 8000daa:	f008 fe22 	bl	80099f2 <HAL_SPI_Transmit>
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40020400 	.word	0x40020400
 8000dbc:	200003fc 	.word	0x200003fc

08000dc0 <ILI9488_SetAddressWindow>:


static void ILI9488_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8000dc0:	b590      	push	{r4, r7, lr}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4604      	mov	r4, r0
 8000dc8:	4608      	mov	r0, r1
 8000dca:	4611      	mov	r1, r2
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4623      	mov	r3, r4
 8000dd0:	80fb      	strh	r3, [r7, #6]
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	80bb      	strh	r3, [r7, #4]
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	807b      	strh	r3, [r7, #2]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	803b      	strh	r3, [r7, #0]
    // Column Address Set
    ILI9488_WriteCommand(0x2A);
 8000dde:	202a      	movs	r0, #42	@ 0x2a
 8000de0:	f7ff ff78 	bl	8000cd4 <ILI9488_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8000de4:	88fb      	ldrh	r3, [r7, #6]
 8000de6:	0a1b      	lsrs	r3, r3, #8
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	733b      	strb	r3, [r7, #12]
 8000dee:	88fb      	ldrh	r3, [r7, #6]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	737b      	strb	r3, [r7, #13]
 8000df4:	887b      	ldrh	r3, [r7, #2]
 8000df6:	0a1b      	lsrs	r3, r3, #8
 8000df8:	b29b      	uxth	r3, r3
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	73bb      	strb	r3, [r7, #14]
 8000dfe:	887b      	ldrh	r3, [r7, #2]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	73fb      	strb	r3, [r7, #15]
        ILI9488_WriteData(data, sizeof(data));
 8000e04:	f107 030c 	add.w	r3, r7, #12
 8000e08:	2104      	movs	r1, #4
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f7ff ff7c 	bl	8000d08 <ILI9488_WriteData>
    }
    // Page Address Set
    ILI9488_WriteCommand(0x2B);
 8000e10:	202b      	movs	r0, #43	@ 0x2b
 8000e12:	f7ff ff5f 	bl	8000cd4 <ILI9488_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8000e16:	88bb      	ldrh	r3, [r7, #4]
 8000e18:	0a1b      	lsrs	r3, r3, #8
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	723b      	strb	r3, [r7, #8]
 8000e20:	88bb      	ldrh	r3, [r7, #4]
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	727b      	strb	r3, [r7, #9]
 8000e26:	883b      	ldrh	r3, [r7, #0]
 8000e28:	0a1b      	lsrs	r3, r3, #8
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	72bb      	strb	r3, [r7, #10]
 8000e30:	883b      	ldrh	r3, [r7, #0]
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	72fb      	strb	r3, [r7, #11]
        ILI9488_WriteData(data, sizeof(data));
 8000e36:	f107 0308 	add.w	r3, r7, #8
 8000e3a:	2104      	movs	r1, #4
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff ff63 	bl	8000d08 <ILI9488_WriteData>
    }
    // Memory Write
    ILI9488_WriteCommand(0x2C);
 8000e42:	202c      	movs	r0, #44	@ 0x2c
 8000e44:	f7ff ff46 	bl	8000cd4 <ILI9488_WriteCommand>
}
 8000e48:	bf00      	nop
 8000e4a:	3714      	adds	r7, #20
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd90      	pop	{r4, r7, pc}

08000e50 <ILI9488_Init>:

void ILI9488_Init() {
 8000e50:	b590      	push	{r4, r7, lr}
 8000e52:	b095      	sub	sp, #84	@ 0x54
 8000e54:	af00      	add	r7, sp, #0
    ILI9488_Select();
 8000e56:	f7ff ff0f 	bl	8000c78 <ILI9488_Select>
    ILI9488_Reset();
 8000e5a:	f7ff ff25 	bl	8000ca8 <ILI9488_Reset>

    ILI9488_WriteCommand(0xE0); // Positive Gamma Control
 8000e5e:	20e0      	movs	r0, #224	@ 0xe0
 8000e60:	f7ff ff38 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x03, 0x09, 0x08, 0x16, 0x0A, 0x3F, 0x78, 0x4C, 0x09, 0x0A, 0x08, 0x16, 0x1A, 0x0F}; ILI9488_WriteData(data, sizeof(data)); }
 8000e64:	4b5b      	ldr	r3, [pc, #364]	@ (8000fd4 <ILI9488_Init+0x184>)
 8000e66:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8000e6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e6c:	c407      	stmia	r4!, {r0, r1, r2}
 8000e6e:	8023      	strh	r3, [r4, #0]
 8000e70:	3402      	adds	r4, #2
 8000e72:	0c1b      	lsrs	r3, r3, #16
 8000e74:	7023      	strb	r3, [r4, #0]
 8000e76:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e7a:	210f      	movs	r1, #15
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff ff43 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xE1); // Negative Gamma Control
 8000e82:	20e1      	movs	r0, #225	@ 0xe1
 8000e84:	f7ff ff26 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x16, 0x19, 0x03, 0x0F, 0x05, 0x32, 0x45, 0x46, 0x04, 0x0E, 0x0D, 0x35, 0x37, 0x0F}; ILI9488_WriteData(data, sizeof(data)); }
 8000e88:	4b53      	ldr	r3, [pc, #332]	@ (8000fd8 <ILI9488_Init+0x188>)
 8000e8a:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8000e8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e90:	c407      	stmia	r4!, {r0, r1, r2}
 8000e92:	8023      	strh	r3, [r4, #0]
 8000e94:	3402      	adds	r4, #2
 8000e96:	0c1b      	lsrs	r3, r3, #16
 8000e98:	7023      	strb	r3, [r4, #0]
 8000e9a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e9e:	210f      	movs	r1, #15
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff ff31 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC0); // Power Control 1
 8000ea6:	20c0      	movs	r0, #192	@ 0xc0
 8000ea8:	f7ff ff14 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x17, 0x15}; ILI9488_WriteData(data, sizeof(data)); }
 8000eac:	f241 5317 	movw	r3, #5399	@ 0x1517
 8000eb0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8000eb2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000eb6:	2102      	movs	r1, #2
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff ff25 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC1); // Power Control 2
 8000ebe:	20c1      	movs	r0, #193	@ 0xc1
 8000ec0:	f7ff ff08 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x41}; ILI9488_WriteData(data, sizeof(data)); }
 8000ec4:	2341      	movs	r3, #65	@ 0x41
 8000ec6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000eca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ece:	2101      	movs	r1, #1
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff ff19 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC5); // VCOM Control
 8000ed6:	20c5      	movs	r0, #197	@ 0xc5
 8000ed8:	f7ff fefc 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x12, 0x80}; ILI9488_WriteData(data, sizeof(data)); }
 8000edc:	4a3f      	ldr	r2, [pc, #252]	@ (8000fdc <ILI9488_Init+0x18c>)
 8000ede:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ee2:	6812      	ldr	r2, [r2, #0]
 8000ee4:	4611      	mov	r1, r2
 8000ee6:	8019      	strh	r1, [r3, #0]
 8000ee8:	3302      	adds	r3, #2
 8000eea:	0c12      	lsrs	r2, r2, #16
 8000eec:	701a      	strb	r2, [r3, #0]
 8000eee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef2:	2103      	movs	r1, #3
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff ff07 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0x36); // Memory Access Control
 8000efa:	2036      	movs	r0, #54	@ 0x36
 8000efc:	f7ff feea 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {ILI9488_ROTATION}; ILI9488_WriteData(data, sizeof(data)); }
 8000f00:	2328      	movs	r3, #40	@ 0x28
 8000f02:	f887 3020 	strb.w	r3, [r7, #32]
 8000f06:	f107 0320 	add.w	r3, r7, #32
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fefb 	bl	8000d08 <ILI9488_WriteData>
    
    // ============ MUDANÇA IMPORTANTE ANTERIOR ============
    ILI9488_WriteCommand(0x3A); // Interface Pixel Format
 8000f12:	203a      	movs	r0, #58	@ 0x3a
 8000f14:	f7ff fede 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x66}; ILI9488_WriteSmallData(data[0]); } // 0x66 para 18 bits/pixel
 8000f18:	2366      	movs	r3, #102	@ 0x66
 8000f1a:	773b      	strb	r3, [r7, #28]
 8000f1c:	7f3b      	ldrb	r3, [r7, #28]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff ff34 	bl	8000d8c <ILI9488_WriteSmallData>

    ILI9488_WriteCommand(0xB0); // Interface Mode Control
 8000f24:	20b0      	movs	r0, #176	@ 0xb0
 8000f26:	f7ff fed5 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00}; ILI9488_WriteData(data, sizeof(data)); }
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	763b      	strb	r3, [r7, #24]
 8000f2e:	f107 0318 	add.w	r3, r7, #24
 8000f32:	2101      	movs	r1, #1
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fee7 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB1); // Frame Rate Control
 8000f3a:	20b1      	movs	r0, #177	@ 0xb1
 8000f3c:	f7ff feca 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0xB0, 0x11}; ILI9488_WriteData(data, sizeof(data)); }
 8000f40:	f241 13b0 	movw	r3, #4528	@ 0x11b0
 8000f44:	82bb      	strh	r3, [r7, #20]
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	2102      	movs	r1, #2
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fedb 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB4); // Display Inversion Control
 8000f52:	20b4      	movs	r0, #180	@ 0xb4
 8000f54:	f7ff febe 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x02}; ILI9488_WriteData(data, sizeof(data)); }
 8000f58:	2302      	movs	r3, #2
 8000f5a:	743b      	strb	r3, [r7, #16]
 8000f5c:	f107 0310 	add.w	r3, r7, #16
 8000f60:	2101      	movs	r1, #1
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff fed0 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB6); // Display Function Control
 8000f68:	20b6      	movs	r0, #182	@ 0xb6
 8000f6a:	f7ff feb3 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x02, 0x02, 0x3B}; ILI9488_WriteData(data, sizeof(data)); }
 8000f6e:	4a1c      	ldr	r2, [pc, #112]	@ (8000fe0 <ILI9488_Init+0x190>)
 8000f70:	f107 030c 	add.w	r3, r7, #12
 8000f74:	6812      	ldr	r2, [r2, #0]
 8000f76:	4611      	mov	r1, r2
 8000f78:	8019      	strh	r1, [r3, #0]
 8000f7a:	3302      	adds	r3, #2
 8000f7c:	0c12      	lsrs	r2, r2, #16
 8000f7e:	701a      	strb	r2, [r3, #0]
 8000f80:	f107 030c 	add.w	r3, r7, #12
 8000f84:	2103      	movs	r1, #3
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff febe 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xE9); // Set Image Function
 8000f8c:	20e9      	movs	r0, #233	@ 0xe9
 8000f8e:	f7ff fea1 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00}; ILI9488_WriteData(data, sizeof(data)); }
 8000f92:	2300      	movs	r3, #0
 8000f94:	723b      	strb	r3, [r7, #8]
 8000f96:	f107 0308 	add.w	r3, r7, #8
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff feb3 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xF7); // Adjust Control 3
 8000fa2:	20f7      	movs	r0, #247	@ 0xf7
 8000fa4:	f7ff fe96 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0xA9, 0x51, 0x2C, 0x82}; ILI9488_WriteData(data, sizeof(data)); }
 8000fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe4 <ILI9488_Init+0x194>)
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	1d3b      	adds	r3, r7, #4
 8000fae:	2104      	movs	r1, #4
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fea9 	bl	8000d08 <ILI9488_WriteData>
    
    ILI9488_WriteCommand(0x11); // Sleep Out
 8000fb6:	2011      	movs	r0, #17
 8000fb8:	f7ff fe8c 	bl	8000cd4 <ILI9488_WriteCommand>
    HAL_Delay(120);
 8000fbc:	2078      	movs	r0, #120	@ 0x78
 8000fbe:	f002 feef 	bl	8003da0 <HAL_Delay>
    ILI9488_WriteCommand(0x29); // Display ON
 8000fc2:	2029      	movs	r0, #41	@ 0x29
 8000fc4:	f7ff fe86 	bl	8000cd4 <ILI9488_WriteCommand>
    ILI9488_Unselect();
 8000fc8:	f7ff fe62 	bl	8000c90 <ILI9488_Unselect>
}
 8000fcc:	bf00      	nop
 8000fce:	3754      	adds	r7, #84	@ 0x54
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd90      	pop	{r4, r7, pc}
 8000fd4:	08012df4 	.word	0x08012df4
 8000fd8:	08012e04 	.word	0x08012e04
 8000fdc:	08012e14 	.word	0x08012e14
 8000fe0:	08012e18 	.word	0x08012e18
 8000fe4:	822c51a9 	.word	0x822c51a9

08000fe8 <ILI9488_WriteChar>:
    ILI9488_WriteData(data, sizeof(data));
    ILI9488_Unselect();
}

// ============== NOVA FUNÇÃO DE ESCRITA DE CARACTERE (3 BYTES) ==============
static void ILI9488_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000fe8:	b082      	sub	sp, #8
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b08a      	sub	sp, #40	@ 0x28
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	80fb      	strh	r3, [r7, #6]
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	80bb      	strh	r3, [r7, #4]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;
    ILI9488_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8000ffe:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001002:	461a      	mov	r2, r3
 8001004:	88fb      	ldrh	r3, [r7, #6]
 8001006:	4413      	add	r3, r2
 8001008:	b29b      	uxth	r3, r3
 800100a:	3b01      	subs	r3, #1
 800100c:	b29a      	uxth	r2, r3
 800100e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001012:	4619      	mov	r1, r3
 8001014:	88bb      	ldrh	r3, [r7, #4]
 8001016:	440b      	add	r3, r1
 8001018:	b29b      	uxth	r3, r3
 800101a:	3b01      	subs	r3, #1
 800101c:	b29b      	uxth	r3, r3
 800101e:	88b9      	ldrh	r1, [r7, #4]
 8001020:	88f8      	ldrh	r0, [r7, #6]
 8001022:	f7ff fecd 	bl	8000dc0 <ILI9488_SetAddressWindow>

    // Converte as cores de background e foreground para 3 bytes uma única vez
    uint8_t color_r = ((color >> 11) << 3);
 8001026:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001028:	0adb      	lsrs	r3, r3, #11
 800102a:	b29b      	uxth	r3, r3
 800102c:	b2db      	uxtb	r3, r3
 800102e:	00db      	lsls	r3, r3, #3
 8001030:	77fb      	strb	r3, [r7, #31]
    uint8_t color_g = ((color >> 5) & 0x3F) << 2;
 8001032:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001034:	095b      	lsrs	r3, r3, #5
 8001036:	b29b      	uxth	r3, r3
 8001038:	b2db      	uxtb	r3, r3
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	77bb      	strb	r3, [r7, #30]
    uint8_t color_b = (color & 0x1F) << 3;
 800103e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001040:	b2db      	uxtb	r3, r3
 8001042:	00db      	lsls	r3, r3, #3
 8001044:	777b      	strb	r3, [r7, #29]

    uint8_t bgcolor_r = ((bgcolor >> 11) << 3);
 8001046:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800104a:	0adb      	lsrs	r3, r3, #11
 800104c:	b29b      	uxth	r3, r3
 800104e:	b2db      	uxtb	r3, r3
 8001050:	00db      	lsls	r3, r3, #3
 8001052:	773b      	strb	r3, [r7, #28]
    uint8_t bgcolor_g = ((bgcolor >> 5) & 0x3F) << 2;
 8001054:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001058:	095b      	lsrs	r3, r3, #5
 800105a:	b29b      	uxth	r3, r3
 800105c:	b2db      	uxtb	r3, r3
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	76fb      	strb	r3, [r7, #27]
    uint8_t bgcolor_b = (bgcolor & 0x1F) << 3;
 8001062:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001066:	b2db      	uxtb	r3, r3
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	76bb      	strb	r3, [r7, #26]
    
    for(i = 0; i < font.height; i++) {
 800106c:	2300      	movs	r3, #0
 800106e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001070:	e03d      	b.n	80010ee <ILI9488_WriteChar+0x106>
        b = font.data[(ch - 32) * font.height + i];
 8001072:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001074:	78fb      	ldrb	r3, [r7, #3]
 8001076:	3b20      	subs	r3, #32
 8001078:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800107c:	fb01 f303 	mul.w	r3, r1, r3
 8001080:	4619      	mov	r1, r3
 8001082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001084:	440b      	add	r3, r1
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	4413      	add	r3, r2
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 800108e:	2300      	movs	r3, #0
 8001090:	623b      	str	r3, [r7, #32]
 8001092:	e023      	b.n	80010dc <ILI9488_WriteChar+0xf4>
            if((b << j) & 0x8000) {
 8001094:	697a      	ldr	r2, [r7, #20]
 8001096:	6a3b      	ldr	r3, [r7, #32]
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d00c      	beq.n	80010be <ILI9488_WriteChar+0xd6>
                uint8_t pixel[] = {color_r, color_g, color_b};
 80010a4:	7ffb      	ldrb	r3, [r7, #31]
 80010a6:	743b      	strb	r3, [r7, #16]
 80010a8:	7fbb      	ldrb	r3, [r7, #30]
 80010aa:	747b      	strb	r3, [r7, #17]
 80010ac:	7f7b      	ldrb	r3, [r7, #29]
 80010ae:	74bb      	strb	r3, [r7, #18]
                ILI9488_WriteData(pixel, sizeof(pixel));
 80010b0:	f107 0310 	add.w	r3, r7, #16
 80010b4:	2103      	movs	r1, #3
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fe26 	bl	8000d08 <ILI9488_WriteData>
 80010bc:	e00b      	b.n	80010d6 <ILI9488_WriteChar+0xee>
            } else {
                uint8_t pixel[] = {bgcolor_r, bgcolor_g, bgcolor_b};
 80010be:	7f3b      	ldrb	r3, [r7, #28]
 80010c0:	733b      	strb	r3, [r7, #12]
 80010c2:	7efb      	ldrb	r3, [r7, #27]
 80010c4:	737b      	strb	r3, [r7, #13]
 80010c6:	7ebb      	ldrb	r3, [r7, #26]
 80010c8:	73bb      	strb	r3, [r7, #14]
                ILI9488_WriteData(pixel, sizeof(pixel));
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	2103      	movs	r1, #3
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fe19 	bl	8000d08 <ILI9488_WriteData>
        for(j = 0; j < font.width; j++) {
 80010d6:	6a3b      	ldr	r3, [r7, #32]
 80010d8:	3301      	adds	r3, #1
 80010da:	623b      	str	r3, [r7, #32]
 80010dc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80010e0:	461a      	mov	r2, r3
 80010e2:	6a3b      	ldr	r3, [r7, #32]
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d3d5      	bcc.n	8001094 <ILI9488_WriteChar+0xac>
    for(i = 0; i < font.height; i++) {
 80010e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ea:	3301      	adds	r3, #1
 80010ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80010ee:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80010f2:	461a      	mov	r2, r3
 80010f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d3bb      	bcc.n	8001072 <ILI9488_WriteChar+0x8a>
            }
        }
    }
}
 80010fa:	bf00      	nop
 80010fc:	bf00      	nop
 80010fe:	3728      	adds	r7, #40	@ 0x28
 8001100:	46bd      	mov	sp, r7
 8001102:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001106:	b002      	add	sp, #8
 8001108:	4770      	bx	lr
	...

0800110c <ILI9488_FillRectangle>:

// ============== NOVA FUNÇÃO DE PREENCHER RETÂNGULO (3 BYTES) ==============
void ILI9488_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 800110c:	b590      	push	{r4, r7, lr}
 800110e:	b087      	sub	sp, #28
 8001110:	af00      	add	r7, sp, #0
 8001112:	4604      	mov	r4, r0
 8001114:	4608      	mov	r0, r1
 8001116:	4611      	mov	r1, r2
 8001118:	461a      	mov	r2, r3
 800111a:	4623      	mov	r3, r4
 800111c:	80fb      	strh	r3, [r7, #6]
 800111e:	4603      	mov	r3, r0
 8001120:	80bb      	strh	r3, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	807b      	strh	r3, [r7, #2]
 8001126:	4613      	mov	r3, r2
 8001128:	803b      	strh	r3, [r7, #0]
    if((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 800112a:	88fb      	ldrh	r3, [r7, #6]
 800112c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001130:	f080 8083 	bcs.w	800123a <ILI9488_FillRectangle+0x12e>
 8001134:	88bb      	ldrh	r3, [r7, #4]
 8001136:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800113a:	d27e      	bcs.n	800123a <ILI9488_FillRectangle+0x12e>
    if((x + w) > ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 800113c:	88fa      	ldrh	r2, [r7, #6]
 800113e:	887b      	ldrh	r3, [r7, #2]
 8001140:	4413      	add	r3, r2
 8001142:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001146:	dd03      	ble.n	8001150 <ILI9488_FillRectangle+0x44>
 8001148:	88fb      	ldrh	r3, [r7, #6]
 800114a:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 800114e:	807b      	strh	r3, [r7, #2]
    if((y + h) > ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 8001150:	88ba      	ldrh	r2, [r7, #4]
 8001152:	883b      	ldrh	r3, [r7, #0]
 8001154:	4413      	add	r3, r2
 8001156:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800115a:	dd03      	ble.n	8001164 <ILI9488_FillRectangle+0x58>
 800115c:	88bb      	ldrh	r3, [r7, #4]
 800115e:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8001162:	803b      	strh	r3, [r7, #0]

    ILI9488_Select();
 8001164:	f7ff fd88 	bl	8000c78 <ILI9488_Select>
    ILI9488_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001168:	88fa      	ldrh	r2, [r7, #6]
 800116a:	887b      	ldrh	r3, [r7, #2]
 800116c:	4413      	add	r3, r2
 800116e:	b29b      	uxth	r3, r3
 8001170:	3b01      	subs	r3, #1
 8001172:	b29c      	uxth	r4, r3
 8001174:	88ba      	ldrh	r2, [r7, #4]
 8001176:	883b      	ldrh	r3, [r7, #0]
 8001178:	4413      	add	r3, r2
 800117a:	b29b      	uxth	r3, r3
 800117c:	3b01      	subs	r3, #1
 800117e:	b29b      	uxth	r3, r3
 8001180:	88b9      	ldrh	r1, [r7, #4]
 8001182:	88f8      	ldrh	r0, [r7, #6]
 8001184:	4622      	mov	r2, r4
 8001186:	f7ff fe1b 	bl	8000dc0 <ILI9488_SetAddressWindow>
    
    // Converte a cor para 3 bytes
    uint8_t r = (color >> 11) & 0x1F;
 800118a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800118c:	0adb      	lsrs	r3, r3, #11
 800118e:	b29b      	uxth	r3, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	f003 031f 	and.w	r3, r3, #31
 8001196:	74fb      	strb	r3, [r7, #19]
    uint8_t g = (color >> 5) & 0x3F;
 8001198:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800119a:	095b      	lsrs	r3, r3, #5
 800119c:	b29b      	uxth	r3, r3
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80011a4:	74bb      	strb	r3, [r7, #18]
    uint8_t b = color & 0x1F;
 80011a6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	f003 031f 	and.w	r3, r3, #31
 80011ae:	747b      	strb	r3, [r7, #17]

    r = (r << 3) | (r >> 2);
 80011b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	b25a      	sxtb	r2, r3
 80011b8:	7cfb      	ldrb	r3, [r7, #19]
 80011ba:	089b      	lsrs	r3, r3, #2
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	b25b      	sxtb	r3, r3
 80011c0:	4313      	orrs	r3, r2
 80011c2:	b25b      	sxtb	r3, r3
 80011c4:	74fb      	strb	r3, [r7, #19]
    g = (g << 2) | (g >> 4);
 80011c6:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	b25a      	sxtb	r2, r3
 80011ce:	7cbb      	ldrb	r3, [r7, #18]
 80011d0:	091b      	lsrs	r3, r3, #4
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	4313      	orrs	r3, r2
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	74bb      	strb	r3, [r7, #18]
    b = (b << 3) | (b >> 2);
 80011dc:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	b25a      	sxtb	r2, r3
 80011e4:	7c7b      	ldrb	r3, [r7, #17]
 80011e6:	089b      	lsrs	r3, r3, #2
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	b25b      	sxtb	r3, r3
 80011ec:	4313      	orrs	r3, r2
 80011ee:	b25b      	sxtb	r3, r3
 80011f0:	747b      	strb	r3, [r7, #17]
    
    uint8_t data[] = {r, g, b};
 80011f2:	7cfb      	ldrb	r3, [r7, #19]
 80011f4:	733b      	strb	r3, [r7, #12]
 80011f6:	7cbb      	ldrb	r3, [r7, #18]
 80011f8:	737b      	strb	r3, [r7, #13]
 80011fa:	7c7b      	ldrb	r3, [r7, #17]
 80011fc:	73bb      	strb	r3, [r7, #14]
    
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 80011fe:	2201      	movs	r2, #1
 8001200:	2102      	movs	r1, #2
 8001202:	4810      	ldr	r0, [pc, #64]	@ (8001244 <ILI9488_FillRectangle+0x138>)
 8001204:	f003 fe36 	bl	8004e74 <HAL_GPIO_WritePin>
    for(uint32_t i = 0; i < (h * w); i++) {
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	e00a      	b.n	8001224 <ILI9488_FillRectangle+0x118>
        HAL_SPI_Transmit(&ILI9488_SPI_PORT, data, 3, HAL_MAX_DELAY);
 800120e:	f107 010c 	add.w	r1, r7, #12
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
 8001216:	2203      	movs	r2, #3
 8001218:	480b      	ldr	r0, [pc, #44]	@ (8001248 <ILI9488_FillRectangle+0x13c>)
 800121a:	f008 fbea 	bl	80099f2 <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < (h * w); i++) {
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	3301      	adds	r3, #1
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	883b      	ldrh	r3, [r7, #0]
 8001226:	887a      	ldrh	r2, [r7, #2]
 8001228:	fb02 f303 	mul.w	r3, r2, r3
 800122c:	461a      	mov	r2, r3
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	4293      	cmp	r3, r2
 8001232:	d3ec      	bcc.n	800120e <ILI9488_FillRectangle+0x102>
    }

    ILI9488_Unselect();
 8001234:	f7ff fd2c 	bl	8000c90 <ILI9488_Unselect>
 8001238:	e000      	b.n	800123c <ILI9488_FillRectangle+0x130>
    if((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 800123a:	bf00      	nop
}
 800123c:	371c      	adds	r7, #28
 800123e:	46bd      	mov	sp, r7
 8001240:	bd90      	pop	{r4, r7, pc}
 8001242:	bf00      	nop
 8001244:	40020400 	.word	0x40020400
 8001248:	200003fc 	.word	0x200003fc

0800124c <ILI9488_WriteString>:

// O restante das funções não precisa de alteração pois dependem das que foram corrigidas

void ILI9488_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 800124c:	b082      	sub	sp, #8
 800124e:	b580      	push	{r7, lr}
 8001250:	b086      	sub	sp, #24
 8001252:	af04      	add	r7, sp, #16
 8001254:	603a      	str	r2, [r7, #0]
 8001256:	617b      	str	r3, [r7, #20]
 8001258:	4603      	mov	r3, r0
 800125a:	80fb      	strh	r3, [r7, #6]
 800125c:	460b      	mov	r3, r1
 800125e:	80bb      	strh	r3, [r7, #4]
    ILI9488_Select();
 8001260:	f7ff fd0a 	bl	8000c78 <ILI9488_Select>
    while(*str) {
 8001264:	e02f      	b.n	80012c6 <ILI9488_WriteString+0x7a>
        if(x + font.width >= ILI9488_WIDTH) {
 8001266:	88fb      	ldrh	r3, [r7, #6]
 8001268:	7d3a      	ldrb	r2, [r7, #20]
 800126a:	4413      	add	r3, r2
 800126c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001270:	db14      	blt.n	800129c <ILI9488_WriteString+0x50>
            x = 0;
 8001272:	2300      	movs	r3, #0
 8001274:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001276:	7d7b      	ldrb	r3, [r7, #21]
 8001278:	461a      	mov	r2, r3
 800127a:	88bb      	ldrh	r3, [r7, #4]
 800127c:	4413      	add	r3, r2
 800127e:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ILI9488_HEIGHT) break;
 8001280:	88bb      	ldrh	r3, [r7, #4]
 8001282:	7d7a      	ldrb	r2, [r7, #21]
 8001284:	4413      	add	r3, r2
 8001286:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800128a:	da21      	bge.n	80012d0 <ILI9488_WriteString+0x84>
            if(*str == ' ') {
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b20      	cmp	r3, #32
 8001292:	d103      	bne.n	800129c <ILI9488_WriteString+0x50>
                str++;
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	3301      	adds	r3, #1
 8001298:	603b      	str	r3, [r7, #0]
                continue;
 800129a:	e014      	b.n	80012c6 <ILI9488_WriteString+0x7a>
            }
        }
        ILI9488_WriteChar(x, y, *str, font, color, bgcolor);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	781a      	ldrb	r2, [r3, #0]
 80012a0:	88b9      	ldrh	r1, [r7, #4]
 80012a2:	88f8      	ldrh	r0, [r7, #6]
 80012a4:	8c3b      	ldrh	r3, [r7, #32]
 80012a6:	9302      	str	r3, [sp, #8]
 80012a8:	8bbb      	ldrh	r3, [r7, #28]
 80012aa:	9301      	str	r3, [sp, #4]
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	f7ff fe99 	bl	8000fe8 <ILI9488_WriteChar>
        x += font.width;
 80012b6:	7d3b      	ldrb	r3, [r7, #20]
 80012b8:	461a      	mov	r2, r3
 80012ba:	88fb      	ldrh	r3, [r7, #6]
 80012bc:	4413      	add	r3, r2
 80012be:	80fb      	strh	r3, [r7, #6]
        str++;
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	3301      	adds	r3, #1
 80012c4:	603b      	str	r3, [r7, #0]
    while(*str) {
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d1cb      	bne.n	8001266 <ILI9488_WriteString+0x1a>
 80012ce:	e000      	b.n	80012d2 <ILI9488_WriteString+0x86>
            if(y + font.height >= ILI9488_HEIGHT) break;
 80012d0:	bf00      	nop
    }
    ILI9488_Unselect();
 80012d2:	f7ff fcdd 	bl	8000c90 <ILI9488_Unselect>
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012e0:	b002      	add	sp, #8
 80012e2:	4770      	bx	lr

080012e4 <ILI9488_FillScreen>:

void ILI9488_FillScreen(uint16_t color) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af02      	add	r7, sp, #8
 80012ea:	4603      	mov	r3, r0
 80012ec:	80fb      	strh	r3, [r7, #6]
    ILI9488_FillRectangle(0, 0, ILI9488_WIDTH, ILI9488_HEIGHT, color);
 80012ee:	88fb      	ldrh	r3, [r7, #6]
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80012f6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80012fa:	2100      	movs	r1, #0
 80012fc:	2000      	movs	r0, #0
 80012fe:	f7ff ff05 	bl	800110c <ILI9488_FillRectangle>
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <ILI9488_DrawImage_BIN>:
  * @param  filepath: Caminho completo para o arquivo .bin no SD (ex: "0:/imagem.bin").
  * @note   O arquivo .bin DEVE conter dados brutos de pixel no formato RGB666 (3 bytes por pixel).
  * @note   Esta função aloca um buffer de linha no heap (malloc).
  * @retval 1 em sucesso, 0 em falha (falha ao abrir, ler ou alocar memória).
  */
uint8_t ILI9488_DrawImage_BIN(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const char* filepath) {
 800130a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800130e:	f5ad 7d15 	sub.w	sp, sp, #596	@ 0x254
 8001312:	af00      	add	r7, sp, #0
 8001314:	4684      	mov	ip, r0
 8001316:	460e      	mov	r6, r1
 8001318:	4610      	mov	r0, r2
 800131a:	4619      	mov	r1, r3
 800131c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001320:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001324:	4662      	mov	r2, ip
 8001326:	801a      	strh	r2, [r3, #0]
 8001328:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800132c:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8001330:	4632      	mov	r2, r6
 8001332:	801a      	strh	r2, [r3, #0]
 8001334:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001338:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 800133c:	4602      	mov	r2, r0
 800133e:	801a      	strh	r2, [r3, #0]
 8001340:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001344:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001348:	460a      	mov	r2, r1
 800134a:	801a      	strh	r2, [r3, #0]
 800134c:	466b      	mov	r3, sp
 800134e:	461e      	mov	r6, r3
    FIL file;
    FRESULT res;
    UINT br = 0; // Bytes lidos
 8001350:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001354:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]

    // 1. Verifica limites
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return 0;
 800135c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001360:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001364:	881b      	ldrh	r3, [r3, #0]
 8001366:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800136a:	d207      	bcs.n	800137c <ILI9488_DrawImage_BIN+0x72>
 800136c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001370:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800137a:	d301      	bcc.n	8001380 <ILI9488_DrawImage_BIN+0x76>
 800137c:	2300      	movs	r3, #0
 800137e:	e0ed      	b.n	800155c <ILI9488_DrawImage_BIN+0x252>
    if ((x + w - 1) >= ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 8001380:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001384:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001388:	881a      	ldrh	r2, [r3, #0]
 800138a:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800138e:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8001392:	881b      	ldrh	r3, [r3, #0]
 8001394:	4413      	add	r3, r2
 8001396:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800139a:	dd0b      	ble.n	80013b4 <ILI9488_DrawImage_BIN+0xaa>
 800139c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013a0:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 80013a4:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 80013a8:	f2a2 224a 	subw	r2, r2, #586	@ 0x24a
 80013ac:	8812      	ldrh	r2, [r2, #0]
 80013ae:	f5c2 72f0 	rsb	r2, r2, #480	@ 0x1e0
 80013b2:	801a      	strh	r2, [r3, #0]
    if ((y + h - 1) >= ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 80013b4:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013b8:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80013bc:	881a      	ldrh	r2, [r3, #0]
 80013be:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013c2:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80013c6:	881b      	ldrh	r3, [r3, #0]
 80013c8:	4413      	add	r3, r2
 80013ca:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80013ce:	dd0b      	ble.n	80013e8 <ILI9488_DrawImage_BIN+0xde>
 80013d0:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013d4:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80013d8:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 80013dc:	f5a2 7213 	sub.w	r2, r2, #588	@ 0x24c
 80013e0:	8812      	ldrh	r2, [r2, #0]
 80013e2:	f5c2 72a0 	rsb	r2, r2, #320	@ 0x140
 80013e6:	801a      	strh	r2, [r3, #0]

    // 2. Calcula tamanho da linha (RGB666 = 3 bytes/pixel)
    uint32_t line_size_bytes = (uint32_t)w * 3;
 80013e8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013ec:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 80013f0:	881a      	ldrh	r2, [r3, #0]
 80013f2:	4613      	mov	r3, r2
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	4413      	add	r3, r2
 80013f8:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248

    // 3. Aloca um buffer na STACK para a linha
    //    (Requer Stack_Size >= 0x1000 (4KB) em startup_stm32f407vetx.s)
    uint8_t line_buffer[line_size_bytes];
 80013fc:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001400:	460b      	mov	r3, r1
 8001402:	3b01      	subs	r3, #1
 8001404:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
 8001408:	2300      	movs	r3, #0
 800140a:	4688      	mov	r8, r1
 800140c:	4699      	mov	r9, r3
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	f04f 0300 	mov.w	r3, #0
 8001416:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800141a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800141e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001422:	2300      	movs	r3, #0
 8001424:	460c      	mov	r4, r1
 8001426:	461d      	mov	r5, r3
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	f04f 0300 	mov.w	r3, #0
 8001430:	00eb      	lsls	r3, r5, #3
 8001432:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001436:	00e2      	lsls	r2, r4, #3
 8001438:	1dcb      	adds	r3, r1, #7
 800143a:	08db      	lsrs	r3, r3, #3
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	ebad 0d03 	sub.w	sp, sp, r3
 8001442:	466b      	mov	r3, sp
 8001444:	3300      	adds	r3, #0
 8001446:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240

    // 4. Abre o arquivo
    res = f_open(&file, filepath, FA_READ);
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	2201      	movs	r2, #1
 8001450:	f8d7 1270 	ldr.w	r1, [r7, #624]	@ 0x270
 8001454:	4618      	mov	r0, r3
 8001456:	f00c fea1 	bl	800e19c <f_open>
 800145a:	4603      	mov	r3, r0
 800145c:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
    if (res != FR_OK) {
 8001460:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <ILI9488_DrawImage_BIN+0x162>
        return 0; // Falha ao abrir o arquivo
 8001468:	2300      	movs	r3, #0
 800146a:	e077      	b.n	800155c <ILI9488_DrawImage_BIN+0x252>
    }

    // 5. Prepara o display
    ILI9488_Select();
 800146c:	f7ff fc04 	bl	8000c78 <ILI9488_Select>
    ILI9488_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001470:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001474:	f2a3 224a 	subw	r2, r3, #586	@ 0x24a
 8001478:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800147c:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8001480:	8812      	ldrh	r2, [r2, #0]
 8001482:	881b      	ldrh	r3, [r3, #0]
 8001484:	4413      	add	r3, r2
 8001486:	b29b      	uxth	r3, r3
 8001488:	3b01      	subs	r3, #1
 800148a:	b29c      	uxth	r4, r3
 800148c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001490:	f5a3 7213 	sub.w	r2, r3, #588	@ 0x24c
 8001494:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001498:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800149c:	8812      	ldrh	r2, [r2, #0]
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	4413      	add	r3, r2
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	3b01      	subs	r3, #1
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014ac:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80014b0:	8819      	ldrh	r1, [r3, #0]
 80014b2:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014b6:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 80014ba:	8818      	ldrh	r0, [r3, #0]
 80014bc:	4613      	mov	r3, r2
 80014be:	4622      	mov	r2, r4
 80014c0:	f7ff fc7e 	bl	8000dc0 <ILI9488_SetAddressWindow>
    //

    // 6. Loop de leitura e desenho
    for (uint16_t i = 0; i < h; i++) {
 80014c4:	2300      	movs	r3, #0
 80014c6:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
 80014ca:	e024      	b.n	8001516 <ILI9488_DrawImage_BIN+0x20c>
        // Lê uma linha (RGB666) do arquivo direto para o buffer
        res = f_read(&file, line_buffer, line_size_bytes, &br);
 80014cc:	f107 0308 	add.w	r3, r7, #8
 80014d0:	f107 000c 	add.w	r0, r7, #12
 80014d4:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 80014d8:	f8d7 1240 	ldr.w	r1, [r7, #576]	@ 0x240
 80014dc:	f00d f81f 	bl	800e51e <f_read>
 80014e0:	4603      	mov	r3, r0
 80014e2:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
        if (res != FR_OK || br != line_size_bytes) {
 80014e6:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d11c      	bne.n	8001528 <ILI9488_DrawImage_BIN+0x21e>
 80014ee:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014f2:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d113      	bne.n	8001528 <ILI9488_DrawImage_BIN+0x21e>

        // NÃO HÁ CONVERSÃO
        // Os dados em line_buffer já estão no formato que o display espera.
        
        // Envia a linha (RGB666) para o display
        ILI9488_WriteDataDMA(line_buffer, line_size_bytes);
 8001500:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001504:	f8d7 0240 	ldr.w	r0, [r7, #576]	@ 0x240
 8001508:	f7ff fc18 	bl	8000d3c <ILI9488_WriteDataDMA>
    for (uint16_t i = 0; i < h; i++) {
 800150c:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 8001510:	3301      	adds	r3, #1
 8001512:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
 8001516:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800151a:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800151e:	f8b7 224e 	ldrh.w	r2, [r7, #590]	@ 0x24e
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	429a      	cmp	r2, r3
 8001526:	d3d1      	bcc.n	80014cc <ILI9488_DrawImage_BIN+0x1c2>
    }

    // 7. Limpeza
    ILI9488_Unselect();
 8001528:	f7ff fbb2 	bl	8000c90 <ILI9488_Unselect>
    f_close(&file);
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	4618      	mov	r0, r3
 8001532:	f00d f9eb 	bl	800e90c <f_close>

    // 8. Retorno
    if (br != line_size_bytes && h > 0) {
 8001536:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800153a:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 8001544:	429a      	cmp	r2, r3
 8001546:	d008      	beq.n	800155a <ILI9488_DrawImage_BIN+0x250>
 8001548:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800154c:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <ILI9488_DrawImage_BIN+0x250>
         return 0; // Leitura falhou
 8001556:	2300      	movs	r3, #0
 8001558:	e000      	b.n	800155c <ILI9488_DrawImage_BIN+0x252>
    }

    return 1; // Sucesso
 800155a:	2301      	movs	r3, #1
 800155c:	46b5      	mov	sp, r6
}
 800155e:	4618      	mov	r0, r3
 8001560:	f507 7715 	add.w	r7, r7, #596	@ 0x254
 8001564:	46bd      	mov	sp, r7
 8001566:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800156a <ILI9488_DrawImage_Transparent>:

uint8_t ILI9488_DrawImage_Transparent(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const char* filepath) {
 800156a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800156e:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8001572:	af00      	add	r7, sp, #0
 8001574:	4684      	mov	ip, r0
 8001576:	460e      	mov	r6, r1
 8001578:	4610      	mov	r0, r2
 800157a:	4619      	mov	r1, r3
 800157c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001580:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 8001584:	4662      	mov	r2, ip
 8001586:	801a      	strh	r2, [r3, #0]
 8001588:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800158c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001590:	4632      	mov	r2, r6
 8001592:	801a      	strh	r2, [r3, #0]
 8001594:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001598:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 800159c:	4602      	mov	r2, r0
 800159e:	801a      	strh	r2, [r3, #0]
 80015a0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015a4:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80015a8:	460a      	mov	r2, r1
 80015aa:	801a      	strh	r2, [r3, #0]
 80015ac:	466b      	mov	r3, sp
 80015ae:	461e      	mov	r6, r3
    FIL file;
    FRESULT res;
    UINT br = 0; // Bytes lidos
 80015b0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015b4:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
    
    // 1. Verifica limites
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return 0;
 80015bc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015c0:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80015c4:	881b      	ldrh	r3, [r3, #0]
 80015c6:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80015ca:	d207      	bcs.n	80015dc <ILI9488_DrawImage_Transparent+0x72>
 80015cc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015d0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80015d4:	881b      	ldrh	r3, [r3, #0]
 80015d6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80015da:	d301      	bcc.n	80015e0 <ILI9488_DrawImage_Transparent+0x76>
 80015dc:	2300      	movs	r3, #0
 80015de:	e13c      	b.n	800185a <ILI9488_DrawImage_Transparent+0x2f0>
    // Ajuste de cortes
    if ((x + w) > ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 80015e0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015e4:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80015e8:	881a      	ldrh	r2, [r3, #0]
 80015ea:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015ee:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 80015f2:	881b      	ldrh	r3, [r3, #0]
 80015f4:	4413      	add	r3, r2
 80015f6:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80015fa:	dd0b      	ble.n	8001614 <ILI9488_DrawImage_Transparent+0xaa>
 80015fc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001600:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001604:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8001608:	f2a2 225a 	subw	r2, r2, #602	@ 0x25a
 800160c:	8812      	ldrh	r2, [r2, #0]
 800160e:	f5c2 72f0 	rsb	r2, r2, #480	@ 0x1e0
 8001612:	801a      	strh	r2, [r3, #0]
    if ((y + h) > ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 8001614:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001618:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800161c:	881a      	ldrh	r2, [r3, #0]
 800161e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001622:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	4413      	add	r3, r2
 800162a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800162e:	dd0b      	ble.n	8001648 <ILI9488_DrawImage_Transparent+0xde>
 8001630:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001634:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001638:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800163c:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8001640:	8812      	ldrh	r2, [r2, #0]
 8001642:	f5c2 72a0 	rsb	r2, r2, #320	@ 0x140
 8001646:	801a      	strh	r2, [r3, #0]

    // 2. Calcula tamanho da linha (RGB888 = 3 bytes/pixel)
    uint32_t line_size_bytes = (uint32_t)w * 3;
 8001648:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800164c:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001650:	881a      	ldrh	r2, [r3, #0]
 8001652:	4613      	mov	r3, r2
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	4413      	add	r3, r2
 8001658:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250

    // 3. Aloca um buffer na STACK para a linha (VLA - Variável de Tamanho Variável)
    // Atenção: Confirme o ajuste de Stack_Size para a maior imagem
    uint8_t line_buffer[line_size_bytes]; 
 800165c:	f8d7 1250 	ldr.w	r1, [r7, #592]	@ 0x250
 8001660:	460b      	mov	r3, r1
 8001662:	3b01      	subs	r3, #1
 8001664:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8001668:	2300      	movs	r3, #0
 800166a:	4688      	mov	r8, r1
 800166c:	4699      	mov	r9, r3
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	f04f 0300 	mov.w	r3, #0
 8001676:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800167a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800167e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001682:	2300      	movs	r3, #0
 8001684:	460c      	mov	r4, r1
 8001686:	461d      	mov	r5, r3
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	00eb      	lsls	r3, r5, #3
 8001692:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001696:	00e2      	lsls	r2, r4, #3
 8001698:	1dcb      	adds	r3, r1, #7
 800169a:	08db      	lsrs	r3, r3, #3
 800169c:	00db      	lsls	r3, r3, #3
 800169e:	ebad 0d03 	sub.w	sp, sp, r3
 80016a2:	466b      	mov	r3, sp
 80016a4:	3300      	adds	r3, #0
 80016a6:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248

    // 4. Abre o arquivo
    res = f_open(&file, filepath, FA_READ);
 80016aa:	f107 0314 	add.w	r3, r7, #20
 80016ae:	2201      	movs	r2, #1
 80016b0:	f8d7 1280 	ldr.w	r1, [r7, #640]	@ 0x280
 80016b4:	4618      	mov	r0, r3
 80016b6:	f00c fd71 	bl	800e19c <f_open>
 80016ba:	4603      	mov	r3, r0
 80016bc:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
    if (res != FR_OK) {
 80016c0:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <ILI9488_DrawImage_Transparent+0x162>
        return 0; // Falha ao abrir o arquivo
 80016c8:	2300      	movs	r3, #0
 80016ca:	e0c6      	b.n	800185a <ILI9488_DrawImage_Transparent+0x2f0>
    }

    ILI9488_Select();
 80016cc:	f7ff fad4 	bl	8000c78 <ILI9488_Select>

    // Loop de leitura e desenho
    for (uint16_t i = 0; i < h; i++) { // i é a linha (y)
 80016d0:	2300      	movs	r3, #0
 80016d2:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
 80016d6:	e09c      	b.n	8001812 <ILI9488_DrawImage_Transparent+0x2a8>
        // Lê uma linha do arquivo
        res = f_read(&file, line_buffer, line_size_bytes, &br);
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	f107 0014 	add.w	r0, r7, #20
 80016e0:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 80016e4:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 80016e8:	f00c ff19 	bl	800e51e <f_read>
 80016ec:	4603      	mov	r3, r0
 80016ee:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
        
        if (res != FR_OK || br < line_size_bytes) {
 80016f2:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	f040 8095 	bne.w	8001826 <ILI9488_DrawImage_Transparent+0x2bc>
 80016fc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001700:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 800170a:	429a      	cmp	r2, r3
 800170c:	f200 808b 	bhi.w	8001826 <ILI9488_DrawImage_Transparent+0x2bc>
            break; // Fim de arquivo ou erro de leitura
        }

        uint8_t *p = line_buffer;
 8001710:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 8001714:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
        
        // Processa pixel por pixel
        for (uint16_t j = 0; j < w; j++) { // j é a coluna (x)
 8001718:	2300      	movs	r3, #0
 800171a:	f8a7 3256 	strh.w	r3, [r7, #598]	@ 0x256
 800171e:	e06a      	b.n	80017f6 <ILI9488_DrawImage_Transparent+0x28c>
            uint8_t r = *p++;
 8001720:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001724:	1c5a      	adds	r2, r3, #1
 8001726:	f8c7 2258 	str.w	r2, [r7, #600]	@ 0x258
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	f887 3246 	strb.w	r3, [r7, #582]	@ 0x246
            uint8_t g = *p++;
 8001730:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001734:	1c5a      	adds	r2, r3, #1
 8001736:	f8c7 2258 	str.w	r2, [r7, #600]	@ 0x258
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	f887 3245 	strb.w	r3, [r7, #581]	@ 0x245
            uint8_t b = *p++;
 8001740:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001744:	1c5a      	adds	r2, r3, #1
 8001746:	f8c7 2258 	str.w	r2, [r7, #600]	@ 0x258
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	f887 3244 	strb.w	r3, [r7, #580]	@ 0x244

            // Verifica a Cor Chave (Transparência)
            if (r != ILI9488_COLOR_KEY_R || g != ILI9488_COLOR_KEY_G || b != ILI9488_COLOR_KEY_B) {
 8001750:	f897 3246 	ldrb.w	r3, [r7, #582]	@ 0x246
 8001754:	2bff      	cmp	r3, #255	@ 0xff
 8001756:	d107      	bne.n	8001768 <ILI9488_DrawImage_Transparent+0x1fe>
 8001758:	f897 3245 	ldrb.w	r3, [r7, #581]	@ 0x245
 800175c:	2b00      	cmp	r3, #0
 800175e:	d103      	bne.n	8001768 <ILI9488_DrawImage_Transparent+0x1fe>
 8001760:	f897 3244 	ldrb.w	r3, [r7, #580]	@ 0x244
 8001764:	2bff      	cmp	r3, #255	@ 0xff
 8001766:	d041      	beq.n	80017ec <ILI9488_DrawImage_Transparent+0x282>
                // Pixel opaco: desenha o pixel
                
                // Configura a janela de endereço para APENAS este pixel (x, y)
                // Isto garante que apenas o pixel opaco seja desenhado
                ILI9488_SetAddressWindow(x + j, y + i, x + j, y + i);
 8001768:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800176c:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 8001770:	881a      	ldrh	r2, [r3, #0]
 8001772:	f8b7 3256 	ldrh.w	r3, [r7, #598]	@ 0x256
 8001776:	4413      	add	r3, r2
 8001778:	b298      	uxth	r0, r3
 800177a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800177e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001782:	881a      	ldrh	r2, [r3, #0]
 8001784:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001788:	4413      	add	r3, r2
 800178a:	b299      	uxth	r1, r3
 800178c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001790:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 8001794:	881a      	ldrh	r2, [r3, #0]
 8001796:	f8b7 3256 	ldrh.w	r3, [r7, #598]	@ 0x256
 800179a:	4413      	add	r3, r2
 800179c:	b29c      	uxth	r4, r3
 800179e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017a2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80017a6:	881a      	ldrh	r2, [r3, #0]
 80017a8:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80017ac:	4413      	add	r3, r2
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	4622      	mov	r2, r4
 80017b2:	f7ff fb05 	bl	8000dc0 <ILI9488_SetAddressWindow>
                
                // Envia os 3 bytes R, G, B
                uint8_t data[] = {r, g, b};
 80017b6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017ba:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80017be:	f897 2246 	ldrb.w	r2, [r7, #582]	@ 0x246
 80017c2:	701a      	strb	r2, [r3, #0]
 80017c4:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017c8:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80017cc:	f897 2245 	ldrb.w	r2, [r7, #581]	@ 0x245
 80017d0:	705a      	strb	r2, [r3, #1]
 80017d2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017d6:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80017da:	f897 2244 	ldrb.w	r2, [r7, #580]	@ 0x244
 80017de:	709a      	strb	r2, [r3, #2]
                ILI9488_WriteData(data, sizeof(data));
 80017e0:	f107 030c 	add.w	r3, r7, #12
 80017e4:	2103      	movs	r1, #3
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff fa8e 	bl	8000d08 <ILI9488_WriteData>
        for (uint16_t j = 0; j < w; j++) { // j é a coluna (x)
 80017ec:	f8b7 3256 	ldrh.w	r3, [r7, #598]	@ 0x256
 80017f0:	3301      	adds	r3, #1
 80017f2:	f8a7 3256 	strh.w	r3, [r7, #598]	@ 0x256
 80017f6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017fa:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 80017fe:	f8b7 2256 	ldrh.w	r2, [r7, #598]	@ 0x256
 8001802:	881b      	ldrh	r3, [r3, #0]
 8001804:	429a      	cmp	r2, r3
 8001806:	d38b      	bcc.n	8001720 <ILI9488_DrawImage_Transparent+0x1b6>
    for (uint16_t i = 0; i < h; i++) { // i é a linha (y)
 8001808:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 800180c:	3301      	adds	r3, #1
 800180e:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
 8001812:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001816:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800181a:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 800181e:	881b      	ldrh	r3, [r3, #0]
 8001820:	429a      	cmp	r2, r3
 8001822:	f4ff af59 	bcc.w	80016d8 <ILI9488_DrawImage_Transparent+0x16e>
            // Se for Cor Chave, apenas o ponteiro avança, pulando a escrita no display.
        }
    }

    // 7. Limpeza
    ILI9488_Unselect();
 8001826:	f7ff fa33 	bl	8000c90 <ILI9488_Unselect>
    f_close(&file);
 800182a:	f107 0314 	add.w	r3, r7, #20
 800182e:	4618      	mov	r0, r3
 8001830:	f00d f86c 	bl	800e90c <f_close>

    // 8. Retorno
    if (br != line_size_bytes && h > 0) {
 8001834:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001838:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8001842:	429a      	cmp	r2, r3
 8001844:	d008      	beq.n	8001858 <ILI9488_DrawImage_Transparent+0x2ee>
 8001846:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800184a:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800184e:	881b      	ldrh	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <ILI9488_DrawImage_Transparent+0x2ee>
         return 0; // Leitura falhou
 8001854:	2300      	movs	r3, #0
 8001856:	e000      	b.n	800185a <ILI9488_DrawImage_Transparent+0x2f0>
    }
    return 1; // Sucesso
 8001858:	2301      	movs	r3, #1
 800185a:	46b5      	mov	sp, r6
 800185c:	4618      	mov	r0, r3
 800185e:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 8001862:	46bd      	mov	sp, r7
 8001864:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001868 <TCA9548A_SelectChannel>:
#include "TCA9548A.h"

HAL_StatusTypeDef TCA9548A_SelectChannel(I2C_HandleTypeDef *hi2c, uint8_t channel)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af02      	add	r7, sp, #8
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	70fb      	strb	r3, [r7, #3]
    if (channel > 7) return HAL_ERROR; // O multiplexador tem 8 canais (0-7)
 8001874:	78fb      	ldrb	r3, [r7, #3]
 8001876:	2b07      	cmp	r3, #7
 8001878:	d901      	bls.n	800187e <TCA9548A_SelectChannel+0x16>
 800187a:	2301      	movs	r3, #1
 800187c:	e010      	b.n	80018a0 <TCA9548A_SelectChannel+0x38>

    uint8_t buffer = 1 << channel;
 800187e:	78fb      	ldrb	r3, [r7, #3]
 8001880:	2201      	movs	r2, #1
 8001882:	fa02 f303 	lsl.w	r3, r2, r3
 8001886:	b2db      	uxtb	r3, r3
 8001888:	73fb      	strb	r3, [r7, #15]
    return HAL_I2C_Master_Transmit(hi2c, MUX_ADDR, &buffer, 1, HAL_MAX_DELAY);
 800188a:	f107 020f 	add.w	r2, r7, #15
 800188e:	f04f 33ff 	mov.w	r3, #4294967295
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	2301      	movs	r3, #1
 8001896:	21e0      	movs	r1, #224	@ 0xe0
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f003 fc5f 	bl	800515c <HAL_I2C_Master_Transmit>
 800189e:	4603      	mov	r3, r0
 80018a0:	4618      	mov	r0, r3
 80018a2:	3710      	adds	r7, #16
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <TCS3472_Init>:

// Configurações de inicialização
#define TCS3472_ENABLE_PON       0x01 // Power ON
#define TCS3472_ENABLE_AEN       0x02 // RGBC ADC Enable

bool TCS3472_Init(I2C_HandleTypeDef *hi2c, uint8_t channel) {
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b088      	sub	sp, #32
 80018ac:	af04      	add	r7, sp, #16
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	460b      	mov	r3, r1
 80018b2:	70fb      	strb	r3, [r7, #3]
    uint8_t reg_data;

    // Seleciona o canal do sensor no multiplexador
    if (TCA9548A_SelectChannel(hi2c, channel) != HAL_OK) {
 80018b4:	78fb      	ldrb	r3, [r7, #3]
 80018b6:	4619      	mov	r1, r3
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff ffd5 	bl	8001868 <TCA9548A_SelectChannel>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <TCS3472_Init+0x20>
        return false; // Falha ao selecionar o canal
 80018c4:	2300      	movs	r3, #0
 80018c6:	e064      	b.n	8001992 <TCS3472_Init+0xea>
    }
    HAL_Delay(1); // Pequeno delay para estabilização
 80018c8:	2001      	movs	r0, #1
 80018ca:	f002 fa69 	bl	8003da0 <HAL_Delay>

    // 1. Verifica se o sensor está a responder lendo o seu ID
    if (HAL_I2C_Mem_Read(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ID), 1, &reg_data, 1, HAL_MAX_DELAY) != HAL_OK) {
 80018ce:	f04f 33ff 	mov.w	r3, #4294967295
 80018d2:	9302      	str	r3, [sp, #8]
 80018d4:	2301      	movs	r3, #1
 80018d6:	9301      	str	r3, [sp, #4]
 80018d8:	f107 030f 	add.w	r3, r7, #15
 80018dc:	9300      	str	r3, [sp, #0]
 80018de:	2301      	movs	r3, #1
 80018e0:	2292      	movs	r2, #146	@ 0x92
 80018e2:	2152      	movs	r1, #82	@ 0x52
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f003 fe31 	bl	800554c <HAL_I2C_Mem_Read>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <TCS3472_Init+0x4c>
        return false; // Falha na comunicação I2C
 80018f0:	2300      	movs	r3, #0
 80018f2:	e04e      	b.n	8001992 <TCS3472_Init+0xea>
    }
    if (reg_data != 0x44 && reg_data != 0x4D) {
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
 80018f6:	2b44      	cmp	r3, #68	@ 0x44
 80018f8:	d004      	beq.n	8001904 <TCS3472_Init+0x5c>
 80018fa:	7bfb      	ldrb	r3, [r7, #15]
 80018fc:	2b4d      	cmp	r3, #77	@ 0x4d
 80018fe:	d001      	beq.n	8001904 <TCS3472_Init+0x5c>
        return false; // ID do sensor incorreto
 8001900:	2300      	movs	r3, #0
 8001902:	e046      	b.n	8001992 <TCS3472_Init+0xea>
    }

    // 2. Configura o tempo de integração do sensor
    reg_data = 0xEB; // 70ms
 8001904:	23eb      	movs	r3, #235	@ 0xeb
 8001906:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ATIME), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001908:	f04f 33ff 	mov.w	r3, #4294967295
 800190c:	9302      	str	r3, [sp, #8]
 800190e:	2301      	movs	r3, #1
 8001910:	9301      	str	r3, [sp, #4]
 8001912:	f107 030f 	add.w	r3, r7, #15
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	2301      	movs	r3, #1
 800191a:	2281      	movs	r2, #129	@ 0x81
 800191c:	2152      	movs	r1, #82	@ 0x52
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f003 fd1a 	bl	8005358 <HAL_I2C_Mem_Write>

    // 3. Configura o ganho do sensor
    reg_data = 0x00; // Ganho 1x
 8001924:	2300      	movs	r3, #0
 8001926:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_CONTROL), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001928:	f04f 33ff 	mov.w	r3, #4294967295
 800192c:	9302      	str	r3, [sp, #8]
 800192e:	2301      	movs	r3, #1
 8001930:	9301      	str	r3, [sp, #4]
 8001932:	f107 030f 	add.w	r3, r7, #15
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	2301      	movs	r3, #1
 800193a:	228f      	movs	r2, #143	@ 0x8f
 800193c:	2152      	movs	r1, #82	@ 0x52
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f003 fd0a 	bl	8005358 <HAL_I2C_Mem_Write>

    // 4. Ativa o oscilador interno e o conversor ADC de cor
    reg_data = TCS3472_ENABLE_PON;
 8001944:	2301      	movs	r3, #1
 8001946:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ENABLE), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001948:	f04f 33ff 	mov.w	r3, #4294967295
 800194c:	9302      	str	r3, [sp, #8]
 800194e:	2301      	movs	r3, #1
 8001950:	9301      	str	r3, [sp, #4]
 8001952:	f107 030f 	add.w	r3, r7, #15
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	2301      	movs	r3, #1
 800195a:	2280      	movs	r2, #128	@ 0x80
 800195c:	2152      	movs	r1, #82	@ 0x52
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f003 fcfa 	bl	8005358 <HAL_I2C_Mem_Write>
    HAL_Delay(3); // Espera o oscilador estabilizar
 8001964:	2003      	movs	r0, #3
 8001966:	f002 fa1b 	bl	8003da0 <HAL_Delay>
    reg_data |= TCS3472_ENABLE_AEN;
 800196a:	7bfb      	ldrb	r3, [r7, #15]
 800196c:	f043 0302 	orr.w	r3, r3, #2
 8001970:	b2db      	uxtb	r3, r3
 8001972:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ENABLE), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001974:	f04f 33ff 	mov.w	r3, #4294967295
 8001978:	9302      	str	r3, [sp, #8]
 800197a:	2301      	movs	r3, #1
 800197c:	9301      	str	r3, [sp, #4]
 800197e:	f107 030f 	add.w	r3, r7, #15
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	2301      	movs	r3, #1
 8001986:	2280      	movs	r2, #128	@ 0x80
 8001988:	2152      	movs	r1, #82	@ 0x52
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f003 fce4 	bl	8005358 <HAL_I2C_Mem_Write>

    return true; // Sucesso
 8001990:	2301      	movs	r3, #1
}
 8001992:	4618      	mov	r0, r3
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <TCS3472_ReadData>:


void TCS3472_ReadData(I2C_HandleTypeDef *hi2c, uint8_t channel, TCS3472_Data* color_data) {
 800199a:	b580      	push	{r7, lr}
 800199c:	b08a      	sub	sp, #40	@ 0x28
 800199e:	af04      	add	r7, sp, #16
 80019a0:	60f8      	str	r0, [r7, #12]
 80019a2:	460b      	mov	r3, r1
 80019a4:	607a      	str	r2, [r7, #4]
 80019a6:	72fb      	strb	r3, [r7, #11]
    uint8_t buffer[8];

    // Tenta selecionar o canal do sensor no multiplexador
    if (TCA9548A_SelectChannel(hi2c, channel) != HAL_OK) {
 80019a8:	7afb      	ldrb	r3, [r7, #11]
 80019aa:	4619      	mov	r1, r3
 80019ac:	68f8      	ldr	r0, [r7, #12]
 80019ae:	f7ff ff5b 	bl	8001868 <TCA9548A_SelectChannel>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d010      	beq.n	80019da <TCS3472_ReadData+0x40>
        // Se falhar, define um padrão de erro e retorna
        color_data->clear = 1111;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f240 4257 	movw	r2, #1111	@ 0x457
 80019be:	80da      	strh	r2, [r3, #6]
        color_data->red   = 1111;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f240 4257 	movw	r2, #1111	@ 0x457
 80019c6:	801a      	strh	r2, [r3, #0]
        color_data->green = 1111;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f240 4257 	movw	r2, #1111	@ 0x457
 80019ce:	805a      	strh	r2, [r3, #2]
        color_data->blue  = 1111;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f240 4257 	movw	r2, #1111	@ 0x457
 80019d6:	809a      	strh	r2, [r3, #4]
        return;
 80019d8:	e050      	b.n	8001a7c <TCS3472_ReadData+0xe2>
    }
    HAL_Delay(1);
 80019da:	2001      	movs	r0, #1
 80019dc:	f002 f9e0 	bl	8003da0 <HAL_Delay>

    // Lê os 8 bytes de dados de cor (Clear, Red, Green, Blue - 2 bytes cada)
    // VERIFICA O RETORNO DA FUNÇÃO DE LEITURA
    if (HAL_I2C_Mem_Read(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_CDATAL), 1, buffer, 8, HAL_MAX_DELAY) != HAL_OK)
 80019e0:	f04f 33ff 	mov.w	r3, #4294967295
 80019e4:	9302      	str	r3, [sp, #8]
 80019e6:	2308      	movs	r3, #8
 80019e8:	9301      	str	r3, [sp, #4]
 80019ea:	f107 0310 	add.w	r3, r7, #16
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	2301      	movs	r3, #1
 80019f2:	2294      	movs	r2, #148	@ 0x94
 80019f4:	2152      	movs	r1, #82	@ 0x52
 80019f6:	68f8      	ldr	r0, [r7, #12]
 80019f8:	f003 fda8 	bl	800554c <HAL_I2C_Mem_Read>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d010      	beq.n	8001a24 <TCS3472_ReadData+0x8a>
    {
        // Se a leitura I2C falhar, define um padrão de erro diferente
        color_data->clear = 2222;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001a08:	80da      	strh	r2, [r3, #6]
        color_data->red   = 2222;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001a10:	801a      	strh	r2, [r3, #0]
        color_data->green = 2222;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001a18:	805a      	strh	r2, [r3, #2]
        color_data->blue  = 2222;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001a20:	809a      	strh	r2, [r3, #4]
        return;
 8001a22:	e02b      	b.n	8001a7c <TCS3472_ReadData+0xe2>
    }   

    // Se a leitura for bem-sucedida, processa os dados
    color_data->clear = (buffer[1] << 8) | buffer[0];
 8001a24:	7c7b      	ldrb	r3, [r7, #17]
 8001a26:	b21b      	sxth	r3, r3
 8001a28:	021b      	lsls	r3, r3, #8
 8001a2a:	b21a      	sxth	r2, r3
 8001a2c:	7c3b      	ldrb	r3, [r7, #16]
 8001a2e:	b21b      	sxth	r3, r3
 8001a30:	4313      	orrs	r3, r2
 8001a32:	b21b      	sxth	r3, r3
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	80da      	strh	r2, [r3, #6]
    color_data->red   = (buffer[3] << 8) | buffer[2];
 8001a3a:	7cfb      	ldrb	r3, [r7, #19]
 8001a3c:	b21b      	sxth	r3, r3
 8001a3e:	021b      	lsls	r3, r3, #8
 8001a40:	b21a      	sxth	r2, r3
 8001a42:	7cbb      	ldrb	r3, [r7, #18]
 8001a44:	b21b      	sxth	r3, r3
 8001a46:	4313      	orrs	r3, r2
 8001a48:	b21b      	sxth	r3, r3
 8001a4a:	b29a      	uxth	r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	801a      	strh	r2, [r3, #0]
    color_data->green = (buffer[5] << 8) | buffer[4];
 8001a50:	7d7b      	ldrb	r3, [r7, #21]
 8001a52:	b21b      	sxth	r3, r3
 8001a54:	021b      	lsls	r3, r3, #8
 8001a56:	b21a      	sxth	r2, r3
 8001a58:	7d3b      	ldrb	r3, [r7, #20]
 8001a5a:	b21b      	sxth	r3, r3
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	b21b      	sxth	r3, r3
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	805a      	strh	r2, [r3, #2]
    color_data->blue  = (buffer[7] << 8) | buffer[6];
 8001a66:	7dfb      	ldrb	r3, [r7, #23]
 8001a68:	b21b      	sxth	r3, r3
 8001a6a:	021b      	lsls	r3, r3, #8
 8001a6c:	b21a      	sxth	r2, r3
 8001a6e:	7dbb      	ldrb	r3, [r7, #22]
 8001a70:	b21b      	sxth	r3, r3
 8001a72:	4313      	orrs	r3, r2
 8001a74:	b21b      	sxth	r3, r3
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	809a      	strh	r2, [r3, #4]
}
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
	...

08001a84 <TCS3472_DetectColor>:

EColor TCS3472_DetectColor(TCS3472_Data data) {
 8001a84:	b5b0      	push	{r4, r5, r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	463b      	mov	r3, r7
 8001a8c:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t red = data.red;
 8001a90:	883b      	ldrh	r3, [r7, #0]
 8001a92:	81fb      	strh	r3, [r7, #14]
    uint16_t green = data.green;
 8001a94:	887b      	ldrh	r3, [r7, #2]
 8001a96:	81bb      	strh	r3, [r7, #12]
    uint16_t blue = data.blue;
 8001a98:	88bb      	ldrh	r3, [r7, #4]
 8001a9a:	817b      	strh	r3, [r7, #10]
    uint16_t clear = data.clear;
 8001a9c:	88fb      	ldrh	r3, [r7, #6]
 8001a9e:	813b      	strh	r3, [r7, #8]

    // REGRA 1: Detetar ausência de cor (Preto ou Vazio)
    // Se a intensidade da luz (clear) for muito baixa, não há cor.
    // Baseado nos seus dados, um limiar de 150 parece seguro.
    if (clear < 150) {
 8001aa0:	893b      	ldrh	r3, [r7, #8]
 8001aa2:	2b95      	cmp	r3, #149	@ 0x95
 8001aa4:	d801      	bhi.n	8001aaa <TCS3472_DetectColor+0x26>
        return eBlack;
 8001aa6:	2305      	movs	r3, #5
 8001aa8:	e05a      	b.n	8001b60 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 2: Detetar Amarelo
    // Baseado nos seus dados (R=518, G=443, B=152), R e G são altos e B é baixo.
    // Verificamos se R e G são pelo menos 2 vezes maiores que B.
    if (red > blue * 2 && green > blue * 2) {
 8001aaa:	89fa      	ldrh	r2, [r7, #14]
 8001aac:	897b      	ldrh	r3, [r7, #10]
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	dd06      	ble.n	8001ac2 <TCS3472_DetectColor+0x3e>
 8001ab4:	89ba      	ldrh	r2, [r7, #12]
 8001ab6:	897b      	ldrh	r3, [r7, #10]
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	429a      	cmp	r2, r3
 8001abc:	dd01      	ble.n	8001ac2 <TCS3472_DetectColor+0x3e>
        return eYellow;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e04e      	b.n	8001b60 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 3: Detetar Vermelho
    // Baseado nos seus dados (R=277, G=97, B=74), R é muito maior que G e B.
    // Verificamos se R é pelo menos 2 vezes maior que G e B.
    if (red > green * 2 && red > blue * 2) {
 8001ac2:	89fa      	ldrh	r2, [r7, #14]
 8001ac4:	89bb      	ldrh	r3, [r7, #12]
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	dd06      	ble.n	8001ada <TCS3472_DetectColor+0x56>
 8001acc:	89fa      	ldrh	r2, [r7, #14]
 8001ace:	897b      	ldrh	r3, [r7, #10]
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	dd01      	ble.n	8001ada <TCS3472_DetectColor+0x56>
        return eRed;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	e042      	b.n	8001b60 <TCS3472_DetectColor+0xdc>
    }
    
    // REGRA 4: Detetar Verde
    // Baseado nos seus dados (G=148, R=69, B=68), G é muito maior que R e B.
    // Verificamos se G é pelo menos 1.5 vezes maior que R e B.
    if (green > red * 1.5 && green > blue * 1.5) {
 8001ada:	89bb      	ldrh	r3, [r7, #12]
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7fe fe43 	bl	8000768 <__aeabi_i2d>
 8001ae2:	4604      	mov	r4, r0
 8001ae4:	460d      	mov	r5, r1
 8001ae6:	89fb      	ldrh	r3, [r7, #14]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7fe fe3d 	bl	8000768 <__aeabi_i2d>
 8001aee:	f04f 0200 	mov.w	r2, #0
 8001af2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b68 <TCS3472_DetectColor+0xe4>)
 8001af4:	f7fe fbbc 	bl	8000270 <__aeabi_dmul>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	4620      	mov	r0, r4
 8001afe:	4629      	mov	r1, r5
 8001b00:	f7fe ff1a 	bl	8000938 <__aeabi_dcmpgt>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d019      	beq.n	8001b3e <TCS3472_DetectColor+0xba>
 8001b0a:	89bb      	ldrh	r3, [r7, #12]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7fe fe2b 	bl	8000768 <__aeabi_i2d>
 8001b12:	4604      	mov	r4, r0
 8001b14:	460d      	mov	r5, r1
 8001b16:	897b      	ldrh	r3, [r7, #10]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7fe fe25 	bl	8000768 <__aeabi_i2d>
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	4b11      	ldr	r3, [pc, #68]	@ (8001b68 <TCS3472_DetectColor+0xe4>)
 8001b24:	f7fe fba4 	bl	8000270 <__aeabi_dmul>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4620      	mov	r0, r4
 8001b2e:	4629      	mov	r1, r5
 8001b30:	f7fe ff02 	bl	8000938 <__aeabi_dcmpgt>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <TCS3472_DetectColor+0xba>
        return eGreen;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	e010      	b.n	8001b60 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 5: Detetar Azul (no seu caso, um Ciano/Azul-Esverdeado)
    // Baseado nos seus dados (G=153, B=136, R=67), G e B são altos e R é baixo.
    // Verificamos se G e B são maiores que R.
    if (green > red && blue > red) {
 8001b3e:	89ba      	ldrh	r2, [r7, #12]
 8001b40:	89fb      	ldrh	r3, [r7, #14]
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d905      	bls.n	8001b52 <TCS3472_DetectColor+0xce>
 8001b46:	897a      	ldrh	r2, [r7, #10]
 8001b48:	89fb      	ldrh	r3, [r7, #14]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d901      	bls.n	8001b52 <TCS3472_DetectColor+0xce>
        return eBlue;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e006      	b.n	8001b60 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 6: Detetar Branco
    // Baseado nos seus dados, todos os valores são muito altos.
    // Usamos um limiar alto no clear para identificar o branco.
    if (clear > 2000) {
 8001b52:	893b      	ldrh	r3, [r7, #8]
 8001b54:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001b58:	d901      	bls.n	8001b5e <TCS3472_DetectColor+0xda>
        return eWhite;
 8001b5a:	2304      	movs	r3, #4
 8001b5c:	e000      	b.n	8001b60 <TCS3472_DetectColor+0xdc>
    }       

    // Se nenhuma cor dominar claramente, pode ser branco
    return eBlack;
 8001b5e:	2305      	movs	r3, #5
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bdb0      	pop	{r4, r5, r7, pc}
 8001b68:	3ff80000 	.word	0x3ff80000

08001b6c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b085      	sub	sp, #20
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	60f8      	str	r0, [r7, #12]
 8001b74:	60b9      	str	r1, [r7, #8]
 8001b76:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4a07      	ldr	r2, [pc, #28]	@ (8001b98 <vApplicationGetIdleTaskMemory+0x2c>)
 8001b7c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	4a06      	ldr	r2, [pc, #24]	@ (8001b9c <vApplicationGetIdleTaskMemory+0x30>)
 8001b82:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2280      	movs	r2, #128	@ 0x80
 8001b88:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001b8a:	bf00      	nop
 8001b8c:	3714      	adds	r7, #20
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	200000d0 	.word	0x200000d0
 8001b9c:	20000124 	.word	0x20000124

08001ba0 <vInitBattle>:
 * @brief Executa a lógica de batalha turno a turno, atualizando a vida dos jogadores.
 * @param pUserPlayer: Ponteiro para o jogador do usuário.
 * @param pCpuPlayer: Ponteiro para o jogador da CPU.
 */
void vInitBattle(EWizard* pUserPlayer, EWizard* pCpuPlayer)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
  for (uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8001baa:	2300      	movs	r3, #0
 8001bac:	75fb      	strb	r3, [r7, #23]
 8001bae:	e092      	b.n	8001cd6 <vInitBattle+0x136>
  {
    // Pega os ataques deste turno
    EColor userAttack = pUserPlayer->eAttackSequential[u8Idx];
 8001bb0:	7dfb      	ldrb	r3, [r7, #23]
 8001bb2:	68fa      	ldr	r2, [r7, #12]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	789b      	ldrb	r3, [r3, #2]
 8001bb8:	753b      	strb	r3, [r7, #20]
    EColor cpuAttack = pCpuPlayer->eAttackSequential[u8Idx];
 8001bba:	7dfb      	ldrb	r3, [r7, #23]
 8001bbc:	68ba      	ldr	r2, [r7, #8]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	789b      	ldrb	r3, [r3, #2]
 8001bc2:	74fb      	strb	r3, [r7, #19]

    // Calcula o resultado do ataque do Jogador -> CPU
    EAttackOutcome userOutcome = eGetAttackOutcome(userAttack, cpuAttack);
 8001bc4:	7cfa      	ldrb	r2, [r7, #19]
 8001bc6:	7d3b      	ldrb	r3, [r7, #20]
 8001bc8:	4611      	mov	r1, r2
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f000 f88c 	bl	8001ce8 <eGetAttackOutcome>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	74bb      	strb	r3, [r7, #18]
    uint8_t userDamage = BASE_ATTACK_DAMAGE;
 8001bd4:	230a      	movs	r3, #10
 8001bd6:	75bb      	strb	r3, [r7, #22]

    if (userOutcome == eOutcome_SuperEffective)
 8001bd8:	7cbb      	ldrb	r3, [r7, #18]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d10f      	bne.n	8001bfe <vInitBattle+0x5e>
    {
      userDamage *= SUPER_EFFECTIVE_MODIFIER;
 8001bde:	7dbb      	ldrb	r3, [r7, #22]
 8001be0:	ee07 3a90 	vmov	s15, r3
 8001be4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001be8:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001bec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bf4:	edc7 7a01 	vstr	s15, [r7, #4]
 8001bf8:	793b      	ldrb	r3, [r7, #4]
 8001bfa:	75bb      	strb	r3, [r7, #22]
 8001bfc:	e011      	b.n	8001c22 <vInitBattle+0x82>
    }
    else if (userOutcome == eOutcome_NotEffective)
 8001bfe:	7cbb      	ldrb	r3, [r7, #18]
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d10e      	bne.n	8001c22 <vInitBattle+0x82>
    {
      userDamage *= NOT_EFFECTIVE_MODIFIER;
 8001c04:	7dbb      	ldrb	r3, [r7, #22]
 8001c06:	ee07 3a90 	vmov	s15, r3
 8001c0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c0e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001c12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c1a:	edc7 7a01 	vstr	s15, [r7, #4]
 8001c1e:	793b      	ldrb	r3, [r7, #4]
 8001c20:	75bb      	strb	r3, [r7, #22]
    }

    // Calcula o resultado do ataque da CPU -> Jogador
    EAttackOutcome cpuOutcome = eGetAttackOutcome(cpuAttack, userAttack);
 8001c22:	7d3a      	ldrb	r2, [r7, #20]
 8001c24:	7cfb      	ldrb	r3, [r7, #19]
 8001c26:	4611      	mov	r1, r2
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f000 f85d 	bl	8001ce8 <eGetAttackOutcome>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	747b      	strb	r3, [r7, #17]
    uint8_t cpuDamage = BASE_ATTACK_DAMAGE;
 8001c32:	230a      	movs	r3, #10
 8001c34:	757b      	strb	r3, [r7, #21]

    if (cpuOutcome == eOutcome_SuperEffective)
 8001c36:	7c7b      	ldrb	r3, [r7, #17]
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d10f      	bne.n	8001c5c <vInitBattle+0xbc>
    {
      cpuDamage *= SUPER_EFFECTIVE_MODIFIER;
 8001c3c:	7d7b      	ldrb	r3, [r7, #21]
 8001c3e:	ee07 3a90 	vmov	s15, r3
 8001c42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c46:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001c4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c52:	edc7 7a01 	vstr	s15, [r7, #4]
 8001c56:	793b      	ldrb	r3, [r7, #4]
 8001c58:	757b      	strb	r3, [r7, #21]
 8001c5a:	e011      	b.n	8001c80 <vInitBattle+0xe0>
    }
    else if (cpuOutcome == eOutcome_NotEffective)
 8001c5c:	7c7b      	ldrb	r3, [r7, #17]
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d10e      	bne.n	8001c80 <vInitBattle+0xe0>
    {
      cpuDamage *= NOT_EFFECTIVE_MODIFIER;
 8001c62:	7d7b      	ldrb	r3, [r7, #21]
 8001c64:	ee07 3a90 	vmov	s15, r3
 8001c68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c6c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001c70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c78:	edc7 7a01 	vstr	s15, [r7, #4]
 8001c7c:	793b      	ldrb	r3, [r7, #4]
 8001c7e:	757b      	strb	r3, [r7, #21]
    }

    // Aplica o dano, garantindo que a vida não fique negativa
    if (pCpuPlayer->u8HeartPoints >= userDamage)
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	7dba      	ldrb	r2, [r7, #22]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d807      	bhi.n	8001c9a <vInitBattle+0xfa>
    {
      pCpuPlayer->u8HeartPoints -= userDamage;
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	781a      	ldrb	r2, [r3, #0]
 8001c8e:	7dbb      	ldrb	r3, [r7, #22]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	b2da      	uxtb	r2, r3
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	701a      	strb	r2, [r3, #0]
 8001c98:	e002      	b.n	8001ca0 <vInitBattle+0x100>
    }
    else
    {
      pCpuPlayer->u8HeartPoints = 0;
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	701a      	strb	r2, [r3, #0]
    }

    if (pUserPlayer->u8HeartPoints >= cpuDamage)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	7d7a      	ldrb	r2, [r7, #21]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d807      	bhi.n	8001cba <vInitBattle+0x11a>
    {
      pUserPlayer->u8HeartPoints -= cpuDamage;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	781a      	ldrb	r2, [r3, #0]
 8001cae:	7d7b      	ldrb	r3, [r7, #21]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	b2da      	uxtb	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	701a      	strb	r2, [r3, #0]
 8001cb8:	e002      	b.n	8001cc0 <vInitBattle+0x120>
    }
    else
    {
      pUserPlayer->u8HeartPoints = 0;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	701a      	strb	r2, [r3, #0]
    }
    
    // Se a vida de alguém chegar a 0, a batalha pode parar mais cedo
    if(pUserPlayer->u8HeartPoints == 0 || pCpuPlayer->u8HeartPoints == 0)
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d00a      	beq.n	8001cde <vInitBattle+0x13e>
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d006      	beq.n	8001cde <vInitBattle+0x13e>
  for (uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8001cd0:	7dfb      	ldrb	r3, [r7, #23]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	75fb      	strb	r3, [r7, #23]
 8001cd6:	7dfb      	ldrb	r3, [r7, #23]
 8001cd8:	2b03      	cmp	r3, #3
 8001cda:	f67f af69 	bls.w	8001bb0 <vInitBattle+0x10>
    {
        break; // Encerra o loop for
    }
  }
}
 8001cde:	bf00      	nop
 8001ce0:	3718      	adds	r7, #24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
	...

08001ce8 <eGetAttackOutcome>:
 * @param eAttackerAttack: O elemento do atacante.
 * @param eDefenderAttack: O elemento do defensor no mesmo turno.
 * @retval EAttackOutcome: O resultado da interação.
 */
EAttackOutcome eGetAttackOutcome(EColor eAttackerAttack, EColor eDefenderAttack)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	460a      	mov	r2, r1
 8001cf2:	71fb      	strb	r3, [r7, #7]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	71bb      	strb	r3, [r7, #6]
  switch (eAttackerAttack)
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	2b05      	cmp	r3, #5
 8001cfc:	d859      	bhi.n	8001db2 <eGetAttackOutcome+0xca>
 8001cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8001d04 <eGetAttackOutcome+0x1c>)
 8001d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d04:	08001d1d 	.word	0x08001d1d
 8001d08:	08001d3b 	.word	0x08001d3b
 8001d0c:	08001d77 	.word	0x08001d77
 8001d10:	08001d59 	.word	0x08001d59
 8001d14:	08001d8b 	.word	0x08001d8b
 8001d18:	08001d9f 	.word	0x08001d9f
  {
    case eRed: // FOGO
      if (eDefenderAttack == eYellow) return eOutcome_SuperEffective; // Fogo > Terra
 8001d1c:	79bb      	ldrb	r3, [r7, #6]
 8001d1e:	2b03      	cmp	r3, #3
 8001d20:	d101      	bne.n	8001d26 <eGetAttackOutcome+0x3e>
 8001d22:	2301      	movs	r3, #1
 8001d24:	e053      	b.n	8001dce <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eBlack) return eOutcome_SuperEffective;  //  Fogo > Sombra
 8001d26:	79bb      	ldrb	r3, [r7, #6]
 8001d28:	2b05      	cmp	r3, #5
 8001d2a:	d101      	bne.n	8001d30 <eGetAttackOutcome+0x48>
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e04e      	b.n	8001dce <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eBlue) return eOutcome_NotEffective;     // Fogo < Agua
 8001d30:	79bb      	ldrb	r3, [r7, #6]
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d13f      	bne.n	8001db6 <eGetAttackOutcome+0xce>
 8001d36:	2302      	movs	r3, #2
 8001d38:	e049      	b.n	8001dce <eGetAttackOutcome+0xe6>
      break;

    case eBlue: // ÁGUA
      if (eDefenderAttack == eRed) return eOutcome_SuperEffective;    // Agua > Fogo
 8001d3a:	79bb      	ldrb	r3, [r7, #6]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d101      	bne.n	8001d44 <eGetAttackOutcome+0x5c>
 8001d40:	2301      	movs	r3, #1
 8001d42:	e044      	b.n	8001dce <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eGreen) return eOutcome_SuperEffective;  // Agua > Ar
 8001d44:	79bb      	ldrb	r3, [r7, #6]
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d101      	bne.n	8001d4e <eGetAttackOutcome+0x66>
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e03f      	b.n	8001dce <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eYellow) return eOutcome_NotEffective;   // Agua < Terra
 8001d4e:	79bb      	ldrb	r3, [r7, #6]
 8001d50:	2b03      	cmp	r3, #3
 8001d52:	d132      	bne.n	8001dba <eGetAttackOutcome+0xd2>
 8001d54:	2302      	movs	r3, #2
 8001d56:	e03a      	b.n	8001dce <eGetAttackOutcome+0xe6>
      break;

    case eYellow: // TERRA
      if (eDefenderAttack == eBlue) return eOutcome_SuperEffective;   // Terra > Agua
 8001d58:	79bb      	ldrb	r3, [r7, #6]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d101      	bne.n	8001d62 <eGetAttackOutcome+0x7a>
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e035      	b.n	8001dce <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eWhite) return eOutcome_SuperEffective;  // Terra > Luz
 8001d62:	79bb      	ldrb	r3, [r7, #6]
 8001d64:	2b04      	cmp	r3, #4
 8001d66:	d101      	bne.n	8001d6c <eGetAttackOutcome+0x84>
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e030      	b.n	8001dce <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;      // Terra < Fogo
 8001d6c:	79bb      	ldrb	r3, [r7, #6]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d125      	bne.n	8001dbe <eGetAttackOutcome+0xd6>
 8001d72:	2302      	movs	r3, #2
 8001d74:	e02b      	b.n	8001dce <eGetAttackOutcome+0xe6>
      break;

    case eGreen: // AR
      if (eDefenderAttack == eYellow) return eOutcome_SuperEffective; // Ar > Terra
 8001d76:	79bb      	ldrb	r3, [r7, #6]
 8001d78:	2b03      	cmp	r3, #3
 8001d7a:	d101      	bne.n	8001d80 <eGetAttackOutcome+0x98>
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e026      	b.n	8001dce <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;      // Ar < Fogo
 8001d80:	79bb      	ldrb	r3, [r7, #6]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d11d      	bne.n	8001dc2 <eGetAttackOutcome+0xda>
 8001d86:	2302      	movs	r3, #2
 8001d88:	e021      	b.n	8001dce <eGetAttackOutcome+0xe6>
      break;
    
    case eWhite: // LUZ
      if (eDefenderAttack == eBlack) return eOutcome_SuperEffective; // Luz > Sombra
 8001d8a:	79bb      	ldrb	r3, [r7, #6]
 8001d8c:	2b05      	cmp	r3, #5
 8001d8e:	d101      	bne.n	8001d94 <eGetAttackOutcome+0xac>
 8001d90:	2301      	movs	r3, #1
 8001d92:	e01c      	b.n	8001dce <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eYellow) return eOutcome_NotEffective;  // Luz < Terra
 8001d94:	79bb      	ldrb	r3, [r7, #6]
 8001d96:	2b03      	cmp	r3, #3
 8001d98:	d115      	bne.n	8001dc6 <eGetAttackOutcome+0xde>
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	e017      	b.n	8001dce <eGetAttackOutcome+0xe6>
      break;

    case eBlack: // SOMBRA
      if (eDefenderAttack == eWhite) return eOutcome_SuperEffective; // Sombra > Luz
 8001d9e:	79bb      	ldrb	r3, [r7, #6]
 8001da0:	2b04      	cmp	r3, #4
 8001da2:	d101      	bne.n	8001da8 <eGetAttackOutcome+0xc0>
 8001da4:	2301      	movs	r3, #1
 8001da6:	e012      	b.n	8001dce <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;     // Sombra < Fogo
 8001da8:	79bb      	ldrb	r3, [r7, #6]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d10d      	bne.n	8001dca <eGetAttackOutcome+0xe2>
 8001dae:	2302      	movs	r3, #2
 8001db0:	e00d      	b.n	8001dce <eGetAttackOutcome+0xe6>
      break;

    default:
      return eOutcome_Neutral;
 8001db2:	2300      	movs	r3, #0
 8001db4:	e00b      	b.n	8001dce <eGetAttackOutcome+0xe6>
      break;
 8001db6:	bf00      	nop
 8001db8:	e008      	b.n	8001dcc <eGetAttackOutcome+0xe4>
      break;
 8001dba:	bf00      	nop
 8001dbc:	e006      	b.n	8001dcc <eGetAttackOutcome+0xe4>
      break;
 8001dbe:	bf00      	nop
 8001dc0:	e004      	b.n	8001dcc <eGetAttackOutcome+0xe4>
      break;
 8001dc2:	bf00      	nop
 8001dc4:	e002      	b.n	8001dcc <eGetAttackOutcome+0xe4>
      break;
 8001dc6:	bf00      	nop
 8001dc8:	e000      	b.n	8001dcc <eGetAttackOutcome+0xe4>
      break;
 8001dca:	bf00      	nop
  }
  return eOutcome_Neutral; // Retorno padrão se nenhuma regra se aplicar
 8001dcc:	2300      	movs	r3, #0
 8001dce:	4618      	mov	r0, r3
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop

08001ddc <ClearScreen>:
    {"0:/facil.bin", "0:/f2.bin", 110, 20, 265, 89, 290, 100},
    {"0:/medio.bin", "0:/m2.bin", 110, 120, 265, 89, 290, 100},
    {"0:/dificil.bin", "0:/d2.bin", 110, 220, 265, 89, 290, 100}
};

void ClearScreen() {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af02      	add	r7, sp, #8
    ILI9488_FillRectangle(0, 0, ILI9488_WIDTH, ILI9488_HEIGHT, ILI9488_BLACK);
 8001de2:	2300      	movs	r3, #0
 8001de4:	9300      	str	r3, [sp, #0]
 8001de6:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001dea:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001dee:	2100      	movs	r1, #0
 8001df0:	2000      	movs	r0, #0
 8001df2:	f7ff f98b 	bl	800110c <ILI9488_FillRectangle>
}
 8001df6:	bf00      	nop
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <DrawMenu>:

void DrawMenu(const char* title, const char** options, int numOptions, int currentSelection) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b092      	sub	sp, #72	@ 0x48
 8001e00:	af04      	add	r7, sp, #16
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
 8001e08:	603b      	str	r3, [r7, #0]
    char buffer[30];

    // Desenha o título com a fonte maior, mais abaixo no ecrã
    sprintf(buffer, "%s", title);
 8001e0a:	f107 0314 	add.w	r3, r7, #20
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	492a      	ldr	r1, [pc, #168]	@ (8001ebc <DrawMenu+0xc0>)
 8001e12:	4618      	mov	r0, r3
 8001e14:	f00f ff2e 	bl	8011c74 <siprintf>
    ILI9488_WriteString(0, 0, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8001e18:	4b29      	ldr	r3, [pc, #164]	@ (8001ec0 <DrawMenu+0xc4>)
 8001e1a:	f107 0114 	add.w	r1, r7, #20
 8001e1e:	2200      	movs	r2, #0
 8001e20:	9202      	str	r2, [sp, #8]
 8001e22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e26:	9201      	str	r2, [sp, #4]
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	9200      	str	r2, [sp, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	460a      	mov	r2, r1
 8001e30:	2100      	movs	r1, #0
 8001e32:	2000      	movs	r0, #0
 8001e34:	f7ff fa0a 	bl	800124c <ILI9488_WriteString>

    // Desenha as opções com mais espaçamento vertical
    for (int i = 0; i < numOptions; i++) {
 8001e38:	2300      	movs	r3, #0
 8001e3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e3c:	e035      	b.n	8001eaa <DrawMenu+0xae>
        uint16_t color = (i == currentSelection) ? ILI9488_YELLOW : ILI9488_WHITE;
 8001e3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d102      	bne.n	8001e4c <DrawMenu+0x50>
 8001e46:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001e4a:	e001      	b.n	8001e50 <DrawMenu+0x54>
 8001e4c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e50:	867b      	strh	r3, [r7, #50]	@ 0x32
        sprintf(buffer, "%s %s", (i == currentSelection) ? ">" : " ", options[i]);
 8001e52:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d101      	bne.n	8001e5e <DrawMenu+0x62>
 8001e5a:	491a      	ldr	r1, [pc, #104]	@ (8001ec4 <DrawMenu+0xc8>)
 8001e5c:	e000      	b.n	8001e60 <DrawMenu+0x64>
 8001e5e:	491a      	ldr	r1, [pc, #104]	@ (8001ec8 <DrawMenu+0xcc>)
 8001e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	68ba      	ldr	r2, [r7, #8]
 8001e66:	4413      	add	r3, r2
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f107 0014 	add.w	r0, r7, #20
 8001e6e:	460a      	mov	r2, r1
 8001e70:	4916      	ldr	r1, [pc, #88]	@ (8001ecc <DrawMenu+0xd0>)
 8001e72:	f00f feff 	bl	8011c74 <siprintf>
        // Aumenta o espaçamento entre as linhas (de 15 para 25)
        ILI9488_WriteString(0, 30 + (i * 20), buffer, Font_7x10, color, ILI9488_BLACK);
 8001e76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	0092      	lsls	r2, r2, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	331e      	adds	r3, #30
 8001e86:	b299      	uxth	r1, r3
 8001e88:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec0 <DrawMenu+0xc4>)
 8001e8a:	f107 0014 	add.w	r0, r7, #20
 8001e8e:	2200      	movs	r2, #0
 8001e90:	9202      	str	r2, [sp, #8]
 8001e92:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001e94:	9201      	str	r2, [sp, #4]
 8001e96:	685a      	ldr	r2, [r3, #4]
 8001e98:	9200      	str	r2, [sp, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f7ff f9d4 	bl	800124c <ILI9488_WriteString>
    for (int i = 0; i < numOptions; i++) {
 8001ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	637b      	str	r3, [r7, #52]	@ 0x34
 8001eaa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	dbc5      	blt.n	8001e3e <DrawMenu+0x42>
    }
}
 8001eb2:	bf00      	nop
 8001eb4:	bf00      	nop
 8001eb6:	3738      	adds	r7, #56	@ 0x38
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	08012e70 	.word	0x08012e70
 8001ec0:	20000000 	.word	0x20000000
 8001ec4:	08012e74 	.word	0x08012e74
 8001ec8:	08012e78 	.word	0x08012e78
 8001ecc:	08012e7c 	.word	0x08012e7c

08001ed0 <DrawDifficultyMenu>:

void DrawDifficultyMenu(int currentSelection) {
 8001ed0:	b590      	push	{r4, r7, lr}
 8001ed2:	b095      	sub	sp, #84	@ 0x54
 8001ed4:	af04      	add	r7, sp, #16
 8001ed6:	6078      	str	r0, [r7, #4]
    
    // Desenha o título
    //ILI9488_WriteString(20, 30, "Selecione Dificuldade", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);

    // Desenha o background do menu (Se não for dinâmico, pode ser movido para a transição de estado)
    ILI9488_DrawImage_BIN(0, 0, 480, 320, "0:/bgd.bin"); 
 8001ed8:	4b3f      	ldr	r3, [pc, #252]	@ (8001fd8 <DrawDifficultyMenu+0x108>)
 8001eda:	9300      	str	r3, [sp, #0]
 8001edc:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001ee0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	2000      	movs	r0, #0
 8001ee8:	f7ff fa0f 	bl	800130a <ILI9488_DrawImage_BIN>
    
    // Desenha as opções
    for (int i = 0; i < MENU_OPTIONS_DIFFICULTY; i++) {
 8001eec:	2300      	movs	r3, #0
 8001eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ef0:	e06a      	b.n	8001fc8 <DrawDifficultyMenu+0xf8>
        const DifficultyOptionData_t* option = &DIFFICULTY_DATA[i];
 8001ef2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	4413      	add	r3, r2
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	4a37      	ldr	r2, [pc, #220]	@ (8001fdc <DrawDifficultyMenu+0x10c>)
 8001efe:	4413      	add	r3, r2
 8001f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        uint16_t w_to_draw, h_to_draw;
        uint16_t x_to_draw, y_to_draw;
        const char* path_to_draw;

        if (i == currentSelection) {
 8001f02:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d127      	bne.n	8001f5a <DrawDifficultyMenu+0x8a>
            // Opção Selecionada (Versão maior)
            path_to_draw = option->sel_path;
 8001f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	633b      	str	r3, [r7, #48]	@ 0x30
            w_to_draw = option->w_sel;
 8001f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f12:	8a1b      	ldrh	r3, [r3, #16]
 8001f14:	877b      	strh	r3, [r7, #58]	@ 0x3a
            h_to_draw = option->h_sel;
 8001f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f18:	8a5b      	ldrh	r3, [r3, #18]
 8001f1a:	873b      	strh	r3, [r7, #56]	@ 0x38
            
            // Centraliza o sprite maior no espaço X/Y do sprite normal:
            // X_inicial - (metade da diferença de largura)
            // Y_inicial - (metade da diferença de altura)
            x_to_draw = option->x_norm - ((option->w_sel - option->w_norm) / 2);
 8001f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f1e:	891a      	ldrh	r2, [r3, #8]
 8001f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f22:	8a1b      	ldrh	r3, [r3, #16]
 8001f24:	4619      	mov	r1, r3
 8001f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f28:	899b      	ldrh	r3, [r3, #12]
 8001f2a:	1acb      	subs	r3, r1, r3
 8001f2c:	0fd9      	lsrs	r1, r3, #31
 8001f2e:	440b      	add	r3, r1
 8001f30:	105b      	asrs	r3, r3, #1
 8001f32:	425b      	negs	r3, r3
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	4413      	add	r3, r2
 8001f38:	86fb      	strh	r3, [r7, #54]	@ 0x36
            y_to_draw = option->y_norm - ((option->h_sel - option->h_norm) / 2);
 8001f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f3c:	895a      	ldrh	r2, [r3, #10]
 8001f3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f40:	8a5b      	ldrh	r3, [r3, #18]
 8001f42:	4619      	mov	r1, r3
 8001f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f46:	89db      	ldrh	r3, [r3, #14]
 8001f48:	1acb      	subs	r3, r1, r3
 8001f4a:	0fd9      	lsrs	r1, r3, #31
 8001f4c:	440b      	add	r3, r1
 8001f4e:	105b      	asrs	r3, r3, #1
 8001f50:	425b      	negs	r3, r3
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	4413      	add	r3, r2
 8001f56:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001f58:	e00e      	b.n	8001f78 <DrawDifficultyMenu+0xa8>

        } else {
            // Opção Normal (Versão padrão)
            path_to_draw = option->norm_path;
 8001f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	633b      	str	r3, [r7, #48]	@ 0x30
            w_to_draw = option->w_norm;
 8001f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f62:	899b      	ldrh	r3, [r3, #12]
 8001f64:	877b      	strh	r3, [r7, #58]	@ 0x3a
            h_to_draw = option->h_norm;
 8001f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f68:	89db      	ldrh	r3, [r3, #14]
 8001f6a:	873b      	strh	r3, [r7, #56]	@ 0x38
            x_to_draw = option->x_norm;
 8001f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f6e:	891b      	ldrh	r3, [r3, #8]
 8001f70:	86fb      	strh	r3, [r7, #54]	@ 0x36
            y_to_draw = option->y_norm;
 8001f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f74:	895b      	ldrh	r3, [r3, #10]
 8001f76:	86bb      	strh	r3, [r7, #52]	@ 0x34
        }

        // Desenha a imagem usando a função transparente (ILI9488_DrawImage_Transparent)
        if (!ILI9488_DrawImage_Transparent(x_to_draw, y_to_draw, w_to_draw, h_to_draw, path_to_draw)) {
 8001f78:	8f3c      	ldrh	r4, [r7, #56]	@ 0x38
 8001f7a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8001f7c:	8eb9      	ldrh	r1, [r7, #52]	@ 0x34
 8001f7e:	8ef8      	ldrh	r0, [r7, #54]	@ 0x36
 8001f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f82:	9300      	str	r3, [sp, #0]
 8001f84:	4623      	mov	r3, r4
 8001f86:	f7ff faf0 	bl	800156a <ILI9488_DrawImage_Transparent>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d118      	bne.n	8001fc2 <DrawDifficultyMenu+0xf2>
             // Fallback de erro
             sprintf(buffer, "Erro: %s", path_to_draw);
 8001f90:	f107 030c 	add.w	r3, r7, #12
 8001f94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f96:	4912      	ldr	r1, [pc, #72]	@ (8001fe0 <DrawDifficultyMenu+0x110>)
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f00f fe6b 	bl	8011c74 <siprintf>
             ILI9488_WriteString(option->x_norm, option->y_norm, buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8001f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fa0:	8918      	ldrh	r0, [r3, #8]
 8001fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fa4:	8959      	ldrh	r1, [r3, #10]
 8001fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe4 <DrawDifficultyMenu+0x114>)
 8001fa8:	f107 040c 	add.w	r4, r7, #12
 8001fac:	2200      	movs	r2, #0
 8001fae:	9202      	str	r2, [sp, #8]
 8001fb0:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001fb4:	9201      	str	r2, [sp, #4]
 8001fb6:	685a      	ldr	r2, [r3, #4]
 8001fb8:	9200      	str	r2, [sp, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4622      	mov	r2, r4
 8001fbe:	f7ff f945 	bl	800124c <ILI9488_WriteString>
    for (int i = 0; i < MENU_OPTIONS_DIFFICULTY; i++) {
 8001fc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001fc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	dd91      	ble.n	8001ef2 <DrawDifficultyMenu+0x22>
        }
    }
 8001fce:	bf00      	nop
 8001fd0:	bf00      	nop
 8001fd2:	3744      	adds	r7, #68	@ 0x44
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd90      	pop	{r4, r7, pc}
 8001fd8:	08012e84 	.word	0x08012e84
 8001fdc:	080139c4 	.word	0x080139c4
 8001fe0:	08012e90 	.word	0x08012e90
 8001fe4:	20000000 	.word	0x20000000

08001fe8 <KEYPAD_Scan>:
/**
 * @brief Função não-bloqueante que detecta a borda de descida (press) 
 * de botões momentâneos.
 * Esta função é chamada a cada 50ms pela StartInputHalTask.
 */
char KEYPAD_Scan(void) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
    
    // ----- Lógica do Botão CIMA (Verde - PD6) -----
    // Usamos BTN_UP_PORT e BTN_UP_PIN direto de main.h
    uint8_t current_up = HAL_GPIO_ReadPin(BTN_UP_PORT, BTN_UP_PIN);
 8001fee:	2140      	movs	r1, #64	@ 0x40
 8001ff0:	4839      	ldr	r0, [pc, #228]	@ (80020d8 <KEYPAD_Scan+0xf0>)
 8001ff2:	f002 ff27 	bl	8004e44 <HAL_GPIO_ReadPin>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	71fb      	strb	r3, [r7, #7]
    if (current_up == GPIO_PIN_RESET && btn_up_state == 1) {
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d108      	bne.n	8002012 <KEYPAD_Scan+0x2a>
 8002000:	4b36      	ldr	r3, [pc, #216]	@ (80020dc <KEYPAD_Scan+0xf4>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d104      	bne.n	8002012 <KEYPAD_Scan+0x2a>
        btn_up_state = 0;
 8002008:	4b34      	ldr	r3, [pc, #208]	@ (80020dc <KEYPAD_Scan+0xf4>)
 800200a:	2200      	movs	r2, #0
 800200c:	701a      	strb	r2, [r3, #0]
        return BUTTON_UP_CHAR; // Retorna '2'
 800200e:	2332      	movs	r3, #50	@ 0x32
 8002010:	e05e      	b.n	80020d0 <KEYPAD_Scan+0xe8>
    } 
    else if (current_up == GPIO_PIN_SET && btn_up_state == 0) {
 8002012:	79fb      	ldrb	r3, [r7, #7]
 8002014:	2b01      	cmp	r3, #1
 8002016:	d106      	bne.n	8002026 <KEYPAD_Scan+0x3e>
 8002018:	4b30      	ldr	r3, [pc, #192]	@ (80020dc <KEYPAD_Scan+0xf4>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d102      	bne.n	8002026 <KEYPAD_Scan+0x3e>
        btn_up_state = 1;
 8002020:	4b2e      	ldr	r3, [pc, #184]	@ (80020dc <KEYPAD_Scan+0xf4>)
 8002022:	2201      	movs	r2, #1
 8002024:	701a      	strb	r2, [r3, #0]
    }

    // ----- Lógica do Botão BAIXO (Amarelo - PD7) -----
    // Usamos BTN_DOWN_PORT e BTN_DOWN_PIN direto de main.h
    uint8_t current_down = HAL_GPIO_ReadPin(BTN_DOWN_PORT, BTN_DOWN_PIN);
 8002026:	2180      	movs	r1, #128	@ 0x80
 8002028:	482b      	ldr	r0, [pc, #172]	@ (80020d8 <KEYPAD_Scan+0xf0>)
 800202a:	f002 ff0b 	bl	8004e44 <HAL_GPIO_ReadPin>
 800202e:	4603      	mov	r3, r0
 8002030:	71bb      	strb	r3, [r7, #6]
    if (current_down == GPIO_PIN_RESET && btn_down_state == 1) {
 8002032:	79bb      	ldrb	r3, [r7, #6]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d108      	bne.n	800204a <KEYPAD_Scan+0x62>
 8002038:	4b29      	ldr	r3, [pc, #164]	@ (80020e0 <KEYPAD_Scan+0xf8>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d104      	bne.n	800204a <KEYPAD_Scan+0x62>
        btn_down_state = 0;
 8002040:	4b27      	ldr	r3, [pc, #156]	@ (80020e0 <KEYPAD_Scan+0xf8>)
 8002042:	2200      	movs	r2, #0
 8002044:	701a      	strb	r2, [r3, #0]
        return BUTTON_DOWN_CHAR; // Retorna '8'
 8002046:	2338      	movs	r3, #56	@ 0x38
 8002048:	e042      	b.n	80020d0 <KEYPAD_Scan+0xe8>
    } 
    else if (current_down == GPIO_PIN_SET && btn_down_state == 0) {
 800204a:	79bb      	ldrb	r3, [r7, #6]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d106      	bne.n	800205e <KEYPAD_Scan+0x76>
 8002050:	4b23      	ldr	r3, [pc, #140]	@ (80020e0 <KEYPAD_Scan+0xf8>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d102      	bne.n	800205e <KEYPAD_Scan+0x76>
        btn_down_state = 1;
 8002058:	4b21      	ldr	r3, [pc, #132]	@ (80020e0 <KEYPAD_Scan+0xf8>)
 800205a:	2201      	movs	r2, #1
 800205c:	701a      	strb	r2, [r3, #0]
    }

    // ----- Lógica do Botão CONFIRMAR (Vermelho - PD4) -----
    // Usamos BTN_CONFIRM_PORT e BTN_CONFIRM_PIN direto de main.h
    uint8_t current_confirm = HAL_GPIO_ReadPin(BTN_CONFIRM_PORT, BTN_CONFIRM_PIN);
 800205e:	2110      	movs	r1, #16
 8002060:	481d      	ldr	r0, [pc, #116]	@ (80020d8 <KEYPAD_Scan+0xf0>)
 8002062:	f002 feef 	bl	8004e44 <HAL_GPIO_ReadPin>
 8002066:	4603      	mov	r3, r0
 8002068:	717b      	strb	r3, [r7, #5]
    if (current_confirm == GPIO_PIN_RESET && btn_confirm_state == 1) {
 800206a:	797b      	ldrb	r3, [r7, #5]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d108      	bne.n	8002082 <KEYPAD_Scan+0x9a>
 8002070:	4b1c      	ldr	r3, [pc, #112]	@ (80020e4 <KEYPAD_Scan+0xfc>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d104      	bne.n	8002082 <KEYPAD_Scan+0x9a>
        btn_confirm_state = 0;
 8002078:	4b1a      	ldr	r3, [pc, #104]	@ (80020e4 <KEYPAD_Scan+0xfc>)
 800207a:	2200      	movs	r2, #0
 800207c:	701a      	strb	r2, [r3, #0]
        return BUTTON_CONFIRM_CHAR; // Retorna '*'
 800207e:	232a      	movs	r3, #42	@ 0x2a
 8002080:	e026      	b.n	80020d0 <KEYPAD_Scan+0xe8>
    } 
    else if (current_confirm == GPIO_PIN_SET && btn_confirm_state == 0) {
 8002082:	797b      	ldrb	r3, [r7, #5]
 8002084:	2b01      	cmp	r3, #1
 8002086:	d106      	bne.n	8002096 <KEYPAD_Scan+0xae>
 8002088:	4b16      	ldr	r3, [pc, #88]	@ (80020e4 <KEYPAD_Scan+0xfc>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d102      	bne.n	8002096 <KEYPAD_Scan+0xae>
        btn_confirm_state = 1;
 8002090:	4b14      	ldr	r3, [pc, #80]	@ (80020e4 <KEYPAD_Scan+0xfc>)
 8002092:	2201      	movs	r2, #1
 8002094:	701a      	strb	r2, [r3, #0]
    }

    // ----- Lógica do Botão VOLTAR (Preto - PD5) -----
    // Usamos BTN_BACK_PORT e BTN_BACK_PIN direto de main.h
    uint8_t current_back = HAL_GPIO_ReadPin(BTN_BACK_PORT, BTN_BACK_PIN);
 8002096:	2120      	movs	r1, #32
 8002098:	480f      	ldr	r0, [pc, #60]	@ (80020d8 <KEYPAD_Scan+0xf0>)
 800209a:	f002 fed3 	bl	8004e44 <HAL_GPIO_ReadPin>
 800209e:	4603      	mov	r3, r0
 80020a0:	713b      	strb	r3, [r7, #4]
    if (current_back == GPIO_PIN_RESET && btn_back_state == 1) {
 80020a2:	793b      	ldrb	r3, [r7, #4]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d108      	bne.n	80020ba <KEYPAD_Scan+0xd2>
 80020a8:	4b0f      	ldr	r3, [pc, #60]	@ (80020e8 <KEYPAD_Scan+0x100>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d104      	bne.n	80020ba <KEYPAD_Scan+0xd2>
        btn_back_state = 0;
 80020b0:	4b0d      	ldr	r3, [pc, #52]	@ (80020e8 <KEYPAD_Scan+0x100>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	701a      	strb	r2, [r3, #0]
        return BUTTON_BACK_CHAR; // Retorna '#'
 80020b6:	2323      	movs	r3, #35	@ 0x23
 80020b8:	e00a      	b.n	80020d0 <KEYPAD_Scan+0xe8>
    } 
    else if (current_back == GPIO_PIN_SET && btn_back_state == 0) {
 80020ba:	793b      	ldrb	r3, [r7, #4]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d106      	bne.n	80020ce <KEYPAD_Scan+0xe6>
 80020c0:	4b09      	ldr	r3, [pc, #36]	@ (80020e8 <KEYPAD_Scan+0x100>)
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d102      	bne.n	80020ce <KEYPAD_Scan+0xe6>
        btn_back_state = 1;
 80020c8:	4b07      	ldr	r3, [pc, #28]	@ (80020e8 <KEYPAD_Scan+0x100>)
 80020ca:	2201      	movs	r2, #1
 80020cc:	701a      	strb	r2, [r3, #0]
    }

    return '\0'; // Retorna nulo se nenhuma *nova* tecla for pressionada
 80020ce:	2300      	movs	r3, #0
 80020d0:	4618      	mov	r0, r3
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40020c00 	.word	0x40020c00
 80020dc:	20000008 	.word	0x20000008
 80020e0:	20000009 	.word	0x20000009
 80020e4:	2000000a 	.word	0x2000000a
 80020e8:	2000000b 	.word	0x2000000b

080020ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020ec:	b5b0      	push	{r4, r5, r7, lr}
 80020ee:	b0a8      	sub	sp, #160	@ 0xa0
 80020f0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020f2:	f001 fe13 	bl	8003d1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020f6:	f000 f95d 	bl	80023b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020fa:	f000 faa5 	bl	8002648 <MX_GPIO_Init>
  MX_DMA_Init();
 80020fe:	f000 fa73 	bl	80025e8 <MX_DMA_Init>
  MX_I2C2_Init();
 8002102:	f000 f9c1 	bl	8002488 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8002106:	f000 f9ed 	bl	80024e4 <MX_SDIO_SD_Init>
  MX_SPI1_Init();
 800210a:	f000 fa0d 	bl	8002528 <MX_SPI1_Init>
  MX_UART4_Init();
 800210e:	f000 fa41 	bl	8002594 <MX_UART4_Init>
  MX_FATFS_Init();
 8002112:	f00a f81b 	bl	800c14c <MX_FATFS_Init>
  // ETAPA DE INICIALIZAÇÃO
  //--------------------------------------------------------------------

  // 1. Inicializa o display. Ele usará a velocidade alta do SPI configurada
  //    no MX_SPI1_Init(), o que é ótimo para performance gráfica.
  ILI9488_Init();
 8002116:	f7fe fe9b 	bl	8000e50 <ILI9488_Init>

  // 2. Acende o backlight do display.
  //    (Assumindo que seu pino é o LCD_LED_Pin, como no seu MX_GPIO_Init)
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_SET);
 800211a:	2201      	movs	r2, #1
 800211c:	2180      	movs	r1, #128	@ 0x80
 800211e:	4893      	ldr	r0, [pc, #588]	@ (800236c <main+0x280>)
 8002120:	f002 fea8 	bl	8004e74 <HAL_GPIO_WritePin>

  // 3. Prepara a tela para o usuário com uma mensagem de boas-vindas.
  ILI9488_FillScreen(ILI9488_BLACK);
 8002124:	2000      	movs	r0, #0
 8002126:	f7ff f8dd 	bl	80012e4 <ILI9488_FillScreen>
  
  char buffer[40];

  // 1. Verifica se o multiplexador TCA9548A está respondendo
  ILI9488_WriteString(10, 30, "Verificando MUX...", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 800212a:	4b91      	ldr	r3, [pc, #580]	@ (8002370 <main+0x284>)
 800212c:	2200      	movs	r2, #0
 800212e:	9202      	str	r2, [sp, #8]
 8002130:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002134:	9201      	str	r2, [sp, #4]
 8002136:	685a      	ldr	r2, [r3, #4]
 8002138:	9200      	str	r2, [sp, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a8d      	ldr	r2, [pc, #564]	@ (8002374 <main+0x288>)
 800213e:	211e      	movs	r1, #30
 8002140:	200a      	movs	r0, #10
 8002142:	f7ff f883 	bl	800124c <ILI9488_WriteString>
  if (HAL_I2C_IsDeviceReady(&hi2c2, MUX_ADDR, 2, 100) == HAL_OK)
 8002146:	2364      	movs	r3, #100	@ 0x64
 8002148:	2202      	movs	r2, #2
 800214a:	21e0      	movs	r1, #224	@ 0xe0
 800214c:	488a      	ldr	r0, [pc, #552]	@ (8002378 <main+0x28c>)
 800214e:	f003 fc2f 	bl	80059b0 <HAL_I2C_IsDeviceReady>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d111      	bne.n	800217c <main+0x90>
  {
    ILI9488_WriteString(10, 50, "Multiplexador OK!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8002158:	4b85      	ldr	r3, [pc, #532]	@ (8002370 <main+0x284>)
 800215a:	2200      	movs	r2, #0
 800215c:	9202      	str	r2, [sp, #8]
 800215e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002162:	9201      	str	r2, [sp, #4]
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	9200      	str	r2, [sp, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a84      	ldr	r2, [pc, #528]	@ (800237c <main+0x290>)
 800216c:	2132      	movs	r1, #50	@ 0x32
 800216e:	200a      	movs	r0, #10
 8002170:	f7ff f86c 	bl	800124c <ILI9488_WriteString>
    // Trava aqui se o MUX falhar, pois nada mais vai funcionar
    while (1);
  }

  // 2. Inicializa e verifica cada um dos 4 sensores de cor
  for (int i = 0; i < 4; i++)
 8002174:	2300      	movs	r3, #0
 8002176:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800217a:	e088      	b.n	800228e <main+0x1a2>
    ILI9488_WriteString(10, 50, "Falha no Multiplexador!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 800217c:	4b7c      	ldr	r3, [pc, #496]	@ (8002370 <main+0x284>)
 800217e:	2200      	movs	r2, #0
 8002180:	9202      	str	r2, [sp, #8]
 8002182:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002186:	9201      	str	r2, [sp, #4]
 8002188:	685a      	ldr	r2, [r3, #4]
 800218a:	9200      	str	r2, [sp, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a7c      	ldr	r2, [pc, #496]	@ (8002380 <main+0x294>)
 8002190:	2132      	movs	r1, #50	@ 0x32
 8002192:	200a      	movs	r0, #10
 8002194:	f7ff f85a 	bl	800124c <ILI9488_WriteString>
    while (1);
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <main+0xac>
  {
    sprintf(buffer, "Iniciando Sensor %d...", i + 1);
 800219c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021a0:	1c5a      	adds	r2, r3, #1
 80021a2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80021a6:	4977      	ldr	r1, [pc, #476]	@ (8002384 <main+0x298>)
 80021a8:	4618      	mov	r0, r3
 80021aa:	f00f fd63 	bl	8011c74 <siprintf>
    ILI9488_WriteString(10, 80 + (i * 30), buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 80021ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	461a      	mov	r2, r3
 80021b6:	0112      	lsls	r2, r2, #4
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	005b      	lsls	r3, r3, #1
 80021bc:	b29b      	uxth	r3, r3
 80021be:	3350      	adds	r3, #80	@ 0x50
 80021c0:	b299      	uxth	r1, r3
 80021c2:	4b6b      	ldr	r3, [pc, #428]	@ (8002370 <main+0x284>)
 80021c4:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 80021c8:	2200      	movs	r2, #0
 80021ca:	9202      	str	r2, [sp, #8]
 80021cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021d0:	9201      	str	r2, [sp, #4]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	9200      	str	r2, [sp, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4602      	mov	r2, r0
 80021da:	200a      	movs	r0, #10
 80021dc:	f7ff f836 	bl	800124c <ILI9488_WriteString>

    if (TCS3472_Init(&hi2c2, i))
 80021e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	4619      	mov	r1, r3
 80021e8:	4863      	ldr	r0, [pc, #396]	@ (8002378 <main+0x28c>)
 80021ea:	f7ff fb5d 	bl	80018a8 <TCS3472_Init>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d022      	beq.n	800223a <main+0x14e>
    {
      sprintf(buffer, "Sensor de Cor %d OK!", i + 1);
 80021f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021f8:	1c5a      	adds	r2, r3, #1
 80021fa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80021fe:	4962      	ldr	r1, [pc, #392]	@ (8002388 <main+0x29c>)
 8002200:	4618      	mov	r0, r3
 8002202:	f00f fd37 	bl	8011c74 <siprintf>
      ILI9488_WriteString(10, 95 + (i * 30), buffer, Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8002206:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800220a:	b29b      	uxth	r3, r3
 800220c:	461a      	mov	r2, r3
 800220e:	0112      	lsls	r2, r2, #4
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	b29b      	uxth	r3, r3
 8002216:	335f      	adds	r3, #95	@ 0x5f
 8002218:	b299      	uxth	r1, r3
 800221a:	4b55      	ldr	r3, [pc, #340]	@ (8002370 <main+0x284>)
 800221c:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8002220:	2200      	movs	r2, #0
 8002222:	9202      	str	r2, [sp, #8]
 8002224:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002228:	9201      	str	r2, [sp, #4]
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	9200      	str	r2, [sp, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4602      	mov	r2, r0
 8002232:	200a      	movs	r0, #10
 8002234:	f7ff f80a 	bl	800124c <ILI9488_WriteString>
 8002238:	e021      	b.n	800227e <main+0x192>
    }
    else
    {
      sprintf(buffer, "Erro no Sensor de Cor %d!", i + 1);
 800223a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800223e:	1c5a      	adds	r2, r3, #1
 8002240:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002244:	4951      	ldr	r1, [pc, #324]	@ (800238c <main+0x2a0>)
 8002246:	4618      	mov	r0, r3
 8002248:	f00f fd14 	bl	8011c74 <siprintf>
      ILI9488_WriteString(10, 95 + (i * 30), buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 800224c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002250:	b29b      	uxth	r3, r3
 8002252:	461a      	mov	r2, r3
 8002254:	0112      	lsls	r2, r2, #4
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	b29b      	uxth	r3, r3
 800225c:	335f      	adds	r3, #95	@ 0x5f
 800225e:	b299      	uxth	r1, r3
 8002260:	4b43      	ldr	r3, [pc, #268]	@ (8002370 <main+0x284>)
 8002262:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8002266:	2200      	movs	r2, #0
 8002268:	9202      	str	r2, [sp, #8]
 800226a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800226e:	9201      	str	r2, [sp, #4]
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	9200      	str	r2, [sp, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4602      	mov	r2, r0
 8002278:	200a      	movs	r0, #10
 800227a:	f7fe ffe7 	bl	800124c <ILI9488_WriteString>
    }
    HAL_Delay(250); // Aumenta o tempo para podermos ler
 800227e:	20fa      	movs	r0, #250	@ 0xfa
 8002280:	f001 fd8e 	bl	8003da0 <HAL_Delay>
  for (int i = 0; i < 4; i++)
 8002284:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002288:	3301      	adds	r3, #1
 800228a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800228e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002292:	2b03      	cmp	r3, #3
 8002294:	dd82      	ble.n	800219c <main+0xb0>
  }

  ILI9488_WriteString(20, 280, "Sistema Iniciado!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8002296:	4b36      	ldr	r3, [pc, #216]	@ (8002370 <main+0x284>)
 8002298:	2200      	movs	r2, #0
 800229a:	9202      	str	r2, [sp, #8]
 800229c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80022a0:	9201      	str	r2, [sp, #4]
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	9200      	str	r2, [sp, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a39      	ldr	r2, [pc, #228]	@ (8002390 <main+0x2a4>)
 80022aa:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80022ae:	2014      	movs	r0, #20
 80022b0:	f7fe ffcc 	bl	800124c <ILI9488_WriteString>
  HAL_Delay(2000); // Uma pequena pausa para o usuário ler a mensagem.
 80022b4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80022b8:	f001 fd72 	bl	8003da0 <HAL_Delay>

  // 4. Limpa a tela para começar a desenhar.
  ILI9488_FillScreen(ILI9488_BLACK);
 80022bc:	2000      	movs	r0, #0
 80022be:	f7ff f811 	bl	80012e4 <ILI9488_FillScreen>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  osSemaphoreDef(spiTxSema);
 80022c2:	2300      	movs	r3, #0
 80022c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80022c6:	2300      	movs	r3, #0
 80022c8:	663b      	str	r3, [r7, #96]	@ 0x60
  spiTxSemaHandle = osSemaphoreCreate(osSemaphore(spiTxSema), 1);
 80022ca:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80022ce:	2101      	movs	r1, #1
 80022d0:	4618      	mov	r0, r3
 80022d2:	f00c fd3b 	bl	800ed4c <osSemaphoreCreate>
 80022d6:	4603      	mov	r3, r0
 80022d8:	4a2e      	ldr	r2, [pc, #184]	@ (8002394 <main+0x2a8>)
 80022da:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osMutexDef(gameMutex);
 80022dc:	2300      	movs	r3, #0
 80022de:	657b      	str	r3, [r7, #84]	@ 0x54
 80022e0:	2300      	movs	r3, #0
 80022e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  gameMutexHandle = osMutexCreate(osMutex(gameMutex));
 80022e4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022e8:	4618      	mov	r0, r3
 80022ea:	f00c fc93 	bl	800ec14 <osMutexCreate>
 80022ee:	4603      	mov	r3, r0
 80022f0:	4a29      	ldr	r2, [pc, #164]	@ (8002398 <main+0x2ac>)
 80022f2:	6013      	str	r3, [r2, #0]

  osThreadDef(initPutHalTask, StartInputHalTask, osPriorityNormal, 0, 128);
 80022f4:	4b29      	ldr	r3, [pc, #164]	@ (800239c <main+0x2b0>)
 80022f6:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80022fa:	461d      	mov	r5, r3
 80022fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002300:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002304:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  inputHalTaskHandle = osThreadCreate(osThread(initPutHalTask), NULL);
 8002308:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800230c:	2100      	movs	r1, #0
 800230e:	4618      	mov	r0, r3
 8002310:	f00c fc20 	bl	800eb54 <osThreadCreate>
 8002314:	4603      	mov	r3, r0
 8002316:	4a22      	ldr	r2, [pc, #136]	@ (80023a0 <main+0x2b4>)
 8002318:	6013      	str	r3, [r2, #0]

  osThreadDef(gameTask, StartGameTask, osPriorityNormal, 0, 256);
 800231a:	4b22      	ldr	r3, [pc, #136]	@ (80023a4 <main+0x2b8>)
 800231c:	f107 041c 	add.w	r4, r7, #28
 8002320:	461d      	mov	r5, r3
 8002322:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002324:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002326:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800232a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  gameTaskHandle = osThreadCreate(osThread(gameTask), NULL);
 800232e:	f107 031c 	add.w	r3, r7, #28
 8002332:	2100      	movs	r1, #0
 8002334:	4618      	mov	r0, r3
 8002336:	f00c fc0d 	bl	800eb54 <osThreadCreate>
 800233a:	4603      	mov	r3, r0
 800233c:	4a1a      	ldr	r2, [pc, #104]	@ (80023a8 <main+0x2bc>)
 800233e:	6013      	str	r3, [r2, #0]

  osThreadDef(displayTask, StartDisplayTask, osPriorityNormal, 0, 1024);
 8002340:	4b1a      	ldr	r3, [pc, #104]	@ (80023ac <main+0x2c0>)
 8002342:	463c      	mov	r4, r7
 8002344:	461d      	mov	r5, r3
 8002346:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002348:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800234a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800234e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 8002352:	463b      	mov	r3, r7
 8002354:	2100      	movs	r1, #0
 8002356:	4618      	mov	r0, r3
 8002358:	f00c fbfc 	bl	800eb54 <osThreadCreate>
 800235c:	4603      	mov	r3, r0
 800235e:	4a14      	ldr	r2, [pc, #80]	@ (80023b0 <main+0x2c4>)
 8002360:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002362:	f00c fbd4 	bl	800eb0e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002366:	bf00      	nop
 8002368:	e7fd      	b.n	8002366 <main+0x27a>
 800236a:	bf00      	nop
 800236c:	40020800 	.word	0x40020800
 8002370:	20000000 	.word	0x20000000
 8002374:	08012efc 	.word	0x08012efc
 8002378:	20000324 	.word	0x20000324
 800237c:	08012f10 	.word	0x08012f10
 8002380:	08012f24 	.word	0x08012f24
 8002384:	08012f3c 	.word	0x08012f3c
 8002388:	08012f54 	.word	0x08012f54
 800238c:	08012f6c 	.word	0x08012f6c
 8002390:	08012f88 	.word	0x08012f88
 8002394:	200005cc 	.word	0x200005cc
 8002398:	200005c8 	.word	0x200005c8
 800239c:	08012fac 	.word	0x08012fac
 80023a0:	200005bc 	.word	0x200005bc
 80023a4:	08012fd4 	.word	0x08012fd4
 80023a8:	200005c0 	.word	0x200005c0
 80023ac:	08012ffc 	.word	0x08012ffc
 80023b0:	200005c4 	.word	0x200005c4

080023b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b094      	sub	sp, #80	@ 0x50
 80023b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023ba:	f107 0320 	add.w	r3, r7, #32
 80023be:	2230      	movs	r2, #48	@ 0x30
 80023c0:	2100      	movs	r1, #0
 80023c2:	4618      	mov	r0, r3
 80023c4:	f00f fcbb 	bl	8011d3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023c8:	f107 030c 	add.w	r3, r7, #12
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023d8:	2300      	movs	r3, #0
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	4b28      	ldr	r3, [pc, #160]	@ (8002480 <SystemClock_Config+0xcc>)
 80023de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e0:	4a27      	ldr	r2, [pc, #156]	@ (8002480 <SystemClock_Config+0xcc>)
 80023e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80023e8:	4b25      	ldr	r3, [pc, #148]	@ (8002480 <SystemClock_Config+0xcc>)
 80023ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f0:	60bb      	str	r3, [r7, #8]
 80023f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023f4:	2300      	movs	r3, #0
 80023f6:	607b      	str	r3, [r7, #4]
 80023f8:	4b22      	ldr	r3, [pc, #136]	@ (8002484 <SystemClock_Config+0xd0>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a21      	ldr	r2, [pc, #132]	@ (8002484 <SystemClock_Config+0xd0>)
 80023fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002402:	6013      	str	r3, [r2, #0]
 8002404:	4b1f      	ldr	r3, [pc, #124]	@ (8002484 <SystemClock_Config+0xd0>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800240c:	607b      	str	r3, [r7, #4]
 800240e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002410:	2301      	movs	r3, #1
 8002412:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002414:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002418:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800241a:	2302      	movs	r3, #2
 800241c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800241e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002422:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002424:	2304      	movs	r3, #4
 8002426:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002428:	23a8      	movs	r3, #168	@ 0xa8
 800242a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800242c:	2302      	movs	r3, #2
 800242e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002430:	2307      	movs	r3, #7
 8002432:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002434:	f107 0320 	add.w	r3, r7, #32
 8002438:	4618      	mov	r0, r3
 800243a:	f005 fd2f 	bl	8007e9c <HAL_RCC_OscConfig>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002444:	f000 fff6 	bl	8003434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002448:	230f      	movs	r3, #15
 800244a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800244c:	2302      	movs	r3, #2
 800244e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002454:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002458:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800245a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800245e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002460:	f107 030c 	add.w	r3, r7, #12
 8002464:	2105      	movs	r1, #5
 8002466:	4618      	mov	r0, r3
 8002468:	f005 ff90 	bl	800838c <HAL_RCC_ClockConfig>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002472:	f000 ffdf 	bl	8003434 <Error_Handler>
  }
}
 8002476:	bf00      	nop
 8002478:	3750      	adds	r7, #80	@ 0x50
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	40023800 	.word	0x40023800
 8002484:	40007000 	.word	0x40007000

08002488 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800248c:	4b12      	ldr	r3, [pc, #72]	@ (80024d8 <MX_I2C2_Init+0x50>)
 800248e:	4a13      	ldr	r2, [pc, #76]	@ (80024dc <MX_I2C2_Init+0x54>)
 8002490:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002492:	4b11      	ldr	r3, [pc, #68]	@ (80024d8 <MX_I2C2_Init+0x50>)
 8002494:	4a12      	ldr	r2, [pc, #72]	@ (80024e0 <MX_I2C2_Init+0x58>)
 8002496:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002498:	4b0f      	ldr	r3, [pc, #60]	@ (80024d8 <MX_I2C2_Init+0x50>)
 800249a:	2200      	movs	r2, #0
 800249c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800249e:	4b0e      	ldr	r3, [pc, #56]	@ (80024d8 <MX_I2C2_Init+0x50>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024a4:	4b0c      	ldr	r3, [pc, #48]	@ (80024d8 <MX_I2C2_Init+0x50>)
 80024a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80024aa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024ac:	4b0a      	ldr	r3, [pc, #40]	@ (80024d8 <MX_I2C2_Init+0x50>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80024b2:	4b09      	ldr	r3, [pc, #36]	@ (80024d8 <MX_I2C2_Init+0x50>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024b8:	4b07      	ldr	r3, [pc, #28]	@ (80024d8 <MX_I2C2_Init+0x50>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024be:	4b06      	ldr	r3, [pc, #24]	@ (80024d8 <MX_I2C2_Init+0x50>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80024c4:	4804      	ldr	r0, [pc, #16]	@ (80024d8 <MX_I2C2_Init+0x50>)
 80024c6:	f002 fcef 	bl	8004ea8 <HAL_I2C_Init>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80024d0:	f000 ffb0 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80024d4:	bf00      	nop
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	20000324 	.word	0x20000324
 80024dc:	40005800 	.word	0x40005800
 80024e0:	000186a0 	.word	0x000186a0

080024e4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80024e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002520 <MX_SDIO_SD_Init+0x3c>)
 80024ea:	4a0e      	ldr	r2, [pc, #56]	@ (8002524 <MX_SDIO_SD_Init+0x40>)
 80024ec:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80024ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002520 <MX_SDIO_SD_Init+0x3c>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80024f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002520 <MX_SDIO_SD_Init+0x3c>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80024fa:	4b09      	ldr	r3, [pc, #36]	@ (8002520 <MX_SDIO_SD_Init+0x3c>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002500:	4b07      	ldr	r3, [pc, #28]	@ (8002520 <MX_SDIO_SD_Init+0x3c>)
 8002502:	2200      	movs	r2, #0
 8002504:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 8002506:	4b06      	ldr	r3, [pc, #24]	@ (8002520 <MX_SDIO_SD_Init+0x3c>)
 8002508:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800250c:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 800250e:	4b04      	ldr	r3, [pc, #16]	@ (8002520 <MX_SDIO_SD_Init+0x3c>)
 8002510:	2202      	movs	r2, #2
 8002512:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002514:	bf00      	nop
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	20000378 	.word	0x20000378
 8002524:	40012c00 	.word	0x40012c00

08002528 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800252c:	4b17      	ldr	r3, [pc, #92]	@ (800258c <MX_SPI1_Init+0x64>)
 800252e:	4a18      	ldr	r2, [pc, #96]	@ (8002590 <MX_SPI1_Init+0x68>)
 8002530:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002532:	4b16      	ldr	r3, [pc, #88]	@ (800258c <MX_SPI1_Init+0x64>)
 8002534:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002538:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800253a:	4b14      	ldr	r3, [pc, #80]	@ (800258c <MX_SPI1_Init+0x64>)
 800253c:	2200      	movs	r2, #0
 800253e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002540:	4b12      	ldr	r3, [pc, #72]	@ (800258c <MX_SPI1_Init+0x64>)
 8002542:	2200      	movs	r2, #0
 8002544:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002546:	4b11      	ldr	r3, [pc, #68]	@ (800258c <MX_SPI1_Init+0x64>)
 8002548:	2200      	movs	r2, #0
 800254a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800254c:	4b0f      	ldr	r3, [pc, #60]	@ (800258c <MX_SPI1_Init+0x64>)
 800254e:	2200      	movs	r2, #0
 8002550:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002552:	4b0e      	ldr	r3, [pc, #56]	@ (800258c <MX_SPI1_Init+0x64>)
 8002554:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002558:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800255a:	4b0c      	ldr	r3, [pc, #48]	@ (800258c <MX_SPI1_Init+0x64>)
 800255c:	2208      	movs	r2, #8
 800255e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002560:	4b0a      	ldr	r3, [pc, #40]	@ (800258c <MX_SPI1_Init+0x64>)
 8002562:	2200      	movs	r2, #0
 8002564:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002566:	4b09      	ldr	r3, [pc, #36]	@ (800258c <MX_SPI1_Init+0x64>)
 8002568:	2200      	movs	r2, #0
 800256a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800256c:	4b07      	ldr	r3, [pc, #28]	@ (800258c <MX_SPI1_Init+0x64>)
 800256e:	2200      	movs	r2, #0
 8002570:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002572:	4b06      	ldr	r3, [pc, #24]	@ (800258c <MX_SPI1_Init+0x64>)
 8002574:	220a      	movs	r2, #10
 8002576:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002578:	4804      	ldr	r0, [pc, #16]	@ (800258c <MX_SPI1_Init+0x64>)
 800257a:	f007 f9b1 	bl	80098e0 <HAL_SPI_Init>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002584:	f000 ff56 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002588:	bf00      	nop
 800258a:	bd80      	pop	{r7, pc}
 800258c:	200003fc 	.word	0x200003fc
 8002590:	40013000 	.word	0x40013000

08002594 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002598:	4b11      	ldr	r3, [pc, #68]	@ (80025e0 <MX_UART4_Init+0x4c>)
 800259a:	4a12      	ldr	r2, [pc, #72]	@ (80025e4 <MX_UART4_Init+0x50>)
 800259c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800259e:	4b10      	ldr	r3, [pc, #64]	@ (80025e0 <MX_UART4_Init+0x4c>)
 80025a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025a4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80025a6:	4b0e      	ldr	r3, [pc, #56]	@ (80025e0 <MX_UART4_Init+0x4c>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80025ac:	4b0c      	ldr	r3, [pc, #48]	@ (80025e0 <MX_UART4_Init+0x4c>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80025b2:	4b0b      	ldr	r3, [pc, #44]	@ (80025e0 <MX_UART4_Init+0x4c>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80025b8:	4b09      	ldr	r3, [pc, #36]	@ (80025e0 <MX_UART4_Init+0x4c>)
 80025ba:	220c      	movs	r2, #12
 80025bc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025be:	4b08      	ldr	r3, [pc, #32]	@ (80025e0 <MX_UART4_Init+0x4c>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80025c4:	4b06      	ldr	r3, [pc, #24]	@ (80025e0 <MX_UART4_Init+0x4c>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80025ca:	4805      	ldr	r0, [pc, #20]	@ (80025e0 <MX_UART4_Init+0x4c>)
 80025cc:	f008 f92a 	bl	800a824 <HAL_UART_Init>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80025d6:	f000 ff2d 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	20000454 	.word	0x20000454
 80025e4:	40004c00 	.word	0x40004c00

080025e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	607b      	str	r3, [r7, #4]
 80025f2:	4b14      	ldr	r3, [pc, #80]	@ (8002644 <MX_DMA_Init+0x5c>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	4a13      	ldr	r2, [pc, #76]	@ (8002644 <MX_DMA_Init+0x5c>)
 80025f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80025fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fe:	4b11      	ldr	r3, [pc, #68]	@ (8002644 <MX_DMA_Init+0x5c>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002606:	607b      	str	r3, [r7, #4]
 8002608:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800260a:	2200      	movs	r2, #0
 800260c:	2105      	movs	r1, #5
 800260e:	203b      	movs	r0, #59	@ 0x3b
 8002610:	f001 fca2 	bl	8003f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002614:	203b      	movs	r0, #59	@ 0x3b
 8002616:	f001 fcbb 	bl	8003f90 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800261a:	2200      	movs	r2, #0
 800261c:	2105      	movs	r1, #5
 800261e:	2045      	movs	r0, #69	@ 0x45
 8002620:	f001 fc9a 	bl	8003f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002624:	2045      	movs	r0, #69	@ 0x45
 8002626:	f001 fcb3 	bl	8003f90 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 800262a:	2200      	movs	r2, #0
 800262c:	2105      	movs	r1, #5
 800262e:	2044      	movs	r0, #68	@ 0x44
 8002630:	f001 fc92 	bl	8003f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8002634:	2044      	movs	r0, #68	@ 0x44
 8002636:	f001 fcab 	bl	8003f90 <HAL_NVIC_EnableIRQ>
}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40023800 	.word	0x40023800

08002648 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b08a      	sub	sp, #40	@ 0x28
 800264c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264e:	f107 0314 	add.w	r3, r7, #20
 8002652:	2200      	movs	r2, #0
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	605a      	str	r2, [r3, #4]
 8002658:	609a      	str	r2, [r3, #8]
 800265a:	60da      	str	r2, [r3, #12]
 800265c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]
 8002662:	4b3f      	ldr	r3, [pc, #252]	@ (8002760 <MX_GPIO_Init+0x118>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002666:	4a3e      	ldr	r2, [pc, #248]	@ (8002760 <MX_GPIO_Init+0x118>)
 8002668:	f043 0301 	orr.w	r3, r3, #1
 800266c:	6313      	str	r3, [r2, #48]	@ 0x30
 800266e:	4b3c      	ldr	r3, [pc, #240]	@ (8002760 <MX_GPIO_Init+0x118>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	613b      	str	r3, [r7, #16]
 8002678:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	4b38      	ldr	r3, [pc, #224]	@ (8002760 <MX_GPIO_Init+0x118>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	4a37      	ldr	r2, [pc, #220]	@ (8002760 <MX_GPIO_Init+0x118>)
 8002684:	f043 0302 	orr.w	r3, r3, #2
 8002688:	6313      	str	r3, [r2, #48]	@ 0x30
 800268a:	4b35      	ldr	r3, [pc, #212]	@ (8002760 <MX_GPIO_Init+0x118>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	4b31      	ldr	r3, [pc, #196]	@ (8002760 <MX_GPIO_Init+0x118>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269e:	4a30      	ldr	r2, [pc, #192]	@ (8002760 <MX_GPIO_Init+0x118>)
 80026a0:	f043 0304 	orr.w	r3, r3, #4
 80026a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026a6:	4b2e      	ldr	r3, [pc, #184]	@ (8002760 <MX_GPIO_Init+0x118>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026aa:	f003 0304 	and.w	r3, r3, #4
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026b2:	2300      	movs	r3, #0
 80026b4:	607b      	str	r3, [r7, #4]
 80026b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002760 <MX_GPIO_Init+0x118>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ba:	4a29      	ldr	r2, [pc, #164]	@ (8002760 <MX_GPIO_Init+0x118>)
 80026bc:	f043 0308 	orr.w	r3, r3, #8
 80026c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026c2:	4b27      	ldr	r3, [pc, #156]	@ (8002760 <MX_GPIO_Init+0x118>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c6:	f003 0308 	and.w	r3, r3, #8
 80026ca:	607b      	str	r3, [r7, #4]
 80026cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80026ce:	2200      	movs	r2, #0
 80026d0:	2110      	movs	r1, #16
 80026d2:	4824      	ldr	r0, [pc, #144]	@ (8002764 <MX_GPIO_Init+0x11c>)
 80026d4:	f002 fbce 	bl	8004e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 80026d8:	2200      	movs	r2, #0
 80026da:	2103      	movs	r1, #3
 80026dc:	4822      	ldr	r0, [pc, #136]	@ (8002768 <MX_GPIO_Init+0x120>)
 80026de:	f002 fbc9 	bl	8004e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_RESET);
 80026e2:	2200      	movs	r2, #0
 80026e4:	2180      	movs	r1, #128	@ 0x80
 80026e6:	4821      	ldr	r0, [pc, #132]	@ (800276c <MX_GPIO_Init+0x124>)
 80026e8:	f002 fbc4 	bl	8004e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 80026ec:	2310      	movs	r3, #16
 80026ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026f0:	2301      	movs	r3, #1
 80026f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f4:	2300      	movs	r3, #0
 80026f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f8:	2300      	movs	r3, #0
 80026fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 80026fc:	f107 0314 	add.w	r3, r7, #20
 8002700:	4619      	mov	r1, r3
 8002702:	4818      	ldr	r0, [pc, #96]	@ (8002764 <MX_GPIO_Init+0x11c>)
 8002704:	f002 fa02 	bl	8004b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin;
 8002708:	2303      	movs	r3, #3
 800270a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800270c:	2301      	movs	r3, #1
 800270e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002710:	2300      	movs	r3, #0
 8002712:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002714:	2300      	movs	r3, #0
 8002716:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002718:	f107 0314 	add.w	r3, r7, #20
 800271c:	4619      	mov	r1, r3
 800271e:	4812      	ldr	r0, [pc, #72]	@ (8002768 <MX_GPIO_Init+0x120>)
 8002720:	f002 f9f4 	bl	8004b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_LED_Pin */
  GPIO_InitStruct.Pin = LCD_LED_Pin;
 8002724:	2380      	movs	r3, #128	@ 0x80
 8002726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002728:	2301      	movs	r3, #1
 800272a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272c:	2300      	movs	r3, #0
 800272e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002730:	2300      	movs	r3, #0
 8002732:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_LED_GPIO_Port, &GPIO_InitStruct);
 8002734:	f107 0314 	add.w	r3, r7, #20
 8002738:	4619      	mov	r1, r3
 800273a:	480c      	ldr	r0, [pc, #48]	@ (800276c <MX_GPIO_Init+0x124>)
 800273c:	f002 f9e6 	bl	8004b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin R2_Pin R3_Pin R4_Pin */
  GPIO_InitStruct.Pin = BTN_CONFIRM_PIN |BTN_BACK_PIN|BTN_UP_PIN|BTN_DOWN_PIN;
 8002740:	23f0      	movs	r3, #240	@ 0xf0
 8002742:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002744:	2300      	movs	r3, #0
 8002746:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002748:	2301      	movs	r3, #1
 800274a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800274c:	f107 0314 	add.w	r3, r7, #20
 8002750:	4619      	mov	r1, r3
 8002752:	4807      	ldr	r0, [pc, #28]	@ (8002770 <MX_GPIO_Init+0x128>)
 8002754:	f002 f9da 	bl	8004b0c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002758:	bf00      	nop
 800275a:	3728      	adds	r7, #40	@ 0x28
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40023800 	.word	0x40023800
 8002764:	40020000 	.word	0x40020000
 8002768:	40020400 	.word	0x40020400
 800276c:	40020800 	.word	0x40020800
 8002770:	40020c00 	.word	0x40020c00

08002774 <StartInputHalTask>:
/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

void StartInputHalTask(void const * argument)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  char cCurrent;
  /* Infinite loop */
  for(;;) // O loop infinito de uma tarefa RTOS é "for(;;)"
  {
    cCurrent = KEYPAD_Scan(); // Escaneia o teclado
 800277c:	f7ff fc34 	bl	8001fe8 <KEYPAD_Scan>
 8002780:	4603      	mov	r3, r0
 8002782:	72fb      	strb	r3, [r7, #11]
    if(cCurrent != '\0')
 8002784:	7afb      	ldrb	r3, [r7, #11]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d002      	beq.n	8002790 <StartInputHalTask+0x1c>
    {
      keyPressed = cCurrent;
 800278a:	4a0d      	ldr	r2, [pc, #52]	@ (80027c0 <StartInputHalTask+0x4c>)
 800278c:	7afb      	ldrb	r3, [r7, #11]
 800278e:	7013      	strb	r3, [r2, #0]
    }
    for (int i = 0; i < 4; i++) {
 8002790:	2300      	movs	r3, #0
 8002792:	60fb      	str	r3, [r7, #12]
 8002794:	e00c      	b.n	80027b0 <StartInputHalTask+0x3c>
        TCS3472_ReadData(&hi2c2, i, &colorData[i]);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	b2d9      	uxtb	r1, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	4a09      	ldr	r2, [pc, #36]	@ (80027c4 <StartInputHalTask+0x50>)
 80027a0:	4413      	add	r3, r2
 80027a2:	461a      	mov	r2, r3
 80027a4:	4808      	ldr	r0, [pc, #32]	@ (80027c8 <StartInputHalTask+0x54>)
 80027a6:	f7ff f8f8 	bl	800199a <TCS3472_ReadData>
    for (int i = 0; i < 4; i++) {
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	3301      	adds	r3, #1
 80027ae:	60fb      	str	r3, [r7, #12]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2b03      	cmp	r3, #3
 80027b4:	ddef      	ble.n	8002796 <StartInputHalTask+0x22>
    }
    osDelay(50);
 80027b6:	2032      	movs	r0, #50	@ 0x32
 80027b8:	f00c fa18 	bl	800ebec <osDelay>
    cCurrent = KEYPAD_Scan(); // Escaneia o teclado
 80027bc:	e7de      	b.n	800277c <StartInputHalTask+0x8>
 80027be:	bf00      	nop
 80027c0:	200005d0 	.word	0x200005d0
 80027c4:	200005ec 	.word	0x200005ec
 80027c8:	20000324 	.word	0x20000324

080027cc <StartGameTask>:
  }
}

void StartGameTask(void const * argument)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  char cLocalKeyPressed;
  for(;;)
  {
    cLocalKeyPressed = NONE_KEY;
 80027d4:	2300      	movs	r3, #0
 80027d6:	75fb      	strb	r3, [r7, #23]
    
    osMutexWait(gameMutexHandle, osWaitForever);
 80027d8:	4bb3      	ldr	r3, [pc, #716]	@ (8002aa8 <StartGameTask+0x2dc>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f04f 31ff 	mov.w	r1, #4294967295
 80027e0:	4618      	mov	r0, r3
 80027e2:	f00c fa2f 	bl	800ec44 <osMutexWait>
    if (keyPressed != NONE_KEY) {
 80027e6:	4bb1      	ldr	r3, [pc, #708]	@ (8002aac <StartGameTask+0x2e0>)
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d005      	beq.n	80027fc <StartGameTask+0x30>
      cLocalKeyPressed = keyPressed;
 80027f0:	4bae      	ldr	r3, [pc, #696]	@ (8002aac <StartGameTask+0x2e0>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	75fb      	strb	r3, [r7, #23]
      keyPressed = NONE_KEY; 
 80027f6:	4bad      	ldr	r3, [pc, #692]	@ (8002aac <StartGameTask+0x2e0>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	701a      	strb	r2, [r3, #0]
    }
    osMutexRelease(gameMutexHandle);
 80027fc:	4baa      	ldr	r3, [pc, #680]	@ (8002aa8 <StartGameTask+0x2dc>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4618      	mov	r0, r3
 8002802:	f00c fa6d 	bl	800ece0 <osMutexRelease>
    
    if (cLocalKeyPressed != NONE_KEY)
 8002806:	7dfb      	ldrb	r3, [r7, #23]
 8002808:	2b00      	cmp	r3, #0
 800280a:	f000 81e9 	beq.w	8002be0 <StartGameTask+0x414>
    {
      osMutexWait(gameMutexHandle, osWaitForever);
 800280e:	4ba6      	ldr	r3, [pc, #664]	@ (8002aa8 <StartGameTask+0x2dc>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f04f 31ff 	mov.w	r1, #4294967295
 8002816:	4618      	mov	r0, r3
 8002818:	f00c fa14 	bl	800ec44 <osMutexWait>
      switch(eCurrentState)
 800281c:	4ba4      	ldr	r3, [pc, #656]	@ (8002ab0 <StartGameTask+0x2e4>)
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b05      	cmp	r3, #5
 8002824:	f200 81cb 	bhi.w	8002bbe <StartGameTask+0x3f2>
 8002828:	a201      	add	r2, pc, #4	@ (adr r2, 8002830 <StartGameTask+0x64>)
 800282a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800282e:	bf00      	nop
 8002830:	08002849 	.word	0x08002849
 8002834:	08002871 	.word	0x08002871
 8002838:	08002945 	.word	0x08002945
 800283c:	08002a97 	.word	0x08002a97
 8002840:	08002b2d 	.word	0x08002b2d
 8002844:	08002bab 	.word	0x08002bab
      {
        case eInitGame:
        {
          eUserPlayer.u8HeartPoints = 100;
 8002848:	4b9a      	ldr	r3, [pc, #616]	@ (8002ab4 <StartGameTask+0x2e8>)
 800284a:	2264      	movs	r2, #100	@ 0x64
 800284c:	701a      	strb	r2, [r3, #0]
          eCpuPlayer.u8HeartPoints = 100;
 800284e:	4b9a      	ldr	r3, [pc, #616]	@ (8002ab8 <StartGameTask+0x2ec>)
 8002850:	2264      	movs	r2, #100	@ 0x64
 8002852:	701a      	strb	r2, [r3, #0]
          if(cLocalKeyPressed == CONFIRM_KEY)
 8002854:	7dfb      	ldrb	r3, [r7, #23]
 8002856:	2b2a      	cmp	r3, #42	@ 0x2a
 8002858:	f040 81b8 	bne.w	8002bcc <StartGameTask+0x400>
          {
            eCurrentState = eDificultSelect;
 800285c:	4b94      	ldr	r3, [pc, #592]	@ (8002ab0 <StartGameTask+0x2e4>)
 800285e:	2201      	movs	r2, #1
 8002860:	701a      	strb	r2, [r3, #0]
            selectedOption = 0;
 8002862:	4b96      	ldr	r3, [pc, #600]	@ (8002abc <StartGameTask+0x2f0>)
 8002864:	2200      	movs	r2, #0
 8002866:	601a      	str	r2, [r3, #0]
            u8CleanScreen = TRUE;
 8002868:	4b95      	ldr	r3, [pc, #596]	@ (8002ac0 <StartGameTask+0x2f4>)
 800286a:	2201      	movs	r2, #1
 800286c:	701a      	strb	r2, [r3, #0]
  }
          break;
 800286e:	e1ad      	b.n	8002bcc <StartGameTask+0x400>
        }
        case eDificultSelect:
        {
          switch(cLocalKeyPressed)
 8002870:	7dfb      	ldrb	r3, [r7, #23]
 8002872:	3b23      	subs	r3, #35	@ 0x23
 8002874:	2b15      	cmp	r3, #21
 8002876:	d863      	bhi.n	8002940 <StartGameTask+0x174>
 8002878:	a201      	add	r2, pc, #4	@ (adr r2, 8002880 <StartGameTask+0xb4>)
 800287a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800287e:	bf00      	nop
 8002880:	08002915 	.word	0x08002915
 8002884:	08002941 	.word	0x08002941
 8002888:	08002941 	.word	0x08002941
 800288c:	08002941 	.word	0x08002941
 8002890:	08002941 	.word	0x08002941
 8002894:	08002941 	.word	0x08002941
 8002898:	08002941 	.word	0x08002941
 800289c:	08002923 	.word	0x08002923
 80028a0:	08002941 	.word	0x08002941
 80028a4:	08002941 	.word	0x08002941
 80028a8:	08002941 	.word	0x08002941
 80028ac:	08002941 	.word	0x08002941
 80028b0:	08002941 	.word	0x08002941
 80028b4:	08002941 	.word	0x08002941
 80028b8:	08002941 	.word	0x08002941
 80028bc:	080028f7 	.word	0x080028f7
 80028c0:	08002941 	.word	0x08002941
 80028c4:	08002941 	.word	0x08002941
 80028c8:	08002941 	.word	0x08002941
 80028cc:	08002941 	.word	0x08002941
 80028d0:	08002941 	.word	0x08002941
 80028d4:	080028d9 	.word	0x080028d9
          {
            case UP_KEY:
            {
              selectedOption = (selectedOption < MENU_OPTIONS_DIFFICULTY - 1) ? selectedOption + 1 : 0;
 80028d8:	4b78      	ldr	r3, [pc, #480]	@ (8002abc <StartGameTask+0x2f0>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	dc03      	bgt.n	80028e8 <StartGameTask+0x11c>
 80028e0:	4b76      	ldr	r3, [pc, #472]	@ (8002abc <StartGameTask+0x2f0>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	3301      	adds	r3, #1
 80028e6:	e000      	b.n	80028ea <StartGameTask+0x11e>
 80028e8:	2300      	movs	r3, #0
 80028ea:	4a74      	ldr	r2, [pc, #464]	@ (8002abc <StartGameTask+0x2f0>)
 80028ec:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 80028ee:	4b74      	ldr	r3, [pc, #464]	@ (8002ac0 <StartGameTask+0x2f4>)
 80028f0:	2201      	movs	r2, #1
 80028f2:	701a      	strb	r2, [r3, #0]
              break;
 80028f4:	e025      	b.n	8002942 <StartGameTask+0x176>
  }
            case DOWN_KEY:
            {
              selectedOption = (selectedOption > 0) ? selectedOption - 1 : MENU_OPTIONS_DIFFICULTY - 1;
 80028f6:	4b71      	ldr	r3, [pc, #452]	@ (8002abc <StartGameTask+0x2f0>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	dd03      	ble.n	8002906 <StartGameTask+0x13a>
 80028fe:	4b6f      	ldr	r3, [pc, #444]	@ (8002abc <StartGameTask+0x2f0>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	3b01      	subs	r3, #1
 8002904:	e000      	b.n	8002908 <StartGameTask+0x13c>
 8002906:	2302      	movs	r3, #2
 8002908:	4a6c      	ldr	r2, [pc, #432]	@ (8002abc <StartGameTask+0x2f0>)
 800290a:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 800290c:	4b6c      	ldr	r3, [pc, #432]	@ (8002ac0 <StartGameTask+0x2f4>)
 800290e:	2201      	movs	r2, #1
 8002910:	701a      	strb	r2, [r3, #0]
              break;
 8002912:	e016      	b.n	8002942 <StartGameTask+0x176>
            }
            case BACK_KEY:
            {
              u8CleanScreen = TRUE;
 8002914:	4b6a      	ldr	r3, [pc, #424]	@ (8002ac0 <StartGameTask+0x2f4>)
 8002916:	2201      	movs	r2, #1
 8002918:	701a      	strb	r2, [r3, #0]
              eCurrentState = eInitGame;
 800291a:	4b65      	ldr	r3, [pc, #404]	@ (8002ab0 <StartGameTask+0x2e4>)
 800291c:	2200      	movs	r2, #0
 800291e:	701a      	strb	r2, [r3, #0]
              break;
 8002920:	e00f      	b.n	8002942 <StartGameTask+0x176>
            }
            case CONFIRM_KEY:
            {
              selectedDifficulty = (EDificult)selectedOption;
 8002922:	4b66      	ldr	r3, [pc, #408]	@ (8002abc <StartGameTask+0x2f0>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	b2da      	uxtb	r2, r3
 8002928:	4b66      	ldr	r3, [pc, #408]	@ (8002ac4 <StartGameTask+0x2f8>)
 800292a:	701a      	strb	r2, [r3, #0]
              eCurrentState = ePersonaSelect;
 800292c:	4b60      	ldr	r3, [pc, #384]	@ (8002ab0 <StartGameTask+0x2e4>)
 800292e:	2202      	movs	r2, #2
 8002930:	701a      	strb	r2, [r3, #0]
              selectedOption = FALSE; // Reseta para o próximo menu
 8002932:	4b62      	ldr	r3, [pc, #392]	@ (8002abc <StartGameTask+0x2f0>)
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8002938:	4b61      	ldr	r3, [pc, #388]	@ (8002ac0 <StartGameTask+0x2f4>)
 800293a:	2201      	movs	r2, #1
 800293c:	701a      	strb	r2, [r3, #0]
              break;
 800293e:	e000      	b.n	8002942 <StartGameTask+0x176>
            }
            default:
            {
              break;
 8002940:	bf00      	nop
            }
          }
          break;
 8002942:	e148      	b.n	8002bd6 <StartGameTask+0x40a>
        }
        case ePersonaSelect:
        {
          switch(cLocalKeyPressed)
 8002944:	7dfb      	ldrb	r3, [r7, #23]
 8002946:	3b23      	subs	r3, #35	@ 0x23
 8002948:	2b15      	cmp	r3, #21
 800294a:	f200 80a2 	bhi.w	8002a92 <StartGameTask+0x2c6>
 800294e:	a201      	add	r2, pc, #4	@ (adr r2, 8002954 <StartGameTask+0x188>)
 8002950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002954:	080029e9 	.word	0x080029e9
 8002958:	08002a93 	.word	0x08002a93
 800295c:	08002a93 	.word	0x08002a93
 8002960:	08002a93 	.word	0x08002a93
 8002964:	08002a93 	.word	0x08002a93
 8002968:	08002a93 	.word	0x08002a93
 800296c:	08002a93 	.word	0x08002a93
 8002970:	080029f7 	.word	0x080029f7
 8002974:	08002a93 	.word	0x08002a93
 8002978:	08002a93 	.word	0x08002a93
 800297c:	08002a93 	.word	0x08002a93
 8002980:	08002a93 	.word	0x08002a93
 8002984:	08002a93 	.word	0x08002a93
 8002988:	08002a93 	.word	0x08002a93
 800298c:	08002a93 	.word	0x08002a93
 8002990:	080029cb 	.word	0x080029cb
 8002994:	08002a93 	.word	0x08002a93
 8002998:	08002a93 	.word	0x08002a93
 800299c:	08002a93 	.word	0x08002a93
 80029a0:	08002a93 	.word	0x08002a93
 80029a4:	08002a93 	.word	0x08002a93
 80029a8:	080029ad 	.word	0x080029ad
          {
            case UP_KEY:
            {                  
              selectedOption = (selectedOption < MENU_OPTIONS_PERSONA - 1) ? selectedOption + 1 : 0;
 80029ac:	4b43      	ldr	r3, [pc, #268]	@ (8002abc <StartGameTask+0x2f0>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2b03      	cmp	r3, #3
 80029b2:	dc03      	bgt.n	80029bc <StartGameTask+0x1f0>
 80029b4:	4b41      	ldr	r3, [pc, #260]	@ (8002abc <StartGameTask+0x2f0>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	3301      	adds	r3, #1
 80029ba:	e000      	b.n	80029be <StartGameTask+0x1f2>
 80029bc:	2300      	movs	r3, #0
 80029be:	4a3f      	ldr	r2, [pc, #252]	@ (8002abc <StartGameTask+0x2f0>)
 80029c0:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 80029c2:	4b3f      	ldr	r3, [pc, #252]	@ (8002ac0 <StartGameTask+0x2f4>)
 80029c4:	2201      	movs	r2, #1
 80029c6:	701a      	strb	r2, [r3, #0]
              break;
 80029c8:	e064      	b.n	8002a94 <StartGameTask+0x2c8>
            }
            case DOWN_KEY:
            {
              selectedOption = (selectedOption > 0) ? selectedOption - 1 : MENU_OPTIONS_PERSONA - 1;
 80029ca:	4b3c      	ldr	r3, [pc, #240]	@ (8002abc <StartGameTask+0x2f0>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	dd03      	ble.n	80029da <StartGameTask+0x20e>
 80029d2:	4b3a      	ldr	r3, [pc, #232]	@ (8002abc <StartGameTask+0x2f0>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	3b01      	subs	r3, #1
 80029d8:	e000      	b.n	80029dc <StartGameTask+0x210>
 80029da:	2304      	movs	r3, #4
 80029dc:	4a37      	ldr	r2, [pc, #220]	@ (8002abc <StartGameTask+0x2f0>)
 80029de:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 80029e0:	4b37      	ldr	r3, [pc, #220]	@ (8002ac0 <StartGameTask+0x2f4>)
 80029e2:	2201      	movs	r2, #1
 80029e4:	701a      	strb	r2, [r3, #0]
              break;
 80029e6:	e055      	b.n	8002a94 <StartGameTask+0x2c8>
            }
            case BACK_KEY:
            {
              u8CleanScreen = TRUE;
 80029e8:	4b35      	ldr	r3, [pc, #212]	@ (8002ac0 <StartGameTask+0x2f4>)
 80029ea:	2201      	movs	r2, #1
 80029ec:	701a      	strb	r2, [r3, #0]
              eCurrentState = eDificultSelect;
 80029ee:	4b30      	ldr	r3, [pc, #192]	@ (8002ab0 <StartGameTask+0x2e4>)
 80029f0:	2201      	movs	r2, #1
 80029f2:	701a      	strb	r2, [r3, #0]
              break;
 80029f4:	e04e      	b.n	8002a94 <StartGameTask+0x2c8>
            }
            case CONFIRM_KEY:
            {
              eUserPlayer.ePersonaElemental = (EElemental)selectedOption;
 80029f6:	4b31      	ldr	r3, [pc, #196]	@ (8002abc <StartGameTask+0x2f0>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	b2da      	uxtb	r2, r3
 80029fc:	4b2d      	ldr	r3, [pc, #180]	@ (8002ab4 <StartGameTask+0x2e8>)
 80029fe:	705a      	strb	r2, [r3, #1]
              eCurrentState = eBattleInit;
 8002a00:	4b2b      	ldr	r3, [pc, #172]	@ (8002ab0 <StartGameTask+0x2e4>)
 8002a02:	2203      	movs	r2, #3
 8002a04:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8002a06:	4b2e      	ldr	r3, [pc, #184]	@ (8002ac0 <StartGameTask+0x2f4>)
 8002a08:	2201      	movs	r2, #1
 8002a0a:	701a      	strb	r2, [r3, #0]
              u8ContAttack = 0;     // Zera o contador de ataques
 8002a0c:	4b2e      	ldr	r3, [pc, #184]	@ (8002ac8 <StartGameTask+0x2fc>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	701a      	strb	r2, [r3, #0]
              selectedOption = 0;   // Inicia com a primeira opção (Fogo) pré-selecionada
 8002a12:	4b2a      	ldr	r3, [pc, #168]	@ (8002abc <StartGameTask+0x2f0>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]

              memset((void*)eUserPlayer.eAttackSequential, 0, sizeof(eUserPlayer.eAttackSequential));
 8002a18:	2204      	movs	r2, #4
 8002a1a:	2100      	movs	r1, #0
 8002a1c:	482b      	ldr	r0, [pc, #172]	@ (8002acc <StartGameTask+0x300>)
 8002a1e:	f00f f98e 	bl	8011d3e <memset>
              memset((void*)eCpuPlayer.eAttackSequential, 0, sizeof(eCpuPlayer.eAttackSequential));
 8002a22:	2204      	movs	r2, #4
 8002a24:	2100      	movs	r1, #0
 8002a26:	482a      	ldr	r0, [pc, #168]	@ (8002ad0 <StartGameTask+0x304>)
 8002a28:	f00f f989 	bl	8011d3e <memset>

              srand(HAL_GetTick()); 
 8002a2c:	f001 f9ac 	bl	8003d88 <HAL_GetTick>
 8002a30:	4603      	mov	r3, r0
 8002a32:	4618      	mov	r0, r3
 8002a34:	f00e fff0 	bl	8011a18 <srand>
              eCpuPlayer.ePersonaElemental = (rand() % 6);
 8002a38:	f00f f81c 	bl	8011a74 <rand>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	4b25      	ldr	r3, [pc, #148]	@ (8002ad4 <StartGameTask+0x308>)
 8002a40:	fb83 3102 	smull	r3, r1, r3, r2
 8002a44:	17d3      	asrs	r3, r2, #31
 8002a46:	1ac9      	subs	r1, r1, r3
 8002a48:	460b      	mov	r3, r1
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	440b      	add	r3, r1
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	1ad1      	subs	r1, r2, r3
 8002a52:	b2ca      	uxtb	r2, r1
 8002a54:	4b18      	ldr	r3, [pc, #96]	@ (8002ab8 <StartGameTask+0x2ec>)
 8002a56:	705a      	strb	r2, [r3, #1]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002a58:	2300      	movs	r3, #0
 8002a5a:	75bb      	strb	r3, [r7, #22]
 8002a5c:	e015      	b.n	8002a8a <StartGameTask+0x2be>
              {
                eCpuPlayer.eAttackSequential[u8Idx] = (EColor)(rand() % 6); 
 8002a5e:	f00f f809 	bl	8011a74 <rand>
 8002a62:	4602      	mov	r2, r0
 8002a64:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad4 <StartGameTask+0x308>)
 8002a66:	fb83 3102 	smull	r3, r1, r3, r2
 8002a6a:	17d3      	asrs	r3, r2, #31
 8002a6c:	1ac9      	subs	r1, r1, r3
 8002a6e:	460b      	mov	r3, r1
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	440b      	add	r3, r1
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	1ad1      	subs	r1, r2, r3
 8002a78:	7dbb      	ldrb	r3, [r7, #22]
 8002a7a:	b2c9      	uxtb	r1, r1
 8002a7c:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab8 <StartGameTask+0x2ec>)
 8002a7e:	4413      	add	r3, r2
 8002a80:	460a      	mov	r2, r1
 8002a82:	709a      	strb	r2, [r3, #2]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002a84:	7dbb      	ldrb	r3, [r7, #22]
 8002a86:	3301      	adds	r3, #1
 8002a88:	75bb      	strb	r3, [r7, #22]
 8002a8a:	7dbb      	ldrb	r3, [r7, #22]
 8002a8c:	2b03      	cmp	r3, #3
 8002a8e:	d9e6      	bls.n	8002a5e <StartGameTask+0x292>
              }
              break;
 8002a90:	e000      	b.n	8002a94 <StartGameTask+0x2c8>
            }
            default:
            {
              break;
 8002a92:	bf00      	nop
            }
          }
          break;
 8002a94:	e09f      	b.n	8002bd6 <StartGameTask+0x40a>
        }
        case eBattleInit:
        {
          // A lógica de ataque agora só depende das teclas CONFIRM e BACK
          switch (cLocalKeyPressed)
 8002a96:	7dfb      	ldrb	r3, [r7, #23]
 8002a98:	2b23      	cmp	r3, #35	@ 0x23
 8002a9a:	d03e      	beq.n	8002b1a <StartGameTask+0x34e>
 8002a9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a9e:	d143      	bne.n	8002b28 <StartGameTask+0x35c>
          {
            case CONFIRM_KEY:
            {
              // Lê a cor de cada um dos 4 sensores e define a sequência de ataque
              for (int i = 0; i < ATTACKS_NUMBERS; i++)
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	613b      	str	r3, [r7, #16]
 8002aa4:	e02b      	b.n	8002afe <StartGameTask+0x332>
 8002aa6:	bf00      	nop
 8002aa8:	200005c8 	.word	0x200005c8
 8002aac:	200005d0 	.word	0x200005d0
 8002ab0:	200005d1 	.word	0x200005d1
 8002ab4:	200005dc 	.word	0x200005dc
 8002ab8:	200005e4 	.word	0x200005e4
 8002abc:	200005d4 	.word	0x200005d4
 8002ac0:	2000000c 	.word	0x2000000c
 8002ac4:	200005d8 	.word	0x200005d8
 8002ac8:	2000060c 	.word	0x2000060c
 8002acc:	200005de 	.word	0x200005de
 8002ad0:	200005e6 	.word	0x200005e6
 8002ad4:	2aaaaaab 	.word	0x2aaaaaab
              {
                  eUserPlayer.eAttackSequential[i] = TCS3472_DetectColor(colorData[i]);
 8002ad8:	4a43      	ldr	r2, [pc, #268]	@ (8002be8 <StartGameTask+0x41c>)
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	4413      	add	r3, r2
 8002ae0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002ae4:	f7fe ffce 	bl	8001a84 <TCS3472_DetectColor>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	4619      	mov	r1, r3
 8002aec:	4a3f      	ldr	r2, [pc, #252]	@ (8002bec <StartGameTask+0x420>)
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	4413      	add	r3, r2
 8002af2:	3302      	adds	r3, #2
 8002af4:	460a      	mov	r2, r1
 8002af6:	701a      	strb	r2, [r3, #0]
              for (int i = 0; i < ATTACKS_NUMBERS; i++)
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	3301      	adds	r3, #1
 8002afc:	613b      	str	r3, [r7, #16]
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	2b03      	cmp	r3, #3
 8002b02:	dde9      	ble.n	8002ad8 <StartGameTask+0x30c>
              }

              // Prepara e inicia a batalha
              vInitBattle(&eUserPlayer, &eCpuPlayer);
 8002b04:	493a      	ldr	r1, [pc, #232]	@ (8002bf0 <StartGameTask+0x424>)
 8002b06:	4839      	ldr	r0, [pc, #228]	@ (8002bec <StartGameTask+0x420>)
 8002b08:	f7ff f84a 	bl	8001ba0 <vInitBattle>
              eCurrentState = ePlayerTurn;
 8002b0c:	4b39      	ldr	r3, [pc, #228]	@ (8002bf4 <StartGameTask+0x428>)
 8002b0e:	2204      	movs	r2, #4
 8002b10:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8002b12:	4b39      	ldr	r3, [pc, #228]	@ (8002bf8 <StartGameTask+0x42c>)
 8002b14:	2201      	movs	r2, #1
 8002b16:	701a      	strb	r2, [r3, #0]
              break;
 8002b18:	e007      	b.n	8002b2a <StartGameTask+0x35e>
            } 
            case BACK_KEY:
            {
              eCurrentState = ePersonaSelect;
 8002b1a:	4b36      	ldr	r3, [pc, #216]	@ (8002bf4 <StartGameTask+0x428>)
 8002b1c:	2202      	movs	r2, #2
 8002b1e:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8002b20:	4b35      	ldr	r3, [pc, #212]	@ (8002bf8 <StartGameTask+0x42c>)
 8002b22:	2201      	movs	r2, #1
 8002b24:	701a      	strb	r2, [r3, #0]
              break;
 8002b26:	e000      	b.n	8002b2a <StartGameTask+0x35e>
            }
            default:
              // Ignora outras teclas, pois a tela se atualiza sozinha
              break;
 8002b28:	bf00      	nop
          }
          break;
 8002b2a:	e054      	b.n	8002bd6 <StartGameTask+0x40a>
        }
        case ePlayerTurn:
        {
          if(cLocalKeyPressed == CONFIRM_KEY)
 8002b2c:	7dfb      	ldrb	r3, [r7, #23]
 8002b2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002b30:	d14e      	bne.n	8002bd0 <StartGameTask+0x404>
          {            
            if (eUserPlayer.u8HeartPoints == 0 || eCpuPlayer.u8HeartPoints == 0)
 8002b32:	4b2e      	ldr	r3, [pc, #184]	@ (8002bec <StartGameTask+0x420>)
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d004      	beq.n	8002b46 <StartGameTask+0x37a>
 8002b3c:	4b2c      	ldr	r3, [pc, #176]	@ (8002bf0 <StartGameTask+0x424>)
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d103      	bne.n	8002b4e <StartGameTask+0x382>
            {
              eCurrentState = eEndGame; 
 8002b46:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf4 <StartGameTask+0x428>)
 8002b48:	2205      	movs	r2, #5
 8002b4a:	701a      	strb	r2, [r3, #0]
 8002b4c:	e029      	b.n	8002ba2 <StartGameTask+0x3d6>
            }
            else
            {
              // Ninguém perdeu, volta para selecionar novos ataques
              eCurrentState = eBattleInit;
 8002b4e:	4b29      	ldr	r3, [pc, #164]	@ (8002bf4 <StartGameTask+0x428>)
 8002b50:	2203      	movs	r2, #3
 8002b52:	701a      	strb	r2, [r3, #0]
              u8ContAttack = 0; // Prepara para o novo round
 8002b54:	4b29      	ldr	r3, [pc, #164]	@ (8002bfc <StartGameTask+0x430>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	701a      	strb	r2, [r3, #0]
              selectedOption = 0;
 8002b5a:	4b29      	ldr	r3, [pc, #164]	@ (8002c00 <StartGameTask+0x434>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	601a      	str	r2, [r3, #0]
              memset((void*)eUserPlayer.eAttackSequential, 0, sizeof(eUserPlayer.eAttackSequential));
 8002b60:	2204      	movs	r2, #4
 8002b62:	2100      	movs	r1, #0
 8002b64:	4827      	ldr	r0, [pc, #156]	@ (8002c04 <StartGameTask+0x438>)
 8002b66:	f00f f8ea 	bl	8011d3e <memset>
              
              // Gera novos ataques para a CPU para o próximo round
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	73fb      	strb	r3, [r7, #15]
 8002b6e:	e015      	b.n	8002b9c <StartGameTask+0x3d0>
              {
                eCpuPlayer.eAttackSequential[u8Idx] = (EColor)(rand() % 6);
 8002b70:	f00e ff80 	bl	8011a74 <rand>
 8002b74:	4602      	mov	r2, r0
 8002b76:	4b24      	ldr	r3, [pc, #144]	@ (8002c08 <StartGameTask+0x43c>)
 8002b78:	fb83 3102 	smull	r3, r1, r3, r2
 8002b7c:	17d3      	asrs	r3, r2, #31
 8002b7e:	1ac9      	subs	r1, r1, r3
 8002b80:	460b      	mov	r3, r1
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	440b      	add	r3, r1
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	1ad1      	subs	r1, r2, r3
 8002b8a:	7bfb      	ldrb	r3, [r7, #15]
 8002b8c:	b2c9      	uxtb	r1, r1
 8002b8e:	4a18      	ldr	r2, [pc, #96]	@ (8002bf0 <StartGameTask+0x424>)
 8002b90:	4413      	add	r3, r2
 8002b92:	460a      	mov	r2, r1
 8002b94:	709a      	strb	r2, [r3, #2]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002b96:	7bfb      	ldrb	r3, [r7, #15]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	73fb      	strb	r3, [r7, #15]
 8002b9c:	7bfb      	ldrb	r3, [r7, #15]
 8002b9e:	2b03      	cmp	r3, #3
 8002ba0:	d9e6      	bls.n	8002b70 <StartGameTask+0x3a4>
              }
            }
            u8CleanScreen = TRUE;
 8002ba2:	4b15      	ldr	r3, [pc, #84]	@ (8002bf8 <StartGameTask+0x42c>)
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	701a      	strb	r2, [r3, #0]
          }
          break;
 8002ba8:	e012      	b.n	8002bd0 <StartGameTask+0x404>
        }
        case eEndGame:
        {
          if(cLocalKeyPressed == CONFIRM_KEY)
 8002baa:	7dfb      	ldrb	r3, [r7, #23]
 8002bac:	2b2a      	cmp	r3, #42	@ 0x2a
 8002bae:	d111      	bne.n	8002bd4 <StartGameTask+0x408>
          {
            eCurrentState = eInitGame;
 8002bb0:	4b10      	ldr	r3, [pc, #64]	@ (8002bf4 <StartGameTask+0x428>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	701a      	strb	r2, [r3, #0]
            u8CleanScreen = TRUE;
 8002bb6:	4b10      	ldr	r3, [pc, #64]	@ (8002bf8 <StartGameTask+0x42c>)
 8002bb8:	2201      	movs	r2, #1
 8002bba:	701a      	strb	r2, [r3, #0]
          }
          break;
 8002bbc:	e00a      	b.n	8002bd4 <StartGameTask+0x408>
        }
        default:
        {
          // Estado desconhecido, volta para o início por segurança
          eCurrentState = eInitGame;
 8002bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8002bf4 <StartGameTask+0x428>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	701a      	strb	r2, [r3, #0]
          u8CleanScreen = TRUE;
 8002bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf8 <StartGameTask+0x42c>)
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	701a      	strb	r2, [r3, #0]
          break;
 8002bca:	e004      	b.n	8002bd6 <StartGameTask+0x40a>
          break;
 8002bcc:	bf00      	nop
 8002bce:	e002      	b.n	8002bd6 <StartGameTask+0x40a>
          break;
 8002bd0:	bf00      	nop
 8002bd2:	e000      	b.n	8002bd6 <StartGameTask+0x40a>
          break;
 8002bd4:	bf00      	nop
        }
      }
      osMutexRelease(gameMutexHandle);
 8002bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8002c0c <StartGameTask+0x440>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f00c f880 	bl	800ece0 <osMutexRelease>
    }
    osDelay(50);
 8002be0:	2032      	movs	r0, #50	@ 0x32
 8002be2:	f00c f803 	bl	800ebec <osDelay>
    cLocalKeyPressed = NONE_KEY;
 8002be6:	e5f5      	b.n	80027d4 <StartGameTask+0x8>
 8002be8:	200005ec 	.word	0x200005ec
 8002bec:	200005dc 	.word	0x200005dc
 8002bf0:	200005e4 	.word	0x200005e4
 8002bf4:	200005d1 	.word	0x200005d1
 8002bf8:	2000000c 	.word	0x2000000c
 8002bfc:	2000060c 	.word	0x2000060c
 8002c00:	200005d4 	.word	0x200005d4
 8002c04:	200005de 	.word	0x200005de
 8002c08:	2aaaaaab 	.word	0x2aaaaaab
 8002c0c:	200005c8 	.word	0x200005c8

08002c10 <StartDisplayTask>:
  }
}

void StartDisplayTask(void const * argument)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b098      	sub	sp, #96	@ 0x60
 8002c14:	af04      	add	r7, sp, #16
 8002c16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */
  char buffer[30];
  // uint8_t u8RedrawScreen = FALSE; // Não precisamos mais desta variável local
  EGameStates ePreviousState = eInitGame;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  FRESULT fres;

  // Damos um pequeno delay para garantir que tudo estabilizou
  osDelay(500); 
 8002c1e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002c22:	f00b ffe3 	bl	800ebec <osDelay>

  // Tenta montar o SD (o "1" significa montar imediatamente)
  fres = f_mount(&SDFatFS, (TCHAR const*)SDPath, 1);
 8002c26:	2201      	movs	r2, #1
 8002c28:	4993      	ldr	r1, [pc, #588]	@ (8002e78 <StartDisplayTask+0x268>)
 8002c2a:	4894      	ldr	r0, [pc, #592]	@ (8002e7c <StartDisplayTask+0x26c>)
 8002c2c:	f00b fa52 	bl	800e0d4 <f_mount>
 8002c30:	4603      	mov	r3, r0
 8002c32:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  
  if (fres == FR_OK)
 8002c36:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d111      	bne.n	8002c62 <StartDisplayTask+0x52>
  {
      // Sucesso!
      sdCardMounted = 1; 
 8002c3e:	4b90      	ldr	r3, [pc, #576]	@ (8002e80 <StartDisplayTask+0x270>)
 8002c40:	2201      	movs	r2, #1
 8002c42:	701a      	strb	r2, [r3, #0]
      ILI9488_WriteString(10, 10, "Cartao SD Montado!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8002c44:	4b8f      	ldr	r3, [pc, #572]	@ (8002e84 <StartDisplayTask+0x274>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	9202      	str	r2, [sp, #8]
 8002c4a:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002c4e:	9201      	str	r2, [sp, #4]
 8002c50:	685a      	ldr	r2, [r3, #4]
 8002c52:	9200      	str	r2, [sp, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a8c      	ldr	r2, [pc, #560]	@ (8002e88 <StartDisplayTask+0x278>)
 8002c58:	210a      	movs	r1, #10
 8002c5a:	200a      	movs	r0, #10
 8002c5c:	f7fe faf6 	bl	800124c <ILI9488_WriteString>
 8002c60:	e02c      	b.n	8002cbc <StartDisplayTask+0xac>
  }
  else
  {
      // Falha!
      sdCardMounted = 0;
 8002c62:	4b87      	ldr	r3, [pc, #540]	@ (8002e80 <StartDisplayTask+0x270>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	701a      	strb	r2, [r3, #0]
      sprintf(buffer, "Falha SD: %d", (int)fres); // Exibe o código de erro
 8002c68:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8002c6c:	f107 0318 	add.w	r3, r7, #24
 8002c70:	4986      	ldr	r1, [pc, #536]	@ (8002e8c <StartDisplayTask+0x27c>)
 8002c72:	4618      	mov	r0, r3
 8002c74:	f00e fffe 	bl	8011c74 <siprintf>
      ILI9488_WriteString(10, 10, buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002c78:	4b82      	ldr	r3, [pc, #520]	@ (8002e84 <StartDisplayTask+0x274>)
 8002c7a:	f107 0118 	add.w	r1, r7, #24
 8002c7e:	2200      	movs	r2, #0
 8002c80:	9202      	str	r2, [sp, #8]
 8002c82:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002c86:	9201      	str	r2, [sp, #4]
 8002c88:	685a      	ldr	r2, [r3, #4]
 8002c8a:	9200      	str	r2, [sp, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	460a      	mov	r2, r1
 8002c90:	210a      	movs	r1, #10
 8002c92:	200a      	movs	r0, #10
 8002c94:	f7fe fada 	bl	800124c <ILI9488_WriteString>
      
      if (fres == FR_NOT_READY) {
 8002c98:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002c9c:	2b03      	cmp	r3, #3
 8002c9e:	d10d      	bne.n	8002cbc <StartDisplayTask+0xac>
          ILI9488_WriteString(10, 25, "FR_NOT_READY", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002ca0:	4b78      	ldr	r3, [pc, #480]	@ (8002e84 <StartDisplayTask+0x274>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	9202      	str	r2, [sp, #8]
 8002ca6:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002caa:	9201      	str	r2, [sp, #4]
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	9200      	str	r2, [sp, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a77      	ldr	r2, [pc, #476]	@ (8002e90 <StartDisplayTask+0x280>)
 8002cb4:	2119      	movs	r1, #25
 8002cb6:	200a      	movs	r0, #10
 8002cb8:	f7fe fac8 	bl	800124c <ILI9488_WriteString>
      }
  }

  // A flag u8CleanScreen deve estar TRUE por padrão no início para forçar o primeiro desenho
  osMutexWait(gameMutexHandle, osWaitForever);
 8002cbc:	4b75      	ldr	r3, [pc, #468]	@ (8002e94 <StartDisplayTask+0x284>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f04f 31ff 	mov.w	r1, #4294967295
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f00b ffbd 	bl	800ec44 <osMutexWait>
  u8CleanScreen = TRUE;
 8002cca:	4b73      	ldr	r3, [pc, #460]	@ (8002e98 <StartDisplayTask+0x288>)
 8002ccc:	2201      	movs	r2, #1
 8002cce:	701a      	strb	r2, [r3, #0]
  osMutexRelease(gameMutexHandle);
 8002cd0:	4b70      	ldr	r3, [pc, #448]	@ (8002e94 <StartDisplayTask+0x284>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f00c f803 	bl	800ece0 <osMutexRelease>


  for(;;)
  {
    // --- Leitura segura das variáveis globais ---
    osMutexWait(gameMutexHandle, osWaitForever);
 8002cda:	4b6e      	ldr	r3, [pc, #440]	@ (8002e94 <StartDisplayTask+0x284>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f04f 31ff 	mov.w	r1, #4294967295
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f00b ffae 	bl	800ec44 <osMutexWait>
    EGameStates eLocalCurrentState = eCurrentState;
 8002ce8:	4b6c      	ldr	r3, [pc, #432]	@ (8002e9c <StartDisplayTask+0x28c>)
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    uint8_t bNeedsRedraw = u8CleanScreen; // Verifica a flag que a GameTask define
 8002cf0:	4b69      	ldr	r3, [pc, #420]	@ (8002e98 <StartDisplayTask+0x288>)
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    osMutexRelease(gameMutexHandle);
 8002cf8:	4b66      	ldr	r3, [pc, #408]	@ (8002e94 <StartDisplayTask+0x284>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f00b ffef 	bl	800ece0 <osMutexRelease>
    // --- Fim da leitura segura ---

    // CONDIÇÃO DE REDESENHO CORRIGIDA:
    // Redesenha se o estado mudou (ex: menu -> jogo) OU
    // se a lógica do jogo (GameTask) pediu (ex: mudou a opção do menu)
    if(eLocalCurrentState != ePreviousState || bNeedsRedraw == TRUE)
 8002d02:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002d06:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d104      	bne.n	8002d18 <StartDisplayTask+0x108>
 8002d0e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	f040 8281 	bne.w	800321a <StartDisplayTask+0x60a>
    {
      // Limpa a tela
      ClearScreen(); 
 8002d18:	f7ff f860 	bl	8001ddc <ClearScreen>

      // --- Reseta a flag ---
      // Já que vamos redesenhar, precisamos zerar a flag.
      if (bNeedsRedraw == TRUE) {
 8002d1c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d10e      	bne.n	8002d42 <StartDisplayTask+0x132>
        osMutexWait(gameMutexHandle, osWaitForever);
 8002d24:	4b5b      	ldr	r3, [pc, #364]	@ (8002e94 <StartDisplayTask+0x284>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f04f 31ff 	mov.w	r1, #4294967295
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f00b ff89 	bl	800ec44 <osMutexWait>
        u8CleanScreen = FALSE; // Flag tratada!
 8002d32:	4b59      	ldr	r3, [pc, #356]	@ (8002e98 <StartDisplayTask+0x288>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	701a      	strb	r2, [r3, #0]
        osMutexRelease(gameMutexHandle);
 8002d38:	4b56      	ldr	r3, [pc, #344]	@ (8002e94 <StartDisplayTask+0x284>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f00b ffcf 	bl	800ece0 <osMutexRelease>
      }
      // --- Fim do reset da flag ---

      switch(eLocalCurrentState)
 8002d42:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002d46:	2b05      	cmp	r3, #5
 8002d48:	f200 8253 	bhi.w	80031f2 <StartDisplayTask+0x5e2>
 8002d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d54 <StartDisplayTask+0x144>)
 8002d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d52:	bf00      	nop
 8002d54:	08002d6d 	.word	0x08002d6d
 8002d58:	08002dcf 	.word	0x08002dcf
 8002d5c:	08002ddb 	.word	0x08002ddb
 8002d60:	08002deb 	.word	0x08002deb
 8002d64:	08002ec5 	.word	0x08002ec5
 8002d68:	08003101 	.word	0x08003101
      {
          case eInitGame:
          {
            if (sdCardMounted) {
 8002d6c:	4b44      	ldr	r3, [pc, #272]	@ (8002e80 <StartDisplayTask+0x270>)
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d01c      	beq.n	8002db0 <StartDisplayTask+0x1a0>
                // Tenta ler do SD
                if (!ILI9488_DrawImage_BIN(0, 0, 480, 320, "0:/bgm.bin")) {
 8002d76:	4b4a      	ldr	r3, [pc, #296]	@ (8002ea0 <StartDisplayTask+0x290>)
 8002d78:	9300      	str	r3, [sp, #0]
 8002d7a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002d7e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8002d82:	2100      	movs	r1, #0
 8002d84:	2000      	movs	r0, #0
 8002d86:	f7fe fac0 	bl	800130a <ILI9488_DrawImage_BIN>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f040 823f 	bne.w	8003210 <StartDisplayTask+0x600>
                    ILI9488_WriteString(0, 10, "Falha ao ler background.bin", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002d92:	4b3c      	ldr	r3, [pc, #240]	@ (8002e84 <StartDisplayTask+0x274>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	9202      	str	r2, [sp, #8]
 8002d98:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002d9c:	9201      	str	r2, [sp, #4]
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	9200      	str	r2, [sp, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a3f      	ldr	r2, [pc, #252]	@ (8002ea4 <StartDisplayTask+0x294>)
 8002da6:	210a      	movs	r1, #10
 8002da8:	2000      	movs	r0, #0
 8002daa:	f7fe fa4f 	bl	800124c <ILI9488_WriteString>
                }
            } else {
                // Fallback: Se o SD falhou, usa a imagem da flash
                ILI9488_WriteString(10, 10, "SD Falhou. Lendo flash.", Font_7x10, ILI9488_RED, ILI9488_BLACK);
            }
            break;
 8002dae:	e22f      	b.n	8003210 <StartDisplayTask+0x600>
                ILI9488_WriteString(10, 10, "SD Falhou. Lendo flash.", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002db0:	4b34      	ldr	r3, [pc, #208]	@ (8002e84 <StartDisplayTask+0x274>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	9202      	str	r2, [sp, #8]
 8002db6:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002dba:	9201      	str	r2, [sp, #4]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	9200      	str	r2, [sp, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a39      	ldr	r2, [pc, #228]	@ (8002ea8 <StartDisplayTask+0x298>)
 8002dc4:	210a      	movs	r1, #10
 8002dc6:	200a      	movs	r0, #10
 8002dc8:	f7fe fa40 	bl	800124c <ILI9488_WriteString>
            break;
 8002dcc:	e220      	b.n	8003210 <StartDisplayTask+0x600>
          }
          case eDificultSelect:
          {
            // Agora, esta função será chamada com o 'selectedOption' ATUALIZADO
            DrawDifficultyMenu(selectedOption);
 8002dce:	4b37      	ldr	r3, [pc, #220]	@ (8002eac <StartDisplayTask+0x29c>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff f87c 	bl	8001ed0 <DrawDifficultyMenu>
            break;
 8002dd8:	e21b      	b.n	8003212 <StartDisplayTask+0x602>
          }
          case ePersonaSelect:
          {
            // E aqui também
            DrawMenu("Selecione Personagem", personaOptions, MENU_OPTIONS_PERSONA, selectedOption);
 8002dda:	4b34      	ldr	r3, [pc, #208]	@ (8002eac <StartDisplayTask+0x29c>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2205      	movs	r2, #5
 8002de0:	4933      	ldr	r1, [pc, #204]	@ (8002eb0 <StartDisplayTask+0x2a0>)
 8002de2:	4834      	ldr	r0, [pc, #208]	@ (8002eb4 <StartDisplayTask+0x2a4>)
 8002de4:	f7ff f80a 	bl	8001dfc <DrawMenu>
            break;
 8002de8:	e213      	b.n	8003212 <StartDisplayTask+0x602>
          }
          case eBattleInit:
          {
            ILI9488_WriteString(10, 15, "Prepare seus ataques!", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002dea:	4b26      	ldr	r3, [pc, #152]	@ (8002e84 <StartDisplayTask+0x274>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	9202      	str	r2, [sp, #8]
 8002df0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002df4:	9201      	str	r2, [sp, #4]
 8002df6:	685a      	ldr	r2, [r3, #4]
 8002df8:	9200      	str	r2, [sp, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a2e      	ldr	r2, [pc, #184]	@ (8002eb8 <StartDisplayTask+0x2a8>)
 8002dfe:	210f      	movs	r1, #15
 8002e00:	200a      	movs	r0, #10
 8002e02:	f7fe fa23 	bl	800124c <ILI9488_WriteString>
            ILI9488_WriteString(10, 35, "Posicione os 4 cubos e pressione *", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 8002e06:	4b1f      	ldr	r3, [pc, #124]	@ (8002e84 <StartDisplayTask+0x274>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	9202      	str	r2, [sp, #8]
 8002e0c:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002e10:	9201      	str	r2, [sp, #4]
 8002e12:	685a      	ldr	r2, [r3, #4]
 8002e14:	9200      	str	r2, [sp, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a28      	ldr	r2, [pc, #160]	@ (8002ebc <StartDisplayTask+0x2ac>)
 8002e1a:	2123      	movs	r1, #35	@ 0x23
 8002e1c:	200a      	movs	r0, #10
 8002e1e:	f7fe fa15 	bl	800124c <ILI9488_WriteString>
            for (int i = 0; i < 4; i++) {
 8002e22:	2300      	movs	r3, #0
 8002e24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e26:	e022      	b.n	8002e6e <StartDisplayTask+0x25e>
              sprintf(buffer, "Sensor %d:", i + 1);
 8002e28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e2a:	1c5a      	adds	r2, r3, #1
 8002e2c:	f107 0318 	add.w	r3, r7, #24
 8002e30:	4923      	ldr	r1, [pc, #140]	@ (8002ec0 <StartDisplayTask+0x2b0>)
 8002e32:	4618      	mov	r0, r3
 8002e34:	f00e ff1e 	bl	8011c74 <siprintf>
              ILI9488_WriteString(20, 80 + (i * 30), buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002e38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	0112      	lsls	r2, r2, #4
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	3350      	adds	r3, #80	@ 0x50
 8002e48:	b299      	uxth	r1, r3
 8002e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002e84 <StartDisplayTask+0x274>)
 8002e4c:	f107 0018 	add.w	r0, r7, #24
 8002e50:	2200      	movs	r2, #0
 8002e52:	9202      	str	r2, [sp, #8]
 8002e54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e58:	9201      	str	r2, [sp, #4]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	9200      	str	r2, [sp, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4602      	mov	r2, r0
 8002e62:	2014      	movs	r0, #20
 8002e64:	f7fe f9f2 	bl	800124c <ILI9488_WriteString>
            for (int i = 0; i < 4; i++) {
 8002e68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e70:	2b03      	cmp	r3, #3
 8002e72:	ddd9      	ble.n	8002e28 <StartDisplayTask+0x218>
              }
            break;
 8002e74:	e1cd      	b.n	8003212 <StartDisplayTask+0x602>
 8002e76:	bf00      	nop
 8002e78:	20000664 	.word	0x20000664
 8002e7c:	20000668 	.word	0x20000668
 8002e80:	2000060d 	.word	0x2000060d
 8002e84:	20000000 	.word	0x20000000
 8002e88:	08013018 	.word	0x08013018
 8002e8c:	0801302c 	.word	0x0801302c
 8002e90:	0801303c 	.word	0x0801303c
 8002e94:	200005c8 	.word	0x200005c8
 8002e98:	2000000c 	.word	0x2000000c
 8002e9c:	200005d1 	.word	0x200005d1
 8002ea0:	0801304c 	.word	0x0801304c
 8002ea4:	08013058 	.word	0x08013058
 8002ea8:	08013074 	.word	0x08013074
 8002eac:	200005d4 	.word	0x200005d4
 8002eb0:	20000010 	.word	0x20000010
 8002eb4:	0801308c 	.word	0x0801308c
 8002eb8:	080130a4 	.word	0x080130a4
 8002ebc:	080130bc 	.word	0x080130bc
 8002ec0:	080130e0 	.word	0x080130e0
          }
          case ePlayerTurn:
          {
            ILI9488_WriteString(10, 20, "Resultado do Round", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002ec4:	4b98      	ldr	r3, [pc, #608]	@ (8003128 <StartDisplayTask+0x518>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	9202      	str	r2, [sp, #8]
 8002eca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ece:	9201      	str	r2, [sp, #4]
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	9200      	str	r2, [sp, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a95      	ldr	r2, [pc, #596]	@ (800312c <StartDisplayTask+0x51c>)
 8002ed8:	2114      	movs	r1, #20
 8002eda:	200a      	movs	r0, #10
 8002edc:	f7fe f9b6 	bl	800124c <ILI9488_WriteString>
            sprintf(buffer, "Sua Vida: %d", eUserPlayer.u8HeartPoints);
 8002ee0:	4b93      	ldr	r3, [pc, #588]	@ (8003130 <StartDisplayTask+0x520>)
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	f107 0318 	add.w	r3, r7, #24
 8002eec:	4991      	ldr	r1, [pc, #580]	@ (8003134 <StartDisplayTask+0x524>)
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f00e fec0 	bl	8011c74 <siprintf>
            ILI9488_WriteString(10, 60, buffer, Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8002ef4:	4b8c      	ldr	r3, [pc, #560]	@ (8003128 <StartDisplayTask+0x518>)
 8002ef6:	f107 0118 	add.w	r1, r7, #24
 8002efa:	2200      	movs	r2, #0
 8002efc:	9202      	str	r2, [sp, #8]
 8002efe:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002f02:	9201      	str	r2, [sp, #4]
 8002f04:	685a      	ldr	r2, [r3, #4]
 8002f06:	9200      	str	r2, [sp, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	460a      	mov	r2, r1
 8002f0c:	213c      	movs	r1, #60	@ 0x3c
 8002f0e:	200a      	movs	r0, #10
 8002f10:	f7fe f99c 	bl	800124c <ILI9488_WriteString>
            sprintf(buffer, "Vida CPU: %d", eCpuPlayer.u8HeartPoints);
 8002f14:	4b88      	ldr	r3, [pc, #544]	@ (8003138 <StartDisplayTask+0x528>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	f107 0318 	add.w	r3, r7, #24
 8002f20:	4986      	ldr	r1, [pc, #536]	@ (800313c <StartDisplayTask+0x52c>)
 8002f22:	4618      	mov	r0, r3
 8002f24:	f00e fea6 	bl	8011c74 <siprintf>
            ILI9488_WriteString(10, 90, buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002f28:	4b7f      	ldr	r3, [pc, #508]	@ (8003128 <StartDisplayTask+0x518>)
 8002f2a:	f107 0118 	add.w	r1, r7, #24
 8002f2e:	2200      	movs	r2, #0
 8002f30:	9202      	str	r2, [sp, #8]
 8002f32:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002f36:	9201      	str	r2, [sp, #4]
 8002f38:	685a      	ldr	r2, [r3, #4]
 8002f3a:	9200      	str	r2, [sp, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	460a      	mov	r2, r1
 8002f40:	215a      	movs	r1, #90	@ 0x5a
 8002f42:	200a      	movs	r0, #10
 8002f44:	f7fe f982 	bl	800124c <ILI9488_WriteString>
            ILI9488_WriteString(10, 130, "Seus Ataques:", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002f48:	4b77      	ldr	r3, [pc, #476]	@ (8003128 <StartDisplayTask+0x518>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	9202      	str	r2, [sp, #8]
 8002f4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f52:	9201      	str	r2, [sp, #4]
 8002f54:	685a      	ldr	r2, [r3, #4]
 8002f56:	9200      	str	r2, [sp, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a79      	ldr	r2, [pc, #484]	@ (8003140 <StartDisplayTask+0x530>)
 8002f5c:	2182      	movs	r1, #130	@ 0x82
 8002f5e:	200a      	movs	r0, #10
 8002f60:	f7fe f974 	bl	800124c <ILI9488_WriteString>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8002f64:	2300      	movs	r3, #0
 8002f66:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002f6a:	e04f      	b.n	800300c <StartDisplayTask+0x3fc>
                uint16_t attackColor = ILI9488_WHITE;
 8002f6c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f70:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
                switch(eUserPlayer.eAttackSequential[i]) {
 8002f74:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002f78:	4a6d      	ldr	r2, [pc, #436]	@ (8003130 <StartDisplayTask+0x520>)
 8002f7a:	4413      	add	r3, r2
 8002f7c:	789b      	ldrb	r3, [r3, #2]
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2b05      	cmp	r3, #5
 8002f82:	d82c      	bhi.n	8002fde <StartDisplayTask+0x3ce>
 8002f84:	a201      	add	r2, pc, #4	@ (adr r2, 8002f8c <StartDisplayTask+0x37c>)
 8002f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f8a:	bf00      	nop
 8002f8c:	08002fa5 	.word	0x08002fa5
 8002f90:	08002faf 	.word	0x08002faf
 8002f94:	08002fb7 	.word	0x08002fb7
 8002f98:	08002fc1 	.word	0x08002fc1
 8002f9c:	08002fcb 	.word	0x08002fcb
 8002fa0:	08002fd5 	.word	0x08002fd5
                    case eRed:    attackColor = ILI9488_RED;   break;
 8002fa4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002fa8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002fac:	e017      	b.n	8002fde <StartDisplayTask+0x3ce>
                    case eBlue:   attackColor = ILI9488_BLUE;  break;
 8002fae:	231f      	movs	r3, #31
 8002fb0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002fb4:	e013      	b.n	8002fde <StartDisplayTask+0x3ce>
                    case eGreen:  attackColor = ILI9488_CYAN;  break;
 8002fb6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002fba:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002fbe:	e00e      	b.n	8002fde <StartDisplayTask+0x3ce>
                    case eYellow: attackColor = ILI9488_BROWN; break;
 8002fc0:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8002fc4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002fc8:	e009      	b.n	8002fde <StartDisplayTask+0x3ce>
                    case eWhite:  attackColor = ILI9488_WHITE; break;
 8002fca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fce:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002fd2:	e004      	b.n	8002fde <StartDisplayTask+0x3ce>
                    case eBlack:  attackColor = ILI9488_GRAY;  break;
 8002fd4:	f246 330c 	movw	r3, #25356	@ 0x630c
 8002fd8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002fdc:	bf00      	nop
                }
                ILI9488_FillRectangle(10 + (i * 30), 150, 20, 20, attackColor);
 8002fde:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	0112      	lsls	r2, r2, #4
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	330a      	adds	r3, #10
 8002ff0:	b298      	uxth	r0, r3
 8002ff2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002ff6:	9300      	str	r3, [sp, #0]
 8002ff8:	2314      	movs	r3, #20
 8002ffa:	2214      	movs	r2, #20
 8002ffc:	2196      	movs	r1, #150	@ 0x96
 8002ffe:	f7fe f885 	bl	800110c <ILI9488_FillRectangle>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8003002:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003006:	3301      	adds	r3, #1
 8003008:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800300c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003010:	2b03      	cmp	r3, #3
 8003012:	d9ab      	bls.n	8002f6c <StartDisplayTask+0x35c>
            }
            ILI9488_WriteString(10, 190, "Ataques CPU:", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8003014:	4b44      	ldr	r3, [pc, #272]	@ (8003128 <StartDisplayTask+0x518>)
 8003016:	2200      	movs	r2, #0
 8003018:	9202      	str	r2, [sp, #8]
 800301a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800301e:	9201      	str	r2, [sp, #4]
 8003020:	685a      	ldr	r2, [r3, #4]
 8003022:	9200      	str	r2, [sp, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a47      	ldr	r2, [pc, #284]	@ (8003144 <StartDisplayTask+0x534>)
 8003028:	21be      	movs	r1, #190	@ 0xbe
 800302a:	200a      	movs	r0, #10
 800302c:	f7fe f90e 	bl	800124c <ILI9488_WriteString>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8003030:	2300      	movs	r3, #0
 8003032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003036:	e04f      	b.n	80030d8 <StartDisplayTask+0x4c8>
                uint16_t attackColor = ILI9488_WHITE;
 8003038:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800303c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                switch(eCpuPlayer.eAttackSequential[i]) {
 8003040:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003044:	4a3c      	ldr	r2, [pc, #240]	@ (8003138 <StartDisplayTask+0x528>)
 8003046:	4413      	add	r3, r2
 8003048:	789b      	ldrb	r3, [r3, #2]
 800304a:	b2db      	uxtb	r3, r3
 800304c:	2b05      	cmp	r3, #5
 800304e:	d82c      	bhi.n	80030aa <StartDisplayTask+0x49a>
 8003050:	a201      	add	r2, pc, #4	@ (adr r2, 8003058 <StartDisplayTask+0x448>)
 8003052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003056:	bf00      	nop
 8003058:	08003071 	.word	0x08003071
 800305c:	0800307b 	.word	0x0800307b
 8003060:	08003083 	.word	0x08003083
 8003064:	0800308d 	.word	0x0800308d
 8003068:	08003097 	.word	0x08003097
 800306c:	080030a1 	.word	0x080030a1
                    case eRed:    attackColor = ILI9488_RED;   break;
 8003070:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003074:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8003078:	e017      	b.n	80030aa <StartDisplayTask+0x49a>
                    case eBlue:   attackColor = ILI9488_BLUE;  break;
 800307a:	231f      	movs	r3, #31
 800307c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8003080:	e013      	b.n	80030aa <StartDisplayTask+0x49a>
                    case eGreen:  attackColor = ILI9488_CYAN;  break;
 8003082:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003086:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800308a:	e00e      	b.n	80030aa <StartDisplayTask+0x49a>
                    case eYellow: attackColor = ILI9488_BROWN; break;
 800308c:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8003090:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8003094:	e009      	b.n	80030aa <StartDisplayTask+0x49a>
                    case eWhite:  attackColor = ILI9488_WHITE; break;
 8003096:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800309a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800309e:	e004      	b.n	80030aa <StartDisplayTask+0x49a>
                    case eBlack:  attackColor = ILI9488_GRAY;  break;
 80030a0:	f246 330c 	movw	r3, #25356	@ 0x630c
 80030a4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80030a8:	bf00      	nop
                }
                ILI9488_FillRectangle(10 + (i * 30), 210, 20, 20, attackColor);
 80030aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	461a      	mov	r2, r3
 80030b2:	0112      	lsls	r2, r2, #4
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	330a      	adds	r3, #10
 80030bc:	b298      	uxth	r0, r3
 80030be:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80030c2:	9300      	str	r3, [sp, #0]
 80030c4:	2314      	movs	r3, #20
 80030c6:	2214      	movs	r2, #20
 80030c8:	21d2      	movs	r1, #210	@ 0xd2
 80030ca:	f7fe f81f 	bl	800110c <ILI9488_FillRectangle>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 80030ce:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80030d2:	3301      	adds	r3, #1
 80030d4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030d8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80030dc:	2b03      	cmp	r3, #3
 80030de:	d9ab      	bls.n	8003038 <StartDisplayTask+0x428>
            }
            ILI9488_WriteString(10, 280, "Pressione * para continuar...", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 80030e0:	4b11      	ldr	r3, [pc, #68]	@ (8003128 <StartDisplayTask+0x518>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	9202      	str	r2, [sp, #8]
 80030e6:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80030ea:	9201      	str	r2, [sp, #4]
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	9200      	str	r2, [sp, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a15      	ldr	r2, [pc, #84]	@ (8003148 <StartDisplayTask+0x538>)
 80030f4:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80030f8:	200a      	movs	r0, #10
 80030fa:	f7fe f8a7 	bl	800124c <ILI9488_WriteString>
            break;
 80030fe:	e088      	b.n	8003212 <StartDisplayTask+0x602>
          }
          case eEndGame:
          {
            if (eUserPlayer.u8HeartPoints > 0) {
 8003100:	4b0b      	ldr	r3, [pc, #44]	@ (8003130 <StartDisplayTask+0x520>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	d022      	beq.n	8003150 <StartDisplayTask+0x540>
                ILI9488_WriteString(70, 80, "VITORIA!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 800310a:	4b07      	ldr	r3, [pc, #28]	@ (8003128 <StartDisplayTask+0x518>)
 800310c:	2200      	movs	r2, #0
 800310e:	9202      	str	r2, [sp, #8]
 8003110:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003114:	9201      	str	r2, [sp, #4]
 8003116:	685a      	ldr	r2, [r3, #4]
 8003118:	9200      	str	r2, [sp, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a0b      	ldr	r2, [pc, #44]	@ (800314c <StartDisplayTask+0x53c>)
 800311e:	2150      	movs	r1, #80	@ 0x50
 8003120:	2046      	movs	r0, #70	@ 0x46
 8003122:	f7fe f893 	bl	800124c <ILI9488_WriteString>
 8003126:	e021      	b.n	800316c <StartDisplayTask+0x55c>
 8003128:	20000000 	.word	0x20000000
 800312c:	080130ec 	.word	0x080130ec
 8003130:	200005dc 	.word	0x200005dc
 8003134:	08013100 	.word	0x08013100
 8003138:	200005e4 	.word	0x200005e4
 800313c:	08013110 	.word	0x08013110
 8003140:	08013120 	.word	0x08013120
 8003144:	08013130 	.word	0x08013130
 8003148:	08013140 	.word	0x08013140
 800314c:	08013160 	.word	0x08013160
            } else {
                ILI9488_WriteString(70, 80, "DERROTA!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8003150:	4b8b      	ldr	r3, [pc, #556]	@ (8003380 <StartDisplayTask+0x770>)
 8003152:	2200      	movs	r2, #0
 8003154:	9202      	str	r2, [sp, #8]
 8003156:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800315a:	9201      	str	r2, [sp, #4]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	9200      	str	r2, [sp, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a88      	ldr	r2, [pc, #544]	@ (8003384 <StartDisplayTask+0x774>)
 8003164:	2150      	movs	r1, #80	@ 0x50
 8003166:	2046      	movs	r0, #70	@ 0x46
 8003168:	f7fe f870 	bl	800124c <ILI9488_WriteString>
            }
            sprintf(buffer, "Sua Vida Final: %d", eUserPlayer.u8HeartPoints);
 800316c:	4b86      	ldr	r3, [pc, #536]	@ (8003388 <StartDisplayTask+0x778>)
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	b2db      	uxtb	r3, r3
 8003172:	461a      	mov	r2, r3
 8003174:	f107 0318 	add.w	r3, r7, #24
 8003178:	4984      	ldr	r1, [pc, #528]	@ (800338c <StartDisplayTask+0x77c>)
 800317a:	4618      	mov	r0, r3
 800317c:	f00e fd7a 	bl	8011c74 <siprintf>
            ILI9488_WriteString(10, 140, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8003180:	4b7f      	ldr	r3, [pc, #508]	@ (8003380 <StartDisplayTask+0x770>)
 8003182:	f107 0118 	add.w	r1, r7, #24
 8003186:	2200      	movs	r2, #0
 8003188:	9202      	str	r2, [sp, #8]
 800318a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800318e:	9201      	str	r2, [sp, #4]
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	9200      	str	r2, [sp, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	460a      	mov	r2, r1
 8003198:	218c      	movs	r1, #140	@ 0x8c
 800319a:	200a      	movs	r0, #10
 800319c:	f7fe f856 	bl	800124c <ILI9488_WriteString>
            sprintf(buffer, "Vida Final CPU: %d", eCpuPlayer.u8HeartPoints);
 80031a0:	4b7b      	ldr	r3, [pc, #492]	@ (8003390 <StartDisplayTask+0x780>)
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	461a      	mov	r2, r3
 80031a8:	f107 0318 	add.w	r3, r7, #24
 80031ac:	4979      	ldr	r1, [pc, #484]	@ (8003394 <StartDisplayTask+0x784>)
 80031ae:	4618      	mov	r0, r3
 80031b0:	f00e fd60 	bl	8011c74 <siprintf>
            ILI9488_WriteString(10, 160, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 80031b4:	4b72      	ldr	r3, [pc, #456]	@ (8003380 <StartDisplayTask+0x770>)
 80031b6:	f107 0118 	add.w	r1, r7, #24
 80031ba:	2200      	movs	r2, #0
 80031bc:	9202      	str	r2, [sp, #8]
 80031be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80031c2:	9201      	str	r2, [sp, #4]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	9200      	str	r2, [sp, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	460a      	mov	r2, r1
 80031cc:	21a0      	movs	r1, #160	@ 0xa0
 80031ce:	200a      	movs	r0, #10
 80031d0:	f7fe f83c 	bl	800124c <ILI9488_WriteString>
            ILI9488_WriteString(10, 250, "Pressione * para recomecar", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 80031d4:	4b6a      	ldr	r3, [pc, #424]	@ (8003380 <StartDisplayTask+0x770>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	9202      	str	r2, [sp, #8]
 80031da:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80031de:	9201      	str	r2, [sp, #4]
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	9200      	str	r2, [sp, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a6c      	ldr	r2, [pc, #432]	@ (8003398 <StartDisplayTask+0x788>)
 80031e8:	21fa      	movs	r1, #250	@ 0xfa
 80031ea:	200a      	movs	r0, #10
 80031ec:	f7fe f82e 	bl	800124c <ILI9488_WriteString>
            break;
 80031f0:	e00f      	b.n	8003212 <StartDisplayTask+0x602>
          }
          default:
          {
            ILI9488_WriteString(10, 10, "Erro de Estado!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80031f2:	4b63      	ldr	r3, [pc, #396]	@ (8003380 <StartDisplayTask+0x770>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	9202      	str	r2, [sp, #8]
 80031f8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80031fc:	9201      	str	r2, [sp, #4]
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	9200      	str	r2, [sp, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a65      	ldr	r2, [pc, #404]	@ (800339c <StartDisplayTask+0x78c>)
 8003206:	210a      	movs	r1, #10
 8003208:	200a      	movs	r0, #10
 800320a:	f7fe f81f 	bl	800124c <ILI9488_WriteString>
            break;
 800320e:	e000      	b.n	8003212 <StartDisplayTask+0x602>
            break;
 8003210:	bf00      	nop
          }
      }
      ePreviousState = eLocalCurrentState;    
 8003212:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003216:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    }

    // Esta parte (atualização em tempo real dos sensores) está correta e
    // deve ficar FORA do 'if' de redesenho principal.
    if (eLocalCurrentState == eBattleInit)
 800321a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800321e:	2b03      	cmp	r3, #3
 8003220:	f040 80aa 	bne.w	8003378 <StartDisplayTask+0x768>
    {
        for (int i = 0; i < 4; i++) {
 8003224:	2300      	movs	r3, #0
 8003226:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003228:	e0a2      	b.n	8003370 <StartDisplayTask+0x760>
            EColor detectedColor = TCS3472_DetectColor(colorData[i]);
 800322a:	4a5d      	ldr	r2, [pc, #372]	@ (80033a0 <StartDisplayTask+0x790>)
 800322c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800322e:	00db      	lsls	r3, r3, #3
 8003230:	4413      	add	r3, r2
 8003232:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003236:	f7fe fc25 	bl	8001a84 <TCS3472_DetectColor>
 800323a:	4603      	mov	r3, r0
 800323c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
            uint16_t colorBox = ILI9488_BLACK;
 8003240:	2300      	movs	r3, #0
 8003242:	877b      	strh	r3, [r7, #58]	@ 0x3a
            char colorName[10] = "Vazio";
 8003244:	4a57      	ldr	r2, [pc, #348]	@ (80033a4 <StartDisplayTask+0x794>)
 8003246:	f107 030c 	add.w	r3, r7, #12
 800324a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800324e:	6018      	str	r0, [r3, #0]
 8003250:	3304      	adds	r3, #4
 8003252:	8019      	strh	r1, [r3, #0]
 8003254:	f107 0312 	add.w	r3, r7, #18
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]

            switch(detectedColor) {
 800325c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8003260:	2b04      	cmp	r3, #4
 8003262:	d849      	bhi.n	80032f8 <StartDisplayTask+0x6e8>
 8003264:	a201      	add	r2, pc, #4	@ (adr r2, 800326c <StartDisplayTask+0x65c>)
 8003266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800326a:	bf00      	nop
 800326c:	08003281 	.word	0x08003281
 8003270:	08003299 	.word	0x08003299
 8003274:	080032af 	.word	0x080032af
 8003278:	080032c9 	.word	0x080032c9
 800327c:	080032e1 	.word	0x080032e1
                case eRed:    colorBox = ILI9488_RED;   strcpy(colorName, "Fogo");   break;
 8003280:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003284:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8003286:	f107 030c 	add.w	r3, r7, #12
 800328a:	4a47      	ldr	r2, [pc, #284]	@ (80033a8 <StartDisplayTask+0x798>)
 800328c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003290:	6018      	str	r0, [r3, #0]
 8003292:	3304      	adds	r3, #4
 8003294:	7019      	strb	r1, [r3, #0]
 8003296:	e030      	b.n	80032fa <StartDisplayTask+0x6ea>
                case eBlue:   colorBox = ILI9488_BLUE;  strcpy(colorName, "Agua");   break;
 8003298:	231f      	movs	r3, #31
 800329a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800329c:	f107 030c 	add.w	r3, r7, #12
 80032a0:	4a42      	ldr	r2, [pc, #264]	@ (80033ac <StartDisplayTask+0x79c>)
 80032a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032a6:	6018      	str	r0, [r3, #0]
 80032a8:	3304      	adds	r3, #4
 80032aa:	7019      	strb	r1, [r3, #0]
 80032ac:	e025      	b.n	80032fa <StartDisplayTask+0x6ea>
                case eGreen:  colorBox = ILI9488_CYAN;  strcpy(colorName, "Ar");     break;
 80032ae:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80032b2:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80032b4:	f107 030c 	add.w	r3, r7, #12
 80032b8:	4a3d      	ldr	r2, [pc, #244]	@ (80033b0 <StartDisplayTask+0x7a0>)
 80032ba:	6812      	ldr	r2, [r2, #0]
 80032bc:	4611      	mov	r1, r2
 80032be:	8019      	strh	r1, [r3, #0]
 80032c0:	3302      	adds	r3, #2
 80032c2:	0c12      	lsrs	r2, r2, #16
 80032c4:	701a      	strb	r2, [r3, #0]
 80032c6:	e018      	b.n	80032fa <StartDisplayTask+0x6ea>
                case eYellow: colorBox = ILI9488_BROWN; strcpy(colorName, "Terra");  break;
 80032c8:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 80032cc:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80032ce:	f107 030c 	add.w	r3, r7, #12
 80032d2:	4a38      	ldr	r2, [pc, #224]	@ (80033b4 <StartDisplayTask+0x7a4>)
 80032d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032d8:	6018      	str	r0, [r3, #0]
 80032da:	3304      	adds	r3, #4
 80032dc:	8019      	strh	r1, [r3, #0]
 80032de:	e00c      	b.n	80032fa <StartDisplayTask+0x6ea>
                case eWhite:  colorBox = ILI9488_WHITE; strcpy(colorName, "Luz?");   break;
 80032e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80032e4:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80032e6:	f107 030c 	add.w	r3, r7, #12
 80032ea:	4a33      	ldr	r2, [pc, #204]	@ (80033b8 <StartDisplayTask+0x7a8>)
 80032ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032f0:	6018      	str	r0, [r3, #0]
 80032f2:	3304      	adds	r3, #4
 80032f4:	7019      	strb	r1, [r3, #0]
 80032f6:	e000      	b.n	80032fa <StartDisplayTask+0x6ea>
                default: break;
 80032f8:	bf00      	nop
            }

            // APAGA a área do nome da cor antiga desenhando um retângulo preto por cima
            ILI9488_FillRectangle(100, 80 + (i * 30), 45, 10, ILI9488_BLACK);
 80032fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	461a      	mov	r2, r3
 8003300:	0112      	lsls	r2, r2, #4
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	b29b      	uxth	r3, r3
 8003308:	3350      	adds	r3, #80	@ 0x50
 800330a:	b299      	uxth	r1, r3
 800330c:	2300      	movs	r3, #0
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	230a      	movs	r3, #10
 8003312:	222d      	movs	r2, #45	@ 0x2d
 8003314:	2064      	movs	r0, #100	@ 0x64
 8003316:	f7fd fef9 	bl	800110c <ILI9488_FillRectangle>
            // Escreve o novo nome da cor
            ILI9488_WriteString(100, 80 + (i * 30), colorName, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 800331a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800331c:	b29b      	uxth	r3, r3
 800331e:	461a      	mov	r2, r3
 8003320:	0112      	lsls	r2, r2, #4
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	b29b      	uxth	r3, r3
 8003328:	3350      	adds	r3, #80	@ 0x50
 800332a:	b299      	uxth	r1, r3
 800332c:	4b14      	ldr	r3, [pc, #80]	@ (8003380 <StartDisplayTask+0x770>)
 800332e:	f107 000c 	add.w	r0, r7, #12
 8003332:	2200      	movs	r2, #0
 8003334:	9202      	str	r2, [sp, #8]
 8003336:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800333a:	9201      	str	r2, [sp, #4]
 800333c:	685a      	ldr	r2, [r3, #4]
 800333e:	9200      	str	r2, [sp, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4602      	mov	r2, r0
 8003344:	2064      	movs	r0, #100	@ 0x64
 8003346:	f7fd ff81 	bl	800124c <ILI9488_WriteString>
            // Redesenha o quadrado colorido
            ILI9488_FillRectangle(150, 75 + (i * 30), 20, 20, colorBox);
 800334a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800334c:	b29b      	uxth	r3, r3
 800334e:	461a      	mov	r2, r3
 8003350:	0112      	lsls	r2, r2, #4
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	b29b      	uxth	r3, r3
 8003358:	334b      	adds	r3, #75	@ 0x4b
 800335a:	b299      	uxth	r1, r3
 800335c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	2314      	movs	r3, #20
 8003362:	2214      	movs	r2, #20
 8003364:	2096      	movs	r0, #150	@ 0x96
 8003366:	f7fd fed1 	bl	800110c <ILI9488_FillRectangle>
        for (int i = 0; i < 4; i++) {
 800336a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800336c:	3301      	adds	r3, #1
 800336e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003372:	2b03      	cmp	r3, #3
 8003374:	f77f af59 	ble.w	800322a <StartDisplayTask+0x61a>
        }
    }

    osDelay(10); // Reduzido de HAL_Delay para osDelay para ser RTOS-friendly
 8003378:	200a      	movs	r0, #10
 800337a:	f00b fc37 	bl	800ebec <osDelay>
  {
 800337e:	e4ac      	b.n	8002cda <StartDisplayTask+0xca>
 8003380:	20000000 	.word	0x20000000
 8003384:	0801316c 	.word	0x0801316c
 8003388:	200005dc 	.word	0x200005dc
 800338c:	08013178 	.word	0x08013178
 8003390:	200005e4 	.word	0x200005e4
 8003394:	0801318c 	.word	0x0801318c
 8003398:	080131a0 	.word	0x080131a0
 800339c:	080131bc 	.word	0x080131bc
 80033a0:	200005ec 	.word	0x200005ec
 80033a4:	080131f0 	.word	0x080131f0
 80033a8:	080131cc 	.word	0x080131cc
 80033ac:	080131d4 	.word	0x080131d4
 80033b0:	080131dc 	.word	0x080131dc
 80033b4:	080131e0 	.word	0x080131e0
 80033b8:	080131e8 	.word	0x080131e8

080033bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a04      	ldr	r2, [pc, #16]	@ (80033dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d101      	bne.n	80033d2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80033ce:	f000 fcc7 	bl	8003d60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80033d2:	bf00      	nop
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	40001000 	.word	0x40001000

080033e0 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
    // Verifica se a interrupção é do SPI do display
    if(hspi->Instance == hspi1.Instance) {
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003428 <HAL_SPI_TxCpltCallback+0x48>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d114      	bne.n	800341e <HAL_SPI_TxCpltCallback+0x3e>
        // Libera o semáforo/notificação no contexto de interrupção
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80033f4:	2300      	movs	r3, #0
 80033f6:	60fb      	str	r3, [r7, #12]
        xSemaphoreGiveFromISR(spiTxSemaHandle, &xHigherPriorityTaskWoken);
 80033f8:	4b0c      	ldr	r3, [pc, #48]	@ (800342c <HAL_SPI_TxCpltCallback+0x4c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f107 020c 	add.w	r2, r7, #12
 8003400:	4611      	mov	r1, r2
 8003402:	4618      	mov	r0, r3
 8003404:	f00c fa2a 	bl	800f85c <xQueueGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d007      	beq.n	800341e <HAL_SPI_TxCpltCallback+0x3e>
 800340e:	4b08      	ldr	r3, [pc, #32]	@ (8003430 <HAL_SPI_TxCpltCallback+0x50>)
 8003410:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003414:	601a      	str	r2, [r3, #0]
 8003416:	f3bf 8f4f 	dsb	sy
 800341a:	f3bf 8f6f 	isb	sy
    }
}
 800341e:	bf00      	nop
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	200003fc 	.word	0x200003fc
 800342c:	200005cc 	.word	0x200005cc
 8003430:	e000ed04 	.word	0xe000ed04

08003434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003438:	b672      	cpsid	i
}
 800343a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800343c:	bf00      	nop
 800343e:	e7fd      	b.n	800343c <Error_Handler+0x8>

08003440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003446:	2300      	movs	r3, #0
 8003448:	607b      	str	r3, [r7, #4]
 800344a:	4b22      	ldr	r3, [pc, #136]	@ (80034d4 <HAL_MspInit+0x94>)
 800344c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800344e:	4a21      	ldr	r2, [pc, #132]	@ (80034d4 <HAL_MspInit+0x94>)
 8003450:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003454:	6453      	str	r3, [r2, #68]	@ 0x44
 8003456:	4b1f      	ldr	r3, [pc, #124]	@ (80034d4 <HAL_MspInit+0x94>)
 8003458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800345a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800345e:	607b      	str	r3, [r7, #4]
 8003460:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003462:	2300      	movs	r3, #0
 8003464:	603b      	str	r3, [r7, #0]
 8003466:	4b1b      	ldr	r3, [pc, #108]	@ (80034d4 <HAL_MspInit+0x94>)
 8003468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800346a:	4a1a      	ldr	r2, [pc, #104]	@ (80034d4 <HAL_MspInit+0x94>)
 800346c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003470:	6413      	str	r3, [r2, #64]	@ 0x40
 8003472:	4b18      	ldr	r3, [pc, #96]	@ (80034d4 <HAL_MspInit+0x94>)
 8003474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800347a:	603b      	str	r3, [r7, #0]
 800347c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800347e:	2200      	movs	r2, #0
 8003480:	210f      	movs	r1, #15
 8003482:	f06f 0001 	mvn.w	r0, #1
 8003486:	f000 fd67 	bl	8003f58 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 5, 0);
 800348a:	2200      	movs	r2, #0
 800348c:	2105      	movs	r1, #5
 800348e:	2001      	movs	r0, #1
 8003490:	f000 fd62 	bl	8003f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8003494:	2001      	movs	r0, #1
 8003496:	f000 fd7b 	bl	8003f90 <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 5, 0);
 800349a:	2200      	movs	r2, #0
 800349c:	2105      	movs	r1, #5
 800349e:	2004      	movs	r0, #4
 80034a0:	f000 fd5a 	bl	8003f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 80034a4:	2004      	movs	r0, #4
 80034a6:	f000 fd73 	bl	8003f90 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 80034aa:	2200      	movs	r2, #0
 80034ac:	2105      	movs	r1, #5
 80034ae:	2005      	movs	r0, #5
 80034b0:	f000 fd52 	bl	8003f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80034b4:	2005      	movs	r0, #5
 80034b6:	f000 fd6b 	bl	8003f90 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 80034ba:	2200      	movs	r2, #0
 80034bc:	2105      	movs	r1, #5
 80034be:	2051      	movs	r0, #81	@ 0x51
 80034c0:	f000 fd4a 	bl	8003f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80034c4:	2051      	movs	r0, #81	@ 0x51
 80034c6:	f000 fd63 	bl	8003f90 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034ca:	bf00      	nop
 80034cc:	3708      	adds	r7, #8
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	40023800 	.word	0x40023800

080034d8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b08a      	sub	sp, #40	@ 0x28
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e0:	f107 0314 	add.w	r3, r7, #20
 80034e4:	2200      	movs	r2, #0
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	605a      	str	r2, [r3, #4]
 80034ea:	609a      	str	r2, [r3, #8]
 80034ec:	60da      	str	r2, [r3, #12]
 80034ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a21      	ldr	r2, [pc, #132]	@ (800357c <HAL_I2C_MspInit+0xa4>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d13c      	bne.n	8003574 <HAL_I2C_MspInit+0x9c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034fa:	2300      	movs	r3, #0
 80034fc:	613b      	str	r3, [r7, #16]
 80034fe:	4b20      	ldr	r3, [pc, #128]	@ (8003580 <HAL_I2C_MspInit+0xa8>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003502:	4a1f      	ldr	r2, [pc, #124]	@ (8003580 <HAL_I2C_MspInit+0xa8>)
 8003504:	f043 0302 	orr.w	r3, r3, #2
 8003508:	6313      	str	r3, [r2, #48]	@ 0x30
 800350a:	4b1d      	ldr	r3, [pc, #116]	@ (8003580 <HAL_I2C_MspInit+0xa8>)
 800350c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	613b      	str	r3, [r7, #16]
 8003514:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003516:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800351a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800351c:	2312      	movs	r3, #18
 800351e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003520:	2300      	movs	r3, #0
 8003522:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003524:	2303      	movs	r3, #3
 8003526:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003528:	2304      	movs	r3, #4
 800352a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800352c:	f107 0314 	add.w	r3, r7, #20
 8003530:	4619      	mov	r1, r3
 8003532:	4814      	ldr	r0, [pc, #80]	@ (8003584 <HAL_I2C_MspInit+0xac>)
 8003534:	f001 faea 	bl	8004b0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003538:	2300      	movs	r3, #0
 800353a:	60fb      	str	r3, [r7, #12]
 800353c:	4b10      	ldr	r3, [pc, #64]	@ (8003580 <HAL_I2C_MspInit+0xa8>)
 800353e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003540:	4a0f      	ldr	r2, [pc, #60]	@ (8003580 <HAL_I2C_MspInit+0xa8>)
 8003542:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003546:	6413      	str	r3, [r2, #64]	@ 0x40
 8003548:	4b0d      	ldr	r3, [pc, #52]	@ (8003580 <HAL_I2C_MspInit+0xa8>)
 800354a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003550:	60fb      	str	r3, [r7, #12]
 8003552:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8003554:	2200      	movs	r2, #0
 8003556:	2105      	movs	r1, #5
 8003558:	2021      	movs	r0, #33	@ 0x21
 800355a:	f000 fcfd 	bl	8003f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800355e:	2021      	movs	r0, #33	@ 0x21
 8003560:	f000 fd16 	bl	8003f90 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 8003564:	2200      	movs	r2, #0
 8003566:	2105      	movs	r1, #5
 8003568:	2022      	movs	r0, #34	@ 0x22
 800356a:	f000 fcf5 	bl	8003f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800356e:	2022      	movs	r0, #34	@ 0x22
 8003570:	f000 fd0e 	bl	8003f90 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8003574:	bf00      	nop
 8003576:	3728      	adds	r7, #40	@ 0x28
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	40005800 	.word	0x40005800
 8003580:	40023800 	.word	0x40023800
 8003584:	40020400 	.word	0x40020400

08003588 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b08a      	sub	sp, #40	@ 0x28
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003590:	f107 0314 	add.w	r3, r7, #20
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]
 8003598:	605a      	str	r2, [r3, #4]
 800359a:	609a      	str	r2, [r3, #8]
 800359c:	60da      	str	r2, [r3, #12]
 800359e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a64      	ldr	r2, [pc, #400]	@ (8003738 <HAL_SD_MspInit+0x1b0>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	f040 80c1 	bne.w	800372e <HAL_SD_MspInit+0x1a6>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80035ac:	2300      	movs	r3, #0
 80035ae:	613b      	str	r3, [r7, #16]
 80035b0:	4b62      	ldr	r3, [pc, #392]	@ (800373c <HAL_SD_MspInit+0x1b4>)
 80035b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b4:	4a61      	ldr	r2, [pc, #388]	@ (800373c <HAL_SD_MspInit+0x1b4>)
 80035b6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80035ba:	6453      	str	r3, [r2, #68]	@ 0x44
 80035bc:	4b5f      	ldr	r3, [pc, #380]	@ (800373c <HAL_SD_MspInit+0x1b4>)
 80035be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035c4:	613b      	str	r3, [r7, #16]
 80035c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035c8:	2300      	movs	r3, #0
 80035ca:	60fb      	str	r3, [r7, #12]
 80035cc:	4b5b      	ldr	r3, [pc, #364]	@ (800373c <HAL_SD_MspInit+0x1b4>)
 80035ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d0:	4a5a      	ldr	r2, [pc, #360]	@ (800373c <HAL_SD_MspInit+0x1b4>)
 80035d2:	f043 0304 	orr.w	r3, r3, #4
 80035d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80035d8:	4b58      	ldr	r3, [pc, #352]	@ (800373c <HAL_SD_MspInit+0x1b4>)
 80035da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035dc:	f003 0304 	and.w	r3, r3, #4
 80035e0:	60fb      	str	r3, [r7, #12]
 80035e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035e4:	2300      	movs	r3, #0
 80035e6:	60bb      	str	r3, [r7, #8]
 80035e8:	4b54      	ldr	r3, [pc, #336]	@ (800373c <HAL_SD_MspInit+0x1b4>)
 80035ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ec:	4a53      	ldr	r2, [pc, #332]	@ (800373c <HAL_SD_MspInit+0x1b4>)
 80035ee:	f043 0308 	orr.w	r3, r3, #8
 80035f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80035f4:	4b51      	ldr	r3, [pc, #324]	@ (800373c <HAL_SD_MspInit+0x1b4>)
 80035f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f8:	f003 0308 	and.w	r3, r3, #8
 80035fc:	60bb      	str	r3, [r7, #8]
 80035fe:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003600:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8003604:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003606:	2302      	movs	r3, #2
 8003608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800360a:	2301      	movs	r3, #1
 800360c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800360e:	2303      	movs	r3, #3
 8003610:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003612:	230c      	movs	r3, #12
 8003614:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003616:	f107 0314 	add.w	r3, r7, #20
 800361a:	4619      	mov	r1, r3
 800361c:	4848      	ldr	r0, [pc, #288]	@ (8003740 <HAL_SD_MspInit+0x1b8>)
 800361e:	f001 fa75 	bl	8004b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003622:	2304      	movs	r3, #4
 8003624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003626:	2302      	movs	r3, #2
 8003628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800362a:	2301      	movs	r3, #1
 800362c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800362e:	2303      	movs	r3, #3
 8003630:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003632:	230c      	movs	r3, #12
 8003634:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003636:	f107 0314 	add.w	r3, r7, #20
 800363a:	4619      	mov	r1, r3
 800363c:	4841      	ldr	r0, [pc, #260]	@ (8003744 <HAL_SD_MspInit+0x1bc>)
 800363e:	f001 fa65 	bl	8004b0c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8003642:	4b41      	ldr	r3, [pc, #260]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 8003644:	4a41      	ldr	r2, [pc, #260]	@ (800374c <HAL_SD_MspInit+0x1c4>)
 8003646:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003648:	4b3f      	ldr	r3, [pc, #252]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 800364a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800364e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003650:	4b3d      	ldr	r3, [pc, #244]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 8003652:	2200      	movs	r2, #0
 8003654:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003656:	4b3c      	ldr	r3, [pc, #240]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 8003658:	2200      	movs	r2, #0
 800365a:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800365c:	4b3a      	ldr	r3, [pc, #232]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 800365e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003662:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003664:	4b38      	ldr	r3, [pc, #224]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 8003666:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800366a:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800366c:	4b36      	ldr	r3, [pc, #216]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 800366e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003672:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8003674:	4b34      	ldr	r3, [pc, #208]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 8003676:	2220      	movs	r2, #32
 8003678:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800367a:	4b33      	ldr	r3, [pc, #204]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 800367c:	2200      	movs	r2, #0
 800367e:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003680:	4b31      	ldr	r3, [pc, #196]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 8003682:	2204      	movs	r2, #4
 8003684:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003686:	4b30      	ldr	r3, [pc, #192]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 8003688:	2203      	movs	r2, #3
 800368a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800368c:	4b2e      	ldr	r3, [pc, #184]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 800368e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003692:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003694:	4b2c      	ldr	r3, [pc, #176]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 8003696:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800369a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800369c:	482a      	ldr	r0, [pc, #168]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 800369e:	f000 fc85 	bl	8003fac <HAL_DMA_Init>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 80036a8:	f7ff fec4 	bl	8003434 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a26      	ldr	r2, [pc, #152]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 80036b0:	641a      	str	r2, [r3, #64]	@ 0x40
 80036b2:	4a25      	ldr	r2, [pc, #148]	@ (8003748 <HAL_SD_MspInit+0x1c0>)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80036b8:	4b25      	ldr	r3, [pc, #148]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 80036ba:	4a26      	ldr	r2, [pc, #152]	@ (8003754 <HAL_SD_MspInit+0x1cc>)
 80036bc:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80036be:	4b24      	ldr	r3, [pc, #144]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 80036c0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80036c4:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80036c6:	4b22      	ldr	r3, [pc, #136]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 80036c8:	2240      	movs	r2, #64	@ 0x40
 80036ca:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80036cc:	4b20      	ldr	r3, [pc, #128]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80036d2:	4b1f      	ldr	r3, [pc, #124]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 80036d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80036d8:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80036da:	4b1d      	ldr	r3, [pc, #116]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 80036dc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80036e0:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80036e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 80036e4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80036e8:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80036ea:	4b19      	ldr	r3, [pc, #100]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 80036ec:	2220      	movs	r2, #32
 80036ee:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80036f0:	4b17      	ldr	r3, [pc, #92]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80036f6:	4b16      	ldr	r3, [pc, #88]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 80036f8:	2204      	movs	r2, #4
 80036fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80036fc:	4b14      	ldr	r3, [pc, #80]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 80036fe:	2203      	movs	r2, #3
 8003700:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8003702:	4b13      	ldr	r3, [pc, #76]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 8003704:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003708:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800370a:	4b11      	ldr	r3, [pc, #68]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 800370c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003710:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8003712:	480f      	ldr	r0, [pc, #60]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 8003714:	f000 fc4a 	bl	8003fac <HAL_DMA_Init>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 800371e:	f7ff fe89 	bl	8003434 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a0a      	ldr	r2, [pc, #40]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 8003726:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003728:	4a09      	ldr	r2, [pc, #36]	@ (8003750 <HAL_SD_MspInit+0x1c8>)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 800372e:	bf00      	nop
 8003730:	3728      	adds	r7, #40	@ 0x28
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	40012c00 	.word	0x40012c00
 800373c:	40023800 	.word	0x40023800
 8003740:	40020800 	.word	0x40020800
 8003744:	40020c00 	.word	0x40020c00
 8003748:	2000049c 	.word	0x2000049c
 800374c:	40026458 	.word	0x40026458
 8003750:	200004fc 	.word	0x200004fc
 8003754:	400264a0 	.word	0x400264a0

08003758 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b08a      	sub	sp, #40	@ 0x28
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003760:	f107 0314 	add.w	r3, r7, #20
 8003764:	2200      	movs	r2, #0
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	605a      	str	r2, [r3, #4]
 800376a:	609a      	str	r2, [r3, #8]
 800376c:	60da      	str	r2, [r3, #12]
 800376e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a3a      	ldr	r2, [pc, #232]	@ (8003860 <HAL_SPI_MspInit+0x108>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d16e      	bne.n	8003858 <HAL_SPI_MspInit+0x100>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800377a:	2300      	movs	r3, #0
 800377c:	613b      	str	r3, [r7, #16]
 800377e:	4b39      	ldr	r3, [pc, #228]	@ (8003864 <HAL_SPI_MspInit+0x10c>)
 8003780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003782:	4a38      	ldr	r2, [pc, #224]	@ (8003864 <HAL_SPI_MspInit+0x10c>)
 8003784:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003788:	6453      	str	r3, [r2, #68]	@ 0x44
 800378a:	4b36      	ldr	r3, [pc, #216]	@ (8003864 <HAL_SPI_MspInit+0x10c>)
 800378c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003792:	613b      	str	r3, [r7, #16]
 8003794:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003796:	2300      	movs	r3, #0
 8003798:	60fb      	str	r3, [r7, #12]
 800379a:	4b32      	ldr	r3, [pc, #200]	@ (8003864 <HAL_SPI_MspInit+0x10c>)
 800379c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800379e:	4a31      	ldr	r2, [pc, #196]	@ (8003864 <HAL_SPI_MspInit+0x10c>)
 80037a0:	f043 0301 	orr.w	r3, r3, #1
 80037a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80037a6:	4b2f      	ldr	r3, [pc, #188]	@ (8003864 <HAL_SPI_MspInit+0x10c>)
 80037a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	60fb      	str	r3, [r7, #12]
 80037b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 80037b2:	23e0      	movs	r3, #224	@ 0xe0
 80037b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037b6:	2302      	movs	r3, #2
 80037b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ba:	2300      	movs	r3, #0
 80037bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037be:	2303      	movs	r3, #3
 80037c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80037c2:	2305      	movs	r3, #5
 80037c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037c6:	f107 0314 	add.w	r3, r7, #20
 80037ca:	4619      	mov	r1, r3
 80037cc:	4826      	ldr	r0, [pc, #152]	@ (8003868 <HAL_SPI_MspInit+0x110>)
 80037ce:	f001 f99d 	bl	8004b0c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    hspi->hdmatx = &hdma_spi1_tx; // Assume que você declarou hdma_spi1_tx extern
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a25      	ldr	r2, [pc, #148]	@ (800386c <HAL_SPI_MspInit+0x114>)
 80037d6:	649a      	str	r2, [r3, #72]	@ 0x48
    
    hdma_spi1_tx.Instance = DMA2_Stream5; // Stream 3 (ou outro disponível)
 80037d8:	4b24      	ldr	r3, [pc, #144]	@ (800386c <HAL_SPI_MspInit+0x114>)
 80037da:	4a25      	ldr	r2, [pc, #148]	@ (8003870 <HAL_SPI_MspInit+0x118>)
 80037dc:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3; // Canal 3 para SPI1 TX
 80037de:	4b23      	ldr	r3, [pc, #140]	@ (800386c <HAL_SPI_MspInit+0x114>)
 80037e0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80037e4:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH; // RAM -> SPI
 80037e6:	4b21      	ldr	r3, [pc, #132]	@ (800386c <HAL_SPI_MspInit+0x114>)
 80037e8:	2240      	movs	r2, #64	@ 0x40
 80037ea:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE; // Endereço do SPI não muda
 80037ec:	4b1f      	ldr	r3, [pc, #124]	@ (800386c <HAL_SPI_MspInit+0x114>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE; // Endereço da RAM avança
 80037f2:	4b1e      	ldr	r3, [pc, #120]	@ (800386c <HAL_SPI_MspInit+0x114>)
 80037f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80037f8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE; // 8-bit (DataSize = 8BIT)
 80037fa:	4b1c      	ldr	r3, [pc, #112]	@ (800386c <HAL_SPI_MspInit+0x114>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE; // 8-bit
 8003800:	4b1a      	ldr	r3, [pc, #104]	@ (800386c <HAL_SPI_MspInit+0x114>)
 8003802:	2200      	movs	r2, #0
 8003804:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL; // Modo normal de transferência
 8003806:	4b19      	ldr	r3, [pc, #100]	@ (800386c <HAL_SPI_MspInit+0x114>)
 8003808:	2200      	movs	r2, #0
 800380a:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM; // Prioridade Média
 800380c:	4b17      	ldr	r3, [pc, #92]	@ (800386c <HAL_SPI_MspInit+0x114>)
 800380e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003812:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003814:	4b15      	ldr	r3, [pc, #84]	@ (800386c <HAL_SPI_MspInit+0x114>)
 8003816:	2200      	movs	r2, #0
 8003818:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 800381a:	4b14      	ldr	r3, [pc, #80]	@ (800386c <HAL_SPI_MspInit+0x114>)
 800381c:	2200      	movs	r2, #0
 800381e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE; // Transferência em pacotes de 4
 8003820:	4b12      	ldr	r3, [pc, #72]	@ (800386c <HAL_SPI_MspInit+0x114>)
 8003822:	2200      	movs	r2, #0
 8003824:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003826:	4b11      	ldr	r3, [pc, #68]	@ (800386c <HAL_SPI_MspInit+0x114>)
 8003828:	2200      	movs	r2, #0
 800382a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800382c:	480f      	ldr	r0, [pc, #60]	@ (800386c <HAL_SPI_MspInit+0x114>)
 800382e:	f000 fbbd 	bl	8003fac <HAL_DMA_Init>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d001      	beq.n	800383c <HAL_SPI_MspInit+0xe4>
    {
      Error_Handler();
 8003838:	f7ff fdfc 	bl	8003434 <Error_Handler>
    }

    __HAL_LINKDMA(hspi, hdmatx, hdma_spi1_tx); // Liga o DMA ao handle SPI
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a0b      	ldr	r2, [pc, #44]	@ (800386c <HAL_SPI_MspInit+0x114>)
 8003840:	649a      	str	r2, [r3, #72]	@ 0x48
 8003842:	4a0a      	ldr	r2, [pc, #40]	@ (800386c <HAL_SPI_MspInit+0x114>)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Configuração da Interrupção DMA */
    HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0); // Ajuste a prioridade conforme seu RTOS
 8003848:	2200      	movs	r2, #0
 800384a:	2105      	movs	r1, #5
 800384c:	2044      	movs	r0, #68	@ 0x44
 800384e:	f000 fb83 	bl	8003f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8003852:	2044      	movs	r0, #68	@ 0x44
 8003854:	f000 fb9c 	bl	8003f90 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003858:	bf00      	nop
 800385a:	3728      	adds	r7, #40	@ 0x28
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	40013000 	.word	0x40013000
 8003864:	40023800 	.word	0x40023800
 8003868:	40020000 	.word	0x40020000
 800386c:	2000055c 	.word	0x2000055c
 8003870:	40026488 	.word	0x40026488

08003874 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b08a      	sub	sp, #40	@ 0x28
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800387c:	f107 0314 	add.w	r3, r7, #20
 8003880:	2200      	movs	r2, #0
 8003882:	601a      	str	r2, [r3, #0]
 8003884:	605a      	str	r2, [r3, #4]
 8003886:	609a      	str	r2, [r3, #8]
 8003888:	60da      	str	r2, [r3, #12]
 800388a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a1d      	ldr	r2, [pc, #116]	@ (8003908 <HAL_UART_MspInit+0x94>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d133      	bne.n	80038fe <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003896:	2300      	movs	r3, #0
 8003898:	613b      	str	r3, [r7, #16]
 800389a:	4b1c      	ldr	r3, [pc, #112]	@ (800390c <HAL_UART_MspInit+0x98>)
 800389c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389e:	4a1b      	ldr	r2, [pc, #108]	@ (800390c <HAL_UART_MspInit+0x98>)
 80038a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80038a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80038a6:	4b19      	ldr	r3, [pc, #100]	@ (800390c <HAL_UART_MspInit+0x98>)
 80038a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038ae:	613b      	str	r3, [r7, #16]
 80038b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038b2:	2300      	movs	r3, #0
 80038b4:	60fb      	str	r3, [r7, #12]
 80038b6:	4b15      	ldr	r3, [pc, #84]	@ (800390c <HAL_UART_MspInit+0x98>)
 80038b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ba:	4a14      	ldr	r2, [pc, #80]	@ (800390c <HAL_UART_MspInit+0x98>)
 80038bc:	f043 0301 	orr.w	r3, r3, #1
 80038c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80038c2:	4b12      	ldr	r3, [pc, #72]	@ (800390c <HAL_UART_MspInit+0x98>)
 80038c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	60fb      	str	r3, [r7, #12]
 80038cc:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80038ce:	2303      	movs	r3, #3
 80038d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038d2:	2302      	movs	r3, #2
 80038d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d6:	2300      	movs	r3, #0
 80038d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038da:	2303      	movs	r3, #3
 80038dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80038de:	2308      	movs	r3, #8
 80038e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038e2:	f107 0314 	add.w	r3, r7, #20
 80038e6:	4619      	mov	r1, r3
 80038e8:	4809      	ldr	r0, [pc, #36]	@ (8003910 <HAL_UART_MspInit+0x9c>)
 80038ea:	f001 f90f 	bl	8004b0c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80038ee:	2200      	movs	r2, #0
 80038f0:	2105      	movs	r1, #5
 80038f2:	2034      	movs	r0, #52	@ 0x34
 80038f4:	f000 fb30 	bl	8003f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80038f8:	2034      	movs	r0, #52	@ 0x34
 80038fa:	f000 fb49 	bl	8003f90 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 80038fe:	bf00      	nop
 8003900:	3728      	adds	r7, #40	@ 0x28
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	40004c00 	.word	0x40004c00
 800390c:	40023800 	.word	0x40023800
 8003910:	40020000 	.word	0x40020000

08003914 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b08e      	sub	sp, #56	@ 0x38
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800391c:	2300      	movs	r3, #0
 800391e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003920:	2300      	movs	r3, #0
 8003922:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003924:	2300      	movs	r3, #0
 8003926:	60fb      	str	r3, [r7, #12]
 8003928:	4b33      	ldr	r3, [pc, #204]	@ (80039f8 <HAL_InitTick+0xe4>)
 800392a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392c:	4a32      	ldr	r2, [pc, #200]	@ (80039f8 <HAL_InitTick+0xe4>)
 800392e:	f043 0310 	orr.w	r3, r3, #16
 8003932:	6413      	str	r3, [r2, #64]	@ 0x40
 8003934:	4b30      	ldr	r3, [pc, #192]	@ (80039f8 <HAL_InitTick+0xe4>)
 8003936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003938:	f003 0310 	and.w	r3, r3, #16
 800393c:	60fb      	str	r3, [r7, #12]
 800393e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003940:	f107 0210 	add.w	r2, r7, #16
 8003944:	f107 0314 	add.w	r3, r7, #20
 8003948:	4611      	mov	r1, r2
 800394a:	4618      	mov	r0, r3
 800394c:	f004 fefe 	bl	800874c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003950:	6a3b      	ldr	r3, [r7, #32]
 8003952:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003956:	2b00      	cmp	r3, #0
 8003958:	d103      	bne.n	8003962 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800395a:	f004 fecf 	bl	80086fc <HAL_RCC_GetPCLK1Freq>
 800395e:	6378      	str	r0, [r7, #52]	@ 0x34
 8003960:	e004      	b.n	800396c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003962:	f004 fecb 	bl	80086fc <HAL_RCC_GetPCLK1Freq>
 8003966:	4603      	mov	r3, r0
 8003968:	005b      	lsls	r3, r3, #1
 800396a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800396c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800396e:	4a23      	ldr	r2, [pc, #140]	@ (80039fc <HAL_InitTick+0xe8>)
 8003970:	fba2 2303 	umull	r2, r3, r2, r3
 8003974:	0c9b      	lsrs	r3, r3, #18
 8003976:	3b01      	subs	r3, #1
 8003978:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800397a:	4b21      	ldr	r3, [pc, #132]	@ (8003a00 <HAL_InitTick+0xec>)
 800397c:	4a21      	ldr	r2, [pc, #132]	@ (8003a04 <HAL_InitTick+0xf0>)
 800397e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003980:	4b1f      	ldr	r3, [pc, #124]	@ (8003a00 <HAL_InitTick+0xec>)
 8003982:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003986:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003988:	4a1d      	ldr	r2, [pc, #116]	@ (8003a00 <HAL_InitTick+0xec>)
 800398a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800398c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800398e:	4b1c      	ldr	r3, [pc, #112]	@ (8003a00 <HAL_InitTick+0xec>)
 8003990:	2200      	movs	r2, #0
 8003992:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003994:	4b1a      	ldr	r3, [pc, #104]	@ (8003a00 <HAL_InitTick+0xec>)
 8003996:	2200      	movs	r2, #0
 8003998:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800399a:	4b19      	ldr	r3, [pc, #100]	@ (8003a00 <HAL_InitTick+0xec>)
 800399c:	2200      	movs	r2, #0
 800399e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80039a0:	4817      	ldr	r0, [pc, #92]	@ (8003a00 <HAL_InitTick+0xec>)
 80039a2:	f006 fca3 	bl	800a2ec <HAL_TIM_Base_Init>
 80039a6:	4603      	mov	r3, r0
 80039a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80039ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d11b      	bne.n	80039ec <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80039b4:	4812      	ldr	r0, [pc, #72]	@ (8003a00 <HAL_InitTick+0xec>)
 80039b6:	f006 fcf3 	bl	800a3a0 <HAL_TIM_Base_Start_IT>
 80039ba:	4603      	mov	r3, r0
 80039bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80039c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d111      	bne.n	80039ec <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80039c8:	2036      	movs	r0, #54	@ 0x36
 80039ca:	f000 fae1 	bl	8003f90 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2b0f      	cmp	r3, #15
 80039d2:	d808      	bhi.n	80039e6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80039d4:	2200      	movs	r2, #0
 80039d6:	6879      	ldr	r1, [r7, #4]
 80039d8:	2036      	movs	r0, #54	@ 0x36
 80039da:	f000 fabd 	bl	8003f58 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80039de:	4a0a      	ldr	r2, [pc, #40]	@ (8003a08 <HAL_InitTick+0xf4>)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6013      	str	r3, [r2, #0]
 80039e4:	e002      	b.n	80039ec <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80039ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3738      	adds	r7, #56	@ 0x38
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	40023800 	.word	0x40023800
 80039fc:	431bde83 	.word	0x431bde83
 8003a00:	20000610 	.word	0x20000610
 8003a04:	40001000 	.word	0x40001000
 8003a08:	20000028 	.word	0x20000028

08003a0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a10:	bf00      	nop
 8003a12:	e7fd      	b.n	8003a10 <NMI_Handler+0x4>

08003a14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a18:	bf00      	nop
 8003a1a:	e7fd      	b.n	8003a18 <HardFault_Handler+0x4>

08003a1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a20:	bf00      	nop
 8003a22:	e7fd      	b.n	8003a20 <MemManage_Handler+0x4>

08003a24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a24:	b480      	push	{r7}
 8003a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a28:	bf00      	nop
 8003a2a:	e7fd      	b.n	8003a28 <BusFault_Handler+0x4>

08003a2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a30:	bf00      	nop
 8003a32:	e7fd      	b.n	8003a30 <UsageFault_Handler+0x4>

08003a34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a38:	bf00      	nop
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr

08003a42 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8003a46:	f004 fa0f 	bl	8007e68 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8003a4a:	bf00      	nop
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8003a52:	f000 fec7 	bl	80047e4 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8003a56:	bf00      	nop
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003a5a:	b480      	push	{r7}
 8003a5c:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003a5e:	bf00      	nop
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003a6c:	4802      	ldr	r0, [pc, #8]	@ (8003a78 <I2C2_EV_IRQHandler+0x10>)
 8003a6e:	f002 f8cd 	bl	8005c0c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003a72:	bf00      	nop
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	20000324 	.word	0x20000324

08003a7c <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8003a80:	4802      	ldr	r0, [pc, #8]	@ (8003a8c <I2C2_ER_IRQHandler+0x10>)
 8003a82:	f002 fa34 	bl	8005eee <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8003a86:	bf00      	nop
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	20000324 	.word	0x20000324

08003a90 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003a94:	4802      	ldr	r0, [pc, #8]	@ (8003aa0 <SPI1_IRQHandler+0x10>)
 8003a96:	f006 f9a3 	bl	8009de0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003a9a:	bf00      	nop
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	200003fc 	.word	0x200003fc

08003aa4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003aa8:	4802      	ldr	r0, [pc, #8]	@ (8003ab4 <UART4_IRQHandler+0x10>)
 8003aaa:	f006 ff0b 	bl	800a8c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003aae:	bf00      	nop
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	20000454 	.word	0x20000454

08003ab8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003abc:	4802      	ldr	r0, [pc, #8]	@ (8003ac8 <TIM6_DAC_IRQHandler+0x10>)
 8003abe:	f006 fcdf 	bl	800a480 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003ac2:	bf00      	nop
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	20000610 	.word	0x20000610

08003acc <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8003ad0:	bf00      	nop
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
	...

08003adc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8003ae0:	4802      	ldr	r0, [pc, #8]	@ (8003aec <DMA2_Stream3_IRQHandler+0x10>)
 8003ae2:	f000 fbfb 	bl	80042dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003ae6:	bf00      	nop
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	2000049c 	.word	0x2000049c

08003af0 <DMA2_Stream5_IRQHandler>:
/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003af4:	4802      	ldr	r0, [pc, #8]	@ (8003b00 <DMA2_Stream5_IRQHandler+0x10>)
 8003af6:	f000 fbf1 	bl	80042dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8003afa:	bf00      	nop
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	2000055c 	.word	0x2000055c

08003b04 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8003b08:	4802      	ldr	r0, [pc, #8]	@ (8003b14 <DMA2_Stream6_IRQHandler+0x10>)
 8003b0a:	f000 fbe7 	bl	80042dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003b0e:	bf00      	nop
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	200004fc 	.word	0x200004fc

08003b18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
  return 1;
 8003b1c:	2301      	movs	r3, #1
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <_kill>:

int _kill(int pid, int sig)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003b32:	f00e f953 	bl	8011ddc <__errno>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2216      	movs	r2, #22
 8003b3a:	601a      	str	r2, [r3, #0]
  return -1;
 8003b3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3708      	adds	r7, #8
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <_exit>:

void _exit (int status)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b50:	f04f 31ff 	mov.w	r1, #4294967295
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f7ff ffe7 	bl	8003b28 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b5a:	bf00      	nop
 8003b5c:	e7fd      	b.n	8003b5a <_exit+0x12>

08003b5e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b086      	sub	sp, #24
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	60f8      	str	r0, [r7, #12]
 8003b66:	60b9      	str	r1, [r7, #8]
 8003b68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	617b      	str	r3, [r7, #20]
 8003b6e:	e00a      	b.n	8003b86 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b70:	f3af 8000 	nop.w
 8003b74:	4601      	mov	r1, r0
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	1c5a      	adds	r2, r3, #1
 8003b7a:	60ba      	str	r2, [r7, #8]
 8003b7c:	b2ca      	uxtb	r2, r1
 8003b7e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	3301      	adds	r3, #1
 8003b84:	617b      	str	r3, [r7, #20]
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	dbf0      	blt.n	8003b70 <_read+0x12>
  }

  return len;
 8003b8e:	687b      	ldr	r3, [r7, #4]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3718      	adds	r7, #24
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	617b      	str	r3, [r7, #20]
 8003ba8:	e009      	b.n	8003bbe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	60ba      	str	r2, [r7, #8]
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	617b      	str	r3, [r7, #20]
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	dbf1      	blt.n	8003baa <_write+0x12>
  }
  return len;
 8003bc6:	687b      	ldr	r3, [r7, #4]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3718      	adds	r7, #24
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <_close>:

int _close(int file)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003bd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003bf8:	605a      	str	r2, [r3, #4]
  return 0;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <_isatty>:

int _isatty(int file)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003c10:	2301      	movs	r3, #1
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	370c      	adds	r7, #12
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr

08003c1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003c1e:	b480      	push	{r7}
 8003c20:	b085      	sub	sp, #20
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	60f8      	str	r0, [r7, #12]
 8003c26:	60b9      	str	r1, [r7, #8]
 8003c28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3714      	adds	r7, #20
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c40:	4a14      	ldr	r2, [pc, #80]	@ (8003c94 <_sbrk+0x5c>)
 8003c42:	4b15      	ldr	r3, [pc, #84]	@ (8003c98 <_sbrk+0x60>)
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c4c:	4b13      	ldr	r3, [pc, #76]	@ (8003c9c <_sbrk+0x64>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d102      	bne.n	8003c5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c54:	4b11      	ldr	r3, [pc, #68]	@ (8003c9c <_sbrk+0x64>)
 8003c56:	4a12      	ldr	r2, [pc, #72]	@ (8003ca0 <_sbrk+0x68>)
 8003c58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c5a:	4b10      	ldr	r3, [pc, #64]	@ (8003c9c <_sbrk+0x64>)
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4413      	add	r3, r2
 8003c62:	693a      	ldr	r2, [r7, #16]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d207      	bcs.n	8003c78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c68:	f00e f8b8 	bl	8011ddc <__errno>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	220c      	movs	r2, #12
 8003c70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c72:	f04f 33ff 	mov.w	r3, #4294967295
 8003c76:	e009      	b.n	8003c8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c78:	4b08      	ldr	r3, [pc, #32]	@ (8003c9c <_sbrk+0x64>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c7e:	4b07      	ldr	r3, [pc, #28]	@ (8003c9c <_sbrk+0x64>)
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4413      	add	r3, r2
 8003c86:	4a05      	ldr	r2, [pc, #20]	@ (8003c9c <_sbrk+0x64>)
 8003c88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3718      	adds	r7, #24
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	20020000 	.word	0x20020000
 8003c98:	00001000 	.word	0x00001000
 8003c9c:	20000658 	.word	0x20000658
 8003ca0:	200047b8 	.word	0x200047b8

08003ca4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ca8:	4b06      	ldr	r3, [pc, #24]	@ (8003cc4 <SystemInit+0x20>)
 8003caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cae:	4a05      	ldr	r2, [pc, #20]	@ (8003cc4 <SystemInit+0x20>)
 8003cb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003cb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003cb8:	bf00      	nop
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	e000ed00 	.word	0xe000ed00

08003cc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003cc8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003d00 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003ccc:	f7ff ffea 	bl	8003ca4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003cd0:	480c      	ldr	r0, [pc, #48]	@ (8003d04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003cd2:	490d      	ldr	r1, [pc, #52]	@ (8003d08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003cd4:	4a0d      	ldr	r2, [pc, #52]	@ (8003d0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003cd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003cd8:	e002      	b.n	8003ce0 <LoopCopyDataInit>

08003cda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003cda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cde:	3304      	adds	r3, #4

08003ce0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ce0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ce2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ce4:	d3f9      	bcc.n	8003cda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8003d10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003ce8:	4c0a      	ldr	r4, [pc, #40]	@ (8003d14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003cea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cec:	e001      	b.n	8003cf2 <LoopFillZerobss>

08003cee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cf0:	3204      	adds	r2, #4

08003cf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cf4:	d3fb      	bcc.n	8003cee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003cf6:	f00e f877 	bl	8011de8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003cfa:	f7fe f9f7 	bl	80020ec <main>
  bx  lr    
 8003cfe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003d00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003d04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d08:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8003d0c:	08013ba4 	.word	0x08013ba4
  ldr r2, =_sbss
 8003d10:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8003d14:	200047b4 	.word	0x200047b4

08003d18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d18:	e7fe      	b.n	8003d18 <ADC_IRQHandler>
	...

08003d1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003d20:	4b0e      	ldr	r3, [pc, #56]	@ (8003d5c <HAL_Init+0x40>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a0d      	ldr	r2, [pc, #52]	@ (8003d5c <HAL_Init+0x40>)
 8003d26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d5c <HAL_Init+0x40>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a0a      	ldr	r2, [pc, #40]	@ (8003d5c <HAL_Init+0x40>)
 8003d32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d38:	4b08      	ldr	r3, [pc, #32]	@ (8003d5c <HAL_Init+0x40>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a07      	ldr	r2, [pc, #28]	@ (8003d5c <HAL_Init+0x40>)
 8003d3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d44:	2003      	movs	r0, #3
 8003d46:	f000 f8fc 	bl	8003f42 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d4a:	200f      	movs	r0, #15
 8003d4c:	f7ff fde2 	bl	8003914 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d50:	f7ff fb76 	bl	8003440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d54:	2300      	movs	r3, #0
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	40023c00 	.word	0x40023c00

08003d60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d64:	4b06      	ldr	r3, [pc, #24]	@ (8003d80 <HAL_IncTick+0x20>)
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	461a      	mov	r2, r3
 8003d6a:	4b06      	ldr	r3, [pc, #24]	@ (8003d84 <HAL_IncTick+0x24>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4413      	add	r3, r2
 8003d70:	4a04      	ldr	r2, [pc, #16]	@ (8003d84 <HAL_IncTick+0x24>)
 8003d72:	6013      	str	r3, [r2, #0]
}
 8003d74:	bf00      	nop
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	2000002c 	.word	0x2000002c
 8003d84:	2000065c 	.word	0x2000065c

08003d88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d8c:	4b03      	ldr	r3, [pc, #12]	@ (8003d9c <HAL_GetTick+0x14>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	2000065c 	.word	0x2000065c

08003da0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003da8:	f7ff ffee 	bl	8003d88 <HAL_GetTick>
 8003dac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db8:	d005      	beq.n	8003dc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003dba:	4b0a      	ldr	r3, [pc, #40]	@ (8003de4 <HAL_Delay+0x44>)
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003dc6:	bf00      	nop
 8003dc8:	f7ff ffde 	bl	8003d88 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	68fa      	ldr	r2, [r7, #12]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d8f7      	bhi.n	8003dc8 <HAL_Delay+0x28>
  {
  }
}
 8003dd8:	bf00      	nop
 8003dda:	bf00      	nop
 8003ddc:	3710      	adds	r7, #16
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	2000002c 	.word	0x2000002c

08003de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f003 0307 	and.w	r3, r3, #7
 8003df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003df8:	4b0c      	ldr	r3, [pc, #48]	@ (8003e2c <__NVIC_SetPriorityGrouping+0x44>)
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e04:	4013      	ands	r3, r2
 8003e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e1a:	4a04      	ldr	r2, [pc, #16]	@ (8003e2c <__NVIC_SetPriorityGrouping+0x44>)
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	60d3      	str	r3, [r2, #12]
}
 8003e20:	bf00      	nop
 8003e22:	3714      	adds	r7, #20
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr
 8003e2c:	e000ed00 	.word	0xe000ed00

08003e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e30:	b480      	push	{r7}
 8003e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e34:	4b04      	ldr	r3, [pc, #16]	@ (8003e48 <__NVIC_GetPriorityGrouping+0x18>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	0a1b      	lsrs	r3, r3, #8
 8003e3a:	f003 0307 	and.w	r3, r3, #7
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	e000ed00 	.word	0xe000ed00

08003e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	4603      	mov	r3, r0
 8003e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	db0b      	blt.n	8003e76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e5e:	79fb      	ldrb	r3, [r7, #7]
 8003e60:	f003 021f 	and.w	r2, r3, #31
 8003e64:	4907      	ldr	r1, [pc, #28]	@ (8003e84 <__NVIC_EnableIRQ+0x38>)
 8003e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6a:	095b      	lsrs	r3, r3, #5
 8003e6c:	2001      	movs	r0, #1
 8003e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	e000e100 	.word	0xe000e100

08003e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	4603      	mov	r3, r0
 8003e90:	6039      	str	r1, [r7, #0]
 8003e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	db0a      	blt.n	8003eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	b2da      	uxtb	r2, r3
 8003ea0:	490c      	ldr	r1, [pc, #48]	@ (8003ed4 <__NVIC_SetPriority+0x4c>)
 8003ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea6:	0112      	lsls	r2, r2, #4
 8003ea8:	b2d2      	uxtb	r2, r2
 8003eaa:	440b      	add	r3, r1
 8003eac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003eb0:	e00a      	b.n	8003ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	b2da      	uxtb	r2, r3
 8003eb6:	4908      	ldr	r1, [pc, #32]	@ (8003ed8 <__NVIC_SetPriority+0x50>)
 8003eb8:	79fb      	ldrb	r3, [r7, #7]
 8003eba:	f003 030f 	and.w	r3, r3, #15
 8003ebe:	3b04      	subs	r3, #4
 8003ec0:	0112      	lsls	r2, r2, #4
 8003ec2:	b2d2      	uxtb	r2, r2
 8003ec4:	440b      	add	r3, r1
 8003ec6:	761a      	strb	r2, [r3, #24]
}
 8003ec8:	bf00      	nop
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr
 8003ed4:	e000e100 	.word	0xe000e100
 8003ed8:	e000ed00 	.word	0xe000ed00

08003edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b089      	sub	sp, #36	@ 0x24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f003 0307 	and.w	r3, r3, #7
 8003eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	f1c3 0307 	rsb	r3, r3, #7
 8003ef6:	2b04      	cmp	r3, #4
 8003ef8:	bf28      	it	cs
 8003efa:	2304      	movcs	r3, #4
 8003efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	3304      	adds	r3, #4
 8003f02:	2b06      	cmp	r3, #6
 8003f04:	d902      	bls.n	8003f0c <NVIC_EncodePriority+0x30>
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	3b03      	subs	r3, #3
 8003f0a:	e000      	b.n	8003f0e <NVIC_EncodePriority+0x32>
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f10:	f04f 32ff 	mov.w	r2, #4294967295
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1a:	43da      	mvns	r2, r3
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	401a      	ands	r2, r3
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f24:	f04f 31ff 	mov.w	r1, #4294967295
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f2e:	43d9      	mvns	r1, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f34:	4313      	orrs	r3, r2
         );
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3724      	adds	r7, #36	@ 0x24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr

08003f42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f42:	b580      	push	{r7, lr}
 8003f44:	b082      	sub	sp, #8
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f7ff ff4c 	bl	8003de8 <__NVIC_SetPriorityGrouping>
}
 8003f50:	bf00      	nop
 8003f52:	3708      	adds	r7, #8
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}

08003f58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	4603      	mov	r3, r0
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
 8003f64:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f66:	2300      	movs	r3, #0
 8003f68:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f6a:	f7ff ff61 	bl	8003e30 <__NVIC_GetPriorityGrouping>
 8003f6e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	68b9      	ldr	r1, [r7, #8]
 8003f74:	6978      	ldr	r0, [r7, #20]
 8003f76:	f7ff ffb1 	bl	8003edc <NVIC_EncodePriority>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f80:	4611      	mov	r1, r2
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7ff ff80 	bl	8003e88 <__NVIC_SetPriority>
}
 8003f88:	bf00      	nop
 8003f8a:	3718      	adds	r7, #24
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	4603      	mov	r3, r0
 8003f98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f7ff ff54 	bl	8003e4c <__NVIC_EnableIRQ>
}
 8003fa4:	bf00      	nop
 8003fa6:	3708      	adds	r7, #8
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b086      	sub	sp, #24
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003fb8:	f7ff fee6 	bl	8003d88 <HAL_GetTick>
 8003fbc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d101      	bne.n	8003fc8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e099      	b.n	80040fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2202      	movs	r2, #2
 8003fcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f022 0201 	bic.w	r2, r2, #1
 8003fe6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fe8:	e00f      	b.n	800400a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003fea:	f7ff fecd 	bl	8003d88 <HAL_GetTick>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	2b05      	cmp	r3, #5
 8003ff6:	d908      	bls.n	800400a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2220      	movs	r2, #32
 8003ffc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2203      	movs	r2, #3
 8004002:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e078      	b.n	80040fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0301 	and.w	r3, r3, #1
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1e8      	bne.n	8003fea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	4b38      	ldr	r3, [pc, #224]	@ (8004104 <HAL_DMA_Init+0x158>)
 8004024:	4013      	ands	r3, r2
 8004026:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685a      	ldr	r2, [r3, #4]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004036:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	691b      	ldr	r3, [r3, #16]
 800403c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004042:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	699b      	ldr	r3, [r3, #24]
 8004048:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800404e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a1b      	ldr	r3, [r3, #32]
 8004054:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004056:	697a      	ldr	r2, [r7, #20]
 8004058:	4313      	orrs	r3, r2
 800405a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004060:	2b04      	cmp	r3, #4
 8004062:	d107      	bne.n	8004074 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406c:	4313      	orrs	r3, r2
 800406e:	697a      	ldr	r2, [r7, #20]
 8004070:	4313      	orrs	r3, r2
 8004072:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	697a      	ldr	r2, [r7, #20]
 800407a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	f023 0307 	bic.w	r3, r3, #7
 800408a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	4313      	orrs	r3, r2
 8004094:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409a:	2b04      	cmp	r3, #4
 800409c:	d117      	bne.n	80040ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d00e      	beq.n	80040ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 fb1b 	bl	80046ec <DMA_CheckFifoParam>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d008      	beq.n	80040ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2240      	movs	r2, #64	@ 0x40
 80040c0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80040ca:	2301      	movs	r3, #1
 80040cc:	e016      	b.n	80040fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	697a      	ldr	r2, [r7, #20]
 80040d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 fad2 	bl	8004680 <DMA_CalcBaseAndBitshift>
 80040dc:	4603      	mov	r3, r0
 80040de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040e4:	223f      	movs	r2, #63	@ 0x3f
 80040e6:	409a      	lsls	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3718      	adds	r7, #24
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	f010803f 	.word	0xf010803f

08004108 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b086      	sub	sp, #24
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
 8004114:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004116:	2300      	movs	r3, #0
 8004118:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800411e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004126:	2b01      	cmp	r3, #1
 8004128:	d101      	bne.n	800412e <HAL_DMA_Start_IT+0x26>
 800412a:	2302      	movs	r3, #2
 800412c:	e040      	b.n	80041b0 <HAL_DMA_Start_IT+0xa8>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b01      	cmp	r3, #1
 8004140:	d12f      	bne.n	80041a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2202      	movs	r2, #2
 8004146:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	68b9      	ldr	r1, [r7, #8]
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 fa64 	bl	8004624 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004160:	223f      	movs	r2, #63	@ 0x3f
 8004162:	409a      	lsls	r2, r3
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0216 	orr.w	r2, r2, #22
 8004176:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800417c:	2b00      	cmp	r3, #0
 800417e:	d007      	beq.n	8004190 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0208 	orr.w	r2, r2, #8
 800418e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f042 0201 	orr.w	r2, r2, #1
 800419e:	601a      	str	r2, [r3, #0]
 80041a0:	e005      	b.n	80041ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80041aa:	2302      	movs	r3, #2
 80041ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80041ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3718      	adds	r7, #24
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80041c6:	f7ff fddf 	bl	8003d88 <HAL_GetTick>
 80041ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d008      	beq.n	80041ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2280      	movs	r2, #128	@ 0x80
 80041dc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e052      	b.n	8004290 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f022 0216 	bic.w	r2, r2, #22
 80041f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	695a      	ldr	r2, [r3, #20]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004208:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420e:	2b00      	cmp	r3, #0
 8004210:	d103      	bne.n	800421a <HAL_DMA_Abort+0x62>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004216:	2b00      	cmp	r3, #0
 8004218:	d007      	beq.n	800422a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f022 0208 	bic.w	r2, r2, #8
 8004228:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0201 	bic.w	r2, r2, #1
 8004238:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800423a:	e013      	b.n	8004264 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800423c:	f7ff fda4 	bl	8003d88 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b05      	cmp	r3, #5
 8004248:	d90c      	bls.n	8004264 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2220      	movs	r2, #32
 800424e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2203      	movs	r2, #3
 8004254:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e015      	b.n	8004290 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1e4      	bne.n	800423c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004276:	223f      	movs	r2, #63	@ 0x3f
 8004278:	409a      	lsls	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d004      	beq.n	80042b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2280      	movs	r2, #128	@ 0x80
 80042b0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e00c      	b.n	80042d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2205      	movs	r2, #5
 80042ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 0201 	bic.w	r2, r2, #1
 80042cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80042ce:	2300      	movs	r3, #0
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80042e4:	2300      	movs	r3, #0
 80042e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80042e8:	4b8e      	ldr	r3, [pc, #568]	@ (8004524 <HAL_DMA_IRQHandler+0x248>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a8e      	ldr	r2, [pc, #568]	@ (8004528 <HAL_DMA_IRQHandler+0x24c>)
 80042ee:	fba2 2303 	umull	r2, r3, r2, r3
 80042f2:	0a9b      	lsrs	r3, r3, #10
 80042f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004306:	2208      	movs	r2, #8
 8004308:	409a      	lsls	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	4013      	ands	r3, r2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d01a      	beq.n	8004348 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0304 	and.w	r3, r3, #4
 800431c:	2b00      	cmp	r3, #0
 800431e:	d013      	beq.n	8004348 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 0204 	bic.w	r2, r2, #4
 800432e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004334:	2208      	movs	r2, #8
 8004336:	409a      	lsls	r2, r3
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004340:	f043 0201 	orr.w	r2, r3, #1
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800434c:	2201      	movs	r2, #1
 800434e:	409a      	lsls	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	4013      	ands	r3, r2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d012      	beq.n	800437e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00b      	beq.n	800437e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800436a:	2201      	movs	r2, #1
 800436c:	409a      	lsls	r2, r3
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004376:	f043 0202 	orr.w	r2, r3, #2
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004382:	2204      	movs	r2, #4
 8004384:	409a      	lsls	r2, r3
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	4013      	ands	r3, r2
 800438a:	2b00      	cmp	r3, #0
 800438c:	d012      	beq.n	80043b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00b      	beq.n	80043b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a0:	2204      	movs	r2, #4
 80043a2:	409a      	lsls	r2, r3
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ac:	f043 0204 	orr.w	r2, r3, #4
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043b8:	2210      	movs	r2, #16
 80043ba:	409a      	lsls	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	4013      	ands	r3, r2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d043      	beq.n	800444c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0308 	and.w	r3, r3, #8
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d03c      	beq.n	800444c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043d6:	2210      	movs	r2, #16
 80043d8:	409a      	lsls	r2, r3
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d018      	beq.n	800441e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d108      	bne.n	800440c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d024      	beq.n	800444c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	4798      	blx	r3
 800440a:	e01f      	b.n	800444c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004410:	2b00      	cmp	r3, #0
 8004412:	d01b      	beq.n	800444c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	4798      	blx	r3
 800441c:	e016      	b.n	800444c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004428:	2b00      	cmp	r3, #0
 800442a:	d107      	bne.n	800443c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0208 	bic.w	r2, r2, #8
 800443a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004450:	2220      	movs	r2, #32
 8004452:	409a      	lsls	r2, r3
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	4013      	ands	r3, r2
 8004458:	2b00      	cmp	r3, #0
 800445a:	f000 808f 	beq.w	800457c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0310 	and.w	r3, r3, #16
 8004468:	2b00      	cmp	r3, #0
 800446a:	f000 8087 	beq.w	800457c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004472:	2220      	movs	r2, #32
 8004474:	409a      	lsls	r2, r3
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b05      	cmp	r3, #5
 8004484:	d136      	bne.n	80044f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 0216 	bic.w	r2, r2, #22
 8004494:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	695a      	ldr	r2, [r3, #20]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80044a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d103      	bne.n	80044b6 <HAL_DMA_IRQHandler+0x1da>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d007      	beq.n	80044c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 0208 	bic.w	r2, r2, #8
 80044c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ca:	223f      	movs	r2, #63	@ 0x3f
 80044cc:	409a      	lsls	r2, r3
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d07e      	beq.n	80045e8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	4798      	blx	r3
        }
        return;
 80044f2:	e079      	b.n	80045e8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d01d      	beq.n	800453e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10d      	bne.n	800452c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004514:	2b00      	cmp	r3, #0
 8004516:	d031      	beq.n	800457c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	4798      	blx	r3
 8004520:	e02c      	b.n	800457c <HAL_DMA_IRQHandler+0x2a0>
 8004522:	bf00      	nop
 8004524:	20000024 	.word	0x20000024
 8004528:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004530:	2b00      	cmp	r3, #0
 8004532:	d023      	beq.n	800457c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	4798      	blx	r3
 800453c:	e01e      	b.n	800457c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004548:	2b00      	cmp	r3, #0
 800454a:	d10f      	bne.n	800456c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f022 0210 	bic.w	r2, r2, #16
 800455a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004570:	2b00      	cmp	r3, #0
 8004572:	d003      	beq.n	800457c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004580:	2b00      	cmp	r3, #0
 8004582:	d032      	beq.n	80045ea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004588:	f003 0301 	and.w	r3, r3, #1
 800458c:	2b00      	cmp	r3, #0
 800458e:	d022      	beq.n	80045d6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2205      	movs	r2, #5
 8004594:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f022 0201 	bic.w	r2, r2, #1
 80045a6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	3301      	adds	r3, #1
 80045ac:	60bb      	str	r3, [r7, #8]
 80045ae:	697a      	ldr	r2, [r7, #20]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d307      	bcc.n	80045c4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d1f2      	bne.n	80045a8 <HAL_DMA_IRQHandler+0x2cc>
 80045c2:	e000      	b.n	80045c6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80045c4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d005      	beq.n	80045ea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	4798      	blx	r3
 80045e6:	e000      	b.n	80045ea <HAL_DMA_IRQHandler+0x30e>
        return;
 80045e8:	bf00      	nop
    }
  }
}
 80045ea:	3718      	adds	r7, #24
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045fe:	b2db      	uxtb	r3, r3
}
 8004600:	4618      	mov	r0, r3
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004618:	4618      	mov	r0, r3
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
 8004630:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004640:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	2b40      	cmp	r3, #64	@ 0x40
 8004650:	d108      	bne.n	8004664 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004662:	e007      	b.n	8004674 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	60da      	str	r2, [r3, #12]
}
 8004674:	bf00      	nop
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	b2db      	uxtb	r3, r3
 800468e:	3b10      	subs	r3, #16
 8004690:	4a14      	ldr	r2, [pc, #80]	@ (80046e4 <DMA_CalcBaseAndBitshift+0x64>)
 8004692:	fba2 2303 	umull	r2, r3, r2, r3
 8004696:	091b      	lsrs	r3, r3, #4
 8004698:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800469a:	4a13      	ldr	r2, [pc, #76]	@ (80046e8 <DMA_CalcBaseAndBitshift+0x68>)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	4413      	add	r3, r2
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2b03      	cmp	r3, #3
 80046ac:	d909      	bls.n	80046c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80046b6:	f023 0303 	bic.w	r3, r3, #3
 80046ba:	1d1a      	adds	r2, r3, #4
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	659a      	str	r2, [r3, #88]	@ 0x58
 80046c0:	e007      	b.n	80046d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80046ca:	f023 0303 	bic.w	r3, r3, #3
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3714      	adds	r7, #20
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	aaaaaaab 	.word	0xaaaaaaab
 80046e8:	08013a18 	.word	0x08013a18

080046ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046f4:	2300      	movs	r3, #0
 80046f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d11f      	bne.n	8004746 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	2b03      	cmp	r3, #3
 800470a:	d856      	bhi.n	80047ba <DMA_CheckFifoParam+0xce>
 800470c:	a201      	add	r2, pc, #4	@ (adr r2, 8004714 <DMA_CheckFifoParam+0x28>)
 800470e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004712:	bf00      	nop
 8004714:	08004725 	.word	0x08004725
 8004718:	08004737 	.word	0x08004737
 800471c:	08004725 	.word	0x08004725
 8004720:	080047bb 	.word	0x080047bb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004728:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d046      	beq.n	80047be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004734:	e043      	b.n	80047be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800473e:	d140      	bne.n	80047c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004744:	e03d      	b.n	80047c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800474e:	d121      	bne.n	8004794 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2b03      	cmp	r3, #3
 8004754:	d837      	bhi.n	80047c6 <DMA_CheckFifoParam+0xda>
 8004756:	a201      	add	r2, pc, #4	@ (adr r2, 800475c <DMA_CheckFifoParam+0x70>)
 8004758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800475c:	0800476d 	.word	0x0800476d
 8004760:	08004773 	.word	0x08004773
 8004764:	0800476d 	.word	0x0800476d
 8004768:	08004785 	.word	0x08004785
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	73fb      	strb	r3, [r7, #15]
      break;
 8004770:	e030      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004776:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d025      	beq.n	80047ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004782:	e022      	b.n	80047ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004788:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800478c:	d11f      	bne.n	80047ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004792:	e01c      	b.n	80047ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b02      	cmp	r3, #2
 8004798:	d903      	bls.n	80047a2 <DMA_CheckFifoParam+0xb6>
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	2b03      	cmp	r3, #3
 800479e:	d003      	beq.n	80047a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80047a0:	e018      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	73fb      	strb	r3, [r7, #15]
      break;
 80047a6:	e015      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00e      	beq.n	80047d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	73fb      	strb	r3, [r7, #15]
      break;
 80047b8:	e00b      	b.n	80047d2 <DMA_CheckFifoParam+0xe6>
      break;
 80047ba:	bf00      	nop
 80047bc:	e00a      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047be:	bf00      	nop
 80047c0:	e008      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047c2:	bf00      	nop
 80047c4:	e006      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047c6:	bf00      	nop
 80047c8:	e004      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047ca:	bf00      	nop
 80047cc:	e002      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80047ce:	bf00      	nop
 80047d0:	e000      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047d2:	bf00      	nop
    }
  } 
  
  return status; 
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop

080047e4 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 80047ea:	2300      	movs	r3, #0
 80047ec:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80047ee:	4b49      	ldr	r3, [pc, #292]	@ (8004914 <HAL_FLASH_IRQHandler+0x130>)
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d020      	beq.n	800483c <HAL_FLASH_IRQHandler+0x58>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 80047fa:	4b47      	ldr	r3, [pc, #284]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	2b01      	cmp	r3, #1
 8004802:	d107      	bne.n	8004814 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8004804:	4b44      	ldr	r3, [pc, #272]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 800480a:	4b43      	ldr	r3, [pc, #268]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 800480c:	f04f 32ff 	mov.w	r2, #4294967295
 8004810:	60da      	str	r2, [r3, #12]
 8004812:	e00b      	b.n	800482c <HAL_FLASH_IRQHandler+0x48>
    }
    else if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8004814:	4b40      	ldr	r3, [pc, #256]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b02      	cmp	r3, #2
 800481c:	d103      	bne.n	8004826 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 800481e:	4b3e      	ldr	r3, [pc, #248]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	607b      	str	r3, [r7, #4]
 8004824:	e002      	b.n	800482c <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8004826:	4b3c      	ldr	r3, [pc, #240]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	607b      	str	r3, [r7, #4]
    }

    /*Save the Error code*/
    FLASH_SetErrorCode();
 800482c:	f000 f88a 	bl	8004944 <FLASH_SetErrorCode>

    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 f87d 	bl	8004930 <HAL_FLASH_OperationErrorCallback>

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004836:	4b38      	ldr	r3, [pc, #224]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 8004838:	2200      	movs	r2, #0
 800483a:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800483c:	4b35      	ldr	r3, [pc, #212]	@ (8004914 <HAL_FLASH_IRQHandler+0x130>)
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	f003 0301 	and.w	r3, r3, #1
 8004844:	2b00      	cmp	r3, #0
 8004846:	d04a      	beq.n	80048de <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004848:	4b32      	ldr	r3, [pc, #200]	@ (8004914 <HAL_FLASH_IRQHandler+0x130>)
 800484a:	2201      	movs	r2, #1
 800484c:	60da      	str	r2, [r3, #12]

    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800484e:	4b32      	ldr	r3, [pc, #200]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	b2db      	uxtb	r3, r3
 8004854:	2b01      	cmp	r3, #1
 8004856:	d12d      	bne.n	80048b4 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8004858:	4b2f      	ldr	r3, [pc, #188]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	3b01      	subs	r3, #1
 800485e:	4a2e      	ldr	r2, [pc, #184]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 8004860:	6053      	str	r3, [r2, #4]

      /* Check if there are still sectors to erase*/
      if (pFlash.NbSectorsToErase != 0U)
 8004862:	4b2d      	ldr	r3, [pc, #180]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d015      	beq.n	8004896 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 800486a:	4b2b      	ldr	r3, [pc, #172]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 f853 	bl	800491c <HAL_FLASH_EndOfOperationCallback>

        /*Increment sector number*/
        pFlash.Sector++;
 8004876:	4b28      	ldr	r3, [pc, #160]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	3301      	adds	r3, #1
 800487c:	4a26      	ldr	r2, [pc, #152]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 800487e:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8004880:	4b25      	ldr	r3, [pc, #148]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 8004886:	4b24      	ldr	r3, [pc, #144]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 8004888:	7a1b      	ldrb	r3, [r3, #8]
 800488a:	b2db      	uxtb	r3, r3
 800488c:	4619      	mov	r1, r3
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f8ae 	bl	80049f0 <FLASH_Erase_Sector>
 8004894:	e023      	b.n	80048de <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 8004896:	f04f 33ff 	mov.w	r3, #4294967295
 800489a:	607b      	str	r3, [r7, #4]
 800489c:	4a1e      	ldr	r2, [pc, #120]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80048a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	701a      	strb	r2, [r3, #0]

        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 80048a8:	f000 f8ea 	bl	8004a80 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 f835 	bl	800491c <HAL_FLASH_EndOfOperationCallback>
 80048b2:	e014      	b.n	80048de <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else
    {
      if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 80048b4:	4b18      	ldr	r3, [pc, #96]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d107      	bne.n	80048ce <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 80048be:	f000 f8df 	bl	8004a80 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 80048c2:	4b15      	ldr	r3, [pc, #84]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 f828 	bl	800491c <HAL_FLASH_EndOfOperationCallback>
 80048cc:	e004      	b.n	80048d8 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 80048ce:	4b12      	ldr	r3, [pc, #72]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	4618      	mov	r0, r3
 80048d4:	f000 f822 	bl	800491c <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80048d8:	4b0f      	ldr	r3, [pc, #60]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 80048da:	2200      	movs	r2, #0
 80048dc:	701a      	strb	r2, [r3, #0]
    }
  }

  if (pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 80048de:	4b0e      	ldr	r3, [pc, #56]	@ (8004918 <HAL_FLASH_IRQHandler+0x134>)
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d111      	bne.n	800490c <HAL_FLASH_IRQHandler+0x128>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 80048e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004914 <HAL_FLASH_IRQHandler+0x130>)
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	4a09      	ldr	r2, [pc, #36]	@ (8004914 <HAL_FLASH_IRQHandler+0x130>)
 80048ee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80048f2:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 80048f4:	4b07      	ldr	r3, [pc, #28]	@ (8004914 <HAL_FLASH_IRQHandler+0x130>)
 80048f6:	691b      	ldr	r3, [r3, #16]
 80048f8:	4a06      	ldr	r2, [pc, #24]	@ (8004914 <HAL_FLASH_IRQHandler+0x130>)
 80048fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048fe:	6113      	str	r3, [r2, #16]

    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8004900:	4b04      	ldr	r3, [pc, #16]	@ (8004914 <HAL_FLASH_IRQHandler+0x130>)
 8004902:	691b      	ldr	r3, [r3, #16]
 8004904:	4a03      	ldr	r2, [pc, #12]	@ (8004914 <HAL_FLASH_IRQHandler+0x130>)
 8004906:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800490a:	6113      	str	r3, [r2, #16]
  }
}
 800490c:	bf00      	nop
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	40023c00 	.word	0x40023c00
 8004918:	20000030 	.word	0x20000030

0800491c <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 8004924:	bf00      	nop
 8004926:	370c      	adds	r7, #12
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr

08004930 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 8004938:	bf00      	nop
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004944:	b480      	push	{r7}
 8004946:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004948:	4b27      	ldr	r3, [pc, #156]	@ (80049e8 <FLASH_SetErrorCode+0xa4>)
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	f003 0310 	and.w	r3, r3, #16
 8004950:	2b00      	cmp	r3, #0
 8004952:	d008      	beq.n	8004966 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004954:	4b25      	ldr	r3, [pc, #148]	@ (80049ec <FLASH_SetErrorCode+0xa8>)
 8004956:	69db      	ldr	r3, [r3, #28]
 8004958:	f043 0310 	orr.w	r3, r3, #16
 800495c:	4a23      	ldr	r2, [pc, #140]	@ (80049ec <FLASH_SetErrorCode+0xa8>)
 800495e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004960:	4b21      	ldr	r3, [pc, #132]	@ (80049e8 <FLASH_SetErrorCode+0xa4>)
 8004962:	2210      	movs	r2, #16
 8004964:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004966:	4b20      	ldr	r3, [pc, #128]	@ (80049e8 <FLASH_SetErrorCode+0xa4>)
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	f003 0320 	and.w	r3, r3, #32
 800496e:	2b00      	cmp	r3, #0
 8004970:	d008      	beq.n	8004984 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004972:	4b1e      	ldr	r3, [pc, #120]	@ (80049ec <FLASH_SetErrorCode+0xa8>)
 8004974:	69db      	ldr	r3, [r3, #28]
 8004976:	f043 0308 	orr.w	r3, r3, #8
 800497a:	4a1c      	ldr	r2, [pc, #112]	@ (80049ec <FLASH_SetErrorCode+0xa8>)
 800497c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800497e:	4b1a      	ldr	r3, [pc, #104]	@ (80049e8 <FLASH_SetErrorCode+0xa4>)
 8004980:	2220      	movs	r2, #32
 8004982:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004984:	4b18      	ldr	r3, [pc, #96]	@ (80049e8 <FLASH_SetErrorCode+0xa4>)
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800498c:	2b00      	cmp	r3, #0
 800498e:	d008      	beq.n	80049a2 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004990:	4b16      	ldr	r3, [pc, #88]	@ (80049ec <FLASH_SetErrorCode+0xa8>)
 8004992:	69db      	ldr	r3, [r3, #28]
 8004994:	f043 0304 	orr.w	r3, r3, #4
 8004998:	4a14      	ldr	r2, [pc, #80]	@ (80049ec <FLASH_SetErrorCode+0xa8>)
 800499a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800499c:	4b12      	ldr	r3, [pc, #72]	@ (80049e8 <FLASH_SetErrorCode+0xa4>)
 800499e:	2240      	movs	r2, #64	@ 0x40
 80049a0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80049a2:	4b11      	ldr	r3, [pc, #68]	@ (80049e8 <FLASH_SetErrorCode+0xa4>)
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d008      	beq.n	80049c0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80049ae:	4b0f      	ldr	r3, [pc, #60]	@ (80049ec <FLASH_SetErrorCode+0xa8>)
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	f043 0302 	orr.w	r3, r3, #2
 80049b6:	4a0d      	ldr	r2, [pc, #52]	@ (80049ec <FLASH_SetErrorCode+0xa8>)
 80049b8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80049ba:	4b0b      	ldr	r3, [pc, #44]	@ (80049e8 <FLASH_SetErrorCode+0xa4>)
 80049bc:	2280      	movs	r2, #128	@ 0x80
 80049be:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80049c0:	4b09      	ldr	r3, [pc, #36]	@ (80049e8 <FLASH_SetErrorCode+0xa4>)
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d008      	beq.n	80049de <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80049cc:	4b07      	ldr	r3, [pc, #28]	@ (80049ec <FLASH_SetErrorCode+0xa8>)
 80049ce:	69db      	ldr	r3, [r3, #28]
 80049d0:	f043 0320 	orr.w	r3, r3, #32
 80049d4:	4a05      	ldr	r2, [pc, #20]	@ (80049ec <FLASH_SetErrorCode+0xa8>)
 80049d6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80049d8:	4b03      	ldr	r3, [pc, #12]	@ (80049e8 <FLASH_SetErrorCode+0xa4>)
 80049da:	2202      	movs	r2, #2
 80049dc:	60da      	str	r2, [r3, #12]
  }
}
 80049de:	bf00      	nop
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr
 80049e8:	40023c00 	.word	0x40023c00
 80049ec:	20000030 	.word	0x20000030

080049f0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b085      	sub	sp, #20
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	460b      	mov	r3, r1
 80049fa:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80049fc:	2300      	movs	r3, #0
 80049fe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004a00:	78fb      	ldrb	r3, [r7, #3]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d102      	bne.n	8004a0c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004a06:	2300      	movs	r3, #0
 8004a08:	60fb      	str	r3, [r7, #12]
 8004a0a:	e010      	b.n	8004a2e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004a0c:	78fb      	ldrb	r3, [r7, #3]
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d103      	bne.n	8004a1a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004a12:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a16:	60fb      	str	r3, [r7, #12]
 8004a18:	e009      	b.n	8004a2e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004a1a:	78fb      	ldrb	r3, [r7, #3]
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	d103      	bne.n	8004a28 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004a20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a24:	60fb      	str	r3, [r7, #12]
 8004a26:	e002      	b.n	8004a2e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004a28:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004a2c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004a2e:	4b13      	ldr	r3, [pc, #76]	@ (8004a7c <FLASH_Erase_Sector+0x8c>)
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	4a12      	ldr	r2, [pc, #72]	@ (8004a7c <FLASH_Erase_Sector+0x8c>)
 8004a34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a38:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004a3a:	4b10      	ldr	r3, [pc, #64]	@ (8004a7c <FLASH_Erase_Sector+0x8c>)
 8004a3c:	691a      	ldr	r2, [r3, #16]
 8004a3e:	490f      	ldr	r1, [pc, #60]	@ (8004a7c <FLASH_Erase_Sector+0x8c>)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004a46:	4b0d      	ldr	r3, [pc, #52]	@ (8004a7c <FLASH_Erase_Sector+0x8c>)
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	4a0c      	ldr	r2, [pc, #48]	@ (8004a7c <FLASH_Erase_Sector+0x8c>)
 8004a4c:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8004a50:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004a52:	4b0a      	ldr	r3, [pc, #40]	@ (8004a7c <FLASH_Erase_Sector+0x8c>)
 8004a54:	691a      	ldr	r2, [r3, #16]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	00db      	lsls	r3, r3, #3
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	4a07      	ldr	r2, [pc, #28]	@ (8004a7c <FLASH_Erase_Sector+0x8c>)
 8004a5e:	f043 0302 	orr.w	r3, r3, #2
 8004a62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004a64:	4b05      	ldr	r3, [pc, #20]	@ (8004a7c <FLASH_Erase_Sector+0x8c>)
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	4a04      	ldr	r2, [pc, #16]	@ (8004a7c <FLASH_Erase_Sector+0x8c>)
 8004a6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a6e:	6113      	str	r3, [r2, #16]
}
 8004a70:	bf00      	nop
 8004a72:	3714      	adds	r7, #20
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	40023c00 	.word	0x40023c00

08004a80 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004a80:	b480      	push	{r7}
 8004a82:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004a84:	4b20      	ldr	r3, [pc, #128]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d017      	beq.n	8004ac0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004a90:	4b1d      	ldr	r3, [pc, #116]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a1c      	ldr	r2, [pc, #112]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004a96:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a9a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004a9c:	4b1a      	ldr	r3, [pc, #104]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a19      	ldr	r2, [pc, #100]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004aa2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004aa6:	6013      	str	r3, [r2, #0]
 8004aa8:	4b17      	ldr	r3, [pc, #92]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a16      	ldr	r2, [pc, #88]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004aae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ab2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ab4:	4b14      	ldr	r3, [pc, #80]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a13      	ldr	r2, [pc, #76]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004aba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004abe:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004ac0:	4b11      	ldr	r3, [pc, #68]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d017      	beq.n	8004afc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004acc:	4b0e      	ldr	r3, [pc, #56]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004ad2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ad6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a0a      	ldr	r2, [pc, #40]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004ade:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004ae2:	6013      	str	r3, [r2, #0]
 8004ae4:	4b08      	ldr	r3, [pc, #32]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a07      	ldr	r2, [pc, #28]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004aea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004aee:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004af0:	4b05      	ldr	r3, [pc, #20]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a04      	ldr	r2, [pc, #16]	@ (8004b08 <FLASH_FlushCaches+0x88>)
 8004af6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004afa:	6013      	str	r3, [r2, #0]
  }
}
 8004afc:	bf00      	nop
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	40023c00 	.word	0x40023c00

08004b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b089      	sub	sp, #36	@ 0x24
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004b16:	2300      	movs	r3, #0
 8004b18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b22:	2300      	movs	r3, #0
 8004b24:	61fb      	str	r3, [r7, #28]
 8004b26:	e16b      	b.n	8004e00 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b28:	2201      	movs	r2, #1
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	697a      	ldr	r2, [r7, #20]
 8004b38:	4013      	ands	r3, r2
 8004b3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b3c:	693a      	ldr	r2, [r7, #16]
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	f040 815a 	bne.w	8004dfa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f003 0303 	and.w	r3, r3, #3
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d005      	beq.n	8004b5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d130      	bne.n	8004bc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	005b      	lsls	r3, r3, #1
 8004b68:	2203      	movs	r2, #3
 8004b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b6e:	43db      	mvns	r3, r3
 8004b70:	69ba      	ldr	r2, [r7, #24]
 8004b72:	4013      	ands	r3, r2
 8004b74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	68da      	ldr	r2, [r3, #12]
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	005b      	lsls	r3, r3, #1
 8004b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b82:	69ba      	ldr	r2, [r7, #24]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	69ba      	ldr	r2, [r7, #24]
 8004b8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b94:	2201      	movs	r2, #1
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9c:	43db      	mvns	r3, r3
 8004b9e:	69ba      	ldr	r2, [r7, #24]
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	091b      	lsrs	r3, r3, #4
 8004baa:	f003 0201 	and.w	r2, r3, #1
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb4:	69ba      	ldr	r2, [r7, #24]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	69ba      	ldr	r2, [r7, #24]
 8004bbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f003 0303 	and.w	r3, r3, #3
 8004bc8:	2b03      	cmp	r3, #3
 8004bca:	d017      	beq.n	8004bfc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	005b      	lsls	r3, r3, #1
 8004bd6:	2203      	movs	r2, #3
 8004bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bdc:	43db      	mvns	r3, r3
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	4013      	ands	r3, r2
 8004be2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	689a      	ldr	r2, [r3, #8]
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	005b      	lsls	r3, r3, #1
 8004bec:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	69ba      	ldr	r2, [r7, #24]
 8004bfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f003 0303 	and.w	r3, r3, #3
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d123      	bne.n	8004c50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	08da      	lsrs	r2, r3, #3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	3208      	adds	r2, #8
 8004c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	f003 0307 	and.w	r3, r3, #7
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	220f      	movs	r2, #15
 8004c20:	fa02 f303 	lsl.w	r3, r2, r3
 8004c24:	43db      	mvns	r3, r3
 8004c26:	69ba      	ldr	r2, [r7, #24]
 8004c28:	4013      	ands	r3, r2
 8004c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	691a      	ldr	r2, [r3, #16]
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	f003 0307 	and.w	r3, r3, #7
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	08da      	lsrs	r2, r3, #3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	3208      	adds	r2, #8
 8004c4a:	69b9      	ldr	r1, [r7, #24]
 8004c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	005b      	lsls	r3, r3, #1
 8004c5a:	2203      	movs	r2, #3
 8004c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c60:	43db      	mvns	r3, r3
 8004c62:	69ba      	ldr	r2, [r7, #24]
 8004c64:	4013      	ands	r3, r2
 8004c66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f003 0203 	and.w	r2, r3, #3
 8004c70:	69fb      	ldr	r3, [r7, #28]
 8004c72:	005b      	lsls	r3, r3, #1
 8004c74:	fa02 f303 	lsl.w	r3, r2, r3
 8004c78:	69ba      	ldr	r2, [r7, #24]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	69ba      	ldr	r2, [r7, #24]
 8004c82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	f000 80b4 	beq.w	8004dfa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c92:	2300      	movs	r3, #0
 8004c94:	60fb      	str	r3, [r7, #12]
 8004c96:	4b60      	ldr	r3, [pc, #384]	@ (8004e18 <HAL_GPIO_Init+0x30c>)
 8004c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c9a:	4a5f      	ldr	r2, [pc, #380]	@ (8004e18 <HAL_GPIO_Init+0x30c>)
 8004c9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ca0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ca2:	4b5d      	ldr	r3, [pc, #372]	@ (8004e18 <HAL_GPIO_Init+0x30c>)
 8004ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ca6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004caa:	60fb      	str	r3, [r7, #12]
 8004cac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004cae:	4a5b      	ldr	r2, [pc, #364]	@ (8004e1c <HAL_GPIO_Init+0x310>)
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	089b      	lsrs	r3, r3, #2
 8004cb4:	3302      	adds	r3, #2
 8004cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	f003 0303 	and.w	r3, r3, #3
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	220f      	movs	r2, #15
 8004cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cca:	43db      	mvns	r3, r3
 8004ccc:	69ba      	ldr	r2, [r7, #24]
 8004cce:	4013      	ands	r3, r2
 8004cd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a52      	ldr	r2, [pc, #328]	@ (8004e20 <HAL_GPIO_Init+0x314>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d02b      	beq.n	8004d32 <HAL_GPIO_Init+0x226>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a51      	ldr	r2, [pc, #324]	@ (8004e24 <HAL_GPIO_Init+0x318>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d025      	beq.n	8004d2e <HAL_GPIO_Init+0x222>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a50      	ldr	r2, [pc, #320]	@ (8004e28 <HAL_GPIO_Init+0x31c>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d01f      	beq.n	8004d2a <HAL_GPIO_Init+0x21e>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a4f      	ldr	r2, [pc, #316]	@ (8004e2c <HAL_GPIO_Init+0x320>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d019      	beq.n	8004d26 <HAL_GPIO_Init+0x21a>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a4e      	ldr	r2, [pc, #312]	@ (8004e30 <HAL_GPIO_Init+0x324>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d013      	beq.n	8004d22 <HAL_GPIO_Init+0x216>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a4d      	ldr	r2, [pc, #308]	@ (8004e34 <HAL_GPIO_Init+0x328>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d00d      	beq.n	8004d1e <HAL_GPIO_Init+0x212>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a4c      	ldr	r2, [pc, #304]	@ (8004e38 <HAL_GPIO_Init+0x32c>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d007      	beq.n	8004d1a <HAL_GPIO_Init+0x20e>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a4b      	ldr	r2, [pc, #300]	@ (8004e3c <HAL_GPIO_Init+0x330>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d101      	bne.n	8004d16 <HAL_GPIO_Init+0x20a>
 8004d12:	2307      	movs	r3, #7
 8004d14:	e00e      	b.n	8004d34 <HAL_GPIO_Init+0x228>
 8004d16:	2308      	movs	r3, #8
 8004d18:	e00c      	b.n	8004d34 <HAL_GPIO_Init+0x228>
 8004d1a:	2306      	movs	r3, #6
 8004d1c:	e00a      	b.n	8004d34 <HAL_GPIO_Init+0x228>
 8004d1e:	2305      	movs	r3, #5
 8004d20:	e008      	b.n	8004d34 <HAL_GPIO_Init+0x228>
 8004d22:	2304      	movs	r3, #4
 8004d24:	e006      	b.n	8004d34 <HAL_GPIO_Init+0x228>
 8004d26:	2303      	movs	r3, #3
 8004d28:	e004      	b.n	8004d34 <HAL_GPIO_Init+0x228>
 8004d2a:	2302      	movs	r3, #2
 8004d2c:	e002      	b.n	8004d34 <HAL_GPIO_Init+0x228>
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e000      	b.n	8004d34 <HAL_GPIO_Init+0x228>
 8004d32:	2300      	movs	r3, #0
 8004d34:	69fa      	ldr	r2, [r7, #28]
 8004d36:	f002 0203 	and.w	r2, r2, #3
 8004d3a:	0092      	lsls	r2, r2, #2
 8004d3c:	4093      	lsls	r3, r2
 8004d3e:	69ba      	ldr	r2, [r7, #24]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d44:	4935      	ldr	r1, [pc, #212]	@ (8004e1c <HAL_GPIO_Init+0x310>)
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	089b      	lsrs	r3, r3, #2
 8004d4a:	3302      	adds	r3, #2
 8004d4c:	69ba      	ldr	r2, [r7, #24]
 8004d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d52:	4b3b      	ldr	r3, [pc, #236]	@ (8004e40 <HAL_GPIO_Init+0x334>)
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	43db      	mvns	r3, r3
 8004d5c:	69ba      	ldr	r2, [r7, #24]
 8004d5e:	4013      	ands	r3, r2
 8004d60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d003      	beq.n	8004d76 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004d6e:	69ba      	ldr	r2, [r7, #24]
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d76:	4a32      	ldr	r2, [pc, #200]	@ (8004e40 <HAL_GPIO_Init+0x334>)
 8004d78:	69bb      	ldr	r3, [r7, #24]
 8004d7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d7c:	4b30      	ldr	r3, [pc, #192]	@ (8004e40 <HAL_GPIO_Init+0x334>)
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	43db      	mvns	r3, r3
 8004d86:	69ba      	ldr	r2, [r7, #24]
 8004d88:	4013      	ands	r3, r2
 8004d8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d003      	beq.n	8004da0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004d98:	69ba      	ldr	r2, [r7, #24]
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004da0:	4a27      	ldr	r2, [pc, #156]	@ (8004e40 <HAL_GPIO_Init+0x334>)
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004da6:	4b26      	ldr	r3, [pc, #152]	@ (8004e40 <HAL_GPIO_Init+0x334>)
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	43db      	mvns	r3, r3
 8004db0:	69ba      	ldr	r2, [r7, #24]
 8004db2:	4013      	ands	r3, r2
 8004db4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d003      	beq.n	8004dca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004dc2:	69ba      	ldr	r2, [r7, #24]
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004dca:	4a1d      	ldr	r2, [pc, #116]	@ (8004e40 <HAL_GPIO_Init+0x334>)
 8004dcc:	69bb      	ldr	r3, [r7, #24]
 8004dce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8004e40 <HAL_GPIO_Init+0x334>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	43db      	mvns	r3, r3
 8004dda:	69ba      	ldr	r2, [r7, #24]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d003      	beq.n	8004df4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004dec:	69ba      	ldr	r2, [r7, #24]
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004df4:	4a12      	ldr	r2, [pc, #72]	@ (8004e40 <HAL_GPIO_Init+0x334>)
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	61fb      	str	r3, [r7, #28]
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	2b0f      	cmp	r3, #15
 8004e04:	f67f ae90 	bls.w	8004b28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e08:	bf00      	nop
 8004e0a:	bf00      	nop
 8004e0c:	3724      	adds	r7, #36	@ 0x24
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	40023800 	.word	0x40023800
 8004e1c:	40013800 	.word	0x40013800
 8004e20:	40020000 	.word	0x40020000
 8004e24:	40020400 	.word	0x40020400
 8004e28:	40020800 	.word	0x40020800
 8004e2c:	40020c00 	.word	0x40020c00
 8004e30:	40021000 	.word	0x40021000
 8004e34:	40021400 	.word	0x40021400
 8004e38:	40021800 	.word	0x40021800
 8004e3c:	40021c00 	.word	0x40021c00
 8004e40:	40013c00 	.word	0x40013c00

08004e44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	691a      	ldr	r2, [r3, #16]
 8004e54:	887b      	ldrh	r3, [r7, #2]
 8004e56:	4013      	ands	r3, r2
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d002      	beq.n	8004e62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	73fb      	strb	r3, [r7, #15]
 8004e60:	e001      	b.n	8004e66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e62:	2300      	movs	r3, #0
 8004e64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3714      	adds	r7, #20
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	460b      	mov	r3, r1
 8004e7e:	807b      	strh	r3, [r7, #2]
 8004e80:	4613      	mov	r3, r2
 8004e82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e84:	787b      	ldrb	r3, [r7, #1]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d003      	beq.n	8004e92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e8a:	887a      	ldrh	r2, [r7, #2]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e90:	e003      	b.n	8004e9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e92:	887b      	ldrh	r3, [r7, #2]
 8004e94:	041a      	lsls	r2, r3, #16
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	619a      	str	r2, [r3, #24]
}
 8004e9a:	bf00      	nop
 8004e9c:	370c      	adds	r7, #12
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
	...

08004ea8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e12b      	b.n	8005112 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d106      	bne.n	8004ed4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f7fe fb02 	bl	80034d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2224      	movs	r2, #36	@ 0x24
 8004ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f022 0201 	bic.w	r2, r2, #1
 8004eea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004efa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f0c:	f003 fbf6 	bl	80086fc <HAL_RCC_GetPCLK1Freq>
 8004f10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	4a81      	ldr	r2, [pc, #516]	@ (800511c <HAL_I2C_Init+0x274>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d807      	bhi.n	8004f2c <HAL_I2C_Init+0x84>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	4a80      	ldr	r2, [pc, #512]	@ (8005120 <HAL_I2C_Init+0x278>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	bf94      	ite	ls
 8004f24:	2301      	movls	r3, #1
 8004f26:	2300      	movhi	r3, #0
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	e006      	b.n	8004f3a <HAL_I2C_Init+0x92>
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4a7d      	ldr	r2, [pc, #500]	@ (8005124 <HAL_I2C_Init+0x27c>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	bf94      	ite	ls
 8004f34:	2301      	movls	r3, #1
 8004f36:	2300      	movhi	r3, #0
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e0e7      	b.n	8005112 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	4a78      	ldr	r2, [pc, #480]	@ (8005128 <HAL_I2C_Init+0x280>)
 8004f46:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4a:	0c9b      	lsrs	r3, r3, #18
 8004f4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68ba      	ldr	r2, [r7, #8]
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	6a1b      	ldr	r3, [r3, #32]
 8004f68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	4a6a      	ldr	r2, [pc, #424]	@ (800511c <HAL_I2C_Init+0x274>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d802      	bhi.n	8004f7c <HAL_I2C_Init+0xd4>
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	3301      	adds	r3, #1
 8004f7a:	e009      	b.n	8004f90 <HAL_I2C_Init+0xe8>
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004f82:	fb02 f303 	mul.w	r3, r2, r3
 8004f86:	4a69      	ldr	r2, [pc, #420]	@ (800512c <HAL_I2C_Init+0x284>)
 8004f88:	fba2 2303 	umull	r2, r3, r2, r3
 8004f8c:	099b      	lsrs	r3, r3, #6
 8004f8e:	3301      	adds	r3, #1
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6812      	ldr	r2, [r2, #0]
 8004f94:	430b      	orrs	r3, r1
 8004f96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004fa2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	495c      	ldr	r1, [pc, #368]	@ (800511c <HAL_I2C_Init+0x274>)
 8004fac:	428b      	cmp	r3, r1
 8004fae:	d819      	bhi.n	8004fe4 <HAL_I2C_Init+0x13c>
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	1e59      	subs	r1, r3, #1
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fbe:	1c59      	adds	r1, r3, #1
 8004fc0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004fc4:	400b      	ands	r3, r1
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00a      	beq.n	8004fe0 <HAL_I2C_Init+0x138>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	1e59      	subs	r1, r3, #1
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	005b      	lsls	r3, r3, #1
 8004fd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fd8:	3301      	adds	r3, #1
 8004fda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fde:	e051      	b.n	8005084 <HAL_I2C_Init+0x1dc>
 8004fe0:	2304      	movs	r3, #4
 8004fe2:	e04f      	b.n	8005084 <HAL_I2C_Init+0x1dc>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d111      	bne.n	8005010 <HAL_I2C_Init+0x168>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	1e58      	subs	r0, r3, #1
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6859      	ldr	r1, [r3, #4]
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	005b      	lsls	r3, r3, #1
 8004ff8:	440b      	add	r3, r1
 8004ffa:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ffe:	3301      	adds	r3, #1
 8005000:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005004:	2b00      	cmp	r3, #0
 8005006:	bf0c      	ite	eq
 8005008:	2301      	moveq	r3, #1
 800500a:	2300      	movne	r3, #0
 800500c:	b2db      	uxtb	r3, r3
 800500e:	e012      	b.n	8005036 <HAL_I2C_Init+0x18e>
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	1e58      	subs	r0, r3, #1
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6859      	ldr	r1, [r3, #4]
 8005018:	460b      	mov	r3, r1
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	440b      	add	r3, r1
 800501e:	0099      	lsls	r1, r3, #2
 8005020:	440b      	add	r3, r1
 8005022:	fbb0 f3f3 	udiv	r3, r0, r3
 8005026:	3301      	adds	r3, #1
 8005028:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800502c:	2b00      	cmp	r3, #0
 800502e:	bf0c      	ite	eq
 8005030:	2301      	moveq	r3, #1
 8005032:	2300      	movne	r3, #0
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d001      	beq.n	800503e <HAL_I2C_Init+0x196>
 800503a:	2301      	movs	r3, #1
 800503c:	e022      	b.n	8005084 <HAL_I2C_Init+0x1dc>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d10e      	bne.n	8005064 <HAL_I2C_Init+0x1bc>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	1e58      	subs	r0, r3, #1
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6859      	ldr	r1, [r3, #4]
 800504e:	460b      	mov	r3, r1
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	440b      	add	r3, r1
 8005054:	fbb0 f3f3 	udiv	r3, r0, r3
 8005058:	3301      	adds	r3, #1
 800505a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800505e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005062:	e00f      	b.n	8005084 <HAL_I2C_Init+0x1dc>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	1e58      	subs	r0, r3, #1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6859      	ldr	r1, [r3, #4]
 800506c:	460b      	mov	r3, r1
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	440b      	add	r3, r1
 8005072:	0099      	lsls	r1, r3, #2
 8005074:	440b      	add	r3, r1
 8005076:	fbb0 f3f3 	udiv	r3, r0, r3
 800507a:	3301      	adds	r3, #1
 800507c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005080:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005084:	6879      	ldr	r1, [r7, #4]
 8005086:	6809      	ldr	r1, [r1, #0]
 8005088:	4313      	orrs	r3, r2
 800508a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	69da      	ldr	r2, [r3, #28]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a1b      	ldr	r3, [r3, #32]
 800509e:	431a      	orrs	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	430a      	orrs	r2, r1
 80050a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80050b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	6911      	ldr	r1, [r2, #16]
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	68d2      	ldr	r2, [r2, #12]
 80050be:	4311      	orrs	r1, r2
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	6812      	ldr	r2, [r2, #0]
 80050c4:	430b      	orrs	r3, r1
 80050c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	695a      	ldr	r2, [r3, #20]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	431a      	orrs	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	430a      	orrs	r2, r1
 80050e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f042 0201 	orr.w	r2, r2, #1
 80050f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2220      	movs	r2, #32
 80050fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	000186a0 	.word	0x000186a0
 8005120:	001e847f 	.word	0x001e847f
 8005124:	003d08ff 	.word	0x003d08ff
 8005128:	431bde83 	.word	0x431bde83
 800512c:	10624dd3 	.word	0x10624dd3

08005130 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005142:	2b80      	cmp	r3, #128	@ 0x80
 8005144:	d103      	bne.n	800514e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2200      	movs	r2, #0
 800514c:	611a      	str	r2, [r3, #16]
  }
}
 800514e:	bf00      	nop
 8005150:	370c      	adds	r7, #12
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
	...

0800515c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b088      	sub	sp, #32
 8005160:	af02      	add	r7, sp, #8
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	607a      	str	r2, [r7, #4]
 8005166:	461a      	mov	r2, r3
 8005168:	460b      	mov	r3, r1
 800516a:	817b      	strh	r3, [r7, #10]
 800516c:	4613      	mov	r3, r2
 800516e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005170:	f7fe fe0a 	bl	8003d88 <HAL_GetTick>
 8005174:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800517c:	b2db      	uxtb	r3, r3
 800517e:	2b20      	cmp	r3, #32
 8005180:	f040 80e0 	bne.w	8005344 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	9300      	str	r3, [sp, #0]
 8005188:	2319      	movs	r3, #25
 800518a:	2201      	movs	r2, #1
 800518c:	4970      	ldr	r1, [pc, #448]	@ (8005350 <HAL_I2C_Master_Transmit+0x1f4>)
 800518e:	68f8      	ldr	r0, [r7, #12]
 8005190:	f002 fbe6 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800519a:	2302      	movs	r3, #2
 800519c:	e0d3      	b.n	8005346 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d101      	bne.n	80051ac <HAL_I2C_Master_Transmit+0x50>
 80051a8:	2302      	movs	r3, #2
 80051aa:	e0cc      	b.n	8005346 <HAL_I2C_Master_Transmit+0x1ea>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0301 	and.w	r3, r3, #1
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d007      	beq.n	80051d2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f042 0201 	orr.w	r2, r2, #1
 80051d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2221      	movs	r2, #33	@ 0x21
 80051e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2210      	movs	r2, #16
 80051ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	893a      	ldrh	r2, [r7, #8]
 8005202:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005208:	b29a      	uxth	r2, r3
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	4a50      	ldr	r2, [pc, #320]	@ (8005354 <HAL_I2C_Master_Transmit+0x1f8>)
 8005212:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005214:	8979      	ldrh	r1, [r7, #10]
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	6a3a      	ldr	r2, [r7, #32]
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f002 f8f8 	bl	8007410 <I2C_MasterRequestWrite>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e08d      	b.n	8005346 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800522a:	2300      	movs	r3, #0
 800522c:	613b      	str	r3, [r7, #16]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	695b      	ldr	r3, [r3, #20]
 8005234:	613b      	str	r3, [r7, #16]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	699b      	ldr	r3, [r3, #24]
 800523c:	613b      	str	r3, [r7, #16]
 800523e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005240:	e066      	b.n	8005310 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	6a39      	ldr	r1, [r7, #32]
 8005246:	68f8      	ldr	r0, [r7, #12]
 8005248:	f002 fca4 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00d      	beq.n	800526e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005256:	2b04      	cmp	r3, #4
 8005258:	d107      	bne.n	800526a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005268:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e06b      	b.n	8005346 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005272:	781a      	ldrb	r2, [r3, #0]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800527e:	1c5a      	adds	r2, r3, #1
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005288:	b29b      	uxth	r3, r3
 800528a:	3b01      	subs	r3, #1
 800528c:	b29a      	uxth	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005296:	3b01      	subs	r3, #1
 8005298:	b29a      	uxth	r2, r3
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	695b      	ldr	r3, [r3, #20]
 80052a4:	f003 0304 	and.w	r3, r3, #4
 80052a8:	2b04      	cmp	r3, #4
 80052aa:	d11b      	bne.n	80052e4 <HAL_I2C_Master_Transmit+0x188>
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d017      	beq.n	80052e4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b8:	781a      	ldrb	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c4:	1c5a      	adds	r2, r3, #1
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	3b01      	subs	r3, #1
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052dc:	3b01      	subs	r3, #1
 80052de:	b29a      	uxth	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052e4:	697a      	ldr	r2, [r7, #20]
 80052e6:	6a39      	ldr	r1, [r7, #32]
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f002 fc9b 	bl	8007c24 <I2C_WaitOnBTFFlagUntilTimeout>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d00d      	beq.n	8005310 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f8:	2b04      	cmp	r3, #4
 80052fa:	d107      	bne.n	800530c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800530a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e01a      	b.n	8005346 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005314:	2b00      	cmp	r3, #0
 8005316:	d194      	bne.n	8005242 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005326:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2220      	movs	r2, #32
 800532c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005340:	2300      	movs	r3, #0
 8005342:	e000      	b.n	8005346 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005344:	2302      	movs	r3, #2
  }
}
 8005346:	4618      	mov	r0, r3
 8005348:	3718      	adds	r7, #24
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	00100002 	.word	0x00100002
 8005354:	ffff0000 	.word	0xffff0000

08005358 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b088      	sub	sp, #32
 800535c:	af02      	add	r7, sp, #8
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	4608      	mov	r0, r1
 8005362:	4611      	mov	r1, r2
 8005364:	461a      	mov	r2, r3
 8005366:	4603      	mov	r3, r0
 8005368:	817b      	strh	r3, [r7, #10]
 800536a:	460b      	mov	r3, r1
 800536c:	813b      	strh	r3, [r7, #8]
 800536e:	4613      	mov	r3, r2
 8005370:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005372:	f7fe fd09 	bl	8003d88 <HAL_GetTick>
 8005376:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b20      	cmp	r3, #32
 8005382:	f040 80d9 	bne.w	8005538 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	9300      	str	r3, [sp, #0]
 800538a:	2319      	movs	r3, #25
 800538c:	2201      	movs	r2, #1
 800538e:	496d      	ldr	r1, [pc, #436]	@ (8005544 <HAL_I2C_Mem_Write+0x1ec>)
 8005390:	68f8      	ldr	r0, [r7, #12]
 8005392:	f002 fae5 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d001      	beq.n	80053a0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800539c:	2302      	movs	r3, #2
 800539e:	e0cc      	b.n	800553a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d101      	bne.n	80053ae <HAL_I2C_Mem_Write+0x56>
 80053aa:	2302      	movs	r3, #2
 80053ac:	e0c5      	b.n	800553a <HAL_I2C_Mem_Write+0x1e2>
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0301 	and.w	r3, r3, #1
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d007      	beq.n	80053d4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f042 0201 	orr.w	r2, r2, #1
 80053d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2221      	movs	r2, #33	@ 0x21
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2240      	movs	r2, #64	@ 0x40
 80053f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6a3a      	ldr	r2, [r7, #32]
 80053fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005404:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800540a:	b29a      	uxth	r2, r3
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	4a4d      	ldr	r2, [pc, #308]	@ (8005548 <HAL_I2C_Mem_Write+0x1f0>)
 8005414:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005416:	88f8      	ldrh	r0, [r7, #6]
 8005418:	893a      	ldrh	r2, [r7, #8]
 800541a:	8979      	ldrh	r1, [r7, #10]
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	9301      	str	r3, [sp, #4]
 8005420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005422:	9300      	str	r3, [sp, #0]
 8005424:	4603      	mov	r3, r0
 8005426:	68f8      	ldr	r0, [r7, #12]
 8005428:	f002 f874 	bl	8007514 <I2C_RequestMemoryWrite>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d052      	beq.n	80054d8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e081      	b.n	800553a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f002 fbaa 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00d      	beq.n	8005462 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544a:	2b04      	cmp	r3, #4
 800544c:	d107      	bne.n	800545e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800545c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e06b      	b.n	800553a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005466:	781a      	ldrb	r2, [r3, #0]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005472:	1c5a      	adds	r2, r3, #1
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800547c:	3b01      	subs	r3, #1
 800547e:	b29a      	uxth	r2, r3
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005488:	b29b      	uxth	r3, r3
 800548a:	3b01      	subs	r3, #1
 800548c:	b29a      	uxth	r2, r3
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	f003 0304 	and.w	r3, r3, #4
 800549c:	2b04      	cmp	r3, #4
 800549e:	d11b      	bne.n	80054d8 <HAL_I2C_Mem_Write+0x180>
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d017      	beq.n	80054d8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ac:	781a      	ldrb	r2, [r3, #0]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b8:	1c5a      	adds	r2, r3, #1
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054c2:	3b01      	subs	r3, #1
 80054c4:	b29a      	uxth	r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	3b01      	subs	r3, #1
 80054d2:	b29a      	uxth	r2, r3
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1aa      	bne.n	8005436 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054e0:	697a      	ldr	r2, [r7, #20]
 80054e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	f002 fb9d 	bl	8007c24 <I2C_WaitOnBTFFlagUntilTimeout>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d00d      	beq.n	800550c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f4:	2b04      	cmp	r3, #4
 80054f6:	d107      	bne.n	8005508 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005506:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e016      	b.n	800553a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800551a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2220      	movs	r2, #32
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005534:	2300      	movs	r3, #0
 8005536:	e000      	b.n	800553a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005538:	2302      	movs	r3, #2
  }
}
 800553a:	4618      	mov	r0, r3
 800553c:	3718      	adds	r7, #24
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	00100002 	.word	0x00100002
 8005548:	ffff0000 	.word	0xffff0000

0800554c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b08c      	sub	sp, #48	@ 0x30
 8005550:	af02      	add	r7, sp, #8
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	4608      	mov	r0, r1
 8005556:	4611      	mov	r1, r2
 8005558:	461a      	mov	r2, r3
 800555a:	4603      	mov	r3, r0
 800555c:	817b      	strh	r3, [r7, #10]
 800555e:	460b      	mov	r3, r1
 8005560:	813b      	strh	r3, [r7, #8]
 8005562:	4613      	mov	r3, r2
 8005564:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005566:	f7fe fc0f 	bl	8003d88 <HAL_GetTick>
 800556a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005572:	b2db      	uxtb	r3, r3
 8005574:	2b20      	cmp	r3, #32
 8005576:	f040 8214 	bne.w	80059a2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800557a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800557c:	9300      	str	r3, [sp, #0]
 800557e:	2319      	movs	r3, #25
 8005580:	2201      	movs	r2, #1
 8005582:	497b      	ldr	r1, [pc, #492]	@ (8005770 <HAL_I2C_Mem_Read+0x224>)
 8005584:	68f8      	ldr	r0, [r7, #12]
 8005586:	f002 f9eb 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d001      	beq.n	8005594 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005590:	2302      	movs	r3, #2
 8005592:	e207      	b.n	80059a4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800559a:	2b01      	cmp	r3, #1
 800559c:	d101      	bne.n	80055a2 <HAL_I2C_Mem_Read+0x56>
 800559e:	2302      	movs	r3, #2
 80055a0:	e200      	b.n	80059a4 <HAL_I2C_Mem_Read+0x458>
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d007      	beq.n	80055c8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f042 0201 	orr.w	r2, r2, #1
 80055c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2222      	movs	r2, #34	@ 0x22
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2240      	movs	r2, #64	@ 0x40
 80055e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80055f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055fe:	b29a      	uxth	r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	4a5b      	ldr	r2, [pc, #364]	@ (8005774 <HAL_I2C_Mem_Read+0x228>)
 8005608:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800560a:	88f8      	ldrh	r0, [r7, #6]
 800560c:	893a      	ldrh	r2, [r7, #8]
 800560e:	8979      	ldrh	r1, [r7, #10]
 8005610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005612:	9301      	str	r3, [sp, #4]
 8005614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005616:	9300      	str	r3, [sp, #0]
 8005618:	4603      	mov	r3, r0
 800561a:	68f8      	ldr	r0, [r7, #12]
 800561c:	f002 f810 	bl	8007640 <I2C_RequestMemoryRead>
 8005620:	4603      	mov	r3, r0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d001      	beq.n	800562a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e1bc      	b.n	80059a4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800562e:	2b00      	cmp	r3, #0
 8005630:	d113      	bne.n	800565a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005632:	2300      	movs	r3, #0
 8005634:	623b      	str	r3, [r7, #32]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	695b      	ldr	r3, [r3, #20]
 800563c:	623b      	str	r3, [r7, #32]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	623b      	str	r3, [r7, #32]
 8005646:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005656:	601a      	str	r2, [r3, #0]
 8005658:	e190      	b.n	800597c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800565e:	2b01      	cmp	r3, #1
 8005660:	d11b      	bne.n	800569a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005670:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005672:	2300      	movs	r3, #0
 8005674:	61fb      	str	r3, [r7, #28]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	695b      	ldr	r3, [r3, #20]
 800567c:	61fb      	str	r3, [r7, #28]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	699b      	ldr	r3, [r3, #24]
 8005684:	61fb      	str	r3, [r7, #28]
 8005686:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005696:	601a      	str	r2, [r3, #0]
 8005698:	e170      	b.n	800597c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d11b      	bne.n	80056da <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056c2:	2300      	movs	r3, #0
 80056c4:	61bb      	str	r3, [r7, #24]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	695b      	ldr	r3, [r3, #20]
 80056cc:	61bb      	str	r3, [r7, #24]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	61bb      	str	r3, [r7, #24]
 80056d6:	69bb      	ldr	r3, [r7, #24]
 80056d8:	e150      	b.n	800597c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056da:	2300      	movs	r3, #0
 80056dc:	617b      	str	r3, [r7, #20]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	695b      	ldr	r3, [r3, #20]
 80056e4:	617b      	str	r3, [r7, #20]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	617b      	str	r3, [r7, #20]
 80056ee:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80056f0:	e144      	b.n	800597c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056f6:	2b03      	cmp	r3, #3
 80056f8:	f200 80f1 	bhi.w	80058de <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005700:	2b01      	cmp	r3, #1
 8005702:	d123      	bne.n	800574c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005704:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005706:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005708:	68f8      	ldr	r0, [r7, #12]
 800570a:	f002 fb05 	bl	8007d18 <I2C_WaitOnRXNEFlagUntilTimeout>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d001      	beq.n	8005718 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	e145      	b.n	80059a4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	691a      	ldr	r2, [r3, #16]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005722:	b2d2      	uxtb	r2, r2
 8005724:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572a:	1c5a      	adds	r2, r3, #1
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005734:	3b01      	subs	r3, #1
 8005736:	b29a      	uxth	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005740:	b29b      	uxth	r3, r3
 8005742:	3b01      	subs	r3, #1
 8005744:	b29a      	uxth	r2, r3
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800574a:	e117      	b.n	800597c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005750:	2b02      	cmp	r3, #2
 8005752:	d14e      	bne.n	80057f2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005756:	9300      	str	r3, [sp, #0]
 8005758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800575a:	2200      	movs	r2, #0
 800575c:	4906      	ldr	r1, [pc, #24]	@ (8005778 <HAL_I2C_Mem_Read+0x22c>)
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f002 f8fe 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d008      	beq.n	800577c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e11a      	b.n	80059a4 <HAL_I2C_Mem_Read+0x458>
 800576e:	bf00      	nop
 8005770:	00100002 	.word	0x00100002
 8005774:	ffff0000 	.word	0xffff0000
 8005778:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800578a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	691a      	ldr	r2, [r3, #16]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005796:	b2d2      	uxtb	r2, r2
 8005798:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800579e:	1c5a      	adds	r2, r3, #1
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057a8:	3b01      	subs	r3, #1
 80057aa:	b29a      	uxth	r2, r3
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	3b01      	subs	r3, #1
 80057b8:	b29a      	uxth	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	691a      	ldr	r2, [r3, #16]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c8:	b2d2      	uxtb	r2, r2
 80057ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d0:	1c5a      	adds	r2, r3, #1
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057da:	3b01      	subs	r3, #1
 80057dc:	b29a      	uxth	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	3b01      	subs	r3, #1
 80057ea:	b29a      	uxth	r2, r3
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80057f0:	e0c4      	b.n	800597c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80057f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f4:	9300      	str	r3, [sp, #0]
 80057f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057f8:	2200      	movs	r2, #0
 80057fa:	496c      	ldr	r1, [pc, #432]	@ (80059ac <HAL_I2C_Mem_Read+0x460>)
 80057fc:	68f8      	ldr	r0, [r7, #12]
 80057fe:	f002 f8af 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d001      	beq.n	800580c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e0cb      	b.n	80059a4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800581a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	691a      	ldr	r2, [r3, #16]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005826:	b2d2      	uxtb	r2, r2
 8005828:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800582e:	1c5a      	adds	r2, r3, #1
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005838:	3b01      	subs	r3, #1
 800583a:	b29a      	uxth	r2, r3
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005844:	b29b      	uxth	r3, r3
 8005846:	3b01      	subs	r3, #1
 8005848:	b29a      	uxth	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800584e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005850:	9300      	str	r3, [sp, #0]
 8005852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005854:	2200      	movs	r2, #0
 8005856:	4955      	ldr	r1, [pc, #340]	@ (80059ac <HAL_I2C_Mem_Read+0x460>)
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	f002 f881 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d001      	beq.n	8005868 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e09d      	b.n	80059a4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005876:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	691a      	ldr	r2, [r3, #16]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005882:	b2d2      	uxtb	r2, r2
 8005884:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800588a:	1c5a      	adds	r2, r3, #1
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005894:	3b01      	subs	r3, #1
 8005896:	b29a      	uxth	r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058a0:	b29b      	uxth	r3, r3
 80058a2:	3b01      	subs	r3, #1
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	691a      	ldr	r2, [r3, #16]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b4:	b2d2      	uxtb	r2, r2
 80058b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058bc:	1c5a      	adds	r2, r3, #1
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058c6:	3b01      	subs	r3, #1
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	3b01      	subs	r3, #1
 80058d6:	b29a      	uxth	r2, r3
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80058dc:	e04e      	b.n	800597c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80058e2:	68f8      	ldr	r0, [r7, #12]
 80058e4:	f002 fa18 	bl	8007d18 <I2C_WaitOnRXNEFlagUntilTimeout>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d001      	beq.n	80058f2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e058      	b.n	80059a4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	691a      	ldr	r2, [r3, #16]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058fc:	b2d2      	uxtb	r2, r2
 80058fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005904:	1c5a      	adds	r2, r3, #1
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800590e:	3b01      	subs	r3, #1
 8005910:	b29a      	uxth	r2, r3
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800591a:	b29b      	uxth	r3, r3
 800591c:	3b01      	subs	r3, #1
 800591e:	b29a      	uxth	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	695b      	ldr	r3, [r3, #20]
 800592a:	f003 0304 	and.w	r3, r3, #4
 800592e:	2b04      	cmp	r3, #4
 8005930:	d124      	bne.n	800597c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005936:	2b03      	cmp	r3, #3
 8005938:	d107      	bne.n	800594a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005948:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	691a      	ldr	r2, [r3, #16]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005954:	b2d2      	uxtb	r2, r2
 8005956:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800595c:	1c5a      	adds	r2, r3, #1
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005966:	3b01      	subs	r3, #1
 8005968:	b29a      	uxth	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005972:	b29b      	uxth	r3, r3
 8005974:	3b01      	subs	r3, #1
 8005976:	b29a      	uxth	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005980:	2b00      	cmp	r3, #0
 8005982:	f47f aeb6 	bne.w	80056f2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2220      	movs	r2, #32
 800598a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800599e:	2300      	movs	r3, #0
 80059a0:	e000      	b.n	80059a4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80059a2:	2302      	movs	r3, #2
  }
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3728      	adds	r7, #40	@ 0x28
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	00010004 	.word	0x00010004

080059b0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b08a      	sub	sp, #40	@ 0x28
 80059b4:	af02      	add	r7, sp, #8
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	607a      	str	r2, [r7, #4]
 80059ba:	603b      	str	r3, [r7, #0]
 80059bc:	460b      	mov	r3, r1
 80059be:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80059c0:	f7fe f9e2 	bl	8003d88 <HAL_GetTick>
 80059c4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80059c6:	2300      	movs	r3, #0
 80059c8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	2b20      	cmp	r3, #32
 80059d4:	f040 8111 	bne.w	8005bfa <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	9300      	str	r3, [sp, #0]
 80059dc:	2319      	movs	r3, #25
 80059de:	2201      	movs	r2, #1
 80059e0:	4988      	ldr	r1, [pc, #544]	@ (8005c04 <HAL_I2C_IsDeviceReady+0x254>)
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	f001 ffbc 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 80059e8:	4603      	mov	r3, r0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d001      	beq.n	80059f2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80059ee:	2302      	movs	r3, #2
 80059f0:	e104      	b.n	8005bfc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d101      	bne.n	8005a00 <HAL_I2C_IsDeviceReady+0x50>
 80059fc:	2302      	movs	r3, #2
 80059fe:	e0fd      	b.n	8005bfc <HAL_I2C_IsDeviceReady+0x24c>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0301 	and.w	r3, r3, #1
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	d007      	beq.n	8005a26 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f042 0201 	orr.w	r2, r2, #1
 8005a24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a34:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2224      	movs	r2, #36	@ 0x24
 8005a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2200      	movs	r2, #0
 8005a42:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	4a70      	ldr	r2, [pc, #448]	@ (8005c08 <HAL_I2C_IsDeviceReady+0x258>)
 8005a48:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a58:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f001 ff7a 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d00d      	beq.n	8005a8e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a80:	d103      	bne.n	8005a8a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a88:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e0b6      	b.n	8005bfc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a8e:	897b      	ldrh	r3, [r7, #10]
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	461a      	mov	r2, r3
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005a9c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005a9e:	f7fe f973 	bl	8003d88 <HAL_GetTick>
 8005aa2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	bf0c      	ite	eq
 8005ab2:	2301      	moveq	r3, #1
 8005ab4:	2300      	movne	r3, #0
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	695b      	ldr	r3, [r3, #20]
 8005ac0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ac4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ac8:	bf0c      	ite	eq
 8005aca:	2301      	moveq	r3, #1
 8005acc:	2300      	movne	r3, #0
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005ad2:	e025      	b.n	8005b20 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005ad4:	f7fe f958 	bl	8003d88 <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	683a      	ldr	r2, [r7, #0]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d302      	bcc.n	8005aea <HAL_I2C_IsDeviceReady+0x13a>
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d103      	bne.n	8005af2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	22a0      	movs	r2, #160	@ 0xa0
 8005aee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	695b      	ldr	r3, [r3, #20]
 8005af8:	f003 0302 	and.w	r3, r3, #2
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	bf0c      	ite	eq
 8005b00:	2301      	moveq	r3, #1
 8005b02:	2300      	movne	r3, #0
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	695b      	ldr	r3, [r3, #20]
 8005b0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b16:	bf0c      	ite	eq
 8005b18:	2301      	moveq	r3, #1
 8005b1a:	2300      	movne	r3, #0
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	2ba0      	cmp	r3, #160	@ 0xa0
 8005b2a:	d005      	beq.n	8005b38 <HAL_I2C_IsDeviceReady+0x188>
 8005b2c:	7dfb      	ldrb	r3, [r7, #23]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d102      	bne.n	8005b38 <HAL_I2C_IsDeviceReady+0x188>
 8005b32:	7dbb      	ldrb	r3, [r7, #22]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d0cd      	beq.n	8005ad4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2220      	movs	r2, #32
 8005b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	f003 0302 	and.w	r3, r3, #2
 8005b4a:	2b02      	cmp	r3, #2
 8005b4c:	d129      	bne.n	8005ba2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b5c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b5e:	2300      	movs	r3, #0
 8005b60:	613b      	str	r3, [r7, #16]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	695b      	ldr	r3, [r3, #20]
 8005b68:	613b      	str	r3, [r7, #16]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	613b      	str	r3, [r7, #16]
 8005b72:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	9300      	str	r3, [sp, #0]
 8005b78:	2319      	movs	r3, #25
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	4921      	ldr	r1, [pc, #132]	@ (8005c04 <HAL_I2C_IsDeviceReady+0x254>)
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	f001 feee 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d001      	beq.n	8005b8e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e036      	b.n	8005bfc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2220      	movs	r2, #32
 8005b92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	e02c      	b.n	8005bfc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bb0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005bba:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	9300      	str	r3, [sp, #0]
 8005bc0:	2319      	movs	r3, #25
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	490f      	ldr	r1, [pc, #60]	@ (8005c04 <HAL_I2C_IsDeviceReady+0x254>)
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f001 feca 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d001      	beq.n	8005bd6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e012      	b.n	8005bfc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	3301      	adds	r3, #1
 8005bda:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005bdc:	69ba      	ldr	r2, [r7, #24]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	429a      	cmp	r2, r3
 8005be2:	f4ff af32 	bcc.w	8005a4a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2220      	movs	r2, #32
 8005bea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e000      	b.n	8005bfc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005bfa:	2302      	movs	r3, #2
  }
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3720      	adds	r7, #32
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	00100002 	.word	0x00100002
 8005c08:	ffff0000 	.word	0xffff0000

08005c0c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b088      	sub	sp, #32
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005c14:	2300      	movs	r3, #0
 8005c16:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c24:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c2c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c34:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005c36:	7bfb      	ldrb	r3, [r7, #15]
 8005c38:	2b10      	cmp	r3, #16
 8005c3a:	d003      	beq.n	8005c44 <HAL_I2C_EV_IRQHandler+0x38>
 8005c3c:	7bfb      	ldrb	r3, [r7, #15]
 8005c3e:	2b40      	cmp	r3, #64	@ 0x40
 8005c40:	f040 80c1 	bne.w	8005dc6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d10d      	bne.n	8005c7a <HAL_I2C_EV_IRQHandler+0x6e>
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005c64:	d003      	beq.n	8005c6e <HAL_I2C_EV_IRQHandler+0x62>
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005c6c:	d101      	bne.n	8005c72 <HAL_I2C_EV_IRQHandler+0x66>
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e000      	b.n	8005c74 <HAL_I2C_EV_IRQHandler+0x68>
 8005c72:	2300      	movs	r3, #0
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	f000 8132 	beq.w	8005ede <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	f003 0301 	and.w	r3, r3, #1
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d00c      	beq.n	8005c9e <HAL_I2C_EV_IRQHandler+0x92>
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	0a5b      	lsrs	r3, r3, #9
 8005c88:	f003 0301 	and.w	r3, r3, #1
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d006      	beq.n	8005c9e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f002 f8cd 	bl	8007e30 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 fd9b 	bl	80067d2 <I2C_Master_SB>
 8005c9c:	e092      	b.n	8005dc4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	08db      	lsrs	r3, r3, #3
 8005ca2:	f003 0301 	and.w	r3, r3, #1
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d009      	beq.n	8005cbe <HAL_I2C_EV_IRQHandler+0xb2>
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	0a5b      	lsrs	r3, r3, #9
 8005cae:	f003 0301 	and.w	r3, r3, #1
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d003      	beq.n	8005cbe <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f000 fe11 	bl	80068de <I2C_Master_ADD10>
 8005cbc:	e082      	b.n	8005dc4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	085b      	lsrs	r3, r3, #1
 8005cc2:	f003 0301 	and.w	r3, r3, #1
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d009      	beq.n	8005cde <HAL_I2C_EV_IRQHandler+0xd2>
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	0a5b      	lsrs	r3, r3, #9
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d003      	beq.n	8005cde <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f000 fe2b 	bl	8006932 <I2C_Master_ADDR>
 8005cdc:	e072      	b.n	8005dc4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	089b      	lsrs	r3, r3, #2
 8005ce2:	f003 0301 	and.w	r3, r3, #1
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d03b      	beq.n	8005d62 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cf8:	f000 80f3 	beq.w	8005ee2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005cfc:	69fb      	ldr	r3, [r7, #28]
 8005cfe:	09db      	lsrs	r3, r3, #7
 8005d00:	f003 0301 	and.w	r3, r3, #1
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d00f      	beq.n	8005d28 <HAL_I2C_EV_IRQHandler+0x11c>
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	0a9b      	lsrs	r3, r3, #10
 8005d0c:	f003 0301 	and.w	r3, r3, #1
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d009      	beq.n	8005d28 <HAL_I2C_EV_IRQHandler+0x11c>
 8005d14:	69fb      	ldr	r3, [r7, #28]
 8005d16:	089b      	lsrs	r3, r3, #2
 8005d18:	f003 0301 	and.w	r3, r3, #1
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d103      	bne.n	8005d28 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f000 f9f3 	bl	800610c <I2C_MasterTransmit_TXE>
 8005d26:	e04d      	b.n	8005dc4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005d28:	69fb      	ldr	r3, [r7, #28]
 8005d2a:	089b      	lsrs	r3, r3, #2
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 80d6 	beq.w	8005ee2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	0a5b      	lsrs	r3, r3, #9
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	f000 80cf 	beq.w	8005ee2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005d44:	7bbb      	ldrb	r3, [r7, #14]
 8005d46:	2b21      	cmp	r3, #33	@ 0x21
 8005d48:	d103      	bne.n	8005d52 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 fa7a 	bl	8006244 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005d50:	e0c7      	b.n	8005ee2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005d52:	7bfb      	ldrb	r3, [r7, #15]
 8005d54:	2b40      	cmp	r3, #64	@ 0x40
 8005d56:	f040 80c4 	bne.w	8005ee2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 fae8 	bl	8006330 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005d60:	e0bf      	b.n	8005ee2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d70:	f000 80b7 	beq.w	8005ee2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	099b      	lsrs	r3, r3, #6
 8005d78:	f003 0301 	and.w	r3, r3, #1
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d00f      	beq.n	8005da0 <HAL_I2C_EV_IRQHandler+0x194>
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	0a9b      	lsrs	r3, r3, #10
 8005d84:	f003 0301 	and.w	r3, r3, #1
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d009      	beq.n	8005da0 <HAL_I2C_EV_IRQHandler+0x194>
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	089b      	lsrs	r3, r3, #2
 8005d90:	f003 0301 	and.w	r3, r3, #1
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d103      	bne.n	8005da0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 fb61 	bl	8006460 <I2C_MasterReceive_RXNE>
 8005d9e:	e011      	b.n	8005dc4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	089b      	lsrs	r3, r3, #2
 8005da4:	f003 0301 	and.w	r3, r3, #1
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f000 809a 	beq.w	8005ee2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	0a5b      	lsrs	r3, r3, #9
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	f000 8093 	beq.w	8005ee2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f000 fc17 	bl	80065f0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005dc2:	e08e      	b.n	8005ee2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005dc4:	e08d      	b.n	8005ee2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d004      	beq.n	8005dd8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	695b      	ldr	r3, [r3, #20]
 8005dd4:	61fb      	str	r3, [r7, #28]
 8005dd6:	e007      	b.n	8005de8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	695b      	ldr	r3, [r3, #20]
 8005de6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	085b      	lsrs	r3, r3, #1
 8005dec:	f003 0301 	and.w	r3, r3, #1
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d012      	beq.n	8005e1a <HAL_I2C_EV_IRQHandler+0x20e>
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	0a5b      	lsrs	r3, r3, #9
 8005df8:	f003 0301 	and.w	r3, r3, #1
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d00c      	beq.n	8005e1a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d003      	beq.n	8005e10 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	699b      	ldr	r3, [r3, #24]
 8005e0e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005e10:	69b9      	ldr	r1, [r7, #24]
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 ffdc 	bl	8006dd0 <I2C_Slave_ADDR>
 8005e18:	e066      	b.n	8005ee8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e1a:	69fb      	ldr	r3, [r7, #28]
 8005e1c:	091b      	lsrs	r3, r3, #4
 8005e1e:	f003 0301 	and.w	r3, r3, #1
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d009      	beq.n	8005e3a <HAL_I2C_EV_IRQHandler+0x22e>
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	0a5b      	lsrs	r3, r3, #9
 8005e2a:	f003 0301 	and.w	r3, r3, #1
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d003      	beq.n	8005e3a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f001 f816 	bl	8006e64 <I2C_Slave_STOPF>
 8005e38:	e056      	b.n	8005ee8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005e3a:	7bbb      	ldrb	r3, [r7, #14]
 8005e3c:	2b21      	cmp	r3, #33	@ 0x21
 8005e3e:	d002      	beq.n	8005e46 <HAL_I2C_EV_IRQHandler+0x23a>
 8005e40:	7bbb      	ldrb	r3, [r7, #14]
 8005e42:	2b29      	cmp	r3, #41	@ 0x29
 8005e44:	d125      	bne.n	8005e92 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	09db      	lsrs	r3, r3, #7
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d00f      	beq.n	8005e72 <HAL_I2C_EV_IRQHandler+0x266>
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	0a9b      	lsrs	r3, r3, #10
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d009      	beq.n	8005e72 <HAL_I2C_EV_IRQHandler+0x266>
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	089b      	lsrs	r3, r3, #2
 8005e62:	f003 0301 	and.w	r3, r3, #1
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d103      	bne.n	8005e72 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 fef2 	bl	8006c54 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005e70:	e039      	b.n	8005ee6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e72:	69fb      	ldr	r3, [r7, #28]
 8005e74:	089b      	lsrs	r3, r3, #2
 8005e76:	f003 0301 	and.w	r3, r3, #1
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d033      	beq.n	8005ee6 <HAL_I2C_EV_IRQHandler+0x2da>
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	0a5b      	lsrs	r3, r3, #9
 8005e82:	f003 0301 	and.w	r3, r3, #1
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d02d      	beq.n	8005ee6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f000 ff1f 	bl	8006cce <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005e90:	e029      	b.n	8005ee6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	099b      	lsrs	r3, r3, #6
 8005e96:	f003 0301 	and.w	r3, r3, #1
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00f      	beq.n	8005ebe <HAL_I2C_EV_IRQHandler+0x2b2>
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	0a9b      	lsrs	r3, r3, #10
 8005ea2:	f003 0301 	and.w	r3, r3, #1
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d009      	beq.n	8005ebe <HAL_I2C_EV_IRQHandler+0x2b2>
 8005eaa:	69fb      	ldr	r3, [r7, #28]
 8005eac:	089b      	lsrs	r3, r3, #2
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d103      	bne.n	8005ebe <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 ff2a 	bl	8006d10 <I2C_SlaveReceive_RXNE>
 8005ebc:	e014      	b.n	8005ee8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	089b      	lsrs	r3, r3, #2
 8005ec2:	f003 0301 	and.w	r3, r3, #1
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d00e      	beq.n	8005ee8 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	0a5b      	lsrs	r3, r3, #9
 8005ece:	f003 0301 	and.w	r3, r3, #1
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d008      	beq.n	8005ee8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 ff58 	bl	8006d8c <I2C_SlaveReceive_BTF>
 8005edc:	e004      	b.n	8005ee8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005ede:	bf00      	nop
 8005ee0:	e002      	b.n	8005ee8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ee2:	bf00      	nop
 8005ee4:	e000      	b.n	8005ee8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005ee6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005ee8:	3720      	adds	r7, #32
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}

08005eee <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005eee:	b580      	push	{r7, lr}
 8005ef0:	b08a      	sub	sp, #40	@ 0x28
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	695b      	ldr	r3, [r3, #20]
 8005efc:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005f06:	2300      	movs	r3, #0
 8005f08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f10:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005f12:	6a3b      	ldr	r3, [r7, #32]
 8005f14:	0a1b      	lsrs	r3, r3, #8
 8005f16:	f003 0301 	and.w	r3, r3, #1
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00e      	beq.n	8005f3c <HAL_I2C_ER_IRQHandler+0x4e>
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	0a1b      	lsrs	r3, r3, #8
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d008      	beq.n	8005f3c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2c:	f043 0301 	orr.w	r3, r3, #1
 8005f30:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005f3a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005f3c:	6a3b      	ldr	r3, [r7, #32]
 8005f3e:	0a5b      	lsrs	r3, r3, #9
 8005f40:	f003 0301 	and.w	r3, r3, #1
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d00e      	beq.n	8005f66 <HAL_I2C_ER_IRQHandler+0x78>
 8005f48:	69fb      	ldr	r3, [r7, #28]
 8005f4a:	0a1b      	lsrs	r3, r3, #8
 8005f4c:	f003 0301 	and.w	r3, r3, #1
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d008      	beq.n	8005f66 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f56:	f043 0302 	orr.w	r3, r3, #2
 8005f5a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8005f64:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005f66:	6a3b      	ldr	r3, [r7, #32]
 8005f68:	0a9b      	lsrs	r3, r3, #10
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d03f      	beq.n	8005ff2 <HAL_I2C_ER_IRQHandler+0x104>
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	0a1b      	lsrs	r3, r3, #8
 8005f76:	f003 0301 	and.w	r3, r3, #1
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d039      	beq.n	8005ff2 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8005f7e:	7efb      	ldrb	r3, [r7, #27]
 8005f80:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f90:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f96:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005f98:	7ebb      	ldrb	r3, [r7, #26]
 8005f9a:	2b20      	cmp	r3, #32
 8005f9c:	d112      	bne.n	8005fc4 <HAL_I2C_ER_IRQHandler+0xd6>
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d10f      	bne.n	8005fc4 <HAL_I2C_ER_IRQHandler+0xd6>
 8005fa4:	7cfb      	ldrb	r3, [r7, #19]
 8005fa6:	2b21      	cmp	r3, #33	@ 0x21
 8005fa8:	d008      	beq.n	8005fbc <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005faa:	7cfb      	ldrb	r3, [r7, #19]
 8005fac:	2b29      	cmp	r3, #41	@ 0x29
 8005fae:	d005      	beq.n	8005fbc <HAL_I2C_ER_IRQHandler+0xce>
 8005fb0:	7cfb      	ldrb	r3, [r7, #19]
 8005fb2:	2b28      	cmp	r3, #40	@ 0x28
 8005fb4:	d106      	bne.n	8005fc4 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2b21      	cmp	r3, #33	@ 0x21
 8005fba:	d103      	bne.n	8005fc4 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f001 f881 	bl	80070c4 <I2C_Slave_AF>
 8005fc2:	e016      	b.n	8005ff2 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005fcc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd0:	f043 0304 	orr.w	r3, r3, #4
 8005fd4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005fd6:	7efb      	ldrb	r3, [r7, #27]
 8005fd8:	2b10      	cmp	r3, #16
 8005fda:	d002      	beq.n	8005fe2 <HAL_I2C_ER_IRQHandler+0xf4>
 8005fdc:	7efb      	ldrb	r3, [r7, #27]
 8005fde:	2b40      	cmp	r3, #64	@ 0x40
 8005fe0:	d107      	bne.n	8005ff2 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ff0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005ff2:	6a3b      	ldr	r3, [r7, #32]
 8005ff4:	0adb      	lsrs	r3, r3, #11
 8005ff6:	f003 0301 	and.w	r3, r3, #1
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00e      	beq.n	800601c <HAL_I2C_ER_IRQHandler+0x12e>
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	0a1b      	lsrs	r3, r3, #8
 8006002:	f003 0301 	and.w	r3, r3, #1
 8006006:	2b00      	cmp	r3, #0
 8006008:	d008      	beq.n	800601c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800600a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800600c:	f043 0308 	orr.w	r3, r3, #8
 8006010:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800601a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800601c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800601e:	2b00      	cmp	r3, #0
 8006020:	d008      	beq.n	8006034 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006028:	431a      	orrs	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f001 f8bc 	bl	80071ac <I2C_ITError>
  }
}
 8006034:	bf00      	nop
 8006036:	3728      	adds	r7, #40	@ 0x28
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006044:	bf00      	nop
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006058:	bf00      	nop
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006080:	bf00      	nop
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	460b      	mov	r3, r1
 8006096:	70fb      	strb	r3, [r7, #3]
 8006098:	4613      	mov	r3, r2
 800609a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80060c4:	bf00      	nop
 80060c6:	370c      	adds	r7, #12
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b083      	sub	sp, #12
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80060d8:	bf00      	nop
 80060da:	370c      	adds	r7, #12
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr

080060e4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b083      	sub	sp, #12
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80060ec:	bf00      	nop
 80060ee:	370c      	adds	r7, #12
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006100:	bf00      	nop
 8006102:	370c      	adds	r7, #12
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr

0800610c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800611a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006122:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006128:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800612e:	2b00      	cmp	r3, #0
 8006130:	d150      	bne.n	80061d4 <I2C_MasterTransmit_TXE+0xc8>
 8006132:	7bfb      	ldrb	r3, [r7, #15]
 8006134:	2b21      	cmp	r3, #33	@ 0x21
 8006136:	d14d      	bne.n	80061d4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	2b08      	cmp	r3, #8
 800613c:	d01d      	beq.n	800617a <I2C_MasterTransmit_TXE+0x6e>
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	2b20      	cmp	r3, #32
 8006142:	d01a      	beq.n	800617a <I2C_MasterTransmit_TXE+0x6e>
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800614a:	d016      	beq.n	800617a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	685a      	ldr	r2, [r3, #4]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800615a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2211      	movs	r2, #17
 8006160:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2220      	movs	r2, #32
 800616e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f7ff ff62 	bl	800603c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006178:	e060      	b.n	800623c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	685a      	ldr	r2, [r3, #4]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006188:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006198:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2220      	movs	r2, #32
 80061a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	2b40      	cmp	r3, #64	@ 0x40
 80061b2:	d107      	bne.n	80061c4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f7ff ff7d 	bl	80060bc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80061c2:	e03b      	b.n	800623c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f7ff ff35 	bl	800603c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80061d2:	e033      	b.n	800623c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80061d4:	7bfb      	ldrb	r3, [r7, #15]
 80061d6:	2b21      	cmp	r3, #33	@ 0x21
 80061d8:	d005      	beq.n	80061e6 <I2C_MasterTransmit_TXE+0xda>
 80061da:	7bbb      	ldrb	r3, [r7, #14]
 80061dc:	2b40      	cmp	r3, #64	@ 0x40
 80061de:	d12d      	bne.n	800623c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80061e0:	7bfb      	ldrb	r3, [r7, #15]
 80061e2:	2b22      	cmp	r3, #34	@ 0x22
 80061e4:	d12a      	bne.n	800623c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d108      	bne.n	8006202 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	685a      	ldr	r2, [r3, #4]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061fe:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006200:	e01c      	b.n	800623c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006208:	b2db      	uxtb	r3, r3
 800620a:	2b40      	cmp	r3, #64	@ 0x40
 800620c:	d103      	bne.n	8006216 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 f88e 	bl	8006330 <I2C_MemoryTransmit_TXE_BTF>
}
 8006214:	e012      	b.n	800623c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800621a:	781a      	ldrb	r2, [r3, #0]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006226:	1c5a      	adds	r2, r3, #1
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006230:	b29b      	uxth	r3, r3
 8006232:	3b01      	subs	r3, #1
 8006234:	b29a      	uxth	r2, r3
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800623a:	e7ff      	b.n	800623c <I2C_MasterTransmit_TXE+0x130>
 800623c:	bf00      	nop
 800623e:	3710      	adds	r7, #16
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b084      	sub	sp, #16
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006250:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006258:	b2db      	uxtb	r3, r3
 800625a:	2b21      	cmp	r3, #33	@ 0x21
 800625c:	d164      	bne.n	8006328 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006262:	b29b      	uxth	r3, r3
 8006264:	2b00      	cmp	r3, #0
 8006266:	d012      	beq.n	800628e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800626c:	781a      	ldrb	r2, [r3, #0]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006278:	1c5a      	adds	r2, r3, #1
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006282:	b29b      	uxth	r3, r3
 8006284:	3b01      	subs	r3, #1
 8006286:	b29a      	uxth	r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800628c:	e04c      	b.n	8006328 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2b08      	cmp	r3, #8
 8006292:	d01d      	beq.n	80062d0 <I2C_MasterTransmit_BTF+0x8c>
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2b20      	cmp	r3, #32
 8006298:	d01a      	beq.n	80062d0 <I2C_MasterTransmit_BTF+0x8c>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80062a0:	d016      	beq.n	80062d0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	685a      	ldr	r2, [r3, #4]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80062b0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2211      	movs	r2, #17
 80062b6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2220      	movs	r2, #32
 80062c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f7ff feb7 	bl	800603c <HAL_I2C_MasterTxCpltCallback>
}
 80062ce:	e02b      	b.n	8006328 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	685a      	ldr	r2, [r3, #4]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80062de:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062ee:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2220      	movs	r2, #32
 80062fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006304:	b2db      	uxtb	r3, r3
 8006306:	2b40      	cmp	r3, #64	@ 0x40
 8006308:	d107      	bne.n	800631a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f7ff fed2 	bl	80060bc <HAL_I2C_MemTxCpltCallback>
}
 8006318:	e006      	b.n	8006328 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f7ff fe8a 	bl	800603c <HAL_I2C_MasterTxCpltCallback>
}
 8006328:	bf00      	nop
 800632a:	3710      	adds	r7, #16
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800633e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006344:	2b00      	cmp	r3, #0
 8006346:	d11d      	bne.n	8006384 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800634c:	2b01      	cmp	r3, #1
 800634e:	d10b      	bne.n	8006368 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006354:	b2da      	uxtb	r2, r3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006360:	1c9a      	adds	r2, r3, #2
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8006366:	e077      	b.n	8006458 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800636c:	b29b      	uxth	r3, r3
 800636e:	121b      	asrs	r3, r3, #8
 8006370:	b2da      	uxtb	r2, r3
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800637c:	1c5a      	adds	r2, r3, #1
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006382:	e069      	b.n	8006458 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006388:	2b01      	cmp	r3, #1
 800638a:	d10b      	bne.n	80063a4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006390:	b2da      	uxtb	r2, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800639c:	1c5a      	adds	r2, r3, #1
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80063a2:	e059      	b.n	8006458 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d152      	bne.n	8006452 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80063ac:	7bfb      	ldrb	r3, [r7, #15]
 80063ae:	2b22      	cmp	r3, #34	@ 0x22
 80063b0:	d10d      	bne.n	80063ce <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80063c0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063c6:	1c5a      	adds	r2, r3, #1
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80063cc:	e044      	b.n	8006458 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d015      	beq.n	8006404 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80063d8:	7bfb      	ldrb	r3, [r7, #15]
 80063da:	2b21      	cmp	r3, #33	@ 0x21
 80063dc:	d112      	bne.n	8006404 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e2:	781a      	ldrb	r2, [r3, #0]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ee:	1c5a      	adds	r2, r3, #1
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	3b01      	subs	r3, #1
 80063fc:	b29a      	uxth	r2, r3
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006402:	e029      	b.n	8006458 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006408:	b29b      	uxth	r3, r3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d124      	bne.n	8006458 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800640e:	7bfb      	ldrb	r3, [r7, #15]
 8006410:	2b21      	cmp	r3, #33	@ 0x21
 8006412:	d121      	bne.n	8006458 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	685a      	ldr	r2, [r3, #4]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006422:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006432:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2220      	movs	r2, #32
 800643e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f7ff fe36 	bl	80060bc <HAL_I2C_MemTxCpltCallback>
}
 8006450:	e002      	b.n	8006458 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f7fe fe6c 	bl	8005130 <I2C_Flush_DR>
}
 8006458:	bf00      	nop
 800645a:	3710      	adds	r7, #16
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}

08006460 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b084      	sub	sp, #16
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800646e:	b2db      	uxtb	r3, r3
 8006470:	2b22      	cmp	r3, #34	@ 0x22
 8006472:	f040 80b9 	bne.w	80065e8 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800647a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006480:	b29b      	uxth	r3, r3
 8006482:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	2b03      	cmp	r3, #3
 8006488:	d921      	bls.n	80064ce <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	691a      	ldr	r2, [r3, #16]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006494:	b2d2      	uxtb	r2, r2
 8006496:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800649c:	1c5a      	adds	r2, r3, #1
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	3b01      	subs	r3, #1
 80064aa:	b29a      	uxth	r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064b4:	b29b      	uxth	r3, r3
 80064b6:	2b03      	cmp	r3, #3
 80064b8:	f040 8096 	bne.w	80065e8 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	685a      	ldr	r2, [r3, #4]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064ca:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80064cc:	e08c      	b.n	80065e8 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d2:	2b02      	cmp	r3, #2
 80064d4:	d07f      	beq.n	80065d6 <I2C_MasterReceive_RXNE+0x176>
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d002      	beq.n	80064e2 <I2C_MasterReceive_RXNE+0x82>
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d179      	bne.n	80065d6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f001 fbe6 	bl	8007cb4 <I2C_WaitOnSTOPRequestThroughIT>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d14c      	bne.n	8006588 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064fc:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	685a      	ldr	r2, [r3, #4]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800650c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	691a      	ldr	r2, [r3, #16]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006518:	b2d2      	uxtb	r2, r2
 800651a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006520:	1c5a      	adds	r2, r3, #1
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800652a:	b29b      	uxth	r3, r3
 800652c:	3b01      	subs	r3, #1
 800652e:	b29a      	uxth	r2, r3
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2220      	movs	r2, #32
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006542:	b2db      	uxtb	r3, r3
 8006544:	2b40      	cmp	r3, #64	@ 0x40
 8006546:	d10a      	bne.n	800655e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f7ff fdba 	bl	80060d0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800655c:	e044      	b.n	80065e8 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2b08      	cmp	r3, #8
 800656a:	d002      	beq.n	8006572 <I2C_MasterReceive_RXNE+0x112>
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2b20      	cmp	r3, #32
 8006570:	d103      	bne.n	800657a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	631a      	str	r2, [r3, #48]	@ 0x30
 8006578:	e002      	b.n	8006580 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2212      	movs	r2, #18
 800657e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7ff fd65 	bl	8006050 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006586:	e02f      	b.n	80065e8 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	685a      	ldr	r2, [r3, #4]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006596:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	691a      	ldr	r2, [r3, #16]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a2:	b2d2      	uxtb	r2, r2
 80065a4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065aa:	1c5a      	adds	r2, r3, #1
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	3b01      	subs	r3, #1
 80065b8:	b29a      	uxth	r2, r3
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2220      	movs	r2, #32
 80065c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f7ff fd88 	bl	80060e4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80065d4:	e008      	b.n	80065e8 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	685a      	ldr	r2, [r3, #4]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065e4:	605a      	str	r2, [r3, #4]
}
 80065e6:	e7ff      	b.n	80065e8 <I2C_MasterReceive_RXNE+0x188>
 80065e8:	bf00      	nop
 80065ea:	3710      	adds	r7, #16
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065fc:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006602:	b29b      	uxth	r3, r3
 8006604:	2b04      	cmp	r3, #4
 8006606:	d11b      	bne.n	8006640 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	685a      	ldr	r2, [r3, #4]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006616:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	691a      	ldr	r2, [r3, #16]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006622:	b2d2      	uxtb	r2, r2
 8006624:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800662a:	1c5a      	adds	r2, r3, #1
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006634:	b29b      	uxth	r3, r3
 8006636:	3b01      	subs	r3, #1
 8006638:	b29a      	uxth	r2, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800663e:	e0c4      	b.n	80067ca <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006644:	b29b      	uxth	r3, r3
 8006646:	2b03      	cmp	r3, #3
 8006648:	d129      	bne.n	800669e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	685a      	ldr	r2, [r3, #4]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006658:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2b04      	cmp	r3, #4
 800665e:	d00a      	beq.n	8006676 <I2C_MasterReceive_BTF+0x86>
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2b02      	cmp	r3, #2
 8006664:	d007      	beq.n	8006676 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006674:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	691a      	ldr	r2, [r3, #16]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006680:	b2d2      	uxtb	r2, r2
 8006682:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006688:	1c5a      	adds	r2, r3, #1
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006692:	b29b      	uxth	r3, r3
 8006694:	3b01      	subs	r3, #1
 8006696:	b29a      	uxth	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800669c:	e095      	b.n	80067ca <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	2b02      	cmp	r3, #2
 80066a6:	d17d      	bne.n	80067a4 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d002      	beq.n	80066b4 <I2C_MasterReceive_BTF+0xc4>
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2b10      	cmp	r3, #16
 80066b2:	d108      	bne.n	80066c6 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681a      	ldr	r2, [r3, #0]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066c2:	601a      	str	r2, [r3, #0]
 80066c4:	e016      	b.n	80066f4 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2b04      	cmp	r3, #4
 80066ca:	d002      	beq.n	80066d2 <I2C_MasterReceive_BTF+0xe2>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d108      	bne.n	80066e4 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80066e0:	601a      	str	r2, [r3, #0]
 80066e2:	e007      	b.n	80066f4 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066f2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	691a      	ldr	r2, [r3, #16]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066fe:	b2d2      	uxtb	r2, r2
 8006700:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006706:	1c5a      	adds	r2, r3, #1
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006710:	b29b      	uxth	r3, r3
 8006712:	3b01      	subs	r3, #1
 8006714:	b29a      	uxth	r2, r3
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	691a      	ldr	r2, [r3, #16]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006724:	b2d2      	uxtb	r2, r2
 8006726:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800672c:	1c5a      	adds	r2, r3, #1
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006736:	b29b      	uxth	r3, r3
 8006738:	3b01      	subs	r3, #1
 800673a:	b29a      	uxth	r2, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	685a      	ldr	r2, [r3, #4]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800674e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2220      	movs	r2, #32
 8006754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800675e:	b2db      	uxtb	r3, r3
 8006760:	2b40      	cmp	r3, #64	@ 0x40
 8006762:	d10a      	bne.n	800677a <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f7ff fcac 	bl	80060d0 <HAL_I2C_MemRxCpltCallback>
}
 8006778:	e027      	b.n	80067ca <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2b08      	cmp	r3, #8
 8006786:	d002      	beq.n	800678e <I2C_MasterReceive_BTF+0x19e>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2b20      	cmp	r3, #32
 800678c:	d103      	bne.n	8006796 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2200      	movs	r2, #0
 8006792:	631a      	str	r2, [r3, #48]	@ 0x30
 8006794:	e002      	b.n	800679c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2212      	movs	r2, #18
 800679a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f7ff fc57 	bl	8006050 <HAL_I2C_MasterRxCpltCallback>
}
 80067a2:	e012      	b.n	80067ca <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	691a      	ldr	r2, [r3, #16]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ae:	b2d2      	uxtb	r2, r2
 80067b0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b6:	1c5a      	adds	r2, r3, #1
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	3b01      	subs	r3, #1
 80067c4:	b29a      	uxth	r2, r3
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80067ca:	bf00      	nop
 80067cc:	3710      	adds	r7, #16
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}

080067d2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80067d2:	b480      	push	{r7}
 80067d4:	b083      	sub	sp, #12
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	2b40      	cmp	r3, #64	@ 0x40
 80067e4:	d117      	bne.n	8006816 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d109      	bne.n	8006802 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067f2:	b2db      	uxtb	r3, r3
 80067f4:	461a      	mov	r2, r3
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80067fe:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006800:	e067      	b.n	80068d2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006806:	b2db      	uxtb	r3, r3
 8006808:	f043 0301 	orr.w	r3, r3, #1
 800680c:	b2da      	uxtb	r2, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	611a      	str	r2, [r3, #16]
}
 8006814:	e05d      	b.n	80068d2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800681e:	d133      	bne.n	8006888 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006826:	b2db      	uxtb	r3, r3
 8006828:	2b21      	cmp	r3, #33	@ 0x21
 800682a:	d109      	bne.n	8006840 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006830:	b2db      	uxtb	r3, r3
 8006832:	461a      	mov	r2, r3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800683c:	611a      	str	r2, [r3, #16]
 800683e:	e008      	b.n	8006852 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006844:	b2db      	uxtb	r3, r3
 8006846:	f043 0301 	orr.w	r3, r3, #1
 800684a:	b2da      	uxtb	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006856:	2b00      	cmp	r3, #0
 8006858:	d004      	beq.n	8006864 <I2C_Master_SB+0x92>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800685e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006860:	2b00      	cmp	r3, #0
 8006862:	d108      	bne.n	8006876 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006868:	2b00      	cmp	r3, #0
 800686a:	d032      	beq.n	80068d2 <I2C_Master_SB+0x100>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006870:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006872:	2b00      	cmp	r3, #0
 8006874:	d02d      	beq.n	80068d2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	685a      	ldr	r2, [r3, #4]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006884:	605a      	str	r2, [r3, #4]
}
 8006886:	e024      	b.n	80068d2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10e      	bne.n	80068ae <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006894:	b29b      	uxth	r3, r3
 8006896:	11db      	asrs	r3, r3, #7
 8006898:	b2db      	uxtb	r3, r3
 800689a:	f003 0306 	and.w	r3, r3, #6
 800689e:	b2db      	uxtb	r3, r3
 80068a0:	f063 030f 	orn	r3, r3, #15
 80068a4:	b2da      	uxtb	r2, r3
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	611a      	str	r2, [r3, #16]
}
 80068ac:	e011      	b.n	80068d2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d10d      	bne.n	80068d2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	11db      	asrs	r3, r3, #7
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	f003 0306 	and.w	r3, r3, #6
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	f063 030e 	orn	r3, r3, #14
 80068ca:	b2da      	uxtb	r2, r3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	611a      	str	r2, [r3, #16]
}
 80068d2:	bf00      	nop
 80068d4:	370c      	adds	r7, #12
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr

080068de <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80068de:	b480      	push	{r7}
 80068e0:	b083      	sub	sp, #12
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ea:	b2da      	uxtb	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d004      	beq.n	8006904 <I2C_Master_ADD10+0x26>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006900:	2b00      	cmp	r3, #0
 8006902:	d108      	bne.n	8006916 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006908:	2b00      	cmp	r3, #0
 800690a:	d00c      	beq.n	8006926 <I2C_Master_ADD10+0x48>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006912:	2b00      	cmp	r3, #0
 8006914:	d007      	beq.n	8006926 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	685a      	ldr	r2, [r3, #4]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006924:	605a      	str	r2, [r3, #4]
  }
}
 8006926:	bf00      	nop
 8006928:	370c      	adds	r7, #12
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr

08006932 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006932:	b480      	push	{r7}
 8006934:	b091      	sub	sp, #68	@ 0x44
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006940:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006948:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800694e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006956:	b2db      	uxtb	r3, r3
 8006958:	2b22      	cmp	r3, #34	@ 0x22
 800695a:	f040 8169 	bne.w	8006c30 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006962:	2b00      	cmp	r3, #0
 8006964:	d10f      	bne.n	8006986 <I2C_Master_ADDR+0x54>
 8006966:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800696a:	2b40      	cmp	r3, #64	@ 0x40
 800696c:	d10b      	bne.n	8006986 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800696e:	2300      	movs	r3, #0
 8006970:	633b      	str	r3, [r7, #48]	@ 0x30
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	695b      	ldr	r3, [r3, #20]
 8006978:	633b      	str	r3, [r7, #48]	@ 0x30
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	699b      	ldr	r3, [r3, #24]
 8006980:	633b      	str	r3, [r7, #48]	@ 0x30
 8006982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006984:	e160      	b.n	8006c48 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800698a:	2b00      	cmp	r3, #0
 800698c:	d11d      	bne.n	80069ca <I2C_Master_ADDR+0x98>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	691b      	ldr	r3, [r3, #16]
 8006992:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006996:	d118      	bne.n	80069ca <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006998:	2300      	movs	r3, #0
 800699a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	699b      	ldr	r3, [r3, #24]
 80069aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80069bc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069c2:	1c5a      	adds	r2, r3, #1
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	651a      	str	r2, [r3, #80]	@ 0x50
 80069c8:	e13e      	b.n	8006c48 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d113      	bne.n	80069fc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069d4:	2300      	movs	r3, #0
 80069d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	695b      	ldr	r3, [r3, #20]
 80069de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	699b      	ldr	r3, [r3, #24]
 80069e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069f8:	601a      	str	r2, [r3, #0]
 80069fa:	e115      	b.n	8006c28 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	2b01      	cmp	r3, #1
 8006a04:	f040 808a 	bne.w	8006b1c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006a08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a0a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006a0e:	d137      	bne.n	8006a80 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a1e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a2e:	d113      	bne.n	8006a58 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a3e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a40:	2300      	movs	r3, #0
 8006a42:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	695b      	ldr	r3, [r3, #20]
 8006a4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a56:	e0e7      	b.n	8006c28 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a58:	2300      	movs	r3, #0
 8006a5a:	623b      	str	r3, [r7, #32]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	623b      	str	r3, [r7, #32]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	699b      	ldr	r3, [r3, #24]
 8006a6a:	623b      	str	r3, [r7, #32]
 8006a6c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a7c:	601a      	str	r2, [r3, #0]
 8006a7e:	e0d3      	b.n	8006c28 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a82:	2b08      	cmp	r3, #8
 8006a84:	d02e      	beq.n	8006ae4 <I2C_Master_ADDR+0x1b2>
 8006a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a88:	2b20      	cmp	r3, #32
 8006a8a:	d02b      	beq.n	8006ae4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a8e:	2b12      	cmp	r3, #18
 8006a90:	d102      	bne.n	8006a98 <I2C_Master_ADDR+0x166>
 8006a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d125      	bne.n	8006ae4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a9a:	2b04      	cmp	r3, #4
 8006a9c:	d00e      	beq.n	8006abc <I2C_Master_ADDR+0x18a>
 8006a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	d00b      	beq.n	8006abc <I2C_Master_ADDR+0x18a>
 8006aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa6:	2b10      	cmp	r3, #16
 8006aa8:	d008      	beq.n	8006abc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ab8:	601a      	str	r2, [r3, #0]
 8006aba:	e007      	b.n	8006acc <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006aca:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006acc:	2300      	movs	r3, #0
 8006ace:	61fb      	str	r3, [r7, #28]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	61fb      	str	r3, [r7, #28]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	61fb      	str	r3, [r7, #28]
 8006ae0:	69fb      	ldr	r3, [r7, #28]
 8006ae2:	e0a1      	b.n	8006c28 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006af2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006af4:	2300      	movs	r3, #0
 8006af6:	61bb      	str	r3, [r7, #24]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	695b      	ldr	r3, [r3, #20]
 8006afe:	61bb      	str	r3, [r7, #24]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	699b      	ldr	r3, [r3, #24]
 8006b06:	61bb      	str	r3, [r7, #24]
 8006b08:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b18:	601a      	str	r2, [r3, #0]
 8006b1a:	e085      	b.n	8006c28 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	2b02      	cmp	r3, #2
 8006b24:	d14d      	bne.n	8006bc2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b28:	2b04      	cmp	r3, #4
 8006b2a:	d016      	beq.n	8006b5a <I2C_Master_ADDR+0x228>
 8006b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	d013      	beq.n	8006b5a <I2C_Master_ADDR+0x228>
 8006b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b34:	2b10      	cmp	r3, #16
 8006b36:	d010      	beq.n	8006b5a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b46:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b56:	601a      	str	r2, [r3, #0]
 8006b58:	e007      	b.n	8006b6a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006b68:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b78:	d117      	bne.n	8006baa <I2C_Master_ADDR+0x278>
 8006b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006b80:	d00b      	beq.n	8006b9a <I2C_Master_ADDR+0x268>
 8006b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d008      	beq.n	8006b9a <I2C_Master_ADDR+0x268>
 8006b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b8a:	2b08      	cmp	r3, #8
 8006b8c:	d005      	beq.n	8006b9a <I2C_Master_ADDR+0x268>
 8006b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b90:	2b10      	cmp	r3, #16
 8006b92:	d002      	beq.n	8006b9a <I2C_Master_ADDR+0x268>
 8006b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b96:	2b20      	cmp	r3, #32
 8006b98:	d107      	bne.n	8006baa <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006ba8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006baa:	2300      	movs	r3, #0
 8006bac:	617b      	str	r3, [r7, #20]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	695b      	ldr	r3, [r3, #20]
 8006bb4:	617b      	str	r3, [r7, #20]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	699b      	ldr	r3, [r3, #24]
 8006bbc:	617b      	str	r3, [r7, #20]
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	e032      	b.n	8006c28 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006bd0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006bdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006be0:	d117      	bne.n	8006c12 <I2C_Master_ADDR+0x2e0>
 8006be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006be4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006be8:	d00b      	beq.n	8006c02 <I2C_Master_ADDR+0x2d0>
 8006bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d008      	beq.n	8006c02 <I2C_Master_ADDR+0x2d0>
 8006bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf2:	2b08      	cmp	r3, #8
 8006bf4:	d005      	beq.n	8006c02 <I2C_Master_ADDR+0x2d0>
 8006bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf8:	2b10      	cmp	r3, #16
 8006bfa:	d002      	beq.n	8006c02 <I2C_Master_ADDR+0x2d0>
 8006bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bfe:	2b20      	cmp	r3, #32
 8006c00:	d107      	bne.n	8006c12 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	685a      	ldr	r2, [r3, #4]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006c10:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c12:	2300      	movs	r3, #0
 8006c14:	613b      	str	r3, [r7, #16]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	695b      	ldr	r3, [r3, #20]
 8006c1c:	613b      	str	r3, [r7, #16]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	699b      	ldr	r3, [r3, #24]
 8006c24:	613b      	str	r3, [r7, #16]
 8006c26:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006c2e:	e00b      	b.n	8006c48 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c30:	2300      	movs	r3, #0
 8006c32:	60fb      	str	r3, [r7, #12]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	695b      	ldr	r3, [r3, #20]
 8006c3a:	60fb      	str	r3, [r7, #12]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	60fb      	str	r3, [r7, #12]
 8006c44:	68fb      	ldr	r3, [r7, #12]
}
 8006c46:	e7ff      	b.n	8006c48 <I2C_Master_ADDR+0x316>
 8006c48:	bf00      	nop
 8006c4a:	3744      	adds	r7, #68	@ 0x44
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b084      	sub	sp, #16
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c62:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d02b      	beq.n	8006cc6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c72:	781a      	ldrb	r2, [r3, #0]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c7e:	1c5a      	adds	r2, r3, #1
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	b29a      	uxth	r2, r3
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d114      	bne.n	8006cc6 <I2C_SlaveTransmit_TXE+0x72>
 8006c9c:	7bfb      	ldrb	r3, [r7, #15]
 8006c9e:	2b29      	cmp	r3, #41	@ 0x29
 8006ca0:	d111      	bne.n	8006cc6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	685a      	ldr	r2, [r3, #4]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006cb0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2221      	movs	r2, #33	@ 0x21
 8006cb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2228      	movs	r2, #40	@ 0x28
 8006cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f7ff f9cf 	bl	8006064 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006cc6:	bf00      	nop
 8006cc8:	3710      	adds	r7, #16
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006cce:	b480      	push	{r7}
 8006cd0:	b083      	sub	sp, #12
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d011      	beq.n	8006d04 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ce4:	781a      	ldrb	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf0:	1c5a      	adds	r2, r3, #1
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cfa:	b29b      	uxth	r3, r3
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	b29a      	uxth	r2, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006d04:	bf00      	nop
 8006d06:	370c      	adds	r7, #12
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d1e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d02c      	beq.n	8006d84 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	691a      	ldr	r2, [r3, #16]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d34:	b2d2      	uxtb	r2, r2
 8006d36:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d3c:	1c5a      	adds	r2, r3, #1
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	3b01      	subs	r3, #1
 8006d4a:	b29a      	uxth	r2, r3
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d114      	bne.n	8006d84 <I2C_SlaveReceive_RXNE+0x74>
 8006d5a:	7bfb      	ldrb	r3, [r7, #15]
 8006d5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d5e:	d111      	bne.n	8006d84 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	685a      	ldr	r2, [r3, #4]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d6e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2222      	movs	r2, #34	@ 0x22
 8006d74:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2228      	movs	r2, #40	@ 0x28
 8006d7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f7ff f97a 	bl	8006078 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006d84:	bf00      	nop
 8006d86:	3710      	adds	r7, #16
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d012      	beq.n	8006dc4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	691a      	ldr	r2, [r3, #16]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da8:	b2d2      	uxtb	r2, r2
 8006daa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db0:	1c5a      	adds	r2, r3, #1
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	b29a      	uxth	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006dc4:	bf00      	nop
 8006dc6:	370c      	adds	r7, #12
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr

08006dd0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b084      	sub	sp, #16
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
 8006dd8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006dea:	2b28      	cmp	r3, #40	@ 0x28
 8006dec:	d127      	bne.n	8006e3e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	685a      	ldr	r2, [r3, #4]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006dfc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	089b      	lsrs	r3, r3, #2
 8006e02:	f003 0301 	and.w	r3, r3, #1
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d101      	bne.n	8006e0e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	09db      	lsrs	r3, r3, #7
 8006e12:	f003 0301 	and.w	r3, r3, #1
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d103      	bne.n	8006e22 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	81bb      	strh	r3, [r7, #12]
 8006e20:	e002      	b.n	8006e28 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	699b      	ldr	r3, [r3, #24]
 8006e26:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006e30:	89ba      	ldrh	r2, [r7, #12]
 8006e32:	7bfb      	ldrb	r3, [r7, #15]
 8006e34:	4619      	mov	r1, r3
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f7ff f928 	bl	800608c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006e3c:	e00e      	b.n	8006e5c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e3e:	2300      	movs	r3, #0
 8006e40:	60bb      	str	r3, [r7, #8]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	695b      	ldr	r3, [r3, #20]
 8006e48:	60bb      	str	r3, [r7, #8]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	699b      	ldr	r3, [r3, #24]
 8006e50:	60bb      	str	r3, [r7, #8]
 8006e52:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006e5c:	bf00      	nop
 8006e5e:	3710      	adds	r7, #16
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e72:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	685a      	ldr	r2, [r3, #4]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006e82:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006e84:	2300      	movs	r3, #0
 8006e86:	60bb      	str	r3, [r7, #8]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	695b      	ldr	r3, [r3, #20]
 8006e8e:	60bb      	str	r3, [r7, #8]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	681a      	ldr	r2, [r3, #0]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f042 0201 	orr.w	r2, r2, #1
 8006e9e:	601a      	str	r2, [r3, #0]
 8006ea0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006eb0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ebc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ec0:	d172      	bne.n	8006fa8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006ec2:	7bfb      	ldrb	r3, [r7, #15]
 8006ec4:	2b22      	cmp	r3, #34	@ 0x22
 8006ec6:	d002      	beq.n	8006ece <I2C_Slave_STOPF+0x6a>
 8006ec8:	7bfb      	ldrb	r3, [r7, #15]
 8006eca:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ecc:	d135      	bne.n	8006f3a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	b29a      	uxth	r2, r3
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d005      	beq.n	8006ef2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eea:	f043 0204 	orr.w	r2, r3, #4
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	685a      	ldr	r2, [r3, #4]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f00:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7fd fb72 	bl	80045f0 <HAL_DMA_GetState>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d049      	beq.n	8006fa6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f16:	4a69      	ldr	r2, [pc, #420]	@ (80070bc <I2C_Slave_STOPF+0x258>)
 8006f18:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f7fd f9ba 	bl	8004298 <HAL_DMA_Abort_IT>
 8006f24:	4603      	mov	r3, r0
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d03d      	beq.n	8006fa6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f30:	687a      	ldr	r2, [r7, #4]
 8006f32:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006f34:	4610      	mov	r0, r2
 8006f36:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006f38:	e035      	b.n	8006fa6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	b29a      	uxth	r2, r3
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d005      	beq.n	8006f5e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f56:	f043 0204 	orr.w	r2, r3, #4
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	685a      	ldr	r2, [r3, #4]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f6c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7fd fb3c 	bl	80045f0 <HAL_DMA_GetState>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d014      	beq.n	8006fa8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f82:	4a4e      	ldr	r2, [pc, #312]	@ (80070bc <I2C_Slave_STOPF+0x258>)
 8006f84:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f7fd f984 	bl	8004298 <HAL_DMA_Abort_IT>
 8006f90:	4603      	mov	r3, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d008      	beq.n	8006fa8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006fa0:	4610      	mov	r0, r2
 8006fa2:	4798      	blx	r3
 8006fa4:	e000      	b.n	8006fa8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006fa6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d03e      	beq.n	8007030 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	695b      	ldr	r3, [r3, #20]
 8006fb8:	f003 0304 	and.w	r3, r3, #4
 8006fbc:	2b04      	cmp	r3, #4
 8006fbe:	d112      	bne.n	8006fe6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	691a      	ldr	r2, [r3, #16]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fca:	b2d2      	uxtb	r2, r2
 8006fcc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd2:	1c5a      	adds	r2, r3, #1
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	3b01      	subs	r3, #1
 8006fe0:	b29a      	uxth	r2, r3
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	695b      	ldr	r3, [r3, #20]
 8006fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ff0:	2b40      	cmp	r3, #64	@ 0x40
 8006ff2:	d112      	bne.n	800701a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	691a      	ldr	r2, [r3, #16]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ffe:	b2d2      	uxtb	r2, r2
 8007000:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007006:	1c5a      	adds	r2, r3, #1
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007010:	b29b      	uxth	r3, r3
 8007012:	3b01      	subs	r3, #1
 8007014:	b29a      	uxth	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800701e:	b29b      	uxth	r3, r3
 8007020:	2b00      	cmp	r3, #0
 8007022:	d005      	beq.n	8007030 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007028:	f043 0204 	orr.w	r2, r3, #4
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007034:	2b00      	cmp	r3, #0
 8007036:	d003      	beq.n	8007040 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 f8b7 	bl	80071ac <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800703e:	e039      	b.n	80070b4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007040:	7bfb      	ldrb	r3, [r7, #15]
 8007042:	2b2a      	cmp	r3, #42	@ 0x2a
 8007044:	d109      	bne.n	800705a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2228      	movs	r2, #40	@ 0x28
 8007050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f7ff f80f 	bl	8006078 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007060:	b2db      	uxtb	r3, r3
 8007062:	2b28      	cmp	r3, #40	@ 0x28
 8007064:	d111      	bne.n	800708a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a15      	ldr	r2, [pc, #84]	@ (80070c0 <I2C_Slave_STOPF+0x25c>)
 800706a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2220      	movs	r2, #32
 8007076:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f7ff f810 	bl	80060a8 <HAL_I2C_ListenCpltCallback>
}
 8007088:	e014      	b.n	80070b4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800708e:	2b22      	cmp	r3, #34	@ 0x22
 8007090:	d002      	beq.n	8007098 <I2C_Slave_STOPF+0x234>
 8007092:	7bfb      	ldrb	r3, [r7, #15]
 8007094:	2b22      	cmp	r3, #34	@ 0x22
 8007096:	d10d      	bne.n	80070b4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2200      	movs	r2, #0
 800709c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2220      	movs	r2, #32
 80070a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2200      	movs	r2, #0
 80070aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f7fe ffe2 	bl	8006078 <HAL_I2C_SlaveRxCpltCallback>
}
 80070b4:	bf00      	nop
 80070b6:	3710      	adds	r7, #16
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	08007811 	.word	0x08007811
 80070c0:	ffff0000 	.word	0xffff0000

080070c4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b084      	sub	sp, #16
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070d2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070d8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	2b08      	cmp	r3, #8
 80070de:	d002      	beq.n	80070e6 <I2C_Slave_AF+0x22>
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	2b20      	cmp	r3, #32
 80070e4:	d129      	bne.n	800713a <I2C_Slave_AF+0x76>
 80070e6:	7bfb      	ldrb	r3, [r7, #15]
 80070e8:	2b28      	cmp	r3, #40	@ 0x28
 80070ea:	d126      	bne.n	800713a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	4a2e      	ldr	r2, [pc, #184]	@ (80071a8 <I2C_Slave_AF+0xe4>)
 80070f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	685a      	ldr	r2, [r3, #4]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007100:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800710a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800711a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2220      	movs	r2, #32
 8007126:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2200      	movs	r2, #0
 800712e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f7fe ffb8 	bl	80060a8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007138:	e031      	b.n	800719e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800713a:	7bfb      	ldrb	r3, [r7, #15]
 800713c:	2b21      	cmp	r3, #33	@ 0x21
 800713e:	d129      	bne.n	8007194 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a19      	ldr	r2, [pc, #100]	@ (80071a8 <I2C_Slave_AF+0xe4>)
 8007144:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2221      	movs	r2, #33	@ 0x21
 800714a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2220      	movs	r2, #32
 8007150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2200      	movs	r2, #0
 8007158:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	685a      	ldr	r2, [r3, #4]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800716a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007174:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007184:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f7fd ffd2 	bl	8005130 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f7fe ff69 	bl	8006064 <HAL_I2C_SlaveTxCpltCallback>
}
 8007192:	e004      	b.n	800719e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800719c:	615a      	str	r2, [r3, #20]
}
 800719e:	bf00      	nop
 80071a0:	3710      	adds	r7, #16
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	ffff0000 	.word	0xffff0000

080071ac <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071ba:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80071c2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80071c4:	7bbb      	ldrb	r3, [r7, #14]
 80071c6:	2b10      	cmp	r3, #16
 80071c8:	d002      	beq.n	80071d0 <I2C_ITError+0x24>
 80071ca:	7bbb      	ldrb	r3, [r7, #14]
 80071cc:	2b40      	cmp	r3, #64	@ 0x40
 80071ce:	d10a      	bne.n	80071e6 <I2C_ITError+0x3a>
 80071d0:	7bfb      	ldrb	r3, [r7, #15]
 80071d2:	2b22      	cmp	r3, #34	@ 0x22
 80071d4:	d107      	bne.n	80071e6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80071e4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80071e6:	7bfb      	ldrb	r3, [r7, #15]
 80071e8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80071ec:	2b28      	cmp	r3, #40	@ 0x28
 80071ee:	d107      	bne.n	8007200 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2228      	movs	r2, #40	@ 0x28
 80071fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80071fe:	e015      	b.n	800722c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800720a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800720e:	d00a      	beq.n	8007226 <I2C_ITError+0x7a>
 8007210:	7bfb      	ldrb	r3, [r7, #15]
 8007212:	2b60      	cmp	r3, #96	@ 0x60
 8007214:	d007      	beq.n	8007226 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2220      	movs	r2, #32
 800721a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007236:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800723a:	d162      	bne.n	8007302 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	685a      	ldr	r2, [r3, #4]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800724a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007250:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007254:	b2db      	uxtb	r3, r3
 8007256:	2b01      	cmp	r3, #1
 8007258:	d020      	beq.n	800729c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800725e:	4a6a      	ldr	r2, [pc, #424]	@ (8007408 <I2C_ITError+0x25c>)
 8007260:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007266:	4618      	mov	r0, r3
 8007268:	f7fd f816 	bl	8004298 <HAL_DMA_Abort_IT>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	f000 8089 	beq.w	8007386 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f022 0201 	bic.w	r2, r2, #1
 8007282:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2220      	movs	r2, #32
 8007288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007290:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007296:	4610      	mov	r0, r2
 8007298:	4798      	blx	r3
 800729a:	e074      	b.n	8007386 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a0:	4a59      	ldr	r2, [pc, #356]	@ (8007408 <I2C_ITError+0x25c>)
 80072a2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a8:	4618      	mov	r0, r3
 80072aa:	f7fc fff5 	bl	8004298 <HAL_DMA_Abort_IT>
 80072ae:	4603      	mov	r3, r0
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d068      	beq.n	8007386 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072be:	2b40      	cmp	r3, #64	@ 0x40
 80072c0:	d10b      	bne.n	80072da <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	691a      	ldr	r2, [r3, #16]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072cc:	b2d2      	uxtb	r2, r2
 80072ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072d4:	1c5a      	adds	r2, r3, #1
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f022 0201 	bic.w	r2, r2, #1
 80072e8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2220      	movs	r2, #32
 80072ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80072fc:	4610      	mov	r0, r2
 80072fe:	4798      	blx	r3
 8007300:	e041      	b.n	8007386 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007308:	b2db      	uxtb	r3, r3
 800730a:	2b60      	cmp	r3, #96	@ 0x60
 800730c:	d125      	bne.n	800735a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2220      	movs	r2, #32
 8007312:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	695b      	ldr	r3, [r3, #20]
 8007322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007326:	2b40      	cmp	r3, #64	@ 0x40
 8007328:	d10b      	bne.n	8007342 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	691a      	ldr	r2, [r3, #16]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007334:	b2d2      	uxtb	r2, r2
 8007336:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800733c:	1c5a      	adds	r2, r3, #1
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f022 0201 	bic.w	r2, r2, #1
 8007350:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f7fe fed0 	bl	80060f8 <HAL_I2C_AbortCpltCallback>
 8007358:	e015      	b.n	8007386 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	695b      	ldr	r3, [r3, #20]
 8007360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007364:	2b40      	cmp	r3, #64	@ 0x40
 8007366:	d10b      	bne.n	8007380 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	691a      	ldr	r2, [r3, #16]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007372:	b2d2      	uxtb	r2, r2
 8007374:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800737a:	1c5a      	adds	r2, r3, #1
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f7fe feaf 	bl	80060e4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800738a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	f003 0301 	and.w	r3, r3, #1
 8007392:	2b00      	cmp	r3, #0
 8007394:	d10e      	bne.n	80073b4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800739c:	2b00      	cmp	r3, #0
 800739e:	d109      	bne.n	80073b4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d104      	bne.n	80073b4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d007      	beq.n	80073c4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	685a      	ldr	r2, [r3, #4]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80073c2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073ca:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073d0:	f003 0304 	and.w	r3, r3, #4
 80073d4:	2b04      	cmp	r3, #4
 80073d6:	d113      	bne.n	8007400 <I2C_ITError+0x254>
 80073d8:	7bfb      	ldrb	r3, [r7, #15]
 80073da:	2b28      	cmp	r3, #40	@ 0x28
 80073dc:	d110      	bne.n	8007400 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a0a      	ldr	r2, [pc, #40]	@ (800740c <I2C_ITError+0x260>)
 80073e2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2200      	movs	r2, #0
 80073e8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2220      	movs	r2, #32
 80073ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2200      	movs	r2, #0
 80073f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f7fe fe54 	bl	80060a8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007400:	bf00      	nop
 8007402:	3710      	adds	r7, #16
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}
 8007408:	08007811 	.word	0x08007811
 800740c:	ffff0000 	.word	0xffff0000

08007410 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b088      	sub	sp, #32
 8007414:	af02      	add	r7, sp, #8
 8007416:	60f8      	str	r0, [r7, #12]
 8007418:	607a      	str	r2, [r7, #4]
 800741a:	603b      	str	r3, [r7, #0]
 800741c:	460b      	mov	r3, r1
 800741e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007424:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	2b08      	cmp	r3, #8
 800742a:	d006      	beq.n	800743a <I2C_MasterRequestWrite+0x2a>
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	2b01      	cmp	r3, #1
 8007430:	d003      	beq.n	800743a <I2C_MasterRequestWrite+0x2a>
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007438:	d108      	bne.n	800744c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007448:	601a      	str	r2, [r3, #0]
 800744a:	e00b      	b.n	8007464 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007450:	2b12      	cmp	r3, #18
 8007452:	d107      	bne.n	8007464 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007462:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	9300      	str	r3, [sp, #0]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2200      	movs	r2, #0
 800746c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007470:	68f8      	ldr	r0, [r7, #12]
 8007472:	f000 fa75 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 8007476:	4603      	mov	r3, r0
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00d      	beq.n	8007498 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007486:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800748a:	d103      	bne.n	8007494 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007492:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007494:	2303      	movs	r3, #3
 8007496:	e035      	b.n	8007504 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	691b      	ldr	r3, [r3, #16]
 800749c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074a0:	d108      	bne.n	80074b4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80074a2:	897b      	ldrh	r3, [r7, #10]
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	461a      	mov	r2, r3
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80074b0:	611a      	str	r2, [r3, #16]
 80074b2:	e01b      	b.n	80074ec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80074b4:	897b      	ldrh	r3, [r7, #10]
 80074b6:	11db      	asrs	r3, r3, #7
 80074b8:	b2db      	uxtb	r3, r3
 80074ba:	f003 0306 	and.w	r3, r3, #6
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	f063 030f 	orn	r3, r3, #15
 80074c4:	b2da      	uxtb	r2, r3
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	687a      	ldr	r2, [r7, #4]
 80074d0:	490e      	ldr	r1, [pc, #56]	@ (800750c <I2C_MasterRequestWrite+0xfc>)
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f000 fabe 	bl	8007a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d001      	beq.n	80074e2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e010      	b.n	8007504 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80074e2:	897b      	ldrh	r3, [r7, #10]
 80074e4:	b2da      	uxtb	r2, r3
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	4907      	ldr	r1, [pc, #28]	@ (8007510 <I2C_MasterRequestWrite+0x100>)
 80074f2:	68f8      	ldr	r0, [r7, #12]
 80074f4:	f000 faae 	bl	8007a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d001      	beq.n	8007502 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80074fe:	2301      	movs	r3, #1
 8007500:	e000      	b.n	8007504 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007502:	2300      	movs	r3, #0
}
 8007504:	4618      	mov	r0, r3
 8007506:	3718      	adds	r7, #24
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}
 800750c:	00010008 	.word	0x00010008
 8007510:	00010002 	.word	0x00010002

08007514 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b088      	sub	sp, #32
 8007518:	af02      	add	r7, sp, #8
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	4608      	mov	r0, r1
 800751e:	4611      	mov	r1, r2
 8007520:	461a      	mov	r2, r3
 8007522:	4603      	mov	r3, r0
 8007524:	817b      	strh	r3, [r7, #10]
 8007526:	460b      	mov	r3, r1
 8007528:	813b      	strh	r3, [r7, #8]
 800752a:	4613      	mov	r3, r2
 800752c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800753c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800753e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007540:	9300      	str	r3, [sp, #0]
 8007542:	6a3b      	ldr	r3, [r7, #32]
 8007544:	2200      	movs	r2, #0
 8007546:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800754a:	68f8      	ldr	r0, [r7, #12]
 800754c:	f000 fa08 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00d      	beq.n	8007572 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007560:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007564:	d103      	bne.n	800756e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800756c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800756e:	2303      	movs	r3, #3
 8007570:	e05f      	b.n	8007632 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007572:	897b      	ldrh	r3, [r7, #10]
 8007574:	b2db      	uxtb	r3, r3
 8007576:	461a      	mov	r2, r3
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007580:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007584:	6a3a      	ldr	r2, [r7, #32]
 8007586:	492d      	ldr	r1, [pc, #180]	@ (800763c <I2C_RequestMemoryWrite+0x128>)
 8007588:	68f8      	ldr	r0, [r7, #12]
 800758a:	f000 fa63 	bl	8007a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800758e:	4603      	mov	r3, r0
 8007590:	2b00      	cmp	r3, #0
 8007592:	d001      	beq.n	8007598 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007594:	2301      	movs	r3, #1
 8007596:	e04c      	b.n	8007632 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007598:	2300      	movs	r3, #0
 800759a:	617b      	str	r3, [r7, #20]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	695b      	ldr	r3, [r3, #20]
 80075a2:	617b      	str	r3, [r7, #20]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	617b      	str	r3, [r7, #20]
 80075ac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075b0:	6a39      	ldr	r1, [r7, #32]
 80075b2:	68f8      	ldr	r0, [r7, #12]
 80075b4:	f000 faee 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 80075b8:	4603      	mov	r3, r0
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00d      	beq.n	80075da <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075c2:	2b04      	cmp	r3, #4
 80075c4:	d107      	bne.n	80075d6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e02b      	b.n	8007632 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80075da:	88fb      	ldrh	r3, [r7, #6]
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d105      	bne.n	80075ec <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80075e0:	893b      	ldrh	r3, [r7, #8]
 80075e2:	b2da      	uxtb	r2, r3
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	611a      	str	r2, [r3, #16]
 80075ea:	e021      	b.n	8007630 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80075ec:	893b      	ldrh	r3, [r7, #8]
 80075ee:	0a1b      	lsrs	r3, r3, #8
 80075f0:	b29b      	uxth	r3, r3
 80075f2:	b2da      	uxtb	r2, r3
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075fc:	6a39      	ldr	r1, [r7, #32]
 80075fe:	68f8      	ldr	r0, [r7, #12]
 8007600:	f000 fac8 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00d      	beq.n	8007626 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800760e:	2b04      	cmp	r3, #4
 8007610:	d107      	bne.n	8007622 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007620:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007622:	2301      	movs	r3, #1
 8007624:	e005      	b.n	8007632 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007626:	893b      	ldrh	r3, [r7, #8]
 8007628:	b2da      	uxtb	r2, r3
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3718      	adds	r7, #24
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	00010002 	.word	0x00010002

08007640 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b088      	sub	sp, #32
 8007644:	af02      	add	r7, sp, #8
 8007646:	60f8      	str	r0, [r7, #12]
 8007648:	4608      	mov	r0, r1
 800764a:	4611      	mov	r1, r2
 800764c:	461a      	mov	r2, r3
 800764e:	4603      	mov	r3, r0
 8007650:	817b      	strh	r3, [r7, #10]
 8007652:	460b      	mov	r3, r1
 8007654:	813b      	strh	r3, [r7, #8]
 8007656:	4613      	mov	r3, r2
 8007658:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007668:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007678:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800767a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767c:	9300      	str	r3, [sp, #0]
 800767e:	6a3b      	ldr	r3, [r7, #32]
 8007680:	2200      	movs	r2, #0
 8007682:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007686:	68f8      	ldr	r0, [r7, #12]
 8007688:	f000 f96a 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d00d      	beq.n	80076ae <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800769c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076a0:	d103      	bne.n	80076aa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80076a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80076aa:	2303      	movs	r3, #3
 80076ac:	e0aa      	b.n	8007804 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80076ae:	897b      	ldrh	r3, [r7, #10]
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	461a      	mov	r2, r3
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80076bc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80076be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c0:	6a3a      	ldr	r2, [r7, #32]
 80076c2:	4952      	ldr	r1, [pc, #328]	@ (800780c <I2C_RequestMemoryRead+0x1cc>)
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f000 f9c5 	bl	8007a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80076ca:	4603      	mov	r3, r0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d001      	beq.n	80076d4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	e097      	b.n	8007804 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076d4:	2300      	movs	r3, #0
 80076d6:	617b      	str	r3, [r7, #20]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	695b      	ldr	r3, [r3, #20]
 80076de:	617b      	str	r3, [r7, #20]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	699b      	ldr	r3, [r3, #24]
 80076e6:	617b      	str	r3, [r7, #20]
 80076e8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076ec:	6a39      	ldr	r1, [r7, #32]
 80076ee:	68f8      	ldr	r0, [r7, #12]
 80076f0:	f000 fa50 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 80076f4:	4603      	mov	r3, r0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00d      	beq.n	8007716 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076fe:	2b04      	cmp	r3, #4
 8007700:	d107      	bne.n	8007712 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007710:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	e076      	b.n	8007804 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007716:	88fb      	ldrh	r3, [r7, #6]
 8007718:	2b01      	cmp	r3, #1
 800771a:	d105      	bne.n	8007728 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800771c:	893b      	ldrh	r3, [r7, #8]
 800771e:	b2da      	uxtb	r2, r3
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	611a      	str	r2, [r3, #16]
 8007726:	e021      	b.n	800776c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007728:	893b      	ldrh	r3, [r7, #8]
 800772a:	0a1b      	lsrs	r3, r3, #8
 800772c:	b29b      	uxth	r3, r3
 800772e:	b2da      	uxtb	r2, r3
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007738:	6a39      	ldr	r1, [r7, #32]
 800773a:	68f8      	ldr	r0, [r7, #12]
 800773c:	f000 fa2a 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 8007740:	4603      	mov	r3, r0
 8007742:	2b00      	cmp	r3, #0
 8007744:	d00d      	beq.n	8007762 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800774a:	2b04      	cmp	r3, #4
 800774c:	d107      	bne.n	800775e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800775c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800775e:	2301      	movs	r3, #1
 8007760:	e050      	b.n	8007804 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007762:	893b      	ldrh	r3, [r7, #8]
 8007764:	b2da      	uxtb	r2, r3
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800776c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800776e:	6a39      	ldr	r1, [r7, #32]
 8007770:	68f8      	ldr	r0, [r7, #12]
 8007772:	f000 fa0f 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 8007776:	4603      	mov	r3, r0
 8007778:	2b00      	cmp	r3, #0
 800777a:	d00d      	beq.n	8007798 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007780:	2b04      	cmp	r3, #4
 8007782:	d107      	bne.n	8007794 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007792:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007794:	2301      	movs	r3, #1
 8007796:	e035      	b.n	8007804 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80077a6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80077a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077aa:	9300      	str	r3, [sp, #0]
 80077ac:	6a3b      	ldr	r3, [r7, #32]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f000 f8d3 	bl	8007960 <I2C_WaitOnFlagUntilTimeout>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d00d      	beq.n	80077dc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077ce:	d103      	bne.n	80077d8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80077d6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80077d8:	2303      	movs	r3, #3
 80077da:	e013      	b.n	8007804 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80077dc:	897b      	ldrh	r3, [r7, #10]
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	f043 0301 	orr.w	r3, r3, #1
 80077e4:	b2da      	uxtb	r2, r3
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80077ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ee:	6a3a      	ldr	r2, [r7, #32]
 80077f0:	4906      	ldr	r1, [pc, #24]	@ (800780c <I2C_RequestMemoryRead+0x1cc>)
 80077f2:	68f8      	ldr	r0, [r7, #12]
 80077f4:	f000 f92e 	bl	8007a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077f8:	4603      	mov	r3, r0
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d001      	beq.n	8007802 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	e000      	b.n	8007804 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007802:	2300      	movs	r3, #0
}
 8007804:	4618      	mov	r0, r3
 8007806:	3718      	adds	r7, #24
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}
 800780c:	00010002 	.word	0x00010002

08007810 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b086      	sub	sp, #24
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007818:	2300      	movs	r3, #0
 800781a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007820:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007828:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800782a:	4b4b      	ldr	r3, [pc, #300]	@ (8007958 <I2C_DMAAbort+0x148>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	08db      	lsrs	r3, r3, #3
 8007830:	4a4a      	ldr	r2, [pc, #296]	@ (800795c <I2C_DMAAbort+0x14c>)
 8007832:	fba2 2303 	umull	r2, r3, r2, r3
 8007836:	0a1a      	lsrs	r2, r3, #8
 8007838:	4613      	mov	r3, r2
 800783a:	009b      	lsls	r3, r3, #2
 800783c:	4413      	add	r3, r2
 800783e:	00da      	lsls	r2, r3, #3
 8007840:	1ad3      	subs	r3, r2, r3
 8007842:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d106      	bne.n	8007858 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800784e:	f043 0220 	orr.w	r2, r3, #32
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8007856:	e00a      	b.n	800786e <I2C_DMAAbort+0x5e>
    }
    count--;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	3b01      	subs	r3, #1
 800785c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800786c:	d0ea      	beq.n	8007844 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007872:	2b00      	cmp	r3, #0
 8007874:	d003      	beq.n	800787e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800787a:	2200      	movs	r2, #0
 800787c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007882:	2b00      	cmp	r3, #0
 8007884:	d003      	beq.n	800788e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800788a:	2200      	movs	r2, #0
 800788c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800789c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	2200      	movs	r2, #0
 80078a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d003      	beq.n	80078b4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078b0:	2200      	movs	r2, #0
 80078b2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d003      	beq.n	80078c4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078c0:	2200      	movs	r2, #0
 80078c2:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f022 0201 	bic.w	r2, r2, #1
 80078d2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	2b60      	cmp	r3, #96	@ 0x60
 80078de:	d10e      	bne.n	80078fe <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	2220      	movs	r2, #32
 80078e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	2200      	movs	r2, #0
 80078ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	2200      	movs	r2, #0
 80078f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80078f6:	6978      	ldr	r0, [r7, #20]
 80078f8:	f7fe fbfe 	bl	80060f8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80078fc:	e027      	b.n	800794e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80078fe:	7cfb      	ldrb	r3, [r7, #19]
 8007900:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007904:	2b28      	cmp	r3, #40	@ 0x28
 8007906:	d117      	bne.n	8007938 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f042 0201 	orr.w	r2, r2, #1
 8007916:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007926:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	2200      	movs	r2, #0
 800792c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	2228      	movs	r2, #40	@ 0x28
 8007932:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007936:	e007      	b.n	8007948 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	2220      	movs	r2, #32
 800793c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	2200      	movs	r2, #0
 8007944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007948:	6978      	ldr	r0, [r7, #20]
 800794a:	f7fe fbcb 	bl	80060e4 <HAL_I2C_ErrorCallback>
}
 800794e:	bf00      	nop
 8007950:	3718      	adds	r7, #24
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	20000024 	.word	0x20000024
 800795c:	14f8b589 	.word	0x14f8b589

08007960 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	60f8      	str	r0, [r7, #12]
 8007968:	60b9      	str	r1, [r7, #8]
 800796a:	603b      	str	r3, [r7, #0]
 800796c:	4613      	mov	r3, r2
 800796e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007970:	e048      	b.n	8007a04 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007978:	d044      	beq.n	8007a04 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800797a:	f7fc fa05 	bl	8003d88 <HAL_GetTick>
 800797e:	4602      	mov	r2, r0
 8007980:	69bb      	ldr	r3, [r7, #24]
 8007982:	1ad3      	subs	r3, r2, r3
 8007984:	683a      	ldr	r2, [r7, #0]
 8007986:	429a      	cmp	r2, r3
 8007988:	d302      	bcc.n	8007990 <I2C_WaitOnFlagUntilTimeout+0x30>
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d139      	bne.n	8007a04 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	0c1b      	lsrs	r3, r3, #16
 8007994:	b2db      	uxtb	r3, r3
 8007996:	2b01      	cmp	r3, #1
 8007998:	d10d      	bne.n	80079b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	695b      	ldr	r3, [r3, #20]
 80079a0:	43da      	mvns	r2, r3
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	4013      	ands	r3, r2
 80079a6:	b29b      	uxth	r3, r3
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	bf0c      	ite	eq
 80079ac:	2301      	moveq	r3, #1
 80079ae:	2300      	movne	r3, #0
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	461a      	mov	r2, r3
 80079b4:	e00c      	b.n	80079d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	699b      	ldr	r3, [r3, #24]
 80079bc:	43da      	mvns	r2, r3
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	4013      	ands	r3, r2
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	bf0c      	ite	eq
 80079c8:	2301      	moveq	r3, #1
 80079ca:	2300      	movne	r3, #0
 80079cc:	b2db      	uxtb	r3, r3
 80079ce:	461a      	mov	r2, r3
 80079d0:	79fb      	ldrb	r3, [r7, #7]
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d116      	bne.n	8007a04 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2200      	movs	r2, #0
 80079da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2220      	movs	r2, #32
 80079e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079f0:	f043 0220 	orr.w	r2, r3, #32
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	e023      	b.n	8007a4c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	0c1b      	lsrs	r3, r3, #16
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d10d      	bne.n	8007a2a <I2C_WaitOnFlagUntilTimeout+0xca>
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	695b      	ldr	r3, [r3, #20]
 8007a14:	43da      	mvns	r2, r3
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	4013      	ands	r3, r2
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	bf0c      	ite	eq
 8007a20:	2301      	moveq	r3, #1
 8007a22:	2300      	movne	r3, #0
 8007a24:	b2db      	uxtb	r3, r3
 8007a26:	461a      	mov	r2, r3
 8007a28:	e00c      	b.n	8007a44 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	699b      	ldr	r3, [r3, #24]
 8007a30:	43da      	mvns	r2, r3
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	4013      	ands	r3, r2
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	bf0c      	ite	eq
 8007a3c:	2301      	moveq	r3, #1
 8007a3e:	2300      	movne	r3, #0
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	461a      	mov	r2, r3
 8007a44:	79fb      	ldrb	r3, [r7, #7]
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d093      	beq.n	8007972 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a4a:	2300      	movs	r3, #0
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3710      	adds	r7, #16
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}

08007a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b084      	sub	sp, #16
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	60f8      	str	r0, [r7, #12]
 8007a5c:	60b9      	str	r1, [r7, #8]
 8007a5e:	607a      	str	r2, [r7, #4]
 8007a60:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007a62:	e071      	b.n	8007b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	695b      	ldr	r3, [r3, #20]
 8007a6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a72:	d123      	bne.n	8007abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a82:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007a8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2200      	movs	r2, #0
 8007a92:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2220      	movs	r2, #32
 8007a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aa8:	f043 0204 	orr.w	r2, r3, #4
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	e067      	b.n	8007b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ac2:	d041      	beq.n	8007b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ac4:	f7fc f960 	bl	8003d88 <HAL_GetTick>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	1ad3      	subs	r3, r2, r3
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d302      	bcc.n	8007ada <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d136      	bne.n	8007b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	0c1b      	lsrs	r3, r3, #16
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d10c      	bne.n	8007afe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	695b      	ldr	r3, [r3, #20]
 8007aea:	43da      	mvns	r2, r3
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	4013      	ands	r3, r2
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	bf14      	ite	ne
 8007af6:	2301      	movne	r3, #1
 8007af8:	2300      	moveq	r3, #0
 8007afa:	b2db      	uxtb	r3, r3
 8007afc:	e00b      	b.n	8007b16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	699b      	ldr	r3, [r3, #24]
 8007b04:	43da      	mvns	r2, r3
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	4013      	ands	r3, r2
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	bf14      	ite	ne
 8007b10:	2301      	movne	r3, #1
 8007b12:	2300      	moveq	r3, #0
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d016      	beq.n	8007b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2220      	movs	r2, #32
 8007b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b34:	f043 0220 	orr.w	r2, r3, #32
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007b44:	2301      	movs	r3, #1
 8007b46:	e021      	b.n	8007b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	0c1b      	lsrs	r3, r3, #16
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d10c      	bne.n	8007b6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	695b      	ldr	r3, [r3, #20]
 8007b58:	43da      	mvns	r2, r3
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	4013      	ands	r3, r2
 8007b5e:	b29b      	uxth	r3, r3
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	bf14      	ite	ne
 8007b64:	2301      	movne	r3, #1
 8007b66:	2300      	moveq	r3, #0
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	e00b      	b.n	8007b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	699b      	ldr	r3, [r3, #24]
 8007b72:	43da      	mvns	r2, r3
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	4013      	ands	r3, r2
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	bf14      	ite	ne
 8007b7e:	2301      	movne	r3, #1
 8007b80:	2300      	moveq	r3, #0
 8007b82:	b2db      	uxtb	r3, r3
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	f47f af6d 	bne.w	8007a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3710      	adds	r7, #16
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	60f8      	str	r0, [r7, #12]
 8007b9c:	60b9      	str	r1, [r7, #8]
 8007b9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ba0:	e034      	b.n	8007c0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ba2:	68f8      	ldr	r0, [r7, #12]
 8007ba4:	f000 f915 	bl	8007dd2 <I2C_IsAcknowledgeFailed>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d001      	beq.n	8007bb2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	e034      	b.n	8007c1c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bb8:	d028      	beq.n	8007c0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bba:	f7fc f8e5 	bl	8003d88 <HAL_GetTick>
 8007bbe:	4602      	mov	r2, r0
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	1ad3      	subs	r3, r2, r3
 8007bc4:	68ba      	ldr	r2, [r7, #8]
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d302      	bcc.n	8007bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d11d      	bne.n	8007c0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	695b      	ldr	r3, [r3, #20]
 8007bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bda:	2b80      	cmp	r3, #128	@ 0x80
 8007bdc:	d016      	beq.n	8007c0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2220      	movs	r2, #32
 8007be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf8:	f043 0220 	orr.w	r2, r3, #32
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2200      	movs	r2, #0
 8007c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	e007      	b.n	8007c1c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	695b      	ldr	r3, [r3, #20]
 8007c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c16:	2b80      	cmp	r3, #128	@ 0x80
 8007c18:	d1c3      	bne.n	8007ba2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007c1a:	2300      	movs	r3, #0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3710      	adds	r7, #16
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}

08007c24 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b084      	sub	sp, #16
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	60b9      	str	r1, [r7, #8]
 8007c2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007c30:	e034      	b.n	8007c9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007c32:	68f8      	ldr	r0, [r7, #12]
 8007c34:	f000 f8cd 	bl	8007dd2 <I2C_IsAcknowledgeFailed>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d001      	beq.n	8007c42 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	e034      	b.n	8007cac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c48:	d028      	beq.n	8007c9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c4a:	f7fc f89d 	bl	8003d88 <HAL_GetTick>
 8007c4e:	4602      	mov	r2, r0
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	1ad3      	subs	r3, r2, r3
 8007c54:	68ba      	ldr	r2, [r7, #8]
 8007c56:	429a      	cmp	r2, r3
 8007c58:	d302      	bcc.n	8007c60 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d11d      	bne.n	8007c9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	695b      	ldr	r3, [r3, #20]
 8007c66:	f003 0304 	and.w	r3, r3, #4
 8007c6a:	2b04      	cmp	r3, #4
 8007c6c:	d016      	beq.n	8007c9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2200      	movs	r2, #0
 8007c72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2220      	movs	r2, #32
 8007c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c88:	f043 0220 	orr.w	r2, r3, #32
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2200      	movs	r2, #0
 8007c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	e007      	b.n	8007cac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	695b      	ldr	r3, [r3, #20]
 8007ca2:	f003 0304 	and.w	r3, r3, #4
 8007ca6:	2b04      	cmp	r3, #4
 8007ca8:	d1c3      	bne.n	8007c32 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3710      	adds	r7, #16
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007cc0:	4b13      	ldr	r3, [pc, #76]	@ (8007d10 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	08db      	lsrs	r3, r3, #3
 8007cc6:	4a13      	ldr	r2, [pc, #76]	@ (8007d14 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8007ccc:	0a1a      	lsrs	r2, r3, #8
 8007cce:	4613      	mov	r3, r2
 8007cd0:	009b      	lsls	r3, r3, #2
 8007cd2:	4413      	add	r3, r2
 8007cd4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	3b01      	subs	r3, #1
 8007cda:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d107      	bne.n	8007cf2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ce6:	f043 0220 	orr.w	r2, r3, #32
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e008      	b.n	8007d04 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d00:	d0e9      	beq.n	8007cd6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007d02:	2300      	movs	r3, #0
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3714      	adds	r7, #20
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr
 8007d10:	20000024 	.word	0x20000024
 8007d14:	14f8b589 	.word	0x14f8b589

08007d18 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b084      	sub	sp, #16
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	60f8      	str	r0, [r7, #12]
 8007d20:	60b9      	str	r1, [r7, #8]
 8007d22:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007d24:	e049      	b.n	8007dba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	695b      	ldr	r3, [r3, #20]
 8007d2c:	f003 0310 	and.w	r3, r3, #16
 8007d30:	2b10      	cmp	r3, #16
 8007d32:	d119      	bne.n	8007d68 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f06f 0210 	mvn.w	r2, #16
 8007d3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2200      	movs	r2, #0
 8007d42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2220      	movs	r2, #32
 8007d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007d64:	2301      	movs	r3, #1
 8007d66:	e030      	b.n	8007dca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d68:	f7fc f80e 	bl	8003d88 <HAL_GetTick>
 8007d6c:	4602      	mov	r2, r0
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	1ad3      	subs	r3, r2, r3
 8007d72:	68ba      	ldr	r2, [r7, #8]
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d302      	bcc.n	8007d7e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d11d      	bne.n	8007dba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	695b      	ldr	r3, [r3, #20]
 8007d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d88:	2b40      	cmp	r3, #64	@ 0x40
 8007d8a:	d016      	beq.n	8007dba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2220      	movs	r2, #32
 8007d96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007da6:	f043 0220 	orr.w	r2, r3, #32
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	e007      	b.n	8007dca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	695b      	ldr	r3, [r3, #20]
 8007dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dc4:	2b40      	cmp	r3, #64	@ 0x40
 8007dc6:	d1ae      	bne.n	8007d26 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007dc8:	2300      	movs	r3, #0
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3710      	adds	r7, #16
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}

08007dd2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007dd2:	b480      	push	{r7}
 8007dd4:	b083      	sub	sp, #12
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	695b      	ldr	r3, [r3, #20]
 8007de0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007de4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007de8:	d11b      	bne.n	8007e22 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007df2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2220      	movs	r2, #32
 8007dfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2200      	movs	r2, #0
 8007e06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e0e:	f043 0204 	orr.w	r2, r3, #4
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e000      	b.n	8007e24 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007e22:	2300      	movs	r3, #0
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	370c      	adds	r7, #12
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr

08007e30 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b083      	sub	sp, #12
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e3c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007e40:	d103      	bne.n	8007e4a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2201      	movs	r2, #1
 8007e46:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007e48:	e007      	b.n	8007e5a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e4e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007e52:	d102      	bne.n	8007e5a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2208      	movs	r2, #8
 8007e58:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8007e5a:	bf00      	nop
 8007e5c:	370c      	adds	r7, #12
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
	...

08007e68 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8007e6c:	4b06      	ldr	r3, [pc, #24]	@ (8007e88 <HAL_PWR_PVD_IRQHandler+0x20>)
 8007e6e:	695b      	ldr	r3, [r3, #20]
 8007e70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d005      	beq.n	8007e84 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8007e78:	f000 f808 	bl	8007e8c <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8007e7c:	4b02      	ldr	r3, [pc, #8]	@ (8007e88 <HAL_PWR_PVD_IRQHandler+0x20>)
 8007e7e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007e82:	615a      	str	r2, [r3, #20]
  }
}
 8007e84:	bf00      	nop
 8007e86:	bd80      	pop	{r7, pc}
 8007e88:	40013c00 	.word	0x40013c00

08007e8c <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8007e90:	bf00      	nop
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr
	...

08007e9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b086      	sub	sp, #24
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d101      	bne.n	8007eae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e267      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f003 0301 	and.w	r3, r3, #1
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d075      	beq.n	8007fa6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007eba:	4b88      	ldr	r3, [pc, #544]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	f003 030c 	and.w	r3, r3, #12
 8007ec2:	2b04      	cmp	r3, #4
 8007ec4:	d00c      	beq.n	8007ee0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007ec6:	4b85      	ldr	r3, [pc, #532]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007ece:	2b08      	cmp	r3, #8
 8007ed0:	d112      	bne.n	8007ef8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007ed2:	4b82      	ldr	r3, [pc, #520]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007eda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ede:	d10b      	bne.n	8007ef8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ee0:	4b7e      	ldr	r3, [pc, #504]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d05b      	beq.n	8007fa4 <HAL_RCC_OscConfig+0x108>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d157      	bne.n	8007fa4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	e242      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f00:	d106      	bne.n	8007f10 <HAL_RCC_OscConfig+0x74>
 8007f02:	4b76      	ldr	r3, [pc, #472]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a75      	ldr	r2, [pc, #468]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007f08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f0c:	6013      	str	r3, [r2, #0]
 8007f0e:	e01d      	b.n	8007f4c <HAL_RCC_OscConfig+0xb0>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007f18:	d10c      	bne.n	8007f34 <HAL_RCC_OscConfig+0x98>
 8007f1a:	4b70      	ldr	r3, [pc, #448]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a6f      	ldr	r2, [pc, #444]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007f20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007f24:	6013      	str	r3, [r2, #0]
 8007f26:	4b6d      	ldr	r3, [pc, #436]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a6c      	ldr	r2, [pc, #432]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f30:	6013      	str	r3, [r2, #0]
 8007f32:	e00b      	b.n	8007f4c <HAL_RCC_OscConfig+0xb0>
 8007f34:	4b69      	ldr	r3, [pc, #420]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a68      	ldr	r2, [pc, #416]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007f3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007f3e:	6013      	str	r3, [r2, #0]
 8007f40:	4b66      	ldr	r3, [pc, #408]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a65      	ldr	r2, [pc, #404]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007f46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007f4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d013      	beq.n	8007f7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f54:	f7fb ff18 	bl	8003d88 <HAL_GetTick>
 8007f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f5a:	e008      	b.n	8007f6e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007f5c:	f7fb ff14 	bl	8003d88 <HAL_GetTick>
 8007f60:	4602      	mov	r2, r0
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	1ad3      	subs	r3, r2, r3
 8007f66:	2b64      	cmp	r3, #100	@ 0x64
 8007f68:	d901      	bls.n	8007f6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007f6a:	2303      	movs	r3, #3
 8007f6c:	e207      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f6e:	4b5b      	ldr	r3, [pc, #364]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d0f0      	beq.n	8007f5c <HAL_RCC_OscConfig+0xc0>
 8007f7a:	e014      	b.n	8007fa6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f7c:	f7fb ff04 	bl	8003d88 <HAL_GetTick>
 8007f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007f82:	e008      	b.n	8007f96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007f84:	f7fb ff00 	bl	8003d88 <HAL_GetTick>
 8007f88:	4602      	mov	r2, r0
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	1ad3      	subs	r3, r2, r3
 8007f8e:	2b64      	cmp	r3, #100	@ 0x64
 8007f90:	d901      	bls.n	8007f96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007f92:	2303      	movs	r3, #3
 8007f94:	e1f3      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007f96:	4b51      	ldr	r3, [pc, #324]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1f0      	bne.n	8007f84 <HAL_RCC_OscConfig+0xe8>
 8007fa2:	e000      	b.n	8007fa6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f003 0302 	and.w	r3, r3, #2
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d063      	beq.n	800807a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007fb2:	4b4a      	ldr	r3, [pc, #296]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	f003 030c 	and.w	r3, r3, #12
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d00b      	beq.n	8007fd6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007fbe:	4b47      	ldr	r3, [pc, #284]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007fc6:	2b08      	cmp	r3, #8
 8007fc8:	d11c      	bne.n	8008004 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007fca:	4b44      	ldr	r3, [pc, #272]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d116      	bne.n	8008004 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007fd6:	4b41      	ldr	r3, [pc, #260]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f003 0302 	and.w	r3, r3, #2
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d005      	beq.n	8007fee <HAL_RCC_OscConfig+0x152>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	68db      	ldr	r3, [r3, #12]
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d001      	beq.n	8007fee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e1c7      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007fee:	4b3b      	ldr	r3, [pc, #236]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	691b      	ldr	r3, [r3, #16]
 8007ffa:	00db      	lsls	r3, r3, #3
 8007ffc:	4937      	ldr	r1, [pc, #220]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8007ffe:	4313      	orrs	r3, r2
 8008000:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008002:	e03a      	b.n	800807a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	68db      	ldr	r3, [r3, #12]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d020      	beq.n	800804e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800800c:	4b34      	ldr	r3, [pc, #208]	@ (80080e0 <HAL_RCC_OscConfig+0x244>)
 800800e:	2201      	movs	r2, #1
 8008010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008012:	f7fb feb9 	bl	8003d88 <HAL_GetTick>
 8008016:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008018:	e008      	b.n	800802c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800801a:	f7fb feb5 	bl	8003d88 <HAL_GetTick>
 800801e:	4602      	mov	r2, r0
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	1ad3      	subs	r3, r2, r3
 8008024:	2b02      	cmp	r3, #2
 8008026:	d901      	bls.n	800802c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008028:	2303      	movs	r3, #3
 800802a:	e1a8      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800802c:	4b2b      	ldr	r3, [pc, #172]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f003 0302 	and.w	r3, r3, #2
 8008034:	2b00      	cmp	r3, #0
 8008036:	d0f0      	beq.n	800801a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008038:	4b28      	ldr	r3, [pc, #160]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	691b      	ldr	r3, [r3, #16]
 8008044:	00db      	lsls	r3, r3, #3
 8008046:	4925      	ldr	r1, [pc, #148]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8008048:	4313      	orrs	r3, r2
 800804a:	600b      	str	r3, [r1, #0]
 800804c:	e015      	b.n	800807a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800804e:	4b24      	ldr	r3, [pc, #144]	@ (80080e0 <HAL_RCC_OscConfig+0x244>)
 8008050:	2200      	movs	r2, #0
 8008052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008054:	f7fb fe98 	bl	8003d88 <HAL_GetTick>
 8008058:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800805a:	e008      	b.n	800806e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800805c:	f7fb fe94 	bl	8003d88 <HAL_GetTick>
 8008060:	4602      	mov	r2, r0
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	1ad3      	subs	r3, r2, r3
 8008066:	2b02      	cmp	r3, #2
 8008068:	d901      	bls.n	800806e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800806a:	2303      	movs	r3, #3
 800806c:	e187      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800806e:	4b1b      	ldr	r3, [pc, #108]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 0302 	and.w	r3, r3, #2
 8008076:	2b00      	cmp	r3, #0
 8008078:	d1f0      	bne.n	800805c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f003 0308 	and.w	r3, r3, #8
 8008082:	2b00      	cmp	r3, #0
 8008084:	d036      	beq.n	80080f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	695b      	ldr	r3, [r3, #20]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d016      	beq.n	80080bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800808e:	4b15      	ldr	r3, [pc, #84]	@ (80080e4 <HAL_RCC_OscConfig+0x248>)
 8008090:	2201      	movs	r2, #1
 8008092:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008094:	f7fb fe78 	bl	8003d88 <HAL_GetTick>
 8008098:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800809a:	e008      	b.n	80080ae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800809c:	f7fb fe74 	bl	8003d88 <HAL_GetTick>
 80080a0:	4602      	mov	r2, r0
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	1ad3      	subs	r3, r2, r3
 80080a6:	2b02      	cmp	r3, #2
 80080a8:	d901      	bls.n	80080ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80080aa:	2303      	movs	r3, #3
 80080ac:	e167      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80080ae:	4b0b      	ldr	r3, [pc, #44]	@ (80080dc <HAL_RCC_OscConfig+0x240>)
 80080b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080b2:	f003 0302 	and.w	r3, r3, #2
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d0f0      	beq.n	800809c <HAL_RCC_OscConfig+0x200>
 80080ba:	e01b      	b.n	80080f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80080bc:	4b09      	ldr	r3, [pc, #36]	@ (80080e4 <HAL_RCC_OscConfig+0x248>)
 80080be:	2200      	movs	r2, #0
 80080c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80080c2:	f7fb fe61 	bl	8003d88 <HAL_GetTick>
 80080c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80080c8:	e00e      	b.n	80080e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80080ca:	f7fb fe5d 	bl	8003d88 <HAL_GetTick>
 80080ce:	4602      	mov	r2, r0
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	1ad3      	subs	r3, r2, r3
 80080d4:	2b02      	cmp	r3, #2
 80080d6:	d907      	bls.n	80080e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80080d8:	2303      	movs	r3, #3
 80080da:	e150      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
 80080dc:	40023800 	.word	0x40023800
 80080e0:	42470000 	.word	0x42470000
 80080e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80080e8:	4b88      	ldr	r3, [pc, #544]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 80080ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080ec:	f003 0302 	and.w	r3, r3, #2
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d1ea      	bne.n	80080ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f003 0304 	and.w	r3, r3, #4
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	f000 8097 	beq.w	8008230 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008102:	2300      	movs	r3, #0
 8008104:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008106:	4b81      	ldr	r3, [pc, #516]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 8008108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800810a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800810e:	2b00      	cmp	r3, #0
 8008110:	d10f      	bne.n	8008132 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008112:	2300      	movs	r3, #0
 8008114:	60bb      	str	r3, [r7, #8]
 8008116:	4b7d      	ldr	r3, [pc, #500]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 8008118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800811a:	4a7c      	ldr	r2, [pc, #496]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 800811c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008120:	6413      	str	r3, [r2, #64]	@ 0x40
 8008122:	4b7a      	ldr	r3, [pc, #488]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 8008124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008126:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800812a:	60bb      	str	r3, [r7, #8]
 800812c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800812e:	2301      	movs	r3, #1
 8008130:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008132:	4b77      	ldr	r3, [pc, #476]	@ (8008310 <HAL_RCC_OscConfig+0x474>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800813a:	2b00      	cmp	r3, #0
 800813c:	d118      	bne.n	8008170 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800813e:	4b74      	ldr	r3, [pc, #464]	@ (8008310 <HAL_RCC_OscConfig+0x474>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a73      	ldr	r2, [pc, #460]	@ (8008310 <HAL_RCC_OscConfig+0x474>)
 8008144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008148:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800814a:	f7fb fe1d 	bl	8003d88 <HAL_GetTick>
 800814e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008150:	e008      	b.n	8008164 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008152:	f7fb fe19 	bl	8003d88 <HAL_GetTick>
 8008156:	4602      	mov	r2, r0
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	1ad3      	subs	r3, r2, r3
 800815c:	2b02      	cmp	r3, #2
 800815e:	d901      	bls.n	8008164 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008160:	2303      	movs	r3, #3
 8008162:	e10c      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008164:	4b6a      	ldr	r3, [pc, #424]	@ (8008310 <HAL_RCC_OscConfig+0x474>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800816c:	2b00      	cmp	r3, #0
 800816e:	d0f0      	beq.n	8008152 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	2b01      	cmp	r3, #1
 8008176:	d106      	bne.n	8008186 <HAL_RCC_OscConfig+0x2ea>
 8008178:	4b64      	ldr	r3, [pc, #400]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 800817a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800817c:	4a63      	ldr	r2, [pc, #396]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 800817e:	f043 0301 	orr.w	r3, r3, #1
 8008182:	6713      	str	r3, [r2, #112]	@ 0x70
 8008184:	e01c      	b.n	80081c0 <HAL_RCC_OscConfig+0x324>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	689b      	ldr	r3, [r3, #8]
 800818a:	2b05      	cmp	r3, #5
 800818c:	d10c      	bne.n	80081a8 <HAL_RCC_OscConfig+0x30c>
 800818e:	4b5f      	ldr	r3, [pc, #380]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 8008190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008192:	4a5e      	ldr	r2, [pc, #376]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 8008194:	f043 0304 	orr.w	r3, r3, #4
 8008198:	6713      	str	r3, [r2, #112]	@ 0x70
 800819a:	4b5c      	ldr	r3, [pc, #368]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 800819c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800819e:	4a5b      	ldr	r2, [pc, #364]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 80081a0:	f043 0301 	orr.w	r3, r3, #1
 80081a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80081a6:	e00b      	b.n	80081c0 <HAL_RCC_OscConfig+0x324>
 80081a8:	4b58      	ldr	r3, [pc, #352]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 80081aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081ac:	4a57      	ldr	r2, [pc, #348]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 80081ae:	f023 0301 	bic.w	r3, r3, #1
 80081b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80081b4:	4b55      	ldr	r3, [pc, #340]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 80081b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081b8:	4a54      	ldr	r2, [pc, #336]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 80081ba:	f023 0304 	bic.w	r3, r3, #4
 80081be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d015      	beq.n	80081f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081c8:	f7fb fdde 	bl	8003d88 <HAL_GetTick>
 80081cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081ce:	e00a      	b.n	80081e6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80081d0:	f7fb fdda 	bl	8003d88 <HAL_GetTick>
 80081d4:	4602      	mov	r2, r0
 80081d6:	693b      	ldr	r3, [r7, #16]
 80081d8:	1ad3      	subs	r3, r2, r3
 80081da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081de:	4293      	cmp	r3, r2
 80081e0:	d901      	bls.n	80081e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80081e2:	2303      	movs	r3, #3
 80081e4:	e0cb      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081e6:	4b49      	ldr	r3, [pc, #292]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 80081e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081ea:	f003 0302 	and.w	r3, r3, #2
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d0ee      	beq.n	80081d0 <HAL_RCC_OscConfig+0x334>
 80081f2:	e014      	b.n	800821e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80081f4:	f7fb fdc8 	bl	8003d88 <HAL_GetTick>
 80081f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80081fa:	e00a      	b.n	8008212 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80081fc:	f7fb fdc4 	bl	8003d88 <HAL_GetTick>
 8008200:	4602      	mov	r2, r0
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	1ad3      	subs	r3, r2, r3
 8008206:	f241 3288 	movw	r2, #5000	@ 0x1388
 800820a:	4293      	cmp	r3, r2
 800820c:	d901      	bls.n	8008212 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800820e:	2303      	movs	r3, #3
 8008210:	e0b5      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008212:	4b3e      	ldr	r3, [pc, #248]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 8008214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008216:	f003 0302 	and.w	r3, r3, #2
 800821a:	2b00      	cmp	r3, #0
 800821c:	d1ee      	bne.n	80081fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800821e:	7dfb      	ldrb	r3, [r7, #23]
 8008220:	2b01      	cmp	r3, #1
 8008222:	d105      	bne.n	8008230 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008224:	4b39      	ldr	r3, [pc, #228]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 8008226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008228:	4a38      	ldr	r2, [pc, #224]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 800822a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800822e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	699b      	ldr	r3, [r3, #24]
 8008234:	2b00      	cmp	r3, #0
 8008236:	f000 80a1 	beq.w	800837c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800823a:	4b34      	ldr	r3, [pc, #208]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 800823c:	689b      	ldr	r3, [r3, #8]
 800823e:	f003 030c 	and.w	r3, r3, #12
 8008242:	2b08      	cmp	r3, #8
 8008244:	d05c      	beq.n	8008300 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	699b      	ldr	r3, [r3, #24]
 800824a:	2b02      	cmp	r3, #2
 800824c:	d141      	bne.n	80082d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800824e:	4b31      	ldr	r3, [pc, #196]	@ (8008314 <HAL_RCC_OscConfig+0x478>)
 8008250:	2200      	movs	r2, #0
 8008252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008254:	f7fb fd98 	bl	8003d88 <HAL_GetTick>
 8008258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800825a:	e008      	b.n	800826e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800825c:	f7fb fd94 	bl	8003d88 <HAL_GetTick>
 8008260:	4602      	mov	r2, r0
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	1ad3      	subs	r3, r2, r3
 8008266:	2b02      	cmp	r3, #2
 8008268:	d901      	bls.n	800826e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800826a:	2303      	movs	r3, #3
 800826c:	e087      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800826e:	4b27      	ldr	r3, [pc, #156]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008276:	2b00      	cmp	r3, #0
 8008278:	d1f0      	bne.n	800825c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	69da      	ldr	r2, [r3, #28]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6a1b      	ldr	r3, [r3, #32]
 8008282:	431a      	orrs	r2, r3
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008288:	019b      	lsls	r3, r3, #6
 800828a:	431a      	orrs	r2, r3
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008290:	085b      	lsrs	r3, r3, #1
 8008292:	3b01      	subs	r3, #1
 8008294:	041b      	lsls	r3, r3, #16
 8008296:	431a      	orrs	r2, r3
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800829c:	061b      	lsls	r3, r3, #24
 800829e:	491b      	ldr	r1, [pc, #108]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 80082a0:	4313      	orrs	r3, r2
 80082a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80082a4:	4b1b      	ldr	r3, [pc, #108]	@ (8008314 <HAL_RCC_OscConfig+0x478>)
 80082a6:	2201      	movs	r2, #1
 80082a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80082aa:	f7fb fd6d 	bl	8003d88 <HAL_GetTick>
 80082ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80082b0:	e008      	b.n	80082c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80082b2:	f7fb fd69 	bl	8003d88 <HAL_GetTick>
 80082b6:	4602      	mov	r2, r0
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	1ad3      	subs	r3, r2, r3
 80082bc:	2b02      	cmp	r3, #2
 80082be:	d901      	bls.n	80082c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80082c0:	2303      	movs	r3, #3
 80082c2:	e05c      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80082c4:	4b11      	ldr	r3, [pc, #68]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d0f0      	beq.n	80082b2 <HAL_RCC_OscConfig+0x416>
 80082d0:	e054      	b.n	800837c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80082d2:	4b10      	ldr	r3, [pc, #64]	@ (8008314 <HAL_RCC_OscConfig+0x478>)
 80082d4:	2200      	movs	r2, #0
 80082d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80082d8:	f7fb fd56 	bl	8003d88 <HAL_GetTick>
 80082dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80082de:	e008      	b.n	80082f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80082e0:	f7fb fd52 	bl	8003d88 <HAL_GetTick>
 80082e4:	4602      	mov	r2, r0
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	1ad3      	subs	r3, r2, r3
 80082ea:	2b02      	cmp	r3, #2
 80082ec:	d901      	bls.n	80082f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80082ee:	2303      	movs	r3, #3
 80082f0:	e045      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80082f2:	4b06      	ldr	r3, [pc, #24]	@ (800830c <HAL_RCC_OscConfig+0x470>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d1f0      	bne.n	80082e0 <HAL_RCC_OscConfig+0x444>
 80082fe:	e03d      	b.n	800837c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	699b      	ldr	r3, [r3, #24]
 8008304:	2b01      	cmp	r3, #1
 8008306:	d107      	bne.n	8008318 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	e038      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
 800830c:	40023800 	.word	0x40023800
 8008310:	40007000 	.word	0x40007000
 8008314:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008318:	4b1b      	ldr	r3, [pc, #108]	@ (8008388 <HAL_RCC_OscConfig+0x4ec>)
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	699b      	ldr	r3, [r3, #24]
 8008322:	2b01      	cmp	r3, #1
 8008324:	d028      	beq.n	8008378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008330:	429a      	cmp	r2, r3
 8008332:	d121      	bne.n	8008378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800833e:	429a      	cmp	r2, r3
 8008340:	d11a      	bne.n	8008378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008342:	68fa      	ldr	r2, [r7, #12]
 8008344:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008348:	4013      	ands	r3, r2
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800834e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008350:	4293      	cmp	r3, r2
 8008352:	d111      	bne.n	8008378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800835e:	085b      	lsrs	r3, r3, #1
 8008360:	3b01      	subs	r3, #1
 8008362:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008364:	429a      	cmp	r2, r3
 8008366:	d107      	bne.n	8008378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008372:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008374:	429a      	cmp	r2, r3
 8008376:	d001      	beq.n	800837c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008378:	2301      	movs	r3, #1
 800837a:	e000      	b.n	800837e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800837c:	2300      	movs	r3, #0
}
 800837e:	4618      	mov	r0, r3
 8008380:	3718      	adds	r7, #24
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
 8008386:	bf00      	nop
 8008388:	40023800 	.word	0x40023800

0800838c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b084      	sub	sp, #16
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d101      	bne.n	80083a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800839c:	2301      	movs	r3, #1
 800839e:	e0cc      	b.n	800853a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80083a0:	4b68      	ldr	r3, [pc, #416]	@ (8008544 <HAL_RCC_ClockConfig+0x1b8>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f003 0307 	and.w	r3, r3, #7
 80083a8:	683a      	ldr	r2, [r7, #0]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d90c      	bls.n	80083c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083ae:	4b65      	ldr	r3, [pc, #404]	@ (8008544 <HAL_RCC_ClockConfig+0x1b8>)
 80083b0:	683a      	ldr	r2, [r7, #0]
 80083b2:	b2d2      	uxtb	r2, r2
 80083b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083b6:	4b63      	ldr	r3, [pc, #396]	@ (8008544 <HAL_RCC_ClockConfig+0x1b8>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f003 0307 	and.w	r3, r3, #7
 80083be:	683a      	ldr	r2, [r7, #0]
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d001      	beq.n	80083c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	e0b8      	b.n	800853a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f003 0302 	and.w	r3, r3, #2
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d020      	beq.n	8008416 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f003 0304 	and.w	r3, r3, #4
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d005      	beq.n	80083ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80083e0:	4b59      	ldr	r3, [pc, #356]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	4a58      	ldr	r2, [pc, #352]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 80083e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80083ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f003 0308 	and.w	r3, r3, #8
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d005      	beq.n	8008404 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80083f8:	4b53      	ldr	r3, [pc, #332]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	4a52      	ldr	r2, [pc, #328]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 80083fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008402:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008404:	4b50      	ldr	r3, [pc, #320]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	689b      	ldr	r3, [r3, #8]
 8008410:	494d      	ldr	r1, [pc, #308]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 8008412:	4313      	orrs	r3, r2
 8008414:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f003 0301 	and.w	r3, r3, #1
 800841e:	2b00      	cmp	r3, #0
 8008420:	d044      	beq.n	80084ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	2b01      	cmp	r3, #1
 8008428:	d107      	bne.n	800843a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800842a:	4b47      	ldr	r3, [pc, #284]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008432:	2b00      	cmp	r3, #0
 8008434:	d119      	bne.n	800846a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008436:	2301      	movs	r3, #1
 8008438:	e07f      	b.n	800853a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	2b02      	cmp	r3, #2
 8008440:	d003      	beq.n	800844a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008446:	2b03      	cmp	r3, #3
 8008448:	d107      	bne.n	800845a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800844a:	4b3f      	ldr	r3, [pc, #252]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008452:	2b00      	cmp	r3, #0
 8008454:	d109      	bne.n	800846a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	e06f      	b.n	800853a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800845a:	4b3b      	ldr	r3, [pc, #236]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f003 0302 	and.w	r3, r3, #2
 8008462:	2b00      	cmp	r3, #0
 8008464:	d101      	bne.n	800846a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008466:	2301      	movs	r3, #1
 8008468:	e067      	b.n	800853a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800846a:	4b37      	ldr	r3, [pc, #220]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 800846c:	689b      	ldr	r3, [r3, #8]
 800846e:	f023 0203 	bic.w	r2, r3, #3
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	4934      	ldr	r1, [pc, #208]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 8008478:	4313      	orrs	r3, r2
 800847a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800847c:	f7fb fc84 	bl	8003d88 <HAL_GetTick>
 8008480:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008482:	e00a      	b.n	800849a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008484:	f7fb fc80 	bl	8003d88 <HAL_GetTick>
 8008488:	4602      	mov	r2, r0
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	1ad3      	subs	r3, r2, r3
 800848e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008492:	4293      	cmp	r3, r2
 8008494:	d901      	bls.n	800849a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008496:	2303      	movs	r3, #3
 8008498:	e04f      	b.n	800853a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800849a:	4b2b      	ldr	r3, [pc, #172]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	f003 020c 	and.w	r2, r3, #12
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	009b      	lsls	r3, r3, #2
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d1eb      	bne.n	8008484 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80084ac:	4b25      	ldr	r3, [pc, #148]	@ (8008544 <HAL_RCC_ClockConfig+0x1b8>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f003 0307 	and.w	r3, r3, #7
 80084b4:	683a      	ldr	r2, [r7, #0]
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d20c      	bcs.n	80084d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80084ba:	4b22      	ldr	r3, [pc, #136]	@ (8008544 <HAL_RCC_ClockConfig+0x1b8>)
 80084bc:	683a      	ldr	r2, [r7, #0]
 80084be:	b2d2      	uxtb	r2, r2
 80084c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80084c2:	4b20      	ldr	r3, [pc, #128]	@ (8008544 <HAL_RCC_ClockConfig+0x1b8>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f003 0307 	and.w	r3, r3, #7
 80084ca:	683a      	ldr	r2, [r7, #0]
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d001      	beq.n	80084d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	e032      	b.n	800853a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f003 0304 	and.w	r3, r3, #4
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d008      	beq.n	80084f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80084e0:	4b19      	ldr	r3, [pc, #100]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 80084e2:	689b      	ldr	r3, [r3, #8]
 80084e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	68db      	ldr	r3, [r3, #12]
 80084ec:	4916      	ldr	r1, [pc, #88]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 80084ee:	4313      	orrs	r3, r2
 80084f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f003 0308 	and.w	r3, r3, #8
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d009      	beq.n	8008512 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80084fe:	4b12      	ldr	r3, [pc, #72]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	691b      	ldr	r3, [r3, #16]
 800850a:	00db      	lsls	r3, r3, #3
 800850c:	490e      	ldr	r1, [pc, #56]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 800850e:	4313      	orrs	r3, r2
 8008510:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008512:	f000 f821 	bl	8008558 <HAL_RCC_GetSysClockFreq>
 8008516:	4602      	mov	r2, r0
 8008518:	4b0b      	ldr	r3, [pc, #44]	@ (8008548 <HAL_RCC_ClockConfig+0x1bc>)
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	091b      	lsrs	r3, r3, #4
 800851e:	f003 030f 	and.w	r3, r3, #15
 8008522:	490a      	ldr	r1, [pc, #40]	@ (800854c <HAL_RCC_ClockConfig+0x1c0>)
 8008524:	5ccb      	ldrb	r3, [r1, r3]
 8008526:	fa22 f303 	lsr.w	r3, r2, r3
 800852a:	4a09      	ldr	r2, [pc, #36]	@ (8008550 <HAL_RCC_ClockConfig+0x1c4>)
 800852c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800852e:	4b09      	ldr	r3, [pc, #36]	@ (8008554 <HAL_RCC_ClockConfig+0x1c8>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	4618      	mov	r0, r3
 8008534:	f7fb f9ee 	bl	8003914 <HAL_InitTick>

  return HAL_OK;
 8008538:	2300      	movs	r3, #0
}
 800853a:	4618      	mov	r0, r3
 800853c:	3710      	adds	r7, #16
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}
 8008542:	bf00      	nop
 8008544:	40023c00 	.word	0x40023c00
 8008548:	40023800 	.word	0x40023800
 800854c:	08013a00 	.word	0x08013a00
 8008550:	20000024 	.word	0x20000024
 8008554:	20000028 	.word	0x20000028

08008558 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008558:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800855c:	b090      	sub	sp, #64	@ 0x40
 800855e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008560:	2300      	movs	r3, #0
 8008562:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8008564:	2300      	movs	r3, #0
 8008566:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8008568:	2300      	movs	r3, #0
 800856a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800856c:	2300      	movs	r3, #0
 800856e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008570:	4b59      	ldr	r3, [pc, #356]	@ (80086d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008572:	689b      	ldr	r3, [r3, #8]
 8008574:	f003 030c 	and.w	r3, r3, #12
 8008578:	2b08      	cmp	r3, #8
 800857a:	d00d      	beq.n	8008598 <HAL_RCC_GetSysClockFreq+0x40>
 800857c:	2b08      	cmp	r3, #8
 800857e:	f200 80a1 	bhi.w	80086c4 <HAL_RCC_GetSysClockFreq+0x16c>
 8008582:	2b00      	cmp	r3, #0
 8008584:	d002      	beq.n	800858c <HAL_RCC_GetSysClockFreq+0x34>
 8008586:	2b04      	cmp	r3, #4
 8008588:	d003      	beq.n	8008592 <HAL_RCC_GetSysClockFreq+0x3a>
 800858a:	e09b      	b.n	80086c4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800858c:	4b53      	ldr	r3, [pc, #332]	@ (80086dc <HAL_RCC_GetSysClockFreq+0x184>)
 800858e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008590:	e09b      	b.n	80086ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008592:	4b53      	ldr	r3, [pc, #332]	@ (80086e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8008594:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008596:	e098      	b.n	80086ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008598:	4b4f      	ldr	r3, [pc, #316]	@ (80086d8 <HAL_RCC_GetSysClockFreq+0x180>)
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80085a0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80085a2:	4b4d      	ldr	r3, [pc, #308]	@ (80086d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d028      	beq.n	8008600 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80085ae:	4b4a      	ldr	r3, [pc, #296]	@ (80086d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	099b      	lsrs	r3, r3, #6
 80085b4:	2200      	movs	r2, #0
 80085b6:	623b      	str	r3, [r7, #32]
 80085b8:	627a      	str	r2, [r7, #36]	@ 0x24
 80085ba:	6a3b      	ldr	r3, [r7, #32]
 80085bc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80085c0:	2100      	movs	r1, #0
 80085c2:	4b47      	ldr	r3, [pc, #284]	@ (80086e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80085c4:	fb03 f201 	mul.w	r2, r3, r1
 80085c8:	2300      	movs	r3, #0
 80085ca:	fb00 f303 	mul.w	r3, r0, r3
 80085ce:	4413      	add	r3, r2
 80085d0:	4a43      	ldr	r2, [pc, #268]	@ (80086e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80085d2:	fba0 1202 	umull	r1, r2, r0, r2
 80085d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80085d8:	460a      	mov	r2, r1
 80085da:	62ba      	str	r2, [r7, #40]	@ 0x28
 80085dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085de:	4413      	add	r3, r2
 80085e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e4:	2200      	movs	r2, #0
 80085e6:	61bb      	str	r3, [r7, #24]
 80085e8:	61fa      	str	r2, [r7, #28]
 80085ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80085ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80085f2:	f7f8 f9ab 	bl	800094c <__aeabi_uldivmod>
 80085f6:	4602      	mov	r2, r0
 80085f8:	460b      	mov	r3, r1
 80085fa:	4613      	mov	r3, r2
 80085fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085fe:	e053      	b.n	80086a8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008600:	4b35      	ldr	r3, [pc, #212]	@ (80086d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	099b      	lsrs	r3, r3, #6
 8008606:	2200      	movs	r2, #0
 8008608:	613b      	str	r3, [r7, #16]
 800860a:	617a      	str	r2, [r7, #20]
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008612:	f04f 0b00 	mov.w	fp, #0
 8008616:	4652      	mov	r2, sl
 8008618:	465b      	mov	r3, fp
 800861a:	f04f 0000 	mov.w	r0, #0
 800861e:	f04f 0100 	mov.w	r1, #0
 8008622:	0159      	lsls	r1, r3, #5
 8008624:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008628:	0150      	lsls	r0, r2, #5
 800862a:	4602      	mov	r2, r0
 800862c:	460b      	mov	r3, r1
 800862e:	ebb2 080a 	subs.w	r8, r2, sl
 8008632:	eb63 090b 	sbc.w	r9, r3, fp
 8008636:	f04f 0200 	mov.w	r2, #0
 800863a:	f04f 0300 	mov.w	r3, #0
 800863e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008642:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008646:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800864a:	ebb2 0408 	subs.w	r4, r2, r8
 800864e:	eb63 0509 	sbc.w	r5, r3, r9
 8008652:	f04f 0200 	mov.w	r2, #0
 8008656:	f04f 0300 	mov.w	r3, #0
 800865a:	00eb      	lsls	r3, r5, #3
 800865c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008660:	00e2      	lsls	r2, r4, #3
 8008662:	4614      	mov	r4, r2
 8008664:	461d      	mov	r5, r3
 8008666:	eb14 030a 	adds.w	r3, r4, sl
 800866a:	603b      	str	r3, [r7, #0]
 800866c:	eb45 030b 	adc.w	r3, r5, fp
 8008670:	607b      	str	r3, [r7, #4]
 8008672:	f04f 0200 	mov.w	r2, #0
 8008676:	f04f 0300 	mov.w	r3, #0
 800867a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800867e:	4629      	mov	r1, r5
 8008680:	028b      	lsls	r3, r1, #10
 8008682:	4621      	mov	r1, r4
 8008684:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008688:	4621      	mov	r1, r4
 800868a:	028a      	lsls	r2, r1, #10
 800868c:	4610      	mov	r0, r2
 800868e:	4619      	mov	r1, r3
 8008690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008692:	2200      	movs	r2, #0
 8008694:	60bb      	str	r3, [r7, #8]
 8008696:	60fa      	str	r2, [r7, #12]
 8008698:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800869c:	f7f8 f956 	bl	800094c <__aeabi_uldivmod>
 80086a0:	4602      	mov	r2, r0
 80086a2:	460b      	mov	r3, r1
 80086a4:	4613      	mov	r3, r2
 80086a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80086a8:	4b0b      	ldr	r3, [pc, #44]	@ (80086d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	0c1b      	lsrs	r3, r3, #16
 80086ae:	f003 0303 	and.w	r3, r3, #3
 80086b2:	3301      	adds	r3, #1
 80086b4:	005b      	lsls	r3, r3, #1
 80086b6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80086b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80086ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80086c0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80086c2:	e002      	b.n	80086ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80086c4:	4b05      	ldr	r3, [pc, #20]	@ (80086dc <HAL_RCC_GetSysClockFreq+0x184>)
 80086c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80086c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80086ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3740      	adds	r7, #64	@ 0x40
 80086d0:	46bd      	mov	sp, r7
 80086d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80086d6:	bf00      	nop
 80086d8:	40023800 	.word	0x40023800
 80086dc:	00f42400 	.word	0x00f42400
 80086e0:	017d7840 	.word	0x017d7840

080086e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80086e4:	b480      	push	{r7}
 80086e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80086e8:	4b03      	ldr	r3, [pc, #12]	@ (80086f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80086ea:	681b      	ldr	r3, [r3, #0]
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr
 80086f6:	bf00      	nop
 80086f8:	20000024 	.word	0x20000024

080086fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008700:	f7ff fff0 	bl	80086e4 <HAL_RCC_GetHCLKFreq>
 8008704:	4602      	mov	r2, r0
 8008706:	4b05      	ldr	r3, [pc, #20]	@ (800871c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	0a9b      	lsrs	r3, r3, #10
 800870c:	f003 0307 	and.w	r3, r3, #7
 8008710:	4903      	ldr	r1, [pc, #12]	@ (8008720 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008712:	5ccb      	ldrb	r3, [r1, r3]
 8008714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008718:	4618      	mov	r0, r3
 800871a:	bd80      	pop	{r7, pc}
 800871c:	40023800 	.word	0x40023800
 8008720:	08013a10 	.word	0x08013a10

08008724 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008728:	f7ff ffdc 	bl	80086e4 <HAL_RCC_GetHCLKFreq>
 800872c:	4602      	mov	r2, r0
 800872e:	4b05      	ldr	r3, [pc, #20]	@ (8008744 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	0b5b      	lsrs	r3, r3, #13
 8008734:	f003 0307 	and.w	r3, r3, #7
 8008738:	4903      	ldr	r1, [pc, #12]	@ (8008748 <HAL_RCC_GetPCLK2Freq+0x24>)
 800873a:	5ccb      	ldrb	r3, [r1, r3]
 800873c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008740:	4618      	mov	r0, r3
 8008742:	bd80      	pop	{r7, pc}
 8008744:	40023800 	.word	0x40023800
 8008748:	08013a10 	.word	0x08013a10

0800874c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800874c:	b480      	push	{r7}
 800874e:	b083      	sub	sp, #12
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	220f      	movs	r2, #15
 800875a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800875c:	4b12      	ldr	r3, [pc, #72]	@ (80087a8 <HAL_RCC_GetClockConfig+0x5c>)
 800875e:	689b      	ldr	r3, [r3, #8]
 8008760:	f003 0203 	and.w	r2, r3, #3
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008768:	4b0f      	ldr	r3, [pc, #60]	@ (80087a8 <HAL_RCC_GetClockConfig+0x5c>)
 800876a:	689b      	ldr	r3, [r3, #8]
 800876c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008774:	4b0c      	ldr	r3, [pc, #48]	@ (80087a8 <HAL_RCC_GetClockConfig+0x5c>)
 8008776:	689b      	ldr	r3, [r3, #8]
 8008778:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008780:	4b09      	ldr	r3, [pc, #36]	@ (80087a8 <HAL_RCC_GetClockConfig+0x5c>)
 8008782:	689b      	ldr	r3, [r3, #8]
 8008784:	08db      	lsrs	r3, r3, #3
 8008786:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800878e:	4b07      	ldr	r3, [pc, #28]	@ (80087ac <HAL_RCC_GetClockConfig+0x60>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f003 0207 	and.w	r2, r3, #7
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	601a      	str	r2, [r3, #0]
}
 800879a:	bf00      	nop
 800879c:	370c      	adds	r7, #12
 800879e:	46bd      	mov	sp, r7
 80087a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a4:	4770      	bx	lr
 80087a6:	bf00      	nop
 80087a8:	40023800 	.word	0x40023800
 80087ac:	40023c00 	.word	0x40023c00

080087b0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b082      	sub	sp, #8
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d101      	bne.n	80087c2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80087be:	2301      	movs	r3, #1
 80087c0:	e022      	b.n	8008808 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d105      	bne.n	80087da <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2200      	movs	r2, #0
 80087d2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f7fa fed7 	bl	8003588 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2203      	movs	r2, #3
 80087de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f000 f814 	bl	8008810 <HAL_SD_InitCard>
 80087e8:	4603      	mov	r3, r0
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d001      	beq.n	80087f2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	e00a      	b.n	8008808 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2200      	movs	r2, #0
 80087f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2200      	movs	r2, #0
 80087fc:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2201      	movs	r2, #1
 8008802:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008806:	2300      	movs	r3, #0
}
 8008808:	4618      	mov	r0, r3
 800880a:	3708      	adds	r7, #8
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}

08008810 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008810:	b5b0      	push	{r4, r5, r7, lr}
 8008812:	b08e      	sub	sp, #56	@ 0x38
 8008814:	af04      	add	r7, sp, #16
 8008816:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008818:	2300      	movs	r3, #0
 800881a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800881c:	2300      	movs	r3, #0
 800881e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008820:	2300      	movs	r3, #0
 8008822:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8008824:	2300      	movs	r3, #0
 8008826:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008828:	2300      	movs	r3, #0
 800882a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800882c:	2376      	movs	r3, #118	@ 0x76
 800882e:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681d      	ldr	r5, [r3, #0]
 8008834:	466c      	mov	r4, sp
 8008836:	f107 0318 	add.w	r3, r7, #24
 800883a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800883e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008842:	f107 030c 	add.w	r3, r7, #12
 8008846:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008848:	4628      	mov	r0, r5
 800884a:	f002 ff1d 	bl	800b688 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800884e:	4b2a      	ldr	r3, [pc, #168]	@ (80088f8 <HAL_SD_InitCard+0xe8>)
 8008850:	2200      	movs	r2, #0
 8008852:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4618      	mov	r0, r3
 800885a:	f002 ff4d 	bl	800b6f8 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800885e:	4b26      	ldr	r3, [pc, #152]	@ (80088f8 <HAL_SD_InitCard+0xe8>)
 8008860:	2201      	movs	r2, #1
 8008862:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8008864:	2002      	movs	r0, #2
 8008866:	f7fb fa9b 	bl	8003da0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f000 fe12 	bl	8009494 <SD_PowerON>
 8008870:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008874:	2b00      	cmp	r3, #0
 8008876:	d00b      	beq.n	8008890 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008886:	431a      	orrs	r2, r3
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800888c:	2301      	movs	r3, #1
 800888e:	e02e      	b.n	80088ee <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 fd31 	bl	80092f8 <SD_InitCard>
 8008896:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800889a:	2b00      	cmp	r3, #0
 800889c:	d00b      	beq.n	80088b6 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2201      	movs	r2, #1
 80088a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ac:	431a      	orrs	r2, r3
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e01b      	b.n	80088ee <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80088be:	4618      	mov	r0, r3
 80088c0:	f002 ffac 	bl	800b81c <SDMMC_CmdBlockLength>
 80088c4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80088c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d00f      	beq.n	80088ec <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a0a      	ldr	r2, [pc, #40]	@ (80088fc <HAL_SD_InitCard+0xec>)
 80088d2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088da:	431a      	orrs	r2, r3
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80088e8:	2301      	movs	r3, #1
 80088ea:	e000      	b.n	80088ee <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 80088ec:	2300      	movs	r3, #0
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3728      	adds	r7, #40	@ 0x28
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bdb0      	pop	{r4, r5, r7, pc}
 80088f6:	bf00      	nop
 80088f8:	422580a0 	.word	0x422580a0
 80088fc:	004005ff 	.word	0x004005ff

08008900 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b08c      	sub	sp, #48	@ 0x30
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	607a      	str	r2, [r7, #4]
 800890c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d107      	bne.n	8008928 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800891c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	e0c0      	b.n	8008aaa <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b01      	cmp	r3, #1
 8008932:	f040 80b9 	bne.w	8008aa8 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2200      	movs	r2, #0
 800893a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800893c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	441a      	add	r2, r3
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008946:	429a      	cmp	r2, r3
 8008948:	d907      	bls.n	800895a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800894e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8008956:	2301      	movs	r3, #1
 8008958:	e0a7      	b.n	8008aaa <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	2203      	movs	r2, #3
 800895e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	2200      	movs	r2, #0
 8008968:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	6812      	ldr	r2, [r2, #0]
 8008974:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8008978:	f043 0302 	orr.w	r3, r3, #2
 800897c:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008982:	4a4c      	ldr	r2, [pc, #304]	@ (8008ab4 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8008984:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800898a:	4a4b      	ldr	r2, [pc, #300]	@ (8008ab8 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800898c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008992:	2200      	movs	r2, #0
 8008994:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800899a:	2200      	movs	r2, #0
 800899c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089ae:	689a      	ldr	r2, [r3, #8]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	430a      	orrs	r2, r1
 80089b8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3380      	adds	r3, #128	@ 0x80
 80089c4:	4619      	mov	r1, r3
 80089c6:	68ba      	ldr	r2, [r7, #8]
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	025b      	lsls	r3, r3, #9
 80089cc:	089b      	lsrs	r3, r3, #2
 80089ce:	f7fb fb9b 	bl	8004108 <HAL_DMA_Start_IT>
 80089d2:	4603      	mov	r3, r0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d017      	beq.n	8008a08 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 80089e6:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a33      	ldr	r2, [pc, #204]	@ (8008abc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80089ee:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089f4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2201      	movs	r2, #1
 8008a00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8008a04:	2301      	movs	r3, #1
 8008a06:	e050      	b.n	8008aaa <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8008a08:	4b2d      	ldr	r3, [pc, #180]	@ (8008ac0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d002      	beq.n	8008a1c <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8008a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a18:	025b      	lsls	r3, r3, #9
 8008a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8008a20:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	025b      	lsls	r3, r3, #9
 8008a26:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008a28:	2390      	movs	r3, #144	@ 0x90
 8008a2a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008a30:	2300      	movs	r3, #0
 8008a32:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8008a34:	2301      	movs	r3, #1
 8008a36:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f107 0210 	add.w	r2, r7, #16
 8008a40:	4611      	mov	r1, r2
 8008a42:	4618      	mov	r0, r3
 8008a44:	f002 febe 	bl	800b7c4 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	d90a      	bls.n	8008a64 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2282      	movs	r2, #130	@ 0x82
 8008a52:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f002 ff22 	bl	800b8a4 <SDMMC_CmdReadMultiBlock>
 8008a60:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8008a62:	e009      	b.n	8008a78 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2281      	movs	r2, #129	@ 0x81
 8008a68:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a70:	4618      	mov	r0, r3
 8008a72:	f002 fef5 	bl	800b860 <SDMMC_CmdReadSingleBlock>
 8008a76:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8008a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d012      	beq.n	8008aa4 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4a0e      	ldr	r2, [pc, #56]	@ (8008abc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8008a84:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a8c:	431a      	orrs	r2, r3
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2201      	movs	r2, #1
 8008a96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	e002      	b.n	8008aaa <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	e000      	b.n	8008aaa <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8008aa8:	2302      	movs	r3, #2
  }
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	3730      	adds	r7, #48	@ 0x30
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop
 8008ab4:	080091e3 	.word	0x080091e3
 8008ab8:	08009255 	.word	0x08009255
 8008abc:	004005ff 	.word	0x004005ff
 8008ac0:	4225858c 	.word	0x4225858c

08008ac4 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b08c      	sub	sp, #48	@ 0x30
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	607a      	str	r2, [r7, #4]
 8008ad0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d107      	bne.n	8008aec <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ae0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008ae8:	2301      	movs	r3, #1
 8008aea:	e0c5      	b.n	8008c78 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008af2:	b2db      	uxtb	r3, r3
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	f040 80be 	bne.w	8008c76 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2200      	movs	r2, #0
 8008afe:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008b00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	441a      	add	r2, r3
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d907      	bls.n	8008b1e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b12:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	e0ac      	b.n	8008c78 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2203      	movs	r2, #3
 8008b22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	6812      	ldr	r2, [r2, #0]
 8008b38:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8008b3c:	f043 0302 	orr.w	r3, r3, #2
 8008b40:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b46:	4a4e      	ldr	r2, [pc, #312]	@ (8008c80 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8008b48:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b4e:	4a4d      	ldr	r2, [pc, #308]	@ (8008c84 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8008b50:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b56:	2200      	movs	r2, #0
 8008b58:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b5e:	2b01      	cmp	r3, #1
 8008b60:	d002      	beq.n	8008b68 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8008b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b64:	025b      	lsls	r3, r3, #9
 8008b66:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	2b01      	cmp	r3, #1
 8008b6c:	d90a      	bls.n	8008b84 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	22a0      	movs	r2, #160	@ 0xa0
 8008b72:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f002 fed6 	bl	800b92c <SDMMC_CmdWriteMultiBlock>
 8008b80:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8008b82:	e009      	b.n	8008b98 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2290      	movs	r2, #144	@ 0x90
 8008b88:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b90:	4618      	mov	r0, r3
 8008b92:	f002 fea9 	bl	800b8e8 <SDMMC_CmdWriteSingleBlock>
 8008b96:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d012      	beq.n	8008bc4 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4a39      	ldr	r2, [pc, #228]	@ (8008c88 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8008ba4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bac:	431a      	orrs	r2, r3
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e059      	b.n	8008c78 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8008bc4:	4b31      	ldr	r3, [pc, #196]	@ (8008c8c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bce:	2240      	movs	r2, #64	@ 0x40
 8008bd0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008be2:	689a      	ldr	r2, [r3, #8]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	430a      	orrs	r2, r1
 8008bec:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008bf2:	68b9      	ldr	r1, [r7, #8]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	3380      	adds	r3, #128	@ 0x80
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	025b      	lsls	r3, r3, #9
 8008c00:	089b      	lsrs	r3, r3, #2
 8008c02:	f7fb fa81 	bl	8004108 <HAL_DMA_Start_IT>
 8008c06:	4603      	mov	r3, r0
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d01c      	beq.n	8008c46 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c12:	68fa      	ldr	r2, [r7, #12]
 8008c14:	6812      	ldr	r2, [r2, #0]
 8008c16:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8008c1a:	f023 0302 	bic.w	r3, r3, #2
 8008c1e:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4a18      	ldr	r2, [pc, #96]	@ (8008c88 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8008c26:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c2c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2201      	movs	r2, #1
 8008c38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8008c42:	2301      	movs	r3, #1
 8008c44:	e018      	b.n	8008c78 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008c46:	f04f 33ff 	mov.w	r3, #4294967295
 8008c4a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	025b      	lsls	r3, r3, #9
 8008c50:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008c52:	2390      	movs	r3, #144	@ 0x90
 8008c54:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8008c56:	2300      	movs	r3, #0
 8008c58:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f107 0210 	add.w	r2, r7, #16
 8008c6a:	4611      	mov	r1, r2
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f002 fda9 	bl	800b7c4 <SDIO_ConfigData>

      return HAL_OK;
 8008c72:	2300      	movs	r3, #0
 8008c74:	e000      	b.n	8008c78 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8008c76:	2302      	movs	r3, #2
  }
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3730      	adds	r7, #48	@ 0x30
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}
 8008c80:	080091b9 	.word	0x080091b9
 8008c84:	08009255 	.word	0x08009255
 8008c88:	004005ff 	.word	0x004005ff
 8008c8c:	4225858c 	.word	0x4225858c

08008c90 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8008c98:	bf00      	nop
 8008c9a:	370c      	adds	r7, #12
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b083      	sub	sp, #12
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cb2:	0f9b      	lsrs	r3, r3, #30
 8008cb4:	b2da      	uxtb	r2, r3
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cbe:	0e9b      	lsrs	r3, r3, #26
 8008cc0:	b2db      	uxtb	r3, r3
 8008cc2:	f003 030f 	and.w	r3, r3, #15
 8008cc6:	b2da      	uxtb	r2, r3
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cd0:	0e1b      	lsrs	r3, r3, #24
 8008cd2:	b2db      	uxtb	r3, r3
 8008cd4:	f003 0303 	and.w	r3, r3, #3
 8008cd8:	b2da      	uxtb	r2, r3
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ce2:	0c1b      	lsrs	r3, r3, #16
 8008ce4:	b2da      	uxtb	r2, r3
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cee:	0a1b      	lsrs	r3, r3, #8
 8008cf0:	b2da      	uxtb	r2, r3
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cfa:	b2da      	uxtb	r2, r3
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d04:	0d1b      	lsrs	r3, r3, #20
 8008d06:	b29a      	uxth	r2, r3
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d10:	0c1b      	lsrs	r3, r3, #16
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	f003 030f 	and.w	r3, r3, #15
 8008d18:	b2da      	uxtb	r2, r3
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d22:	0bdb      	lsrs	r3, r3, #15
 8008d24:	b2db      	uxtb	r3, r3
 8008d26:	f003 0301 	and.w	r3, r3, #1
 8008d2a:	b2da      	uxtb	r2, r3
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d34:	0b9b      	lsrs	r3, r3, #14
 8008d36:	b2db      	uxtb	r3, r3
 8008d38:	f003 0301 	and.w	r3, r3, #1
 8008d3c:	b2da      	uxtb	r2, r3
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d46:	0b5b      	lsrs	r3, r3, #13
 8008d48:	b2db      	uxtb	r3, r3
 8008d4a:	f003 0301 	and.w	r3, r3, #1
 8008d4e:	b2da      	uxtb	r2, r3
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d58:	0b1b      	lsrs	r3, r3, #12
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	f003 0301 	and.w	r3, r3, #1
 8008d60:	b2da      	uxtb	r2, r3
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d163      	bne.n	8008e3c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d78:	009a      	lsls	r2, r3, #2
 8008d7a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008d7e:	4013      	ands	r3, r2
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8008d84:	0f92      	lsrs	r2, r2, #30
 8008d86:	431a      	orrs	r2, r3
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d90:	0edb      	lsrs	r3, r3, #27
 8008d92:	b2db      	uxtb	r3, r3
 8008d94:	f003 0307 	and.w	r3, r3, #7
 8008d98:	b2da      	uxtb	r2, r3
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008da2:	0e1b      	lsrs	r3, r3, #24
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	f003 0307 	and.w	r3, r3, #7
 8008daa:	b2da      	uxtb	r2, r3
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008db4:	0d5b      	lsrs	r3, r3, #21
 8008db6:	b2db      	uxtb	r3, r3
 8008db8:	f003 0307 	and.w	r3, r3, #7
 8008dbc:	b2da      	uxtb	r2, r3
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dc6:	0c9b      	lsrs	r3, r3, #18
 8008dc8:	b2db      	uxtb	r3, r3
 8008dca:	f003 0307 	and.w	r3, r3, #7
 8008dce:	b2da      	uxtb	r2, r3
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dd8:	0bdb      	lsrs	r3, r3, #15
 8008dda:	b2db      	uxtb	r3, r3
 8008ddc:	f003 0307 	and.w	r3, r3, #7
 8008de0:	b2da      	uxtb	r2, r3
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	1c5a      	adds	r2, r3, #1
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	7e1b      	ldrb	r3, [r3, #24]
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	f003 0307 	and.w	r3, r3, #7
 8008dfa:	3302      	adds	r3, #2
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8008e06:	fb03 f202 	mul.w	r2, r3, r2
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	7a1b      	ldrb	r3, [r3, #8]
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	f003 030f 	and.w	r3, r3, #15
 8008e18:	2201      	movs	r2, #1
 8008e1a:	409a      	lsls	r2, r3
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8008e28:	0a52      	lsrs	r2, r2, #9
 8008e2a:	fb03 f202 	mul.w	r2, r3, r2
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008e38:	661a      	str	r2, [r3, #96]	@ 0x60
 8008e3a:	e031      	b.n	8008ea0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d11d      	bne.n	8008e80 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e48:	041b      	lsls	r3, r3, #16
 8008e4a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e52:	0c1b      	lsrs	r3, r3, #16
 8008e54:	431a      	orrs	r2, r3
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	691b      	ldr	r3, [r3, #16]
 8008e5e:	3301      	adds	r3, #1
 8008e60:	029a      	lsls	r2, r3, #10
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008e74:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	661a      	str	r2, [r3, #96]	@ 0x60
 8008e7e:	e00f      	b.n	8008ea0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a58      	ldr	r2, [pc, #352]	@ (8008fe8 <HAL_SD_GetCardCSD+0x344>)
 8008e86:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e8c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2201      	movs	r2, #1
 8008e98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	e09d      	b.n	8008fdc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ea4:	0b9b      	lsrs	r3, r3, #14
 8008ea6:	b2db      	uxtb	r3, r3
 8008ea8:	f003 0301 	and.w	r3, r3, #1
 8008eac:	b2da      	uxtb	r2, r3
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008eb6:	09db      	lsrs	r3, r3, #7
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ebe:	b2da      	uxtb	r2, r3
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ec8:	b2db      	uxtb	r3, r3
 8008eca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ece:	b2da      	uxtb	r2, r3
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ed8:	0fdb      	lsrs	r3, r3, #31
 8008eda:	b2da      	uxtb	r2, r3
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ee4:	0f5b      	lsrs	r3, r3, #29
 8008ee6:	b2db      	uxtb	r3, r3
 8008ee8:	f003 0303 	and.w	r3, r3, #3
 8008eec:	b2da      	uxtb	r2, r3
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ef6:	0e9b      	lsrs	r3, r3, #26
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	f003 0307 	and.w	r3, r3, #7
 8008efe:	b2da      	uxtb	r2, r3
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f08:	0d9b      	lsrs	r3, r3, #22
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	f003 030f 	and.w	r3, r3, #15
 8008f10:	b2da      	uxtb	r2, r3
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f1a:	0d5b      	lsrs	r3, r3, #21
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	f003 0301 	and.w	r3, r3, #1
 8008f22:	b2da      	uxtb	r2, r3
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f36:	0c1b      	lsrs	r3, r3, #16
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	f003 0301 	and.w	r3, r3, #1
 8008f3e:	b2da      	uxtb	r2, r3
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f4a:	0bdb      	lsrs	r3, r3, #15
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	f003 0301 	and.w	r3, r3, #1
 8008f52:	b2da      	uxtb	r2, r3
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f5e:	0b9b      	lsrs	r3, r3, #14
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	f003 0301 	and.w	r3, r3, #1
 8008f66:	b2da      	uxtb	r2, r3
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f72:	0b5b      	lsrs	r3, r3, #13
 8008f74:	b2db      	uxtb	r3, r3
 8008f76:	f003 0301 	and.w	r3, r3, #1
 8008f7a:	b2da      	uxtb	r2, r3
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f86:	0b1b      	lsrs	r3, r3, #12
 8008f88:	b2db      	uxtb	r3, r3
 8008f8a:	f003 0301 	and.w	r3, r3, #1
 8008f8e:	b2da      	uxtb	r2, r3
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f9a:	0a9b      	lsrs	r3, r3, #10
 8008f9c:	b2db      	uxtb	r3, r3
 8008f9e:	f003 0303 	and.w	r3, r3, #3
 8008fa2:	b2da      	uxtb	r2, r3
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fae:	0a1b      	lsrs	r3, r3, #8
 8008fb0:	b2db      	uxtb	r3, r3
 8008fb2:	f003 0303 	and.w	r3, r3, #3
 8008fb6:	b2da      	uxtb	r2, r3
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fc2:	085b      	lsrs	r3, r3, #1
 8008fc4:	b2db      	uxtb	r3, r3
 8008fc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fca:	b2da      	uxtb	r2, r3
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8008fda:	2300      	movs	r3, #0
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	370c      	adds	r7, #12
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr
 8008fe8:	004005ff 	.word	0x004005ff

08008fec <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b083      	sub	sp, #12
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8009036:	2300      	movs	r3, #0
}
 8009038:	4618      	mov	r0, r3
 800903a:	370c      	adds	r7, #12
 800903c:	46bd      	mov	sp, r7
 800903e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009042:	4770      	bx	lr

08009044 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8009044:	b5b0      	push	{r4, r5, r7, lr}
 8009046:	b08e      	sub	sp, #56	@ 0x38
 8009048:	af04      	add	r7, sp, #16
 800904a:	6078      	str	r0, [r7, #4]
 800904c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800904e:	2300      	movs	r3, #0
 8009050:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2203      	movs	r2, #3
 8009058:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009060:	2b03      	cmp	r3, #3
 8009062:	d02e      	beq.n	80090c2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800906a:	d106      	bne.n	800907a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009070:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	639a      	str	r2, [r3, #56]	@ 0x38
 8009078:	e029      	b.n	80090ce <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009080:	d10a      	bne.n	8009098 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 fabc 	bl	8009600 <SD_WideBus_Enable>
 8009088:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800908e:	6a3b      	ldr	r3, [r7, #32]
 8009090:	431a      	orrs	r2, r3
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	639a      	str	r2, [r3, #56]	@ 0x38
 8009096:	e01a      	b.n	80090ce <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d10a      	bne.n	80090b4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f000 faf9 	bl	8009696 <SD_WideBus_Disable>
 80090a4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80090aa:	6a3b      	ldr	r3, [r7, #32]
 80090ac:	431a      	orrs	r2, r3
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	639a      	str	r2, [r3, #56]	@ 0x38
 80090b2:	e00c      	b.n	80090ce <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090b8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	639a      	str	r2, [r3, #56]	@ 0x38
 80090c0:	e005      	b.n	80090ce <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090c6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d00b      	beq.n	80090ee <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4a26      	ldr	r2, [pc, #152]	@ (8009174 <HAL_SD_ConfigWideBusOperation+0x130>)
 80090dc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2201      	movs	r2, #1
 80090e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80090ec:	e01f      	b.n	800912e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	68db      	ldr	r3, [r3, #12]
 80090fe:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	695b      	ldr	r3, [r3, #20]
 8009108:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	699b      	ldr	r3, [r3, #24]
 800910e:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681d      	ldr	r5, [r3, #0]
 8009114:	466c      	mov	r4, sp
 8009116:	f107 0314 	add.w	r3, r7, #20
 800911a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800911e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009122:	f107 0308 	add.w	r3, r7, #8
 8009126:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009128:	4628      	mov	r0, r5
 800912a:	f002 faad 	bl	800b688 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009136:	4618      	mov	r0, r3
 8009138:	f002 fb70 	bl	800b81c <SDMMC_CmdBlockLength>
 800913c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800913e:	6a3b      	ldr	r3, [r7, #32]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00c      	beq.n	800915e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4a0a      	ldr	r2, [pc, #40]	@ (8009174 <HAL_SD_ConfigWideBusOperation+0x130>)
 800914a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009150:	6a3b      	ldr	r3, [r7, #32]
 8009152:	431a      	orrs	r2, r3
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8009158:	2301      	movs	r3, #1
 800915a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2201      	movs	r2, #1
 8009162:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8009166:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800916a:	4618      	mov	r0, r3
 800916c:	3728      	adds	r7, #40	@ 0x28
 800916e:	46bd      	mov	sp, r7
 8009170:	bdb0      	pop	{r4, r5, r7, pc}
 8009172:	bf00      	nop
 8009174:	004005ff 	.word	0x004005ff

08009178 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b086      	sub	sp, #24
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009180:	2300      	movs	r3, #0
 8009182:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009184:	f107 030c 	add.w	r3, r7, #12
 8009188:	4619      	mov	r1, r3
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f000 fa10 	bl	80095b0 <SD_SendStatus>
 8009190:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d005      	beq.n	80091a4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	431a      	orrs	r2, r3
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	0a5b      	lsrs	r3, r3, #9
 80091a8:	f003 030f 	and.w	r3, r3, #15
 80091ac:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80091ae:	693b      	ldr	r3, [r7, #16]
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3718      	adds	r7, #24
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}

080091b8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b085      	sub	sp, #20
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091c4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80091d4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80091d6:	bf00      	nop
 80091d8:	3714      	adds	r7, #20
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr

080091e2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80091e2:	b580      	push	{r7, lr}
 80091e4:	b084      	sub	sp, #16
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091ee:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091f4:	2b82      	cmp	r3, #130	@ 0x82
 80091f6:	d111      	bne.n	800921c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	4618      	mov	r0, r3
 80091fe:	f002 fbb7 	bl	800b970 <SDMMC_CmdStopTransfer>
 8009202:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d008      	beq.n	800921c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	431a      	orrs	r2, r3
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8009216:	68f8      	ldr	r0, [r7, #12]
 8009218:	f7ff fd3a 	bl	8008c90 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f022 0208 	bic.w	r2, r2, #8
 800922a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009234:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	2201      	movs	r2, #1
 800923a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2200      	movs	r2, #0
 8009242:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8009244:	68f8      	ldr	r0, [r7, #12]
 8009246:	f003 f813 	bl	800c270 <HAL_SD_RxCpltCallback>
#endif
}
 800924a:	bf00      	nop
 800924c:	3710      	adds	r7, #16
 800924e:	46bd      	mov	sp, r7
 8009250:	bd80      	pop	{r7, pc}
	...

08009254 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b086      	sub	sp, #24
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009260:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f7fb f9d2 	bl	800460c <HAL_DMA_GetError>
 8009268:	4603      	mov	r3, r0
 800926a:	2b02      	cmp	r3, #2
 800926c:	d03e      	beq.n	80092ec <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009272:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009274:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800927a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800927c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	2b01      	cmp	r3, #1
 8009282:	d002      	beq.n	800928a <SD_DMAError+0x36>
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2b01      	cmp	r3, #1
 8009288:	d12d      	bne.n	80092e6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	4a19      	ldr	r2, [pc, #100]	@ (80092f4 <SD_DMAError+0xa0>)
 8009290:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80092a0:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092a6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80092ae:	6978      	ldr	r0, [r7, #20]
 80092b0:	f7ff ff62 	bl	8009178 <HAL_SD_GetCardState>
 80092b4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	2b06      	cmp	r3, #6
 80092ba:	d002      	beq.n	80092c2 <SD_DMAError+0x6e>
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	2b05      	cmp	r3, #5
 80092c0:	d10a      	bne.n	80092d8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4618      	mov	r0, r3
 80092c8:	f002 fb52 	bl	800b970 <SDMMC_CmdStopTransfer>
 80092cc:	4602      	mov	r2, r0
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092d2:	431a      	orrs	r2, r3
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80092d8:	697b      	ldr	r3, [r7, #20]
 80092da:	2201      	movs	r2, #1
 80092dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	2200      	movs	r2, #0
 80092e4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80092e6:	6978      	ldr	r0, [r7, #20]
 80092e8:	f7ff fcd2 	bl	8008c90 <HAL_SD_ErrorCallback>
#endif
  }
}
 80092ec:	bf00      	nop
 80092ee:	3718      	adds	r7, #24
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}
 80092f4:	004005ff 	.word	0x004005ff

080092f8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80092f8:	b5b0      	push	{r4, r5, r7, lr}
 80092fa:	b094      	sub	sp, #80	@ 0x50
 80092fc:	af04      	add	r7, sp, #16
 80092fe:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009300:	2301      	movs	r3, #1
 8009302:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4618      	mov	r0, r3
 800930a:	f002 fa03 	bl	800b714 <SDIO_GetPowerState>
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d102      	bne.n	800931a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009314:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009318:	e0b8      	b.n	800948c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800931e:	2b03      	cmp	r3, #3
 8009320:	d02f      	beq.n	8009382 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4618      	mov	r0, r3
 8009328:	f002 fc2c 	bl	800bb84 <SDMMC_CmdSendCID>
 800932c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800932e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009330:	2b00      	cmp	r3, #0
 8009332:	d001      	beq.n	8009338 <SD_InitCard+0x40>
    {
      return errorstate;
 8009334:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009336:	e0a9      	b.n	800948c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	2100      	movs	r1, #0
 800933e:	4618      	mov	r0, r3
 8009340:	f002 fa2d 	bl	800b79e <SDIO_GetResponse>
 8009344:	4602      	mov	r2, r0
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2104      	movs	r1, #4
 8009350:	4618      	mov	r0, r3
 8009352:	f002 fa24 	bl	800b79e <SDIO_GetResponse>
 8009356:	4602      	mov	r2, r0
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2108      	movs	r1, #8
 8009362:	4618      	mov	r0, r3
 8009364:	f002 fa1b 	bl	800b79e <SDIO_GetResponse>
 8009368:	4602      	mov	r2, r0
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	210c      	movs	r1, #12
 8009374:	4618      	mov	r0, r3
 8009376:	f002 fa12 	bl	800b79e <SDIO_GetResponse>
 800937a:	4602      	mov	r2, r0
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009386:	2b03      	cmp	r3, #3
 8009388:	d00d      	beq.n	80093a6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f107 020e 	add.w	r2, r7, #14
 8009392:	4611      	mov	r1, r2
 8009394:	4618      	mov	r0, r3
 8009396:	f002 fc32 	bl	800bbfe <SDMMC_CmdSetRelAdd>
 800939a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800939c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d001      	beq.n	80093a6 <SD_InitCard+0xae>
    {
      return errorstate;
 80093a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093a4:	e072      	b.n	800948c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093aa:	2b03      	cmp	r3, #3
 80093ac:	d036      	beq.n	800941c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80093ae:	89fb      	ldrh	r3, [r7, #14]
 80093b0:	461a      	mov	r2, r3
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681a      	ldr	r2, [r3, #0]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093be:	041b      	lsls	r3, r3, #16
 80093c0:	4619      	mov	r1, r3
 80093c2:	4610      	mov	r0, r2
 80093c4:	f002 fbfc 	bl	800bbc0 <SDMMC_CmdSendCSD>
 80093c8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80093ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d001      	beq.n	80093d4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80093d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093d2:	e05b      	b.n	800948c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	2100      	movs	r1, #0
 80093da:	4618      	mov	r0, r3
 80093dc:	f002 f9df 	bl	800b79e <SDIO_GetResponse>
 80093e0:	4602      	mov	r2, r0
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	2104      	movs	r1, #4
 80093ec:	4618      	mov	r0, r3
 80093ee:	f002 f9d6 	bl	800b79e <SDIO_GetResponse>
 80093f2:	4602      	mov	r2, r0
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	2108      	movs	r1, #8
 80093fe:	4618      	mov	r0, r3
 8009400:	f002 f9cd 	bl	800b79e <SDIO_GetResponse>
 8009404:	4602      	mov	r2, r0
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	210c      	movs	r1, #12
 8009410:	4618      	mov	r0, r3
 8009412:	f002 f9c4 	bl	800b79e <SDIO_GetResponse>
 8009416:	4602      	mov	r2, r0
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	2104      	movs	r1, #4
 8009422:	4618      	mov	r0, r3
 8009424:	f002 f9bb 	bl	800b79e <SDIO_GetResponse>
 8009428:	4603      	mov	r3, r0
 800942a:	0d1a      	lsrs	r2, r3, #20
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009430:	f107 0310 	add.w	r3, r7, #16
 8009434:	4619      	mov	r1, r3
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f7ff fc34 	bl	8008ca4 <HAL_SD_GetCardCSD>
 800943c:	4603      	mov	r3, r0
 800943e:	2b00      	cmp	r3, #0
 8009440:	d002      	beq.n	8009448 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009442:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009446:	e021      	b.n	800948c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6819      	ldr	r1, [r3, #0]
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009450:	041b      	lsls	r3, r3, #16
 8009452:	2200      	movs	r2, #0
 8009454:	461c      	mov	r4, r3
 8009456:	4615      	mov	r5, r2
 8009458:	4622      	mov	r2, r4
 800945a:	462b      	mov	r3, r5
 800945c:	4608      	mov	r0, r1
 800945e:	f002 faa9 	bl	800b9b4 <SDMMC_CmdSelDesel>
 8009462:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009464:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009466:	2b00      	cmp	r3, #0
 8009468:	d001      	beq.n	800946e <SD_InitCard+0x176>
  {
    return errorstate;
 800946a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800946c:	e00e      	b.n	800948c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681d      	ldr	r5, [r3, #0]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	466c      	mov	r4, sp
 8009476:	f103 0210 	add.w	r2, r3, #16
 800947a:	ca07      	ldmia	r2, {r0, r1, r2}
 800947c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009480:	3304      	adds	r3, #4
 8009482:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009484:	4628      	mov	r0, r5
 8009486:	f002 f8ff 	bl	800b688 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800948a:	2300      	movs	r3, #0
}
 800948c:	4618      	mov	r0, r3
 800948e:	3740      	adds	r7, #64	@ 0x40
 8009490:	46bd      	mov	sp, r7
 8009492:	bdb0      	pop	{r4, r5, r7, pc}

08009494 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b086      	sub	sp, #24
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800949c:	2300      	movs	r3, #0
 800949e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80094a0:	2300      	movs	r3, #0
 80094a2:	617b      	str	r3, [r7, #20]
 80094a4:	2300      	movs	r3, #0
 80094a6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4618      	mov	r0, r3
 80094ae:	f002 faa4 	bl	800b9fa <SDMMC_CmdGoIdleState>
 80094b2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d001      	beq.n	80094be <SD_PowerON+0x2a>
  {
    return errorstate;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	e072      	b.n	80095a4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4618      	mov	r0, r3
 80094c4:	f002 fab7 	bl	800ba36 <SDMMC_CmdOperCond>
 80094c8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d00d      	beq.n	80094ec <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2200      	movs	r2, #0
 80094d4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4618      	mov	r0, r3
 80094dc:	f002 fa8d 	bl	800b9fa <SDMMC_CmdGoIdleState>
 80094e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d004      	beq.n	80094f2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	e05b      	b.n	80095a4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2201      	movs	r2, #1
 80094f0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	d137      	bne.n	800956a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	2100      	movs	r1, #0
 8009500:	4618      	mov	r0, r3
 8009502:	f002 fab7 	bl	800ba74 <SDMMC_CmdAppCommand>
 8009506:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d02d      	beq.n	800956a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800950e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009512:	e047      	b.n	80095a4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	2100      	movs	r1, #0
 800951a:	4618      	mov	r0, r3
 800951c:	f002 faaa 	bl	800ba74 <SDMMC_CmdAppCommand>
 8009520:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d001      	beq.n	800952c <SD_PowerON+0x98>
    {
      return errorstate;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	e03b      	b.n	80095a4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	491e      	ldr	r1, [pc, #120]	@ (80095ac <SD_PowerON+0x118>)
 8009532:	4618      	mov	r0, r3
 8009534:	f002 fac0 	bl	800bab8 <SDMMC_CmdAppOperCommand>
 8009538:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d002      	beq.n	8009546 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009540:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009544:	e02e      	b.n	80095a4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	2100      	movs	r1, #0
 800954c:	4618      	mov	r0, r3
 800954e:	f002 f926 	bl	800b79e <SDIO_GetResponse>
 8009552:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	0fdb      	lsrs	r3, r3, #31
 8009558:	2b01      	cmp	r3, #1
 800955a:	d101      	bne.n	8009560 <SD_PowerON+0xcc>
 800955c:	2301      	movs	r3, #1
 800955e:	e000      	b.n	8009562 <SD_PowerON+0xce>
 8009560:	2300      	movs	r3, #0
 8009562:	613b      	str	r3, [r7, #16]

    count++;
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	3301      	adds	r3, #1
 8009568:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009570:	4293      	cmp	r3, r2
 8009572:	d802      	bhi.n	800957a <SD_PowerON+0xe6>
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d0cc      	beq.n	8009514 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009580:	4293      	cmp	r3, r2
 8009582:	d902      	bls.n	800958a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009584:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009588:	e00c      	b.n	80095a4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009590:	2b00      	cmp	r3, #0
 8009592:	d003      	beq.n	800959c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2201      	movs	r2, #1
 8009598:	645a      	str	r2, [r3, #68]	@ 0x44
 800959a:	e002      	b.n	80095a2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80095a2:	2300      	movs	r3, #0
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3718      	adds	r7, #24
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}
 80095ac:	c1100000 	.word	0xc1100000

080095b0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b084      	sub	sp, #16
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
 80095b8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d102      	bne.n	80095c6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80095c0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80095c4:	e018      	b.n	80095f8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095ce:	041b      	lsls	r3, r3, #16
 80095d0:	4619      	mov	r1, r3
 80095d2:	4610      	mov	r0, r2
 80095d4:	f002 fb34 	bl	800bc40 <SDMMC_CmdSendStatus>
 80095d8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d001      	beq.n	80095e4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	e009      	b.n	80095f8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	2100      	movs	r1, #0
 80095ea:	4618      	mov	r0, r3
 80095ec:	f002 f8d7 	bl	800b79e <SDIO_GetResponse>
 80095f0:	4602      	mov	r2, r0
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80095f6:	2300      	movs	r3, #0
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3710      	adds	r7, #16
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}

08009600 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b086      	sub	sp, #24
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009608:	2300      	movs	r3, #0
 800960a:	60fb      	str	r3, [r7, #12]
 800960c:	2300      	movs	r3, #0
 800960e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2100      	movs	r1, #0
 8009616:	4618      	mov	r0, r3
 8009618:	f002 f8c1 	bl	800b79e <SDIO_GetResponse>
 800961c:	4603      	mov	r3, r0
 800961e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009622:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009626:	d102      	bne.n	800962e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009628:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800962c:	e02f      	b.n	800968e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800962e:	f107 030c 	add.w	r3, r7, #12
 8009632:	4619      	mov	r1, r3
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f000 f879 	bl	800972c <SD_FindSCR>
 800963a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d001      	beq.n	8009646 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	e023      	b.n	800968e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800964c:	2b00      	cmp	r3, #0
 800964e:	d01c      	beq.n	800968a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009658:	041b      	lsls	r3, r3, #16
 800965a:	4619      	mov	r1, r3
 800965c:	4610      	mov	r0, r2
 800965e:	f002 fa09 	bl	800ba74 <SDMMC_CmdAppCommand>
 8009662:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d001      	beq.n	800966e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	e00f      	b.n	800968e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	2102      	movs	r1, #2
 8009674:	4618      	mov	r0, r3
 8009676:	f002 fa42 	bl	800bafe <SDMMC_CmdBusWidth>
 800967a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d001      	beq.n	8009686 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	e003      	b.n	800968e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009686:	2300      	movs	r3, #0
 8009688:	e001      	b.n	800968e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800968a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800968e:	4618      	mov	r0, r3
 8009690:	3718      	adds	r7, #24
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}

08009696 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b086      	sub	sp, #24
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800969e:	2300      	movs	r3, #0
 80096a0:	60fb      	str	r3, [r7, #12]
 80096a2:	2300      	movs	r3, #0
 80096a4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	2100      	movs	r1, #0
 80096ac:	4618      	mov	r0, r3
 80096ae:	f002 f876 	bl	800b79e <SDIO_GetResponse>
 80096b2:	4603      	mov	r3, r0
 80096b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80096bc:	d102      	bne.n	80096c4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80096be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80096c2:	e02f      	b.n	8009724 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80096c4:	f107 030c 	add.w	r3, r7, #12
 80096c8:	4619      	mov	r1, r3
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f000 f82e 	bl	800972c <SD_FindSCR>
 80096d0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d001      	beq.n	80096dc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	e023      	b.n	8009724 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d01c      	beq.n	8009720 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681a      	ldr	r2, [r3, #0]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096ee:	041b      	lsls	r3, r3, #16
 80096f0:	4619      	mov	r1, r3
 80096f2:	4610      	mov	r0, r2
 80096f4:	f002 f9be 	bl	800ba74 <SDMMC_CmdAppCommand>
 80096f8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d001      	beq.n	8009704 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	e00f      	b.n	8009724 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	2100      	movs	r1, #0
 800970a:	4618      	mov	r0, r3
 800970c:	f002 f9f7 	bl	800bafe <SDMMC_CmdBusWidth>
 8009710:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d001      	beq.n	800971c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	e003      	b.n	8009724 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800971c:	2300      	movs	r3, #0
 800971e:	e001      	b.n	8009724 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009720:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8009724:	4618      	mov	r0, r3
 8009726:	3718      	adds	r7, #24
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}

0800972c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800972c:	b590      	push	{r4, r7, lr}
 800972e:	b08f      	sub	sp, #60	@ 0x3c
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009736:	f7fa fb27 	bl	8003d88 <HAL_GetTick>
 800973a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800973c:	2300      	movs	r3, #0
 800973e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8009740:	2300      	movs	r3, #0
 8009742:	60bb      	str	r3, [r7, #8]
 8009744:	2300      	movs	r3, #0
 8009746:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2108      	movs	r1, #8
 8009752:	4618      	mov	r0, r3
 8009754:	f002 f862 	bl	800b81c <SDMMC_CmdBlockLength>
 8009758:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800975a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800975c:	2b00      	cmp	r3, #0
 800975e:	d001      	beq.n	8009764 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009762:	e0b9      	b.n	80098d8 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681a      	ldr	r2, [r3, #0]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800976c:	041b      	lsls	r3, r3, #16
 800976e:	4619      	mov	r1, r3
 8009770:	4610      	mov	r0, r2
 8009772:	f002 f97f 	bl	800ba74 <SDMMC_CmdAppCommand>
 8009776:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800977a:	2b00      	cmp	r3, #0
 800977c:	d001      	beq.n	8009782 <SD_FindSCR+0x56>
  {
    return errorstate;
 800977e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009780:	e0aa      	b.n	80098d8 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009782:	f04f 33ff 	mov.w	r3, #4294967295
 8009786:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009788:	2308      	movs	r3, #8
 800978a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800978c:	2330      	movs	r3, #48	@ 0x30
 800978e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009790:	2302      	movs	r3, #2
 8009792:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009794:	2300      	movs	r3, #0
 8009796:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8009798:	2301      	movs	r3, #1
 800979a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f107 0210 	add.w	r2, r7, #16
 80097a4:	4611      	mov	r1, r2
 80097a6:	4618      	mov	r0, r3
 80097a8:	f002 f80c 	bl	800b7c4 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4618      	mov	r0, r3
 80097b2:	f002 f9c6 	bl	800bb42 <SDMMC_CmdSendSCR>
 80097b6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80097b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d02a      	beq.n	8009814 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80097be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c0:	e08a      	b.n	80098d8 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d00f      	beq.n	80097f0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6819      	ldr	r1, [r3, #0]
 80097d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097d6:	009b      	lsls	r3, r3, #2
 80097d8:	f107 0208 	add.w	r2, r7, #8
 80097dc:	18d4      	adds	r4, r2, r3
 80097de:	4608      	mov	r0, r1
 80097e0:	f001 ff7d 	bl	800b6de <SDIO_ReadFIFO>
 80097e4:	4603      	mov	r3, r0
 80097e6:	6023      	str	r3, [r4, #0]
      index++;
 80097e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097ea:	3301      	adds	r3, #1
 80097ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80097ee:	e006      	b.n	80097fe <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d012      	beq.n	8009824 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80097fe:	f7fa fac3 	bl	8003d88 <HAL_GetTick>
 8009802:	4602      	mov	r2, r0
 8009804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009806:	1ad3      	subs	r3, r2, r3
 8009808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800980c:	d102      	bne.n	8009814 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800980e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009812:	e061      	b.n	80098d8 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800981a:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800981e:	2b00      	cmp	r3, #0
 8009820:	d0cf      	beq.n	80097c2 <SD_FindSCR+0x96>
 8009822:	e000      	b.n	8009826 <SD_FindSCR+0xfa>
      break;
 8009824:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800982c:	f003 0308 	and.w	r3, r3, #8
 8009830:	2b00      	cmp	r3, #0
 8009832:	d106      	bne.n	8009842 <SD_FindSCR+0x116>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800983a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800983e:	2b00      	cmp	r3, #0
 8009840:	d005      	beq.n	800984e <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	2208      	movs	r2, #8
 8009848:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800984a:	2308      	movs	r3, #8
 800984c:	e044      	b.n	80098d8 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009854:	f003 0302 	and.w	r3, r3, #2
 8009858:	2b00      	cmp	r3, #0
 800985a:	d005      	beq.n	8009868 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	2202      	movs	r2, #2
 8009862:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009864:	2302      	movs	r3, #2
 8009866:	e037      	b.n	80098d8 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800986e:	f003 0320 	and.w	r3, r3, #32
 8009872:	2b00      	cmp	r3, #0
 8009874:	d005      	beq.n	8009882 <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	2220      	movs	r2, #32
 800987c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800987e:	2320      	movs	r3, #32
 8009880:	e02a      	b.n	80098d8 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f240 523a 	movw	r2, #1338	@ 0x53a
 800988a:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	061a      	lsls	r2, r3, #24
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	021b      	lsls	r3, r3, #8
 8009894:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009898:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	0a1b      	lsrs	r3, r3, #8
 800989e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80098a2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	0e1b      	lsrs	r3, r3, #24
 80098a8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80098aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098ac:	601a      	str	r2, [r3, #0]
    scr++;
 80098ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b0:	3304      	adds	r3, #4
 80098b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	061a      	lsls	r2, r3, #24
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	021b      	lsls	r3, r3, #8
 80098bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80098c0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	0a1b      	lsrs	r3, r3, #8
 80098c6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80098ca:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	0e1b      	lsrs	r3, r3, #24
 80098d0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80098d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098d4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80098d6:	2300      	movs	r3, #0
}
 80098d8:	4618      	mov	r0, r3
 80098da:	373c      	adds	r7, #60	@ 0x3c
 80098dc:	46bd      	mov	sp, r7
 80098de:	bd90      	pop	{r4, r7, pc}

080098e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b082      	sub	sp, #8
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d101      	bne.n	80098f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80098ee:	2301      	movs	r3, #1
 80098f0:	e07b      	b.n	80099ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d108      	bne.n	800990c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009902:	d009      	beq.n	8009918 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	61da      	str	r2, [r3, #28]
 800990a:	e005      	b.n	8009918 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2200      	movs	r2, #0
 8009910:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2200      	movs	r2, #0
 8009916:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009924:	b2db      	uxtb	r3, r3
 8009926:	2b00      	cmp	r3, #0
 8009928:	d106      	bne.n	8009938 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2200      	movs	r2, #0
 800992e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f7f9 ff10 	bl	8003758 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2202      	movs	r2, #2
 800993c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	681a      	ldr	r2, [r3, #0]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800994e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009960:	431a      	orrs	r2, r3
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	68db      	ldr	r3, [r3, #12]
 8009966:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800996a:	431a      	orrs	r2, r3
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	691b      	ldr	r3, [r3, #16]
 8009970:	f003 0302 	and.w	r3, r3, #2
 8009974:	431a      	orrs	r2, r3
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	695b      	ldr	r3, [r3, #20]
 800997a:	f003 0301 	and.w	r3, r3, #1
 800997e:	431a      	orrs	r2, r3
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	699b      	ldr	r3, [r3, #24]
 8009984:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009988:	431a      	orrs	r2, r3
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	69db      	ldr	r3, [r3, #28]
 800998e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009992:	431a      	orrs	r2, r3
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6a1b      	ldr	r3, [r3, #32]
 8009998:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800999c:	ea42 0103 	orr.w	r1, r2, r3
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	430a      	orrs	r2, r1
 80099ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	699b      	ldr	r3, [r3, #24]
 80099b4:	0c1b      	lsrs	r3, r3, #16
 80099b6:	f003 0104 	and.w	r1, r3, #4
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099be:	f003 0210 	and.w	r2, r3, #16
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	430a      	orrs	r2, r1
 80099c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	69da      	ldr	r2, [r3, #28]
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80099d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2200      	movs	r2, #0
 80099de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2201      	movs	r2, #1
 80099e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80099e8:	2300      	movs	r3, #0
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3708      	adds	r7, #8
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b088      	sub	sp, #32
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	60f8      	str	r0, [r7, #12]
 80099fa:	60b9      	str	r1, [r7, #8]
 80099fc:	603b      	str	r3, [r7, #0]
 80099fe:	4613      	mov	r3, r2
 8009a00:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009a02:	f7fa f9c1 	bl	8003d88 <HAL_GetTick>
 8009a06:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009a08:	88fb      	ldrh	r3, [r7, #6]
 8009a0a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d001      	beq.n	8009a1c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009a18:	2302      	movs	r3, #2
 8009a1a:	e12a      	b.n	8009c72 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d002      	beq.n	8009a28 <HAL_SPI_Transmit+0x36>
 8009a22:	88fb      	ldrh	r3, [r7, #6]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d101      	bne.n	8009a2c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	e122      	b.n	8009c72 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	d101      	bne.n	8009a3a <HAL_SPI_Transmit+0x48>
 8009a36:	2302      	movs	r3, #2
 8009a38:	e11b      	b.n	8009c72 <HAL_SPI_Transmit+0x280>
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2203      	movs	r2, #3
 8009a46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	68ba      	ldr	r2, [r7, #8]
 8009a54:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	88fa      	ldrh	r2, [r7, #6]
 8009a5a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	88fa      	ldrh	r2, [r7, #6]
 8009a60:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	2200      	movs	r2, #0
 8009a66:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2200      	movs	r2, #0
 8009a72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	2200      	movs	r2, #0
 8009a78:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	689b      	ldr	r3, [r3, #8]
 8009a84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a88:	d10f      	bne.n	8009aaa <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	681a      	ldr	r2, [r3, #0]
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a98:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	681a      	ldr	r2, [r3, #0]
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009aa8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ab4:	2b40      	cmp	r3, #64	@ 0x40
 8009ab6:	d007      	beq.n	8009ac8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	681a      	ldr	r2, [r3, #0]
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009ac6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	68db      	ldr	r3, [r3, #12]
 8009acc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ad0:	d152      	bne.n	8009b78 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d002      	beq.n	8009ae0 <HAL_SPI_Transmit+0xee>
 8009ada:	8b7b      	ldrh	r3, [r7, #26]
 8009adc:	2b01      	cmp	r3, #1
 8009ade:	d145      	bne.n	8009b6c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ae4:	881a      	ldrh	r2, [r3, #0]
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009af0:	1c9a      	adds	r2, r3, #2
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009afa:	b29b      	uxth	r3, r3
 8009afc:	3b01      	subs	r3, #1
 8009afe:	b29a      	uxth	r2, r3
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009b04:	e032      	b.n	8009b6c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	689b      	ldr	r3, [r3, #8]
 8009b0c:	f003 0302 	and.w	r3, r3, #2
 8009b10:	2b02      	cmp	r3, #2
 8009b12:	d112      	bne.n	8009b3a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b18:	881a      	ldrh	r2, [r3, #0]
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b24:	1c9a      	adds	r2, r3, #2
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b2e:	b29b      	uxth	r3, r3
 8009b30:	3b01      	subs	r3, #1
 8009b32:	b29a      	uxth	r2, r3
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009b38:	e018      	b.n	8009b6c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b3a:	f7fa f925 	bl	8003d88 <HAL_GetTick>
 8009b3e:	4602      	mov	r2, r0
 8009b40:	69fb      	ldr	r3, [r7, #28]
 8009b42:	1ad3      	subs	r3, r2, r3
 8009b44:	683a      	ldr	r2, [r7, #0]
 8009b46:	429a      	cmp	r2, r3
 8009b48:	d803      	bhi.n	8009b52 <HAL_SPI_Transmit+0x160>
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b50:	d102      	bne.n	8009b58 <HAL_SPI_Transmit+0x166>
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d109      	bne.n	8009b6c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	2200      	movs	r2, #0
 8009b64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009b68:	2303      	movs	r3, #3
 8009b6a:	e082      	b.n	8009c72 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d1c7      	bne.n	8009b06 <HAL_SPI_Transmit+0x114>
 8009b76:	e053      	b.n	8009c20 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d002      	beq.n	8009b86 <HAL_SPI_Transmit+0x194>
 8009b80:	8b7b      	ldrh	r3, [r7, #26]
 8009b82:	2b01      	cmp	r3, #1
 8009b84:	d147      	bne.n	8009c16 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	330c      	adds	r3, #12
 8009b90:	7812      	ldrb	r2, [r2, #0]
 8009b92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b98:	1c5a      	adds	r2, r3, #1
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009ba2:	b29b      	uxth	r3, r3
 8009ba4:	3b01      	subs	r3, #1
 8009ba6:	b29a      	uxth	r2, r3
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009bac:	e033      	b.n	8009c16 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	689b      	ldr	r3, [r3, #8]
 8009bb4:	f003 0302 	and.w	r3, r3, #2
 8009bb8:	2b02      	cmp	r3, #2
 8009bba:	d113      	bne.n	8009be4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	330c      	adds	r3, #12
 8009bc6:	7812      	ldrb	r2, [r2, #0]
 8009bc8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bce:	1c5a      	adds	r2, r3, #1
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009bd8:	b29b      	uxth	r3, r3
 8009bda:	3b01      	subs	r3, #1
 8009bdc:	b29a      	uxth	r2, r3
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009be2:	e018      	b.n	8009c16 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009be4:	f7fa f8d0 	bl	8003d88 <HAL_GetTick>
 8009be8:	4602      	mov	r2, r0
 8009bea:	69fb      	ldr	r3, [r7, #28]
 8009bec:	1ad3      	subs	r3, r2, r3
 8009bee:	683a      	ldr	r2, [r7, #0]
 8009bf0:	429a      	cmp	r2, r3
 8009bf2:	d803      	bhi.n	8009bfc <HAL_SPI_Transmit+0x20a>
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bfa:	d102      	bne.n	8009c02 <HAL_SPI_Transmit+0x210>
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d109      	bne.n	8009c16 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	2201      	movs	r2, #1
 8009c06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009c12:	2303      	movs	r3, #3
 8009c14:	e02d      	b.n	8009c72 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c1a:	b29b      	uxth	r3, r3
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d1c6      	bne.n	8009bae <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009c20:	69fa      	ldr	r2, [r7, #28]
 8009c22:	6839      	ldr	r1, [r7, #0]
 8009c24:	68f8      	ldr	r0, [r7, #12]
 8009c26:	f000 fb0d 	bl	800a244 <SPI_EndRxTxTransaction>
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d002      	beq.n	8009c36 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	2220      	movs	r2, #32
 8009c34:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	689b      	ldr	r3, [r3, #8]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d10a      	bne.n	8009c54 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c3e:	2300      	movs	r3, #0
 8009c40:	617b      	str	r3, [r7, #20]
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	68db      	ldr	r3, [r3, #12]
 8009c48:	617b      	str	r3, [r7, #20]
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	689b      	ldr	r3, [r3, #8]
 8009c50:	617b      	str	r3, [r7, #20]
 8009c52:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	2201      	movs	r2, #1
 8009c58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	2200      	movs	r2, #0
 8009c60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d001      	beq.n	8009c70 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	e000      	b.n	8009c72 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8009c70:	2300      	movs	r3, #0
  }
}
 8009c72:	4618      	mov	r0, r3
 8009c74:	3720      	adds	r7, #32
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}
	...

08009c7c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b084      	sub	sp, #16
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	60b9      	str	r1, [r7, #8]
 8009c86:	4613      	mov	r3, r2
 8009c88:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009c90:	b2db      	uxtb	r3, r3
 8009c92:	2b01      	cmp	r3, #1
 8009c94:	d001      	beq.n	8009c9a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8009c96:	2302      	movs	r3, #2
 8009c98:	e097      	b.n	8009dca <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d002      	beq.n	8009ca6 <HAL_SPI_Transmit_DMA+0x2a>
 8009ca0:	88fb      	ldrh	r3, [r7, #6]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d101      	bne.n	8009caa <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	e08f      	b.n	8009dca <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009cb0:	2b01      	cmp	r3, #1
 8009cb2:	d101      	bne.n	8009cb8 <HAL_SPI_Transmit_DMA+0x3c>
 8009cb4:	2302      	movs	r3, #2
 8009cb6:	e088      	b.n	8009dca <HAL_SPI_Transmit_DMA+0x14e>
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	2203      	movs	r2, #3
 8009cc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	68ba      	ldr	r2, [r7, #8]
 8009cd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	88fa      	ldrh	r2, [r7, #6]
 8009cd8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	88fa      	ldrh	r2, [r7, #6]
 8009cde:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	689b      	ldr	r3, [r3, #8]
 8009d02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d06:	d10f      	bne.n	8009d28 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	681a      	ldr	r2, [r3, #0]
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009d16:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	681a      	ldr	r2, [r3, #0]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009d26:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d2c:	4a29      	ldr	r2, [pc, #164]	@ (8009dd4 <HAL_SPI_Transmit_DMA+0x158>)
 8009d2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d34:	4a28      	ldr	r2, [pc, #160]	@ (8009dd8 <HAL_SPI_Transmit_DMA+0x15c>)
 8009d36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d3c:	4a27      	ldr	r2, [pc, #156]	@ (8009ddc <HAL_SPI_Transmit_DMA+0x160>)
 8009d3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d44:	2200      	movs	r2, #0
 8009d46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d50:	4619      	mov	r1, r3
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	330c      	adds	r3, #12
 8009d58:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009d5e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009d60:	f7fa f9d2 	bl	8004108 <HAL_DMA_Start_IT>
 8009d64:	4603      	mov	r3, r0
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d00b      	beq.n	8009d82 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d6e:	f043 0210 	orr.w	r2, r3, #16
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	e023      	b.n	8009dca <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d8c:	2b40      	cmp	r3, #64	@ 0x40
 8009d8e:	d007      	beq.n	8009da0 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	681a      	ldr	r2, [r3, #0]
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009d9e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2200      	movs	r2, #0
 8009da4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	685a      	ldr	r2, [r3, #4]
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f042 0220 	orr.w	r2, r2, #32
 8009db6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	685a      	ldr	r2, [r3, #4]
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f042 0202 	orr.w	r2, r2, #2
 8009dc6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3710      	adds	r7, #16
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	0800a0b1 	.word	0x0800a0b1
 8009dd8:	0800a009 	.word	0x0800a009
 8009ddc:	0800a0cd 	.word	0x0800a0cd

08009de0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b088      	sub	sp, #32
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	685b      	ldr	r3, [r3, #4]
 8009dee:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	689b      	ldr	r3, [r3, #8]
 8009df6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009df8:	69bb      	ldr	r3, [r7, #24]
 8009dfa:	099b      	lsrs	r3, r3, #6
 8009dfc:	f003 0301 	and.w	r3, r3, #1
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d10f      	bne.n	8009e24 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009e04:	69bb      	ldr	r3, [r7, #24]
 8009e06:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d00a      	beq.n	8009e24 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009e0e:	69fb      	ldr	r3, [r7, #28]
 8009e10:	099b      	lsrs	r3, r3, #6
 8009e12:	f003 0301 	and.w	r3, r3, #1
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d004      	beq.n	8009e24 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	4798      	blx	r3
    return;
 8009e22:	e0d7      	b.n	8009fd4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009e24:	69bb      	ldr	r3, [r7, #24]
 8009e26:	085b      	lsrs	r3, r3, #1
 8009e28:	f003 0301 	and.w	r3, r3, #1
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d00a      	beq.n	8009e46 <HAL_SPI_IRQHandler+0x66>
 8009e30:	69fb      	ldr	r3, [r7, #28]
 8009e32:	09db      	lsrs	r3, r3, #7
 8009e34:	f003 0301 	and.w	r3, r3, #1
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d004      	beq.n	8009e46 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	4798      	blx	r3
    return;
 8009e44:	e0c6      	b.n	8009fd4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009e46:	69bb      	ldr	r3, [r7, #24]
 8009e48:	095b      	lsrs	r3, r3, #5
 8009e4a:	f003 0301 	and.w	r3, r3, #1
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d10c      	bne.n	8009e6c <HAL_SPI_IRQHandler+0x8c>
 8009e52:	69bb      	ldr	r3, [r7, #24]
 8009e54:	099b      	lsrs	r3, r3, #6
 8009e56:	f003 0301 	and.w	r3, r3, #1
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d106      	bne.n	8009e6c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009e5e:	69bb      	ldr	r3, [r7, #24]
 8009e60:	0a1b      	lsrs	r3, r3, #8
 8009e62:	f003 0301 	and.w	r3, r3, #1
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	f000 80b4 	beq.w	8009fd4 <HAL_SPI_IRQHandler+0x1f4>
 8009e6c:	69fb      	ldr	r3, [r7, #28]
 8009e6e:	095b      	lsrs	r3, r3, #5
 8009e70:	f003 0301 	and.w	r3, r3, #1
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	f000 80ad 	beq.w	8009fd4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009e7a:	69bb      	ldr	r3, [r7, #24]
 8009e7c:	099b      	lsrs	r3, r3, #6
 8009e7e:	f003 0301 	and.w	r3, r3, #1
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d023      	beq.n	8009ece <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009e8c:	b2db      	uxtb	r3, r3
 8009e8e:	2b03      	cmp	r3, #3
 8009e90:	d011      	beq.n	8009eb6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e96:	f043 0204 	orr.w	r2, r3, #4
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	617b      	str	r3, [r7, #20]
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	68db      	ldr	r3, [r3, #12]
 8009ea8:	617b      	str	r3, [r7, #20]
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	689b      	ldr	r3, [r3, #8]
 8009eb0:	617b      	str	r3, [r7, #20]
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	e00b      	b.n	8009ece <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	613b      	str	r3, [r7, #16]
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	68db      	ldr	r3, [r3, #12]
 8009ec0:	613b      	str	r3, [r7, #16]
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	689b      	ldr	r3, [r3, #8]
 8009ec8:	613b      	str	r3, [r7, #16]
 8009eca:	693b      	ldr	r3, [r7, #16]
        return;
 8009ecc:	e082      	b.n	8009fd4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009ece:	69bb      	ldr	r3, [r7, #24]
 8009ed0:	095b      	lsrs	r3, r3, #5
 8009ed2:	f003 0301 	and.w	r3, r3, #1
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d014      	beq.n	8009f04 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ede:	f043 0201 	orr.w	r2, r3, #1
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	60fb      	str	r3, [r7, #12]
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	689b      	ldr	r3, [r3, #8]
 8009ef0:	60fb      	str	r3, [r7, #12]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	681a      	ldr	r2, [r3, #0]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009f00:	601a      	str	r2, [r3, #0]
 8009f02:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009f04:	69bb      	ldr	r3, [r7, #24]
 8009f06:	0a1b      	lsrs	r3, r3, #8
 8009f08:	f003 0301 	and.w	r3, r3, #1
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d00c      	beq.n	8009f2a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f14:	f043 0208 	orr.w	r2, r3, #8
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	60bb      	str	r3, [r7, #8]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	689b      	ldr	r3, [r3, #8]
 8009f26:	60bb      	str	r3, [r7, #8]
 8009f28:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d04f      	beq.n	8009fd2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	685a      	ldr	r2, [r3, #4]
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009f40:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2201      	movs	r2, #1
 8009f46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009f4a:	69fb      	ldr	r3, [r7, #28]
 8009f4c:	f003 0302 	and.w	r3, r3, #2
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d104      	bne.n	8009f5e <HAL_SPI_IRQHandler+0x17e>
 8009f54:	69fb      	ldr	r3, [r7, #28]
 8009f56:	f003 0301 	and.w	r3, r3, #1
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d034      	beq.n	8009fc8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	685a      	ldr	r2, [r3, #4]
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f022 0203 	bic.w	r2, r2, #3
 8009f6c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d011      	beq.n	8009f9a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f7a:	4a18      	ldr	r2, [pc, #96]	@ (8009fdc <HAL_SPI_IRQHandler+0x1fc>)
 8009f7c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f82:	4618      	mov	r0, r3
 8009f84:	f7fa f988 	bl	8004298 <HAL_DMA_Abort_IT>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d005      	beq.n	8009f9a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f92:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d016      	beq.n	8009fd0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009fa6:	4a0d      	ldr	r2, [pc, #52]	@ (8009fdc <HAL_SPI_IRQHandler+0x1fc>)
 8009fa8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f7fa f972 	bl	8004298 <HAL_DMA_Abort_IT>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d00a      	beq.n	8009fd0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fbe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8009fc6:	e003      	b.n	8009fd0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009fc8:	6878      	ldr	r0, [r7, #4]
 8009fca:	f000 f813 	bl	8009ff4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009fce:	e000      	b.n	8009fd2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009fd0:	bf00      	nop
    return;
 8009fd2:	bf00      	nop
  }
}
 8009fd4:	3720      	adds	r7, #32
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}
 8009fda:	bf00      	nop
 8009fdc:	0800a10d 	.word	0x0800a10d

08009fe0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b083      	sub	sp, #12
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8009fe8:	bf00      	nop
 8009fea:	370c      	adds	r7, #12
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b083      	sub	sp, #12
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009ffc:	bf00      	nop
 8009ffe:	370c      	adds	r7, #12
 800a000:	46bd      	mov	sp, r7
 800a002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a006:	4770      	bx	lr

0800a008 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b086      	sub	sp, #24
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a014:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a016:	f7f9 feb7 	bl	8003d88 <HAL_GetTick>
 800a01a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a026:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a02a:	d03b      	beq.n	800a0a4 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	685a      	ldr	r2, [r3, #4]
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f022 0220 	bic.w	r2, r2, #32
 800a03a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	685a      	ldr	r2, [r3, #4]
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f022 0202 	bic.w	r2, r2, #2
 800a04a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a04c:	693a      	ldr	r2, [r7, #16]
 800a04e:	2164      	movs	r1, #100	@ 0x64
 800a050:	6978      	ldr	r0, [r7, #20]
 800a052:	f000 f8f7 	bl	800a244 <SPI_EndRxTxTransaction>
 800a056:	4603      	mov	r3, r0
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d005      	beq.n	800a068 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a060:	f043 0220 	orr.w	r2, r3, #32
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d10a      	bne.n	800a086 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a070:	2300      	movs	r3, #0
 800a072:	60fb      	str	r3, [r7, #12]
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	68db      	ldr	r3, [r3, #12]
 800a07a:	60fb      	str	r3, [r7, #12]
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	689b      	ldr	r3, [r3, #8]
 800a082:	60fb      	str	r3, [r7, #12]
 800a084:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	2200      	movs	r2, #0
 800a08a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	2201      	movs	r2, #1
 800a090:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a094:	697b      	ldr	r3, [r7, #20]
 800a096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d003      	beq.n	800a0a4 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a09c:	6978      	ldr	r0, [r7, #20]
 800a09e:	f7ff ffa9 	bl	8009ff4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a0a2:	e002      	b.n	800a0aa <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800a0a4:	6978      	ldr	r0, [r7, #20]
 800a0a6:	f7f9 f99b 	bl	80033e0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a0aa:	3718      	adds	r7, #24
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	bd80      	pop	{r7, pc}

0800a0b0 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b084      	sub	sp, #16
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0bc:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800a0be:	68f8      	ldr	r0, [r7, #12]
 800a0c0:	f7ff ff8e 	bl	8009fe0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a0c4:	bf00      	nop
 800a0c6:	3710      	adds	r7, #16
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0d8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	685a      	ldr	r2, [r3, #4]
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f022 0203 	bic.w	r2, r2, #3
 800a0e8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0ee:	f043 0210 	orr.w	r2, r3, #16
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a0fe:	68f8      	ldr	r0, [r7, #12]
 800a100:	f7ff ff78 	bl	8009ff4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a104:	bf00      	nop
 800a106:	3710      	adds	r7, #16
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b084      	sub	sp, #16
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a118:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	2200      	movs	r2, #0
 800a11e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	2200      	movs	r2, #0
 800a124:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a126:	68f8      	ldr	r0, [r7, #12]
 800a128:	f7ff ff64 	bl	8009ff4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a12c:	bf00      	nop
 800a12e:	3710      	adds	r7, #16
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b088      	sub	sp, #32
 800a138:	af00      	add	r7, sp, #0
 800a13a:	60f8      	str	r0, [r7, #12]
 800a13c:	60b9      	str	r1, [r7, #8]
 800a13e:	603b      	str	r3, [r7, #0]
 800a140:	4613      	mov	r3, r2
 800a142:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a144:	f7f9 fe20 	bl	8003d88 <HAL_GetTick>
 800a148:	4602      	mov	r2, r0
 800a14a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a14c:	1a9b      	subs	r3, r3, r2
 800a14e:	683a      	ldr	r2, [r7, #0]
 800a150:	4413      	add	r3, r2
 800a152:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a154:	f7f9 fe18 	bl	8003d88 <HAL_GetTick>
 800a158:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a15a:	4b39      	ldr	r3, [pc, #228]	@ (800a240 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	015b      	lsls	r3, r3, #5
 800a160:	0d1b      	lsrs	r3, r3, #20
 800a162:	69fa      	ldr	r2, [r7, #28]
 800a164:	fb02 f303 	mul.w	r3, r2, r3
 800a168:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a16a:	e055      	b.n	800a218 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a172:	d051      	beq.n	800a218 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a174:	f7f9 fe08 	bl	8003d88 <HAL_GetTick>
 800a178:	4602      	mov	r2, r0
 800a17a:	69bb      	ldr	r3, [r7, #24]
 800a17c:	1ad3      	subs	r3, r2, r3
 800a17e:	69fa      	ldr	r2, [r7, #28]
 800a180:	429a      	cmp	r2, r3
 800a182:	d902      	bls.n	800a18a <SPI_WaitFlagStateUntilTimeout+0x56>
 800a184:	69fb      	ldr	r3, [r7, #28]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d13d      	bne.n	800a206 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	685a      	ldr	r2, [r3, #4]
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a198:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a1a2:	d111      	bne.n	800a1c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	689b      	ldr	r3, [r3, #8]
 800a1a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a1ac:	d004      	beq.n	800a1b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	689b      	ldr	r3, [r3, #8]
 800a1b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1b6:	d107      	bne.n	800a1c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a1c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a1d0:	d10f      	bne.n	800a1f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	681a      	ldr	r2, [r3, #0]
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a1e0:	601a      	str	r2, [r3, #0]
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	681a      	ldr	r2, [r3, #0]
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a1f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	2201      	movs	r2, #1
 800a1f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a202:	2303      	movs	r3, #3
 800a204:	e018      	b.n	800a238 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d102      	bne.n	800a212 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800a20c:	2300      	movs	r3, #0
 800a20e:	61fb      	str	r3, [r7, #28]
 800a210:	e002      	b.n	800a218 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	3b01      	subs	r3, #1
 800a216:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	689a      	ldr	r2, [r3, #8]
 800a21e:	68bb      	ldr	r3, [r7, #8]
 800a220:	4013      	ands	r3, r2
 800a222:	68ba      	ldr	r2, [r7, #8]
 800a224:	429a      	cmp	r2, r3
 800a226:	bf0c      	ite	eq
 800a228:	2301      	moveq	r3, #1
 800a22a:	2300      	movne	r3, #0
 800a22c:	b2db      	uxtb	r3, r3
 800a22e:	461a      	mov	r2, r3
 800a230:	79fb      	ldrb	r3, [r7, #7]
 800a232:	429a      	cmp	r2, r3
 800a234:	d19a      	bne.n	800a16c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800a236:	2300      	movs	r3, #0
}
 800a238:	4618      	mov	r0, r3
 800a23a:	3720      	adds	r7, #32
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}
 800a240:	20000024 	.word	0x20000024

0800a244 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b088      	sub	sp, #32
 800a248:	af02      	add	r7, sp, #8
 800a24a:	60f8      	str	r0, [r7, #12]
 800a24c:	60b9      	str	r1, [r7, #8]
 800a24e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	9300      	str	r3, [sp, #0]
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	2201      	movs	r2, #1
 800a258:	2102      	movs	r1, #2
 800a25a:	68f8      	ldr	r0, [r7, #12]
 800a25c:	f7ff ff6a 	bl	800a134 <SPI_WaitFlagStateUntilTimeout>
 800a260:	4603      	mov	r3, r0
 800a262:	2b00      	cmp	r3, #0
 800a264:	d007      	beq.n	800a276 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a26a:	f043 0220 	orr.w	r2, r3, #32
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a272:	2303      	movs	r3, #3
 800a274:	e032      	b.n	800a2dc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a276:	4b1b      	ldr	r3, [pc, #108]	@ (800a2e4 <SPI_EndRxTxTransaction+0xa0>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	4a1b      	ldr	r2, [pc, #108]	@ (800a2e8 <SPI_EndRxTxTransaction+0xa4>)
 800a27c:	fba2 2303 	umull	r2, r3, r2, r3
 800a280:	0d5b      	lsrs	r3, r3, #21
 800a282:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a286:	fb02 f303 	mul.w	r3, r2, r3
 800a28a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a294:	d112      	bne.n	800a2bc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	9300      	str	r3, [sp, #0]
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	2200      	movs	r2, #0
 800a29e:	2180      	movs	r1, #128	@ 0x80
 800a2a0:	68f8      	ldr	r0, [r7, #12]
 800a2a2:	f7ff ff47 	bl	800a134 <SPI_WaitFlagStateUntilTimeout>
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d016      	beq.n	800a2da <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2b0:	f043 0220 	orr.w	r2, r3, #32
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a2b8:	2303      	movs	r3, #3
 800a2ba:	e00f      	b.n	800a2dc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d00a      	beq.n	800a2d8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	3b01      	subs	r3, #1
 800a2c6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	689b      	ldr	r3, [r3, #8]
 800a2ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2d2:	2b80      	cmp	r3, #128	@ 0x80
 800a2d4:	d0f2      	beq.n	800a2bc <SPI_EndRxTxTransaction+0x78>
 800a2d6:	e000      	b.n	800a2da <SPI_EndRxTxTransaction+0x96>
        break;
 800a2d8:	bf00      	nop
  }

  return HAL_OK;
 800a2da:	2300      	movs	r3, #0
}
 800a2dc:	4618      	mov	r0, r3
 800a2de:	3718      	adds	r7, #24
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	bd80      	pop	{r7, pc}
 800a2e4:	20000024 	.word	0x20000024
 800a2e8:	165e9f81 	.word	0x165e9f81

0800a2ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b082      	sub	sp, #8
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d101      	bne.n	800a2fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	e041      	b.n	800a382 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a304:	b2db      	uxtb	r3, r3
 800a306:	2b00      	cmp	r3, #0
 800a308:	d106      	bne.n	800a318 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2200      	movs	r2, #0
 800a30e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	f000 f839 	bl	800a38a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2202      	movs	r2, #2
 800a31c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681a      	ldr	r2, [r3, #0]
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	3304      	adds	r3, #4
 800a328:	4619      	mov	r1, r3
 800a32a:	4610      	mov	r0, r2
 800a32c:	f000 f9c0 	bl	800a6b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2201      	movs	r2, #1
 800a334:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2201      	movs	r2, #1
 800a33c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2201      	movs	r2, #1
 800a344:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2201      	movs	r2, #1
 800a34c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2201      	movs	r2, #1
 800a354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2201      	movs	r2, #1
 800a35c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2201      	movs	r2, #1
 800a364:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2201      	movs	r2, #1
 800a36c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2201      	movs	r2, #1
 800a374:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2201      	movs	r2, #1
 800a37c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a380:	2300      	movs	r3, #0
}
 800a382:	4618      	mov	r0, r3
 800a384:	3708      	adds	r7, #8
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}

0800a38a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a38a:	b480      	push	{r7}
 800a38c:	b083      	sub	sp, #12
 800a38e:	af00      	add	r7, sp, #0
 800a390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a392:	bf00      	nop
 800a394:	370c      	adds	r7, #12
 800a396:	46bd      	mov	sp, r7
 800a398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39c:	4770      	bx	lr
	...

0800a3a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b085      	sub	sp, #20
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a3ae:	b2db      	uxtb	r3, r3
 800a3b0:	2b01      	cmp	r3, #1
 800a3b2:	d001      	beq.n	800a3b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	e04e      	b.n	800a456 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2202      	movs	r2, #2
 800a3bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	68da      	ldr	r2, [r3, #12]
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f042 0201 	orr.w	r2, r2, #1
 800a3ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	4a23      	ldr	r2, [pc, #140]	@ (800a464 <HAL_TIM_Base_Start_IT+0xc4>)
 800a3d6:	4293      	cmp	r3, r2
 800a3d8:	d022      	beq.n	800a420 <HAL_TIM_Base_Start_IT+0x80>
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a3e2:	d01d      	beq.n	800a420 <HAL_TIM_Base_Start_IT+0x80>
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	4a1f      	ldr	r2, [pc, #124]	@ (800a468 <HAL_TIM_Base_Start_IT+0xc8>)
 800a3ea:	4293      	cmp	r3, r2
 800a3ec:	d018      	beq.n	800a420 <HAL_TIM_Base_Start_IT+0x80>
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	4a1e      	ldr	r2, [pc, #120]	@ (800a46c <HAL_TIM_Base_Start_IT+0xcc>)
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d013      	beq.n	800a420 <HAL_TIM_Base_Start_IT+0x80>
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	4a1c      	ldr	r2, [pc, #112]	@ (800a470 <HAL_TIM_Base_Start_IT+0xd0>)
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d00e      	beq.n	800a420 <HAL_TIM_Base_Start_IT+0x80>
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	4a1b      	ldr	r2, [pc, #108]	@ (800a474 <HAL_TIM_Base_Start_IT+0xd4>)
 800a408:	4293      	cmp	r3, r2
 800a40a:	d009      	beq.n	800a420 <HAL_TIM_Base_Start_IT+0x80>
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	4a19      	ldr	r2, [pc, #100]	@ (800a478 <HAL_TIM_Base_Start_IT+0xd8>)
 800a412:	4293      	cmp	r3, r2
 800a414:	d004      	beq.n	800a420 <HAL_TIM_Base_Start_IT+0x80>
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	4a18      	ldr	r2, [pc, #96]	@ (800a47c <HAL_TIM_Base_Start_IT+0xdc>)
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d111      	bne.n	800a444 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	689b      	ldr	r3, [r3, #8]
 800a426:	f003 0307 	and.w	r3, r3, #7
 800a42a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2b06      	cmp	r3, #6
 800a430:	d010      	beq.n	800a454 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	681a      	ldr	r2, [r3, #0]
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f042 0201 	orr.w	r2, r2, #1
 800a440:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a442:	e007      	b.n	800a454 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	681a      	ldr	r2, [r3, #0]
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f042 0201 	orr.w	r2, r2, #1
 800a452:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a454:	2300      	movs	r3, #0
}
 800a456:	4618      	mov	r0, r3
 800a458:	3714      	adds	r7, #20
 800a45a:	46bd      	mov	sp, r7
 800a45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a460:	4770      	bx	lr
 800a462:	bf00      	nop
 800a464:	40010000 	.word	0x40010000
 800a468:	40000400 	.word	0x40000400
 800a46c:	40000800 	.word	0x40000800
 800a470:	40000c00 	.word	0x40000c00
 800a474:	40010400 	.word	0x40010400
 800a478:	40014000 	.word	0x40014000
 800a47c:	40001800 	.word	0x40001800

0800a480 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b084      	sub	sp, #16
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	68db      	ldr	r3, [r3, #12]
 800a48e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	691b      	ldr	r3, [r3, #16]
 800a496:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	f003 0302 	and.w	r3, r3, #2
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d020      	beq.n	800a4e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	f003 0302 	and.w	r3, r3, #2
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d01b      	beq.n	800a4e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	f06f 0202 	mvn.w	r2, #2
 800a4b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2201      	movs	r2, #1
 800a4ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	699b      	ldr	r3, [r3, #24]
 800a4c2:	f003 0303 	and.w	r3, r3, #3
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d003      	beq.n	800a4d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f000 f8d2 	bl	800a674 <HAL_TIM_IC_CaptureCallback>
 800a4d0:	e005      	b.n	800a4de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f000 f8c4 	bl	800a660 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4d8:	6878      	ldr	r0, [r7, #4]
 800a4da:	f000 f8d5 	bl	800a688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	f003 0304 	and.w	r3, r3, #4
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d020      	beq.n	800a530 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f003 0304 	and.w	r3, r3, #4
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d01b      	beq.n	800a530 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f06f 0204 	mvn.w	r2, #4
 800a500:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2202      	movs	r2, #2
 800a506:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	699b      	ldr	r3, [r3, #24]
 800a50e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a512:	2b00      	cmp	r3, #0
 800a514:	d003      	beq.n	800a51e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f000 f8ac 	bl	800a674 <HAL_TIM_IC_CaptureCallback>
 800a51c:	e005      	b.n	800a52a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f000 f89e 	bl	800a660 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f000 f8af 	bl	800a688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2200      	movs	r2, #0
 800a52e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	f003 0308 	and.w	r3, r3, #8
 800a536:	2b00      	cmp	r3, #0
 800a538:	d020      	beq.n	800a57c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	f003 0308 	and.w	r3, r3, #8
 800a540:	2b00      	cmp	r3, #0
 800a542:	d01b      	beq.n	800a57c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f06f 0208 	mvn.w	r2, #8
 800a54c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2204      	movs	r2, #4
 800a552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	69db      	ldr	r3, [r3, #28]
 800a55a:	f003 0303 	and.w	r3, r3, #3
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d003      	beq.n	800a56a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 f886 	bl	800a674 <HAL_TIM_IC_CaptureCallback>
 800a568:	e005      	b.n	800a576 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	f000 f878 	bl	800a660 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f000 f889 	bl	800a688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2200      	movs	r2, #0
 800a57a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	f003 0310 	and.w	r3, r3, #16
 800a582:	2b00      	cmp	r3, #0
 800a584:	d020      	beq.n	800a5c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	f003 0310 	and.w	r3, r3, #16
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d01b      	beq.n	800a5c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f06f 0210 	mvn.w	r2, #16
 800a598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2208      	movs	r2, #8
 800a59e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	69db      	ldr	r3, [r3, #28]
 800a5a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d003      	beq.n	800a5b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 f860 	bl	800a674 <HAL_TIM_IC_CaptureCallback>
 800a5b4:	e005      	b.n	800a5c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f000 f852 	bl	800a660 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f000 f863 	bl	800a688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	f003 0301 	and.w	r3, r3, #1
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d00c      	beq.n	800a5ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	f003 0301 	and.w	r3, r3, #1
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d007      	beq.n	800a5ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f06f 0201 	mvn.w	r2, #1
 800a5e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f7f8 fee8 	bl	80033bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d00c      	beq.n	800a610 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d007      	beq.n	800a610 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800a608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f000 f900 	bl	800a810 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a616:	2b00      	cmp	r3, #0
 800a618:	d00c      	beq.n	800a634 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a620:	2b00      	cmp	r3, #0
 800a622:	d007      	beq.n	800a634 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a62c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 f834 	bl	800a69c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	f003 0320 	and.w	r3, r3, #32
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d00c      	beq.n	800a658 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	f003 0320 	and.w	r3, r3, #32
 800a644:	2b00      	cmp	r3, #0
 800a646:	d007      	beq.n	800a658 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f06f 0220 	mvn.w	r2, #32
 800a650:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f000 f8d2 	bl	800a7fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a658:	bf00      	nop
 800a65a:	3710      	adds	r7, #16
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}

0800a660 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a660:	b480      	push	{r7}
 800a662:	b083      	sub	sp, #12
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a668:	bf00      	nop
 800a66a:	370c      	adds	r7, #12
 800a66c:	46bd      	mov	sp, r7
 800a66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a672:	4770      	bx	lr

0800a674 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a674:	b480      	push	{r7}
 800a676:	b083      	sub	sp, #12
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a67c:	bf00      	nop
 800a67e:	370c      	adds	r7, #12
 800a680:	46bd      	mov	sp, r7
 800a682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a686:	4770      	bx	lr

0800a688 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a688:	b480      	push	{r7}
 800a68a:	b083      	sub	sp, #12
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a690:	bf00      	nop
 800a692:	370c      	adds	r7, #12
 800a694:	46bd      	mov	sp, r7
 800a696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69a:	4770      	bx	lr

0800a69c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a69c:	b480      	push	{r7}
 800a69e:	b083      	sub	sp, #12
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a6a4:	bf00      	nop
 800a6a6:	370c      	adds	r7, #12
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ae:	4770      	bx	lr

0800a6b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b085      	sub	sp, #20
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
 800a6b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	4a43      	ldr	r2, [pc, #268]	@ (800a7d0 <TIM_Base_SetConfig+0x120>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d013      	beq.n	800a6f0 <TIM_Base_SetConfig+0x40>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6ce:	d00f      	beq.n	800a6f0 <TIM_Base_SetConfig+0x40>
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	4a40      	ldr	r2, [pc, #256]	@ (800a7d4 <TIM_Base_SetConfig+0x124>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d00b      	beq.n	800a6f0 <TIM_Base_SetConfig+0x40>
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	4a3f      	ldr	r2, [pc, #252]	@ (800a7d8 <TIM_Base_SetConfig+0x128>)
 800a6dc:	4293      	cmp	r3, r2
 800a6de:	d007      	beq.n	800a6f0 <TIM_Base_SetConfig+0x40>
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	4a3e      	ldr	r2, [pc, #248]	@ (800a7dc <TIM_Base_SetConfig+0x12c>)
 800a6e4:	4293      	cmp	r3, r2
 800a6e6:	d003      	beq.n	800a6f0 <TIM_Base_SetConfig+0x40>
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	4a3d      	ldr	r2, [pc, #244]	@ (800a7e0 <TIM_Base_SetConfig+0x130>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d108      	bne.n	800a702 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	685b      	ldr	r3, [r3, #4]
 800a6fc:	68fa      	ldr	r2, [r7, #12]
 800a6fe:	4313      	orrs	r3, r2
 800a700:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	4a32      	ldr	r2, [pc, #200]	@ (800a7d0 <TIM_Base_SetConfig+0x120>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d02b      	beq.n	800a762 <TIM_Base_SetConfig+0xb2>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a710:	d027      	beq.n	800a762 <TIM_Base_SetConfig+0xb2>
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	4a2f      	ldr	r2, [pc, #188]	@ (800a7d4 <TIM_Base_SetConfig+0x124>)
 800a716:	4293      	cmp	r3, r2
 800a718:	d023      	beq.n	800a762 <TIM_Base_SetConfig+0xb2>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	4a2e      	ldr	r2, [pc, #184]	@ (800a7d8 <TIM_Base_SetConfig+0x128>)
 800a71e:	4293      	cmp	r3, r2
 800a720:	d01f      	beq.n	800a762 <TIM_Base_SetConfig+0xb2>
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	4a2d      	ldr	r2, [pc, #180]	@ (800a7dc <TIM_Base_SetConfig+0x12c>)
 800a726:	4293      	cmp	r3, r2
 800a728:	d01b      	beq.n	800a762 <TIM_Base_SetConfig+0xb2>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	4a2c      	ldr	r2, [pc, #176]	@ (800a7e0 <TIM_Base_SetConfig+0x130>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d017      	beq.n	800a762 <TIM_Base_SetConfig+0xb2>
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	4a2b      	ldr	r2, [pc, #172]	@ (800a7e4 <TIM_Base_SetConfig+0x134>)
 800a736:	4293      	cmp	r3, r2
 800a738:	d013      	beq.n	800a762 <TIM_Base_SetConfig+0xb2>
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	4a2a      	ldr	r2, [pc, #168]	@ (800a7e8 <TIM_Base_SetConfig+0x138>)
 800a73e:	4293      	cmp	r3, r2
 800a740:	d00f      	beq.n	800a762 <TIM_Base_SetConfig+0xb2>
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	4a29      	ldr	r2, [pc, #164]	@ (800a7ec <TIM_Base_SetConfig+0x13c>)
 800a746:	4293      	cmp	r3, r2
 800a748:	d00b      	beq.n	800a762 <TIM_Base_SetConfig+0xb2>
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	4a28      	ldr	r2, [pc, #160]	@ (800a7f0 <TIM_Base_SetConfig+0x140>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d007      	beq.n	800a762 <TIM_Base_SetConfig+0xb2>
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	4a27      	ldr	r2, [pc, #156]	@ (800a7f4 <TIM_Base_SetConfig+0x144>)
 800a756:	4293      	cmp	r3, r2
 800a758:	d003      	beq.n	800a762 <TIM_Base_SetConfig+0xb2>
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	4a26      	ldr	r2, [pc, #152]	@ (800a7f8 <TIM_Base_SetConfig+0x148>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d108      	bne.n	800a774 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a768:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	68db      	ldr	r3, [r3, #12]
 800a76e:	68fa      	ldr	r2, [r7, #12]
 800a770:	4313      	orrs	r3, r2
 800a772:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	695b      	ldr	r3, [r3, #20]
 800a77e:	4313      	orrs	r3, r2
 800a780:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	689a      	ldr	r2, [r3, #8]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	681a      	ldr	r2, [r3, #0]
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	4a0e      	ldr	r2, [pc, #56]	@ (800a7d0 <TIM_Base_SetConfig+0x120>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d003      	beq.n	800a7a2 <TIM_Base_SetConfig+0xf2>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	4a10      	ldr	r2, [pc, #64]	@ (800a7e0 <TIM_Base_SetConfig+0x130>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d103      	bne.n	800a7aa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	691a      	ldr	r2, [r3, #16]
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f043 0204 	orr.w	r2, r3, #4
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2201      	movs	r2, #1
 800a7ba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	68fa      	ldr	r2, [r7, #12]
 800a7c0:	601a      	str	r2, [r3, #0]
}
 800a7c2:	bf00      	nop
 800a7c4:	3714      	adds	r7, #20
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7cc:	4770      	bx	lr
 800a7ce:	bf00      	nop
 800a7d0:	40010000 	.word	0x40010000
 800a7d4:	40000400 	.word	0x40000400
 800a7d8:	40000800 	.word	0x40000800
 800a7dc:	40000c00 	.word	0x40000c00
 800a7e0:	40010400 	.word	0x40010400
 800a7e4:	40014000 	.word	0x40014000
 800a7e8:	40014400 	.word	0x40014400
 800a7ec:	40014800 	.word	0x40014800
 800a7f0:	40001800 	.word	0x40001800
 800a7f4:	40001c00 	.word	0x40001c00
 800a7f8:	40002000 	.word	0x40002000

0800a7fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b083      	sub	sp, #12
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a804:	bf00      	nop
 800a806:	370c      	adds	r7, #12
 800a808:	46bd      	mov	sp, r7
 800a80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80e:	4770      	bx	lr

0800a810 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a810:	b480      	push	{r7}
 800a812:	b083      	sub	sp, #12
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a818:	bf00      	nop
 800a81a:	370c      	adds	r7, #12
 800a81c:	46bd      	mov	sp, r7
 800a81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a822:	4770      	bx	lr

0800a824 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b082      	sub	sp, #8
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d101      	bne.n	800a836 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a832:	2301      	movs	r3, #1
 800a834:	e042      	b.n	800a8bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a83c:	b2db      	uxtb	r3, r3
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d106      	bne.n	800a850 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	2200      	movs	r2, #0
 800a846:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f7f9 f812 	bl	8003874 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2224      	movs	r2, #36	@ 0x24
 800a854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	68da      	ldr	r2, [r3, #12]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a866:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a868:	6878      	ldr	r0, [r7, #4]
 800a86a:	f000 fc99 	bl	800b1a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	691a      	ldr	r2, [r3, #16]
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a87c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	695a      	ldr	r2, [r3, #20]
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a88c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	68da      	ldr	r2, [r3, #12]
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a89c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	2220      	movs	r2, #32
 800a8a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2220      	movs	r2, #32
 800a8b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a8ba:	2300      	movs	r3, #0
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3708      	adds	r7, #8
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b0ba      	sub	sp, #232	@ 0xe8
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	68db      	ldr	r3, [r3, #12]
 800a8dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	695b      	ldr	r3, [r3, #20]
 800a8e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a8f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8fa:	f003 030f 	and.w	r3, r3, #15
 800a8fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a902:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a906:	2b00      	cmp	r3, #0
 800a908:	d10f      	bne.n	800a92a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a90a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a90e:	f003 0320 	and.w	r3, r3, #32
 800a912:	2b00      	cmp	r3, #0
 800a914:	d009      	beq.n	800a92a <HAL_UART_IRQHandler+0x66>
 800a916:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a91a:	f003 0320 	and.w	r3, r3, #32
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d003      	beq.n	800a92a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f000 fb7e 	bl	800b024 <UART_Receive_IT>
      return;
 800a928:	e273      	b.n	800ae12 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a92a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a92e:	2b00      	cmp	r3, #0
 800a930:	f000 80de 	beq.w	800aaf0 <HAL_UART_IRQHandler+0x22c>
 800a934:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a938:	f003 0301 	and.w	r3, r3, #1
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d106      	bne.n	800a94e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a944:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a948:	2b00      	cmp	r3, #0
 800a94a:	f000 80d1 	beq.w	800aaf0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a94e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a952:	f003 0301 	and.w	r3, r3, #1
 800a956:	2b00      	cmp	r3, #0
 800a958:	d00b      	beq.n	800a972 <HAL_UART_IRQHandler+0xae>
 800a95a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a95e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a962:	2b00      	cmp	r3, #0
 800a964:	d005      	beq.n	800a972 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a96a:	f043 0201 	orr.w	r2, r3, #1
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a976:	f003 0304 	and.w	r3, r3, #4
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d00b      	beq.n	800a996 <HAL_UART_IRQHandler+0xd2>
 800a97e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a982:	f003 0301 	and.w	r3, r3, #1
 800a986:	2b00      	cmp	r3, #0
 800a988:	d005      	beq.n	800a996 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a98e:	f043 0202 	orr.w	r2, r3, #2
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a99a:	f003 0302 	and.w	r3, r3, #2
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d00b      	beq.n	800a9ba <HAL_UART_IRQHandler+0xf6>
 800a9a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a9a6:	f003 0301 	and.w	r3, r3, #1
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d005      	beq.n	800a9ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9b2:	f043 0204 	orr.w	r2, r3, #4
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a9ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9be:	f003 0308 	and.w	r3, r3, #8
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d011      	beq.n	800a9ea <HAL_UART_IRQHandler+0x126>
 800a9c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9ca:	f003 0320 	and.w	r3, r3, #32
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d105      	bne.n	800a9de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a9d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a9d6:	f003 0301 	and.w	r3, r3, #1
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d005      	beq.n	800a9ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9e2:	f043 0208 	orr.w	r2, r3, #8
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	f000 820a 	beq.w	800ae08 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a9f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9f8:	f003 0320 	and.w	r3, r3, #32
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d008      	beq.n	800aa12 <HAL_UART_IRQHandler+0x14e>
 800aa00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa04:	f003 0320 	and.w	r3, r3, #32
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d002      	beq.n	800aa12 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f000 fb09 	bl	800b024 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	695b      	ldr	r3, [r3, #20]
 800aa18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa1c:	2b40      	cmp	r3, #64	@ 0x40
 800aa1e:	bf0c      	ite	eq
 800aa20:	2301      	moveq	r3, #1
 800aa22:	2300      	movne	r3, #0
 800aa24:	b2db      	uxtb	r3, r3
 800aa26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa2e:	f003 0308 	and.w	r3, r3, #8
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d103      	bne.n	800aa3e <HAL_UART_IRQHandler+0x17a>
 800aa36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d04f      	beq.n	800aade <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 fa14 	bl	800ae6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	695b      	ldr	r3, [r3, #20]
 800aa4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa4e:	2b40      	cmp	r3, #64	@ 0x40
 800aa50:	d141      	bne.n	800aad6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	3314      	adds	r3, #20
 800aa58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aa60:	e853 3f00 	ldrex	r3, [r3]
 800aa64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800aa68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800aa6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	3314      	adds	r3, #20
 800aa7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800aa7e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800aa82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800aa8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800aa8e:	e841 2300 	strex	r3, r2, [r1]
 800aa92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800aa96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d1d9      	bne.n	800aa52 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d013      	beq.n	800aace <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaaa:	4a8a      	ldr	r2, [pc, #552]	@ (800acd4 <HAL_UART_IRQHandler+0x410>)
 800aaac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aab2:	4618      	mov	r0, r3
 800aab4:	f7f9 fbf0 	bl	8004298 <HAL_DMA_Abort_IT>
 800aab8:	4603      	mov	r3, r0
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d016      	beq.n	800aaec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aac4:	687a      	ldr	r2, [r7, #4]
 800aac6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800aac8:	4610      	mov	r0, r2
 800aaca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aacc:	e00e      	b.n	800aaec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f000 f9b6 	bl	800ae40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aad4:	e00a      	b.n	800aaec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f000 f9b2 	bl	800ae40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aadc:	e006      	b.n	800aaec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f000 f9ae 	bl	800ae40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2200      	movs	r2, #0
 800aae8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800aaea:	e18d      	b.n	800ae08 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aaec:	bf00      	nop
    return;
 800aaee:	e18b      	b.n	800ae08 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aaf4:	2b01      	cmp	r3, #1
 800aaf6:	f040 8167 	bne.w	800adc8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800aafa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aafe:	f003 0310 	and.w	r3, r3, #16
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	f000 8160 	beq.w	800adc8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800ab08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab0c:	f003 0310 	and.w	r3, r3, #16
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	f000 8159 	beq.w	800adc8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ab16:	2300      	movs	r3, #0
 800ab18:	60bb      	str	r3, [r7, #8]
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	60bb      	str	r3, [r7, #8]
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	685b      	ldr	r3, [r3, #4]
 800ab28:	60bb      	str	r3, [r7, #8]
 800ab2a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	695b      	ldr	r3, [r3, #20]
 800ab32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab36:	2b40      	cmp	r3, #64	@ 0x40
 800ab38:	f040 80ce 	bne.w	800acd8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	685b      	ldr	r3, [r3, #4]
 800ab44:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ab48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	f000 80a9 	beq.w	800aca4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ab56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	f080 80a2 	bcs.w	800aca4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ab66:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab6c:	69db      	ldr	r3, [r3, #28]
 800ab6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab72:	f000 8088 	beq.w	800ac86 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	330c      	adds	r3, #12
 800ab7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ab84:	e853 3f00 	ldrex	r3, [r3]
 800ab88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ab8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ab90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	330c      	adds	r3, #12
 800ab9e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800aba2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800aba6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abaa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800abae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800abb2:	e841 2300 	strex	r3, r2, [r1]
 800abb6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800abba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d1d9      	bne.n	800ab76 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	3314      	adds	r3, #20
 800abc8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800abcc:	e853 3f00 	ldrex	r3, [r3]
 800abd0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800abd2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800abd4:	f023 0301 	bic.w	r3, r3, #1
 800abd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	3314      	adds	r3, #20
 800abe2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800abe6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800abea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800abee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800abf2:	e841 2300 	strex	r3, r2, [r1]
 800abf6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800abf8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d1e1      	bne.n	800abc2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	3314      	adds	r3, #20
 800ac04:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ac08:	e853 3f00 	ldrex	r3, [r3]
 800ac0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ac0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ac14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	3314      	adds	r3, #20
 800ac1e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ac22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ac24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ac28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ac2a:	e841 2300 	strex	r3, r2, [r1]
 800ac2e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ac30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d1e3      	bne.n	800abfe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2220      	movs	r2, #32
 800ac3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2200      	movs	r2, #0
 800ac42:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	330c      	adds	r3, #12
 800ac4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac4e:	e853 3f00 	ldrex	r3, [r3]
 800ac52:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ac54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac56:	f023 0310 	bic.w	r3, r3, #16
 800ac5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	330c      	adds	r3, #12
 800ac64:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ac68:	65ba      	str	r2, [r7, #88]	@ 0x58
 800ac6a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac6c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ac6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ac70:	e841 2300 	strex	r3, r2, [r1]
 800ac74:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ac76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d1e3      	bne.n	800ac44 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac80:	4618      	mov	r0, r3
 800ac82:	f7f9 fa99 	bl	80041b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2202      	movs	r2, #2
 800ac8a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ac94:	b29b      	uxth	r3, r3
 800ac96:	1ad3      	subs	r3, r2, r3
 800ac98:	b29b      	uxth	r3, r3
 800ac9a:	4619      	mov	r1, r3
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f000 f8d9 	bl	800ae54 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800aca2:	e0b3      	b.n	800ae0c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800aca8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800acac:	429a      	cmp	r2, r3
 800acae:	f040 80ad 	bne.w	800ae0c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acb6:	69db      	ldr	r3, [r3, #28]
 800acb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800acbc:	f040 80a6 	bne.w	800ae0c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2202      	movs	r2, #2
 800acc4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800acca:	4619      	mov	r1, r3
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f000 f8c1 	bl	800ae54 <HAL_UARTEx_RxEventCallback>
      return;
 800acd2:	e09b      	b.n	800ae0c <HAL_UART_IRQHandler+0x548>
 800acd4:	0800af33 	.word	0x0800af33
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ace0:	b29b      	uxth	r3, r3
 800ace2:	1ad3      	subs	r3, r2, r3
 800ace4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800acec:	b29b      	uxth	r3, r3
 800acee:	2b00      	cmp	r3, #0
 800acf0:	f000 808e 	beq.w	800ae10 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800acf4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	f000 8089 	beq.w	800ae10 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	330c      	adds	r3, #12
 800ad04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad08:	e853 3f00 	ldrex	r3, [r3]
 800ad0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ad0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	330c      	adds	r3, #12
 800ad1e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800ad22:	647a      	str	r2, [r7, #68]	@ 0x44
 800ad24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad2a:	e841 2300 	strex	r3, r2, [r1]
 800ad2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d1e3      	bne.n	800acfe <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	3314      	adds	r3, #20
 800ad3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad40:	e853 3f00 	ldrex	r3, [r3]
 800ad44:	623b      	str	r3, [r7, #32]
   return(result);
 800ad46:	6a3b      	ldr	r3, [r7, #32]
 800ad48:	f023 0301 	bic.w	r3, r3, #1
 800ad4c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	3314      	adds	r3, #20
 800ad56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ad5a:	633a      	str	r2, [r7, #48]	@ 0x30
 800ad5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad62:	e841 2300 	strex	r3, r2, [r1]
 800ad66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d1e3      	bne.n	800ad36 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2220      	movs	r2, #32
 800ad72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2200      	movs	r2, #0
 800ad7a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	330c      	adds	r3, #12
 800ad82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad84:	693b      	ldr	r3, [r7, #16]
 800ad86:	e853 3f00 	ldrex	r3, [r3]
 800ad8a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	f023 0310 	bic.w	r3, r3, #16
 800ad92:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	330c      	adds	r3, #12
 800ad9c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800ada0:	61fa      	str	r2, [r7, #28]
 800ada2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ada4:	69b9      	ldr	r1, [r7, #24]
 800ada6:	69fa      	ldr	r2, [r7, #28]
 800ada8:	e841 2300 	strex	r3, r2, [r1]
 800adac:	617b      	str	r3, [r7, #20]
   return(result);
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d1e3      	bne.n	800ad7c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2202      	movs	r2, #2
 800adb8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800adba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800adbe:	4619      	mov	r1, r3
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f000 f847 	bl	800ae54 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800adc6:	e023      	b.n	800ae10 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800adc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800add0:	2b00      	cmp	r3, #0
 800add2:	d009      	beq.n	800ade8 <HAL_UART_IRQHandler+0x524>
 800add4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800add8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800addc:	2b00      	cmp	r3, #0
 800adde:	d003      	beq.n	800ade8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800ade0:	6878      	ldr	r0, [r7, #4]
 800ade2:	f000 f8b7 	bl	800af54 <UART_Transmit_IT>
    return;
 800ade6:	e014      	b.n	800ae12 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ade8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d00e      	beq.n	800ae12 <HAL_UART_IRQHandler+0x54e>
 800adf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d008      	beq.n	800ae12 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f000 f8f7 	bl	800aff4 <UART_EndTransmit_IT>
    return;
 800ae06:	e004      	b.n	800ae12 <HAL_UART_IRQHandler+0x54e>
    return;
 800ae08:	bf00      	nop
 800ae0a:	e002      	b.n	800ae12 <HAL_UART_IRQHandler+0x54e>
      return;
 800ae0c:	bf00      	nop
 800ae0e:	e000      	b.n	800ae12 <HAL_UART_IRQHandler+0x54e>
      return;
 800ae10:	bf00      	nop
  }
}
 800ae12:	37e8      	adds	r7, #232	@ 0xe8
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}

0800ae18 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae18:	b480      	push	{r7}
 800ae1a:	b083      	sub	sp, #12
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800ae20:	bf00      	nop
 800ae22:	370c      	adds	r7, #12
 800ae24:	46bd      	mov	sp, r7
 800ae26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2a:	4770      	bx	lr

0800ae2c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b083      	sub	sp, #12
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ae34:	bf00      	nop
 800ae36:	370c      	adds	r7, #12
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3e:	4770      	bx	lr

0800ae40 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ae40:	b480      	push	{r7}
 800ae42:	b083      	sub	sp, #12
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ae48:	bf00      	nop
 800ae4a:	370c      	adds	r7, #12
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae52:	4770      	bx	lr

0800ae54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ae54:	b480      	push	{r7}
 800ae56:	b083      	sub	sp, #12
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ae60:	bf00      	nop
 800ae62:	370c      	adds	r7, #12
 800ae64:	46bd      	mov	sp, r7
 800ae66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6a:	4770      	bx	lr

0800ae6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	b095      	sub	sp, #84	@ 0x54
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	330c      	adds	r3, #12
 800ae7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae7e:	e853 3f00 	ldrex	r3, [r3]
 800ae82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ae84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	330c      	adds	r3, #12
 800ae92:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ae94:	643a      	str	r2, [r7, #64]	@ 0x40
 800ae96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ae9c:	e841 2300 	strex	r3, r2, [r1]
 800aea0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d1e5      	bne.n	800ae74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	3314      	adds	r3, #20
 800aeae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeb0:	6a3b      	ldr	r3, [r7, #32]
 800aeb2:	e853 3f00 	ldrex	r3, [r3]
 800aeb6:	61fb      	str	r3, [r7, #28]
   return(result);
 800aeb8:	69fb      	ldr	r3, [r7, #28]
 800aeba:	f023 0301 	bic.w	r3, r3, #1
 800aebe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	3314      	adds	r3, #20
 800aec6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aec8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aeca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aecc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aece:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aed0:	e841 2300 	strex	r3, r2, [r1]
 800aed4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d1e5      	bne.n	800aea8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aee0:	2b01      	cmp	r3, #1
 800aee2:	d119      	bne.n	800af18 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	330c      	adds	r3, #12
 800aeea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	e853 3f00 	ldrex	r3, [r3]
 800aef2:	60bb      	str	r3, [r7, #8]
   return(result);
 800aef4:	68bb      	ldr	r3, [r7, #8]
 800aef6:	f023 0310 	bic.w	r3, r3, #16
 800aefa:	647b      	str	r3, [r7, #68]	@ 0x44
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	330c      	adds	r3, #12
 800af02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af04:	61ba      	str	r2, [r7, #24]
 800af06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af08:	6979      	ldr	r1, [r7, #20]
 800af0a:	69ba      	ldr	r2, [r7, #24]
 800af0c:	e841 2300 	strex	r3, r2, [r1]
 800af10:	613b      	str	r3, [r7, #16]
   return(result);
 800af12:	693b      	ldr	r3, [r7, #16]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d1e5      	bne.n	800aee4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	2220      	movs	r2, #32
 800af1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2200      	movs	r2, #0
 800af24:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800af26:	bf00      	nop
 800af28:	3754      	adds	r7, #84	@ 0x54
 800af2a:	46bd      	mov	sp, r7
 800af2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af30:	4770      	bx	lr

0800af32 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800af32:	b580      	push	{r7, lr}
 800af34:	b084      	sub	sp, #16
 800af36:	af00      	add	r7, sp, #0
 800af38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	2200      	movs	r2, #0
 800af44:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800af46:	68f8      	ldr	r0, [r7, #12]
 800af48:	f7ff ff7a 	bl	800ae40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af4c:	bf00      	nop
 800af4e:	3710      	adds	r7, #16
 800af50:	46bd      	mov	sp, r7
 800af52:	bd80      	pop	{r7, pc}

0800af54 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800af54:	b480      	push	{r7}
 800af56:	b085      	sub	sp, #20
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af62:	b2db      	uxtb	r3, r3
 800af64:	2b21      	cmp	r3, #33	@ 0x21
 800af66:	d13e      	bne.n	800afe6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	689b      	ldr	r3, [r3, #8]
 800af6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af70:	d114      	bne.n	800af9c <UART_Transmit_IT+0x48>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	691b      	ldr	r3, [r3, #16]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d110      	bne.n	800af9c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	6a1b      	ldr	r3, [r3, #32]
 800af7e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	881b      	ldrh	r3, [r3, #0]
 800af84:	461a      	mov	r2, r3
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af8e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	6a1b      	ldr	r3, [r3, #32]
 800af94:	1c9a      	adds	r2, r3, #2
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	621a      	str	r2, [r3, #32]
 800af9a:	e008      	b.n	800afae <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	6a1b      	ldr	r3, [r3, #32]
 800afa0:	1c59      	adds	r1, r3, #1
 800afa2:	687a      	ldr	r2, [r7, #4]
 800afa4:	6211      	str	r1, [r2, #32]
 800afa6:	781a      	ldrb	r2, [r3, #0]
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800afb2:	b29b      	uxth	r3, r3
 800afb4:	3b01      	subs	r3, #1
 800afb6:	b29b      	uxth	r3, r3
 800afb8:	687a      	ldr	r2, [r7, #4]
 800afba:	4619      	mov	r1, r3
 800afbc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d10f      	bne.n	800afe2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	68da      	ldr	r2, [r3, #12]
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800afd0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	68da      	ldr	r2, [r3, #12]
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800afe0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800afe2:	2300      	movs	r3, #0
 800afe4:	e000      	b.n	800afe8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800afe6:	2302      	movs	r3, #2
  }
}
 800afe8:	4618      	mov	r0, r3
 800afea:	3714      	adds	r7, #20
 800afec:	46bd      	mov	sp, r7
 800afee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff2:	4770      	bx	lr

0800aff4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b082      	sub	sp, #8
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	68da      	ldr	r2, [r3, #12]
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b00a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	2220      	movs	r2, #32
 800b010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	f7ff feff 	bl	800ae18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b01a:	2300      	movs	r3, #0
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	3708      	adds	r7, #8
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}

0800b024 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b08c      	sub	sp, #48	@ 0x30
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800b02c:	2300      	movs	r3, #0
 800b02e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800b030:	2300      	movs	r3, #0
 800b032:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b03a:	b2db      	uxtb	r3, r3
 800b03c:	2b22      	cmp	r3, #34	@ 0x22
 800b03e:	f040 80aa 	bne.w	800b196 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	689b      	ldr	r3, [r3, #8]
 800b046:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b04a:	d115      	bne.n	800b078 <UART_Receive_IT+0x54>
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	691b      	ldr	r3, [r3, #16]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d111      	bne.n	800b078 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b058:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	685b      	ldr	r3, [r3, #4]
 800b060:	b29b      	uxth	r3, r3
 800b062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b066:	b29a      	uxth	r2, r3
 800b068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b06a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b070:	1c9a      	adds	r2, r3, #2
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	629a      	str	r2, [r3, #40]	@ 0x28
 800b076:	e024      	b.n	800b0c2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b07c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	689b      	ldr	r3, [r3, #8]
 800b082:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b086:	d007      	beq.n	800b098 <UART_Receive_IT+0x74>
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	689b      	ldr	r3, [r3, #8]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d10a      	bne.n	800b0a6 <UART_Receive_IT+0x82>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	691b      	ldr	r3, [r3, #16]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d106      	bne.n	800b0a6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	685b      	ldr	r3, [r3, #4]
 800b09e:	b2da      	uxtb	r2, r3
 800b0a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0a2:	701a      	strb	r2, [r3, #0]
 800b0a4:	e008      	b.n	800b0b8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	b2db      	uxtb	r3, r3
 800b0ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0b2:	b2da      	uxtb	r2, r3
 800b0b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0b6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0bc:	1c5a      	adds	r2, r3, #1
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b0c6:	b29b      	uxth	r3, r3
 800b0c8:	3b01      	subs	r3, #1
 800b0ca:	b29b      	uxth	r3, r3
 800b0cc:	687a      	ldr	r2, [r7, #4]
 800b0ce:	4619      	mov	r1, r3
 800b0d0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d15d      	bne.n	800b192 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	68da      	ldr	r2, [r3, #12]
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	f022 0220 	bic.w	r2, r2, #32
 800b0e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	68da      	ldr	r2, [r3, #12]
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b0f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	695a      	ldr	r2, [r3, #20]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	f022 0201 	bic.w	r2, r2, #1
 800b104:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2220      	movs	r2, #32
 800b10a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2200      	movs	r2, #0
 800b112:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b118:	2b01      	cmp	r3, #1
 800b11a:	d135      	bne.n	800b188 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	2200      	movs	r2, #0
 800b120:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	330c      	adds	r3, #12
 800b128:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b12a:	697b      	ldr	r3, [r7, #20]
 800b12c:	e853 3f00 	ldrex	r3, [r3]
 800b130:	613b      	str	r3, [r7, #16]
   return(result);
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	f023 0310 	bic.w	r3, r3, #16
 800b138:	627b      	str	r3, [r7, #36]	@ 0x24
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	330c      	adds	r3, #12
 800b140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b142:	623a      	str	r2, [r7, #32]
 800b144:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b146:	69f9      	ldr	r1, [r7, #28]
 800b148:	6a3a      	ldr	r2, [r7, #32]
 800b14a:	e841 2300 	strex	r3, r2, [r1]
 800b14e:	61bb      	str	r3, [r7, #24]
   return(result);
 800b150:	69bb      	ldr	r3, [r7, #24]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d1e5      	bne.n	800b122 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	f003 0310 	and.w	r3, r3, #16
 800b160:	2b10      	cmp	r3, #16
 800b162:	d10a      	bne.n	800b17a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b164:	2300      	movs	r3, #0
 800b166:	60fb      	str	r3, [r7, #12]
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	60fb      	str	r3, [r7, #12]
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	685b      	ldr	r3, [r3, #4]
 800b176:	60fb      	str	r3, [r7, #12]
 800b178:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b17e:	4619      	mov	r1, r3
 800b180:	6878      	ldr	r0, [r7, #4]
 800b182:	f7ff fe67 	bl	800ae54 <HAL_UARTEx_RxEventCallback>
 800b186:	e002      	b.n	800b18e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f7ff fe4f 	bl	800ae2c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b18e:	2300      	movs	r3, #0
 800b190:	e002      	b.n	800b198 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b192:	2300      	movs	r3, #0
 800b194:	e000      	b.n	800b198 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b196:	2302      	movs	r3, #2
  }
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3730      	adds	r7, #48	@ 0x30
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}

0800b1a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b1a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b1a4:	b0c0      	sub	sp, #256	@ 0x100
 800b1a6:	af00      	add	r7, sp, #0
 800b1a8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b1ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	691b      	ldr	r3, [r3, #16]
 800b1b4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b1b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1bc:	68d9      	ldr	r1, [r3, #12]
 800b1be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1c2:	681a      	ldr	r2, [r3, #0]
 800b1c4:	ea40 0301 	orr.w	r3, r0, r1
 800b1c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b1ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1ce:	689a      	ldr	r2, [r3, #8]
 800b1d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1d4:	691b      	ldr	r3, [r3, #16]
 800b1d6:	431a      	orrs	r2, r3
 800b1d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1dc:	695b      	ldr	r3, [r3, #20]
 800b1de:	431a      	orrs	r2, r3
 800b1e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1e4:	69db      	ldr	r3, [r3, #28]
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b1ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	68db      	ldr	r3, [r3, #12]
 800b1f4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b1f8:	f021 010c 	bic.w	r1, r1, #12
 800b1fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b200:	681a      	ldr	r2, [r3, #0]
 800b202:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b206:	430b      	orrs	r3, r1
 800b208:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b20a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	695b      	ldr	r3, [r3, #20]
 800b212:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b21a:	6999      	ldr	r1, [r3, #24]
 800b21c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b220:	681a      	ldr	r2, [r3, #0]
 800b222:	ea40 0301 	orr.w	r3, r0, r1
 800b226:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b22c:	681a      	ldr	r2, [r3, #0]
 800b22e:	4b8f      	ldr	r3, [pc, #572]	@ (800b46c <UART_SetConfig+0x2cc>)
 800b230:	429a      	cmp	r2, r3
 800b232:	d005      	beq.n	800b240 <UART_SetConfig+0xa0>
 800b234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b238:	681a      	ldr	r2, [r3, #0]
 800b23a:	4b8d      	ldr	r3, [pc, #564]	@ (800b470 <UART_SetConfig+0x2d0>)
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d104      	bne.n	800b24a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b240:	f7fd fa70 	bl	8008724 <HAL_RCC_GetPCLK2Freq>
 800b244:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b248:	e003      	b.n	800b252 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b24a:	f7fd fa57 	bl	80086fc <HAL_RCC_GetPCLK1Freq>
 800b24e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b256:	69db      	ldr	r3, [r3, #28]
 800b258:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b25c:	f040 810c 	bne.w	800b478 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b260:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b264:	2200      	movs	r2, #0
 800b266:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b26a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b26e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b272:	4622      	mov	r2, r4
 800b274:	462b      	mov	r3, r5
 800b276:	1891      	adds	r1, r2, r2
 800b278:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b27a:	415b      	adcs	r3, r3
 800b27c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b27e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b282:	4621      	mov	r1, r4
 800b284:	eb12 0801 	adds.w	r8, r2, r1
 800b288:	4629      	mov	r1, r5
 800b28a:	eb43 0901 	adc.w	r9, r3, r1
 800b28e:	f04f 0200 	mov.w	r2, #0
 800b292:	f04f 0300 	mov.w	r3, #0
 800b296:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b29a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b29e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b2a2:	4690      	mov	r8, r2
 800b2a4:	4699      	mov	r9, r3
 800b2a6:	4623      	mov	r3, r4
 800b2a8:	eb18 0303 	adds.w	r3, r8, r3
 800b2ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b2b0:	462b      	mov	r3, r5
 800b2b2:	eb49 0303 	adc.w	r3, r9, r3
 800b2b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b2ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b2be:	685b      	ldr	r3, [r3, #4]
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b2c6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b2ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b2ce:	460b      	mov	r3, r1
 800b2d0:	18db      	adds	r3, r3, r3
 800b2d2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b2d4:	4613      	mov	r3, r2
 800b2d6:	eb42 0303 	adc.w	r3, r2, r3
 800b2da:	657b      	str	r3, [r7, #84]	@ 0x54
 800b2dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b2e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b2e4:	f7f5 fb32 	bl	800094c <__aeabi_uldivmod>
 800b2e8:	4602      	mov	r2, r0
 800b2ea:	460b      	mov	r3, r1
 800b2ec:	4b61      	ldr	r3, [pc, #388]	@ (800b474 <UART_SetConfig+0x2d4>)
 800b2ee:	fba3 2302 	umull	r2, r3, r3, r2
 800b2f2:	095b      	lsrs	r3, r3, #5
 800b2f4:	011c      	lsls	r4, r3, #4
 800b2f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b300:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b304:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b308:	4642      	mov	r2, r8
 800b30a:	464b      	mov	r3, r9
 800b30c:	1891      	adds	r1, r2, r2
 800b30e:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b310:	415b      	adcs	r3, r3
 800b312:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b314:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b318:	4641      	mov	r1, r8
 800b31a:	eb12 0a01 	adds.w	sl, r2, r1
 800b31e:	4649      	mov	r1, r9
 800b320:	eb43 0b01 	adc.w	fp, r3, r1
 800b324:	f04f 0200 	mov.w	r2, #0
 800b328:	f04f 0300 	mov.w	r3, #0
 800b32c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b330:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b334:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b338:	4692      	mov	sl, r2
 800b33a:	469b      	mov	fp, r3
 800b33c:	4643      	mov	r3, r8
 800b33e:	eb1a 0303 	adds.w	r3, sl, r3
 800b342:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b346:	464b      	mov	r3, r9
 800b348:	eb4b 0303 	adc.w	r3, fp, r3
 800b34c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b354:	685b      	ldr	r3, [r3, #4]
 800b356:	2200      	movs	r2, #0
 800b358:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b35c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b360:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b364:	460b      	mov	r3, r1
 800b366:	18db      	adds	r3, r3, r3
 800b368:	643b      	str	r3, [r7, #64]	@ 0x40
 800b36a:	4613      	mov	r3, r2
 800b36c:	eb42 0303 	adc.w	r3, r2, r3
 800b370:	647b      	str	r3, [r7, #68]	@ 0x44
 800b372:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b376:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b37a:	f7f5 fae7 	bl	800094c <__aeabi_uldivmod>
 800b37e:	4602      	mov	r2, r0
 800b380:	460b      	mov	r3, r1
 800b382:	4611      	mov	r1, r2
 800b384:	4b3b      	ldr	r3, [pc, #236]	@ (800b474 <UART_SetConfig+0x2d4>)
 800b386:	fba3 2301 	umull	r2, r3, r3, r1
 800b38a:	095b      	lsrs	r3, r3, #5
 800b38c:	2264      	movs	r2, #100	@ 0x64
 800b38e:	fb02 f303 	mul.w	r3, r2, r3
 800b392:	1acb      	subs	r3, r1, r3
 800b394:	00db      	lsls	r3, r3, #3
 800b396:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b39a:	4b36      	ldr	r3, [pc, #216]	@ (800b474 <UART_SetConfig+0x2d4>)
 800b39c:	fba3 2302 	umull	r2, r3, r3, r2
 800b3a0:	095b      	lsrs	r3, r3, #5
 800b3a2:	005b      	lsls	r3, r3, #1
 800b3a4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b3a8:	441c      	add	r4, r3
 800b3aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b3b4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b3b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b3bc:	4642      	mov	r2, r8
 800b3be:	464b      	mov	r3, r9
 800b3c0:	1891      	adds	r1, r2, r2
 800b3c2:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b3c4:	415b      	adcs	r3, r3
 800b3c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b3cc:	4641      	mov	r1, r8
 800b3ce:	1851      	adds	r1, r2, r1
 800b3d0:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3d2:	4649      	mov	r1, r9
 800b3d4:	414b      	adcs	r3, r1
 800b3d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3d8:	f04f 0200 	mov.w	r2, #0
 800b3dc:	f04f 0300 	mov.w	r3, #0
 800b3e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b3e4:	4659      	mov	r1, fp
 800b3e6:	00cb      	lsls	r3, r1, #3
 800b3e8:	4651      	mov	r1, sl
 800b3ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b3ee:	4651      	mov	r1, sl
 800b3f0:	00ca      	lsls	r2, r1, #3
 800b3f2:	4610      	mov	r0, r2
 800b3f4:	4619      	mov	r1, r3
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	4642      	mov	r2, r8
 800b3fa:	189b      	adds	r3, r3, r2
 800b3fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b400:	464b      	mov	r3, r9
 800b402:	460a      	mov	r2, r1
 800b404:	eb42 0303 	adc.w	r3, r2, r3
 800b408:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b40c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b410:	685b      	ldr	r3, [r3, #4]
 800b412:	2200      	movs	r2, #0
 800b414:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b418:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b41c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b420:	460b      	mov	r3, r1
 800b422:	18db      	adds	r3, r3, r3
 800b424:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b426:	4613      	mov	r3, r2
 800b428:	eb42 0303 	adc.w	r3, r2, r3
 800b42c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b42e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b432:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b436:	f7f5 fa89 	bl	800094c <__aeabi_uldivmod>
 800b43a:	4602      	mov	r2, r0
 800b43c:	460b      	mov	r3, r1
 800b43e:	4b0d      	ldr	r3, [pc, #52]	@ (800b474 <UART_SetConfig+0x2d4>)
 800b440:	fba3 1302 	umull	r1, r3, r3, r2
 800b444:	095b      	lsrs	r3, r3, #5
 800b446:	2164      	movs	r1, #100	@ 0x64
 800b448:	fb01 f303 	mul.w	r3, r1, r3
 800b44c:	1ad3      	subs	r3, r2, r3
 800b44e:	00db      	lsls	r3, r3, #3
 800b450:	3332      	adds	r3, #50	@ 0x32
 800b452:	4a08      	ldr	r2, [pc, #32]	@ (800b474 <UART_SetConfig+0x2d4>)
 800b454:	fba2 2303 	umull	r2, r3, r2, r3
 800b458:	095b      	lsrs	r3, r3, #5
 800b45a:	f003 0207 	and.w	r2, r3, #7
 800b45e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	4422      	add	r2, r4
 800b466:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b468:	e106      	b.n	800b678 <UART_SetConfig+0x4d8>
 800b46a:	bf00      	nop
 800b46c:	40011000 	.word	0x40011000
 800b470:	40011400 	.word	0x40011400
 800b474:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b47c:	2200      	movs	r2, #0
 800b47e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b482:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b486:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b48a:	4642      	mov	r2, r8
 800b48c:	464b      	mov	r3, r9
 800b48e:	1891      	adds	r1, r2, r2
 800b490:	6239      	str	r1, [r7, #32]
 800b492:	415b      	adcs	r3, r3
 800b494:	627b      	str	r3, [r7, #36]	@ 0x24
 800b496:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b49a:	4641      	mov	r1, r8
 800b49c:	1854      	adds	r4, r2, r1
 800b49e:	4649      	mov	r1, r9
 800b4a0:	eb43 0501 	adc.w	r5, r3, r1
 800b4a4:	f04f 0200 	mov.w	r2, #0
 800b4a8:	f04f 0300 	mov.w	r3, #0
 800b4ac:	00eb      	lsls	r3, r5, #3
 800b4ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b4b2:	00e2      	lsls	r2, r4, #3
 800b4b4:	4614      	mov	r4, r2
 800b4b6:	461d      	mov	r5, r3
 800b4b8:	4643      	mov	r3, r8
 800b4ba:	18e3      	adds	r3, r4, r3
 800b4bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b4c0:	464b      	mov	r3, r9
 800b4c2:	eb45 0303 	adc.w	r3, r5, r3
 800b4c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b4ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4ce:	685b      	ldr	r3, [r3, #4]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b4d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b4da:	f04f 0200 	mov.w	r2, #0
 800b4de:	f04f 0300 	mov.w	r3, #0
 800b4e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b4e6:	4629      	mov	r1, r5
 800b4e8:	008b      	lsls	r3, r1, #2
 800b4ea:	4621      	mov	r1, r4
 800b4ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b4f0:	4621      	mov	r1, r4
 800b4f2:	008a      	lsls	r2, r1, #2
 800b4f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b4f8:	f7f5 fa28 	bl	800094c <__aeabi_uldivmod>
 800b4fc:	4602      	mov	r2, r0
 800b4fe:	460b      	mov	r3, r1
 800b500:	4b60      	ldr	r3, [pc, #384]	@ (800b684 <UART_SetConfig+0x4e4>)
 800b502:	fba3 2302 	umull	r2, r3, r3, r2
 800b506:	095b      	lsrs	r3, r3, #5
 800b508:	011c      	lsls	r4, r3, #4
 800b50a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b50e:	2200      	movs	r2, #0
 800b510:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b514:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b518:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b51c:	4642      	mov	r2, r8
 800b51e:	464b      	mov	r3, r9
 800b520:	1891      	adds	r1, r2, r2
 800b522:	61b9      	str	r1, [r7, #24]
 800b524:	415b      	adcs	r3, r3
 800b526:	61fb      	str	r3, [r7, #28]
 800b528:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b52c:	4641      	mov	r1, r8
 800b52e:	1851      	adds	r1, r2, r1
 800b530:	6139      	str	r1, [r7, #16]
 800b532:	4649      	mov	r1, r9
 800b534:	414b      	adcs	r3, r1
 800b536:	617b      	str	r3, [r7, #20]
 800b538:	f04f 0200 	mov.w	r2, #0
 800b53c:	f04f 0300 	mov.w	r3, #0
 800b540:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b544:	4659      	mov	r1, fp
 800b546:	00cb      	lsls	r3, r1, #3
 800b548:	4651      	mov	r1, sl
 800b54a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b54e:	4651      	mov	r1, sl
 800b550:	00ca      	lsls	r2, r1, #3
 800b552:	4610      	mov	r0, r2
 800b554:	4619      	mov	r1, r3
 800b556:	4603      	mov	r3, r0
 800b558:	4642      	mov	r2, r8
 800b55a:	189b      	adds	r3, r3, r2
 800b55c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b560:	464b      	mov	r3, r9
 800b562:	460a      	mov	r2, r1
 800b564:	eb42 0303 	adc.w	r3, r2, r3
 800b568:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b56c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b570:	685b      	ldr	r3, [r3, #4]
 800b572:	2200      	movs	r2, #0
 800b574:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b576:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b578:	f04f 0200 	mov.w	r2, #0
 800b57c:	f04f 0300 	mov.w	r3, #0
 800b580:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b584:	4649      	mov	r1, r9
 800b586:	008b      	lsls	r3, r1, #2
 800b588:	4641      	mov	r1, r8
 800b58a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b58e:	4641      	mov	r1, r8
 800b590:	008a      	lsls	r2, r1, #2
 800b592:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b596:	f7f5 f9d9 	bl	800094c <__aeabi_uldivmod>
 800b59a:	4602      	mov	r2, r0
 800b59c:	460b      	mov	r3, r1
 800b59e:	4611      	mov	r1, r2
 800b5a0:	4b38      	ldr	r3, [pc, #224]	@ (800b684 <UART_SetConfig+0x4e4>)
 800b5a2:	fba3 2301 	umull	r2, r3, r3, r1
 800b5a6:	095b      	lsrs	r3, r3, #5
 800b5a8:	2264      	movs	r2, #100	@ 0x64
 800b5aa:	fb02 f303 	mul.w	r3, r2, r3
 800b5ae:	1acb      	subs	r3, r1, r3
 800b5b0:	011b      	lsls	r3, r3, #4
 800b5b2:	3332      	adds	r3, #50	@ 0x32
 800b5b4:	4a33      	ldr	r2, [pc, #204]	@ (800b684 <UART_SetConfig+0x4e4>)
 800b5b6:	fba2 2303 	umull	r2, r3, r2, r3
 800b5ba:	095b      	lsrs	r3, r3, #5
 800b5bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b5c0:	441c      	add	r4, r3
 800b5c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	673b      	str	r3, [r7, #112]	@ 0x70
 800b5ca:	677a      	str	r2, [r7, #116]	@ 0x74
 800b5cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800b5d0:	4642      	mov	r2, r8
 800b5d2:	464b      	mov	r3, r9
 800b5d4:	1891      	adds	r1, r2, r2
 800b5d6:	60b9      	str	r1, [r7, #8]
 800b5d8:	415b      	adcs	r3, r3
 800b5da:	60fb      	str	r3, [r7, #12]
 800b5dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b5e0:	4641      	mov	r1, r8
 800b5e2:	1851      	adds	r1, r2, r1
 800b5e4:	6039      	str	r1, [r7, #0]
 800b5e6:	4649      	mov	r1, r9
 800b5e8:	414b      	adcs	r3, r1
 800b5ea:	607b      	str	r3, [r7, #4]
 800b5ec:	f04f 0200 	mov.w	r2, #0
 800b5f0:	f04f 0300 	mov.w	r3, #0
 800b5f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b5f8:	4659      	mov	r1, fp
 800b5fa:	00cb      	lsls	r3, r1, #3
 800b5fc:	4651      	mov	r1, sl
 800b5fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b602:	4651      	mov	r1, sl
 800b604:	00ca      	lsls	r2, r1, #3
 800b606:	4610      	mov	r0, r2
 800b608:	4619      	mov	r1, r3
 800b60a:	4603      	mov	r3, r0
 800b60c:	4642      	mov	r2, r8
 800b60e:	189b      	adds	r3, r3, r2
 800b610:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b612:	464b      	mov	r3, r9
 800b614:	460a      	mov	r2, r1
 800b616:	eb42 0303 	adc.w	r3, r2, r3
 800b61a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b61c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b620:	685b      	ldr	r3, [r3, #4]
 800b622:	2200      	movs	r2, #0
 800b624:	663b      	str	r3, [r7, #96]	@ 0x60
 800b626:	667a      	str	r2, [r7, #100]	@ 0x64
 800b628:	f04f 0200 	mov.w	r2, #0
 800b62c:	f04f 0300 	mov.w	r3, #0
 800b630:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800b634:	4649      	mov	r1, r9
 800b636:	008b      	lsls	r3, r1, #2
 800b638:	4641      	mov	r1, r8
 800b63a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b63e:	4641      	mov	r1, r8
 800b640:	008a      	lsls	r2, r1, #2
 800b642:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800b646:	f7f5 f981 	bl	800094c <__aeabi_uldivmod>
 800b64a:	4602      	mov	r2, r0
 800b64c:	460b      	mov	r3, r1
 800b64e:	4b0d      	ldr	r3, [pc, #52]	@ (800b684 <UART_SetConfig+0x4e4>)
 800b650:	fba3 1302 	umull	r1, r3, r3, r2
 800b654:	095b      	lsrs	r3, r3, #5
 800b656:	2164      	movs	r1, #100	@ 0x64
 800b658:	fb01 f303 	mul.w	r3, r1, r3
 800b65c:	1ad3      	subs	r3, r2, r3
 800b65e:	011b      	lsls	r3, r3, #4
 800b660:	3332      	adds	r3, #50	@ 0x32
 800b662:	4a08      	ldr	r2, [pc, #32]	@ (800b684 <UART_SetConfig+0x4e4>)
 800b664:	fba2 2303 	umull	r2, r3, r2, r3
 800b668:	095b      	lsrs	r3, r3, #5
 800b66a:	f003 020f 	and.w	r2, r3, #15
 800b66e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	4422      	add	r2, r4
 800b676:	609a      	str	r2, [r3, #8]
}
 800b678:	bf00      	nop
 800b67a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b67e:	46bd      	mov	sp, r7
 800b680:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b684:	51eb851f 	.word	0x51eb851f

0800b688 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800b688:	b084      	sub	sp, #16
 800b68a:	b480      	push	{r7}
 800b68c:	b085      	sub	sp, #20
 800b68e:	af00      	add	r7, sp, #0
 800b690:	6078      	str	r0, [r7, #4]
 800b692:	f107 001c 	add.w	r0, r7, #28
 800b696:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b69a:	2300      	movs	r3, #0
 800b69c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800b69e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800b6a0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800b6a2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800b6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800b6a6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800b6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800b6aa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800b6ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800b6ae:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b6b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800b6b2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800b6b4:	68fa      	ldr	r2, [r7, #12]
 800b6b6:	4313      	orrs	r3, r2
 800b6b8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	685b      	ldr	r3, [r3, #4]
 800b6be:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800b6c2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b6c6:	68fa      	ldr	r2, [r7, #12]
 800b6c8:	431a      	orrs	r2, r3
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b6ce:	2300      	movs	r3, #0
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3714      	adds	r7, #20
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6da:	b004      	add	sp, #16
 800b6dc:	4770      	bx	lr

0800b6de <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800b6de:	b480      	push	{r7}
 800b6e0:	b083      	sub	sp, #12
 800b6e2:	af00      	add	r7, sp, #0
 800b6e4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	370c      	adds	r7, #12
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f6:	4770      	bx	lr

0800b6f8 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800b6f8:	b480      	push	{r7}
 800b6fa:	b083      	sub	sp, #12
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2203      	movs	r2, #3
 800b704:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800b706:	2300      	movs	r3, #0
}
 800b708:	4618      	mov	r0, r3
 800b70a:	370c      	adds	r7, #12
 800b70c:	46bd      	mov	sp, r7
 800b70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b712:	4770      	bx	lr

0800b714 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800b714:	b480      	push	{r7}
 800b716:	b083      	sub	sp, #12
 800b718:	af00      	add	r7, sp, #0
 800b71a:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f003 0303 	and.w	r3, r3, #3
}
 800b724:	4618      	mov	r0, r3
 800b726:	370c      	adds	r7, #12
 800b728:	46bd      	mov	sp, r7
 800b72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72e:	4770      	bx	lr

0800b730 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800b730:	b480      	push	{r7}
 800b732:	b085      	sub	sp, #20
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b73a:	2300      	movs	r3, #0
 800b73c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	681a      	ldr	r2, [r3, #0]
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b74e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b750:	683b      	ldr	r3, [r7, #0]
 800b752:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b754:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b75a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b75c:	68fa      	ldr	r2, [r7, #12]
 800b75e:	4313      	orrs	r3, r2
 800b760:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	68db      	ldr	r3, [r3, #12]
 800b766:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800b76a:	f023 030f 	bic.w	r3, r3, #15
 800b76e:	68fa      	ldr	r2, [r7, #12]
 800b770:	431a      	orrs	r2, r3
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b776:	2300      	movs	r3, #0
}
 800b778:	4618      	mov	r0, r3
 800b77a:	3714      	adds	r7, #20
 800b77c:	46bd      	mov	sp, r7
 800b77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b782:	4770      	bx	lr

0800b784 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800b784:	b480      	push	{r7}
 800b786:	b083      	sub	sp, #12
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	691b      	ldr	r3, [r3, #16]
 800b790:	b2db      	uxtb	r3, r3
}
 800b792:	4618      	mov	r0, r3
 800b794:	370c      	adds	r7, #12
 800b796:	46bd      	mov	sp, r7
 800b798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79c:	4770      	bx	lr

0800b79e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800b79e:	b480      	push	{r7}
 800b7a0:	b085      	sub	sp, #20
 800b7a2:	af00      	add	r7, sp, #0
 800b7a4:	6078      	str	r0, [r7, #4]
 800b7a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	3314      	adds	r3, #20
 800b7ac:	461a      	mov	r2, r3
 800b7ae:	683b      	ldr	r3, [r7, #0]
 800b7b0:	4413      	add	r3, r2
 800b7b2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
}  
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	3714      	adds	r7, #20
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c2:	4770      	bx	lr

0800b7c4 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800b7c4:	b480      	push	{r7}
 800b7c6:	b085      	sub	sp, #20
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
 800b7cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	681a      	ldr	r2, [r3, #0]
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	685a      	ldr	r2, [r3, #4]
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b7e2:	683b      	ldr	r3, [r7, #0]
 800b7e4:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b7e6:	683b      	ldr	r3, [r7, #0]
 800b7e8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b7ea:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b7f0:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b7f6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b7f8:	68fa      	ldr	r2, [r7, #12]
 800b7fa:	4313      	orrs	r3, r2
 800b7fc:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b802:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	431a      	orrs	r2, r3
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800b80e:	2300      	movs	r3, #0

}
 800b810:	4618      	mov	r0, r3
 800b812:	3714      	adds	r7, #20
 800b814:	46bd      	mov	sp, r7
 800b816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81a:	4770      	bx	lr

0800b81c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b088      	sub	sp, #32
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
 800b824:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b82a:	2310      	movs	r3, #16
 800b82c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b82e:	2340      	movs	r3, #64	@ 0x40
 800b830:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b832:	2300      	movs	r3, #0
 800b834:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b836:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b83a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b83c:	f107 0308 	add.w	r3, r7, #8
 800b840:	4619      	mov	r1, r3
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f7ff ff74 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b848:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b84c:	2110      	movs	r1, #16
 800b84e:	6878      	ldr	r0, [r7, #4]
 800b850:	f000 fa18 	bl	800bc84 <SDMMC_GetCmdResp1>
 800b854:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b856:	69fb      	ldr	r3, [r7, #28]
}
 800b858:	4618      	mov	r0, r3
 800b85a:	3720      	adds	r7, #32
 800b85c:	46bd      	mov	sp, r7
 800b85e:	bd80      	pop	{r7, pc}

0800b860 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b088      	sub	sp, #32
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
 800b868:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b86e:	2311      	movs	r3, #17
 800b870:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b872:	2340      	movs	r3, #64	@ 0x40
 800b874:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b876:	2300      	movs	r3, #0
 800b878:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b87a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b87e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b880:	f107 0308 	add.w	r3, r7, #8
 800b884:	4619      	mov	r1, r3
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f7ff ff52 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b88c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b890:	2111      	movs	r1, #17
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f000 f9f6 	bl	800bc84 <SDMMC_GetCmdResp1>
 800b898:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b89a:	69fb      	ldr	r3, [r7, #28]
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3720      	adds	r7, #32
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}

0800b8a4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b088      	sub	sp, #32
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
 800b8ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b8b2:	2312      	movs	r3, #18
 800b8b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b8b6:	2340      	movs	r3, #64	@ 0x40
 800b8b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b8be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b8c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b8c4:	f107 0308 	add.w	r3, r7, #8
 800b8c8:	4619      	mov	r1, r3
 800b8ca:	6878      	ldr	r0, [r7, #4]
 800b8cc:	f7ff ff30 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b8d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b8d4:	2112      	movs	r1, #18
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f000 f9d4 	bl	800bc84 <SDMMC_GetCmdResp1>
 800b8dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b8de:	69fb      	ldr	r3, [r7, #28]
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3720      	adds	r7, #32
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}

0800b8e8 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b088      	sub	sp, #32
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	6078      	str	r0, [r7, #4]
 800b8f0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b8f6:	2318      	movs	r3, #24
 800b8f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b8fa:	2340      	movs	r3, #64	@ 0x40
 800b8fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b8fe:	2300      	movs	r3, #0
 800b900:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b902:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b906:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b908:	f107 0308 	add.w	r3, r7, #8
 800b90c:	4619      	mov	r1, r3
 800b90e:	6878      	ldr	r0, [r7, #4]
 800b910:	f7ff ff0e 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b914:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b918:	2118      	movs	r1, #24
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f000 f9b2 	bl	800bc84 <SDMMC_GetCmdResp1>
 800b920:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b922:	69fb      	ldr	r3, [r7, #28]
}
 800b924:	4618      	mov	r0, r3
 800b926:	3720      	adds	r7, #32
 800b928:	46bd      	mov	sp, r7
 800b92a:	bd80      	pop	{r7, pc}

0800b92c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b088      	sub	sp, #32
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
 800b934:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b93a:	2319      	movs	r3, #25
 800b93c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b93e:	2340      	movs	r3, #64	@ 0x40
 800b940:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b942:	2300      	movs	r3, #0
 800b944:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b946:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b94a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b94c:	f107 0308 	add.w	r3, r7, #8
 800b950:	4619      	mov	r1, r3
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f7ff feec 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b958:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b95c:	2119      	movs	r1, #25
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	f000 f990 	bl	800bc84 <SDMMC_GetCmdResp1>
 800b964:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b966:	69fb      	ldr	r3, [r7, #28]
}
 800b968:	4618      	mov	r0, r3
 800b96a:	3720      	adds	r7, #32
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}

0800b970 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b088      	sub	sp, #32
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b978:	2300      	movs	r3, #0
 800b97a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b97c:	230c      	movs	r3, #12
 800b97e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b980:	2340      	movs	r3, #64	@ 0x40
 800b982:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b984:	2300      	movs	r3, #0
 800b986:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b988:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b98c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b98e:	f107 0308 	add.w	r3, r7, #8
 800b992:	4619      	mov	r1, r3
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f7ff fecb 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b99a:	4a05      	ldr	r2, [pc, #20]	@ (800b9b0 <SDMMC_CmdStopTransfer+0x40>)
 800b99c:	210c      	movs	r1, #12
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f000 f970 	bl	800bc84 <SDMMC_GetCmdResp1>
 800b9a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b9a6:	69fb      	ldr	r3, [r7, #28]
}
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	3720      	adds	r7, #32
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	bd80      	pop	{r7, pc}
 800b9b0:	05f5e100 	.word	0x05f5e100

0800b9b4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b08a      	sub	sp, #40	@ 0x28
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	60f8      	str	r0, [r7, #12]
 800b9bc:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b9c4:	2307      	movs	r3, #7
 800b9c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b9c8:	2340      	movs	r3, #64	@ 0x40
 800b9ca:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b9d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b9d4:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b9d6:	f107 0310 	add.w	r3, r7, #16
 800b9da:	4619      	mov	r1, r3
 800b9dc:	68f8      	ldr	r0, [r7, #12]
 800b9de:	f7ff fea7 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b9e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b9e6:	2107      	movs	r1, #7
 800b9e8:	68f8      	ldr	r0, [r7, #12]
 800b9ea:	f000 f94b 	bl	800bc84 <SDMMC_GetCmdResp1>
 800b9ee:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800b9f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	3728      	adds	r7, #40	@ 0x28
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	bd80      	pop	{r7, pc}

0800b9fa <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b9fa:	b580      	push	{r7, lr}
 800b9fc:	b088      	sub	sp, #32
 800b9fe:	af00      	add	r7, sp, #0
 800ba00:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800ba02:	2300      	movs	r3, #0
 800ba04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800ba06:	2300      	movs	r3, #0
 800ba08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ba0e:	2300      	movs	r3, #0
 800ba10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ba12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ba16:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ba18:	f107 0308 	add.w	r3, r7, #8
 800ba1c:	4619      	mov	r1, r3
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	f7ff fe86 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800ba24:	6878      	ldr	r0, [r7, #4]
 800ba26:	f000 fb65 	bl	800c0f4 <SDMMC_GetCmdError>
 800ba2a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ba2c:	69fb      	ldr	r3, [r7, #28]
}
 800ba2e:	4618      	mov	r0, r3
 800ba30:	3720      	adds	r7, #32
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}

0800ba36 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800ba36:	b580      	push	{r7, lr}
 800ba38:	b088      	sub	sp, #32
 800ba3a:	af00      	add	r7, sp, #0
 800ba3c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ba3e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800ba42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ba44:	2308      	movs	r3, #8
 800ba46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ba48:	2340      	movs	r3, #64	@ 0x40
 800ba4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ba50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ba54:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ba56:	f107 0308 	add.w	r3, r7, #8
 800ba5a:	4619      	mov	r1, r3
 800ba5c:	6878      	ldr	r0, [r7, #4]
 800ba5e:	f7ff fe67 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800ba62:	6878      	ldr	r0, [r7, #4]
 800ba64:	f000 faf8 	bl	800c058 <SDMMC_GetCmdResp7>
 800ba68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ba6a:	69fb      	ldr	r3, [r7, #28]
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3720      	adds	r7, #32
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}

0800ba74 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b088      	sub	sp, #32
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
 800ba7c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ba7e:	683b      	ldr	r3, [r7, #0]
 800ba80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800ba82:	2337      	movs	r3, #55	@ 0x37
 800ba84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ba86:	2340      	movs	r3, #64	@ 0x40
 800ba88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ba8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ba92:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ba94:	f107 0308 	add.w	r3, r7, #8
 800ba98:	4619      	mov	r1, r3
 800ba9a:	6878      	ldr	r0, [r7, #4]
 800ba9c:	f7ff fe48 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800baa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800baa4:	2137      	movs	r1, #55	@ 0x37
 800baa6:	6878      	ldr	r0, [r7, #4]
 800baa8:	f000 f8ec 	bl	800bc84 <SDMMC_GetCmdResp1>
 800baac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800baae:	69fb      	ldr	r3, [r7, #28]
}
 800bab0:	4618      	mov	r0, r3
 800bab2:	3720      	adds	r7, #32
 800bab4:	46bd      	mov	sp, r7
 800bab6:	bd80      	pop	{r7, pc}

0800bab8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b088      	sub	sp, #32
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
 800bac0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bac8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bacc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800bace:	2329      	movs	r3, #41	@ 0x29
 800bad0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bad2:	2340      	movs	r3, #64	@ 0x40
 800bad4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bad6:	2300      	movs	r3, #0
 800bad8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bada:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bade:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bae0:	f107 0308 	add.w	r3, r7, #8
 800bae4:	4619      	mov	r1, r3
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f7ff fe22 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800baec:	6878      	ldr	r0, [r7, #4]
 800baee:	f000 f9ff 	bl	800bef0 <SDMMC_GetCmdResp3>
 800baf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800baf4:	69fb      	ldr	r3, [r7, #28]
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	3720      	adds	r7, #32
 800bafa:	46bd      	mov	sp, r7
 800bafc:	bd80      	pop	{r7, pc}

0800bafe <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800bafe:	b580      	push	{r7, lr}
 800bb00:	b088      	sub	sp, #32
 800bb02:	af00      	add	r7, sp, #0
 800bb04:	6078      	str	r0, [r7, #4]
 800bb06:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800bb0c:	2306      	movs	r3, #6
 800bb0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bb10:	2340      	movs	r3, #64	@ 0x40
 800bb12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bb14:	2300      	movs	r3, #0
 800bb16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bb18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bb1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bb1e:	f107 0308 	add.w	r3, r7, #8
 800bb22:	4619      	mov	r1, r3
 800bb24:	6878      	ldr	r0, [r7, #4]
 800bb26:	f7ff fe03 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800bb2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bb2e:	2106      	movs	r1, #6
 800bb30:	6878      	ldr	r0, [r7, #4]
 800bb32:	f000 f8a7 	bl	800bc84 <SDMMC_GetCmdResp1>
 800bb36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bb38:	69fb      	ldr	r3, [r7, #28]
}
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	3720      	adds	r7, #32
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	bd80      	pop	{r7, pc}

0800bb42 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800bb42:	b580      	push	{r7, lr}
 800bb44:	b088      	sub	sp, #32
 800bb46:	af00      	add	r7, sp, #0
 800bb48:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800bb4e:	2333      	movs	r3, #51	@ 0x33
 800bb50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bb52:	2340      	movs	r3, #64	@ 0x40
 800bb54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bb56:	2300      	movs	r3, #0
 800bb58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bb5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bb5e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bb60:	f107 0308 	add.w	r3, r7, #8
 800bb64:	4619      	mov	r1, r3
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f7ff fde2 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800bb6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bb70:	2133      	movs	r1, #51	@ 0x33
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	f000 f886 	bl	800bc84 <SDMMC_GetCmdResp1>
 800bb78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bb7a:	69fb      	ldr	r3, [r7, #28]
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	3720      	adds	r7, #32
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd80      	pop	{r7, pc}

0800bb84 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b088      	sub	sp, #32
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800bb90:	2302      	movs	r3, #2
 800bb92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800bb94:	23c0      	movs	r3, #192	@ 0xc0
 800bb96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bb9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bba0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bba2:	f107 0308 	add.w	r3, r7, #8
 800bba6:	4619      	mov	r1, r3
 800bba8:	6878      	ldr	r0, [r7, #4]
 800bbaa:	f7ff fdc1 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f000 f956 	bl	800be60 <SDMMC_GetCmdResp2>
 800bbb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bbb6:	69fb      	ldr	r3, [r7, #28]
}
 800bbb8:	4618      	mov	r0, r3
 800bbba:	3720      	adds	r7, #32
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	bd80      	pop	{r7, pc}

0800bbc0 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b088      	sub	sp, #32
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
 800bbc8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800bbce:	2309      	movs	r3, #9
 800bbd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800bbd2:	23c0      	movs	r3, #192	@ 0xc0
 800bbd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bbda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bbde:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bbe0:	f107 0308 	add.w	r3, r7, #8
 800bbe4:	4619      	mov	r1, r3
 800bbe6:	6878      	ldr	r0, [r7, #4]
 800bbe8:	f7ff fda2 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f000 f937 	bl	800be60 <SDMMC_GetCmdResp2>
 800bbf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bbf4:	69fb      	ldr	r3, [r7, #28]
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	3720      	adds	r7, #32
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}

0800bbfe <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800bbfe:	b580      	push	{r7, lr}
 800bc00:	b088      	sub	sp, #32
 800bc02:	af00      	add	r7, sp, #0
 800bc04:	6078      	str	r0, [r7, #4]
 800bc06:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800bc08:	2300      	movs	r3, #0
 800bc0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800bc0c:	2303      	movs	r3, #3
 800bc0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bc10:	2340      	movs	r3, #64	@ 0x40
 800bc12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bc14:	2300      	movs	r3, #0
 800bc16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bc18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bc1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bc1e:	f107 0308 	add.w	r3, r7, #8
 800bc22:	4619      	mov	r1, r3
 800bc24:	6878      	ldr	r0, [r7, #4]
 800bc26:	f7ff fd83 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800bc2a:	683a      	ldr	r2, [r7, #0]
 800bc2c:	2103      	movs	r1, #3
 800bc2e:	6878      	ldr	r0, [r7, #4]
 800bc30:	f000 f99c 	bl	800bf6c <SDMMC_GetCmdResp6>
 800bc34:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bc36:	69fb      	ldr	r3, [r7, #28]
}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	3720      	adds	r7, #32
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}

0800bc40 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b088      	sub	sp, #32
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800bc4e:	230d      	movs	r3, #13
 800bc50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bc52:	2340      	movs	r3, #64	@ 0x40
 800bc54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bc56:	2300      	movs	r3, #0
 800bc58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bc5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bc5e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bc60:	f107 0308 	add.w	r3, r7, #8
 800bc64:	4619      	mov	r1, r3
 800bc66:	6878      	ldr	r0, [r7, #4]
 800bc68:	f7ff fd62 	bl	800b730 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800bc6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bc70:	210d      	movs	r1, #13
 800bc72:	6878      	ldr	r0, [r7, #4]
 800bc74:	f000 f806 	bl	800bc84 <SDMMC_GetCmdResp1>
 800bc78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bc7a:	69fb      	ldr	r3, [r7, #28]
}
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	3720      	adds	r7, #32
 800bc80:	46bd      	mov	sp, r7
 800bc82:	bd80      	pop	{r7, pc}

0800bc84 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b088      	sub	sp, #32
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	60f8      	str	r0, [r7, #12]
 800bc8c:	460b      	mov	r3, r1
 800bc8e:	607a      	str	r2, [r7, #4]
 800bc90:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800bc92:	4b70      	ldr	r3, [pc, #448]	@ (800be54 <SDMMC_GetCmdResp1+0x1d0>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	4a70      	ldr	r2, [pc, #448]	@ (800be58 <SDMMC_GetCmdResp1+0x1d4>)
 800bc98:	fba2 2303 	umull	r2, r3, r2, r3
 800bc9c:	0a5a      	lsrs	r2, r3, #9
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	fb02 f303 	mul.w	r3, r2, r3
 800bca4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800bca6:	69fb      	ldr	r3, [r7, #28]
 800bca8:	1e5a      	subs	r2, r3, #1
 800bcaa:	61fa      	str	r2, [r7, #28]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d102      	bne.n	800bcb6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bcb0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bcb4:	e0c9      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcba:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bcbc:	69bb      	ldr	r3, [r7, #24]
 800bcbe:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d0ef      	beq.n	800bca6 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800bcc6:	69bb      	ldr	r3, [r7, #24]
 800bcc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d1ea      	bne.n	800bca6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcd4:	f003 0304 	and.w	r3, r3, #4
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d004      	beq.n	800bce6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	2204      	movs	r2, #4
 800bce0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bce2:	2304      	movs	r3, #4
 800bce4:	e0b1      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcea:	f003 0301 	and.w	r3, r3, #1
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d004      	beq.n	800bcfc <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bcf8:	2301      	movs	r3, #1
 800bcfa:	e0a6      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	22c5      	movs	r2, #197	@ 0xc5
 800bd00:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800bd02:	68f8      	ldr	r0, [r7, #12]
 800bd04:	f7ff fd3e 	bl	800b784 <SDIO_GetCommandResponse>
 800bd08:	4603      	mov	r3, r0
 800bd0a:	461a      	mov	r2, r3
 800bd0c:	7afb      	ldrb	r3, [r7, #11]
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d001      	beq.n	800bd16 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bd12:	2301      	movs	r3, #1
 800bd14:	e099      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800bd16:	2100      	movs	r1, #0
 800bd18:	68f8      	ldr	r0, [r7, #12]
 800bd1a:	f7ff fd40 	bl	800b79e <SDIO_GetResponse>
 800bd1e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800bd20:	697a      	ldr	r2, [r7, #20]
 800bd22:	4b4e      	ldr	r3, [pc, #312]	@ (800be5c <SDMMC_GetCmdResp1+0x1d8>)
 800bd24:	4013      	ands	r3, r2
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d101      	bne.n	800bd2e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	e08d      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800bd2e:	697b      	ldr	r3, [r7, #20]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	da02      	bge.n	800bd3a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800bd34:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bd38:	e087      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800bd3a:	697b      	ldr	r3, [r7, #20]
 800bd3c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d001      	beq.n	800bd48 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800bd44:	2340      	movs	r3, #64	@ 0x40
 800bd46:	e080      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800bd48:	697b      	ldr	r3, [r7, #20]
 800bd4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d001      	beq.n	800bd56 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800bd52:	2380      	movs	r3, #128	@ 0x80
 800bd54:	e079      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800bd56:	697b      	ldr	r3, [r7, #20]
 800bd58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d002      	beq.n	800bd66 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800bd60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bd64:	e071      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800bd66:	697b      	ldr	r3, [r7, #20]
 800bd68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d002      	beq.n	800bd76 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800bd70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bd74:	e069      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d002      	beq.n	800bd86 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800bd80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd84:	e061      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800bd86:	697b      	ldr	r3, [r7, #20]
 800bd88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d002      	beq.n	800bd96 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800bd90:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800bd94:	e059      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800bd96:	697b      	ldr	r3, [r7, #20]
 800bd98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d002      	beq.n	800bda6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bda0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bda4:	e051      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800bda6:	697b      	ldr	r3, [r7, #20]
 800bda8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d002      	beq.n	800bdb6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bdb0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bdb4:	e049      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800bdb6:	697b      	ldr	r3, [r7, #20]
 800bdb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d002      	beq.n	800bdc6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800bdc0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800bdc4:	e041      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800bdc6:	697b      	ldr	r3, [r7, #20]
 800bdc8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d002      	beq.n	800bdd6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800bdd0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bdd4:	e039      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800bdd6:	697b      	ldr	r3, [r7, #20]
 800bdd8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d002      	beq.n	800bde6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800bde0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800bde4:	e031      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800bde6:	697b      	ldr	r3, [r7, #20]
 800bde8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d002      	beq.n	800bdf6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800bdf0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800bdf4:	e029      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800bdf6:	697b      	ldr	r3, [r7, #20]
 800bdf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d002      	beq.n	800be06 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800be00:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800be04:	e021      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800be06:	697b      	ldr	r3, [r7, #20]
 800be08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d002      	beq.n	800be16 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800be10:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800be14:	e019      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800be16:	697b      	ldr	r3, [r7, #20]
 800be18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d002      	beq.n	800be26 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800be20:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800be24:	e011      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800be26:	697b      	ldr	r3, [r7, #20]
 800be28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d002      	beq.n	800be36 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800be30:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800be34:	e009      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800be36:	697b      	ldr	r3, [r7, #20]
 800be38:	f003 0308 	and.w	r3, r3, #8
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d002      	beq.n	800be46 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800be40:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800be44:	e001      	b.n	800be4a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800be46:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800be4a:	4618      	mov	r0, r3
 800be4c:	3720      	adds	r7, #32
 800be4e:	46bd      	mov	sp, r7
 800be50:	bd80      	pop	{r7, pc}
 800be52:	bf00      	nop
 800be54:	20000024 	.word	0x20000024
 800be58:	10624dd3 	.word	0x10624dd3
 800be5c:	fdffe008 	.word	0xfdffe008

0800be60 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800be60:	b480      	push	{r7}
 800be62:	b085      	sub	sp, #20
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800be68:	4b1f      	ldr	r3, [pc, #124]	@ (800bee8 <SDMMC_GetCmdResp2+0x88>)
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	4a1f      	ldr	r2, [pc, #124]	@ (800beec <SDMMC_GetCmdResp2+0x8c>)
 800be6e:	fba2 2303 	umull	r2, r3, r2, r3
 800be72:	0a5b      	lsrs	r3, r3, #9
 800be74:	f241 3288 	movw	r2, #5000	@ 0x1388
 800be78:	fb02 f303 	mul.w	r3, r2, r3
 800be7c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	1e5a      	subs	r2, r3, #1
 800be82:	60fa      	str	r2, [r7, #12]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d102      	bne.n	800be8e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800be88:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800be8c:	e026      	b.n	800bedc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be92:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800be94:	68bb      	ldr	r3, [r7, #8]
 800be96:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d0ef      	beq.n	800be7e <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d1ea      	bne.n	800be7e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800beac:	f003 0304 	and.w	r3, r3, #4
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d004      	beq.n	800bebe <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2204      	movs	r2, #4
 800beb8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800beba:	2304      	movs	r3, #4
 800bebc:	e00e      	b.n	800bedc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bec2:	f003 0301 	and.w	r3, r3, #1
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d004      	beq.n	800bed4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2201      	movs	r2, #1
 800bece:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bed0:	2301      	movs	r3, #1
 800bed2:	e003      	b.n	800bedc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	22c5      	movs	r2, #197	@ 0xc5
 800bed8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800beda:	2300      	movs	r3, #0
}
 800bedc:	4618      	mov	r0, r3
 800bede:	3714      	adds	r7, #20
 800bee0:	46bd      	mov	sp, r7
 800bee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee6:	4770      	bx	lr
 800bee8:	20000024 	.word	0x20000024
 800beec:	10624dd3 	.word	0x10624dd3

0800bef0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800bef0:	b480      	push	{r7}
 800bef2:	b085      	sub	sp, #20
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bef8:	4b1a      	ldr	r3, [pc, #104]	@ (800bf64 <SDMMC_GetCmdResp3+0x74>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	4a1a      	ldr	r2, [pc, #104]	@ (800bf68 <SDMMC_GetCmdResp3+0x78>)
 800befe:	fba2 2303 	umull	r2, r3, r2, r3
 800bf02:	0a5b      	lsrs	r3, r3, #9
 800bf04:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bf08:	fb02 f303 	mul.w	r3, r2, r3
 800bf0c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	1e5a      	subs	r2, r3, #1
 800bf12:	60fa      	str	r2, [r7, #12]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d102      	bne.n	800bf1e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bf18:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bf1c:	e01b      	b.n	800bf56 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf22:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bf24:	68bb      	ldr	r3, [r7, #8]
 800bf26:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d0ef      	beq.n	800bf0e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800bf2e:	68bb      	ldr	r3, [r7, #8]
 800bf30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d1ea      	bne.n	800bf0e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf3c:	f003 0304 	and.w	r3, r3, #4
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d004      	beq.n	800bf4e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2204      	movs	r2, #4
 800bf48:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bf4a:	2304      	movs	r3, #4
 800bf4c:	e003      	b.n	800bf56 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	22c5      	movs	r2, #197	@ 0xc5
 800bf52:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800bf54:	2300      	movs	r3, #0
}
 800bf56:	4618      	mov	r0, r3
 800bf58:	3714      	adds	r7, #20
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf60:	4770      	bx	lr
 800bf62:	bf00      	nop
 800bf64:	20000024 	.word	0x20000024
 800bf68:	10624dd3 	.word	0x10624dd3

0800bf6c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800bf6c:	b580      	push	{r7, lr}
 800bf6e:	b088      	sub	sp, #32
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	60f8      	str	r0, [r7, #12]
 800bf74:	460b      	mov	r3, r1
 800bf76:	607a      	str	r2, [r7, #4]
 800bf78:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bf7a:	4b35      	ldr	r3, [pc, #212]	@ (800c050 <SDMMC_GetCmdResp6+0xe4>)
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	4a35      	ldr	r2, [pc, #212]	@ (800c054 <SDMMC_GetCmdResp6+0xe8>)
 800bf80:	fba2 2303 	umull	r2, r3, r2, r3
 800bf84:	0a5b      	lsrs	r3, r3, #9
 800bf86:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bf8a:	fb02 f303 	mul.w	r3, r2, r3
 800bf8e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800bf90:	69fb      	ldr	r3, [r7, #28]
 800bf92:	1e5a      	subs	r2, r3, #1
 800bf94:	61fa      	str	r2, [r7, #28]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d102      	bne.n	800bfa0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bf9a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bf9e:	e052      	b.n	800c046 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bfa4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bfa6:	69bb      	ldr	r3, [r7, #24]
 800bfa8:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d0ef      	beq.n	800bf90 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800bfb0:	69bb      	ldr	r3, [r7, #24]
 800bfb2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d1ea      	bne.n	800bf90 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bfbe:	f003 0304 	and.w	r3, r3, #4
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d004      	beq.n	800bfd0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	2204      	movs	r2, #4
 800bfca:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bfcc:	2304      	movs	r3, #4
 800bfce:	e03a      	b.n	800c046 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bfd4:	f003 0301 	and.w	r3, r3, #1
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d004      	beq.n	800bfe6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	2201      	movs	r2, #1
 800bfe0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	e02f      	b.n	800c046 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800bfe6:	68f8      	ldr	r0, [r7, #12]
 800bfe8:	f7ff fbcc 	bl	800b784 <SDIO_GetCommandResponse>
 800bfec:	4603      	mov	r3, r0
 800bfee:	461a      	mov	r2, r3
 800bff0:	7afb      	ldrb	r3, [r7, #11]
 800bff2:	4293      	cmp	r3, r2
 800bff4:	d001      	beq.n	800bffa <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bff6:	2301      	movs	r3, #1
 800bff8:	e025      	b.n	800c046 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	22c5      	movs	r2, #197	@ 0xc5
 800bffe:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800c000:	2100      	movs	r1, #0
 800c002:	68f8      	ldr	r0, [r7, #12]
 800c004:	f7ff fbcb 	bl	800b79e <SDIO_GetResponse>
 800c008:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800c00a:	697b      	ldr	r3, [r7, #20]
 800c00c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800c010:	2b00      	cmp	r3, #0
 800c012:	d106      	bne.n	800c022 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800c014:	697b      	ldr	r3, [r7, #20]
 800c016:	0c1b      	lsrs	r3, r3, #16
 800c018:	b29a      	uxth	r2, r3
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800c01e:	2300      	movs	r3, #0
 800c020:	e011      	b.n	800c046 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800c022:	697b      	ldr	r3, [r7, #20]
 800c024:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d002      	beq.n	800c032 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c02c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c030:	e009      	b.n	800c046 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800c032:	697b      	ldr	r3, [r7, #20]
 800c034:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d002      	beq.n	800c042 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c03c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c040:	e001      	b.n	800c046 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c042:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c046:	4618      	mov	r0, r3
 800c048:	3720      	adds	r7, #32
 800c04a:	46bd      	mov	sp, r7
 800c04c:	bd80      	pop	{r7, pc}
 800c04e:	bf00      	nop
 800c050:	20000024 	.word	0x20000024
 800c054:	10624dd3 	.word	0x10624dd3

0800c058 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800c058:	b480      	push	{r7}
 800c05a:	b085      	sub	sp, #20
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c060:	4b22      	ldr	r3, [pc, #136]	@ (800c0ec <SDMMC_GetCmdResp7+0x94>)
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	4a22      	ldr	r2, [pc, #136]	@ (800c0f0 <SDMMC_GetCmdResp7+0x98>)
 800c066:	fba2 2303 	umull	r2, r3, r2, r3
 800c06a:	0a5b      	lsrs	r3, r3, #9
 800c06c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c070:	fb02 f303 	mul.w	r3, r2, r3
 800c074:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	1e5a      	subs	r2, r3, #1
 800c07a:	60fa      	str	r2, [r7, #12]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d102      	bne.n	800c086 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c080:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c084:	e02c      	b.n	800c0e0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c08a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c08c:	68bb      	ldr	r3, [r7, #8]
 800c08e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c092:	2b00      	cmp	r3, #0
 800c094:	d0ef      	beq.n	800c076 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d1ea      	bne.n	800c076 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0a4:	f003 0304 	and.w	r3, r3, #4
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d004      	beq.n	800c0b6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	2204      	movs	r2, #4
 800c0b0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c0b2:	2304      	movs	r3, #4
 800c0b4:	e014      	b.n	800c0e0 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0ba:	f003 0301 	and.w	r3, r3, #1
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d004      	beq.n	800c0cc <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	2201      	movs	r2, #1
 800c0c6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	e009      	b.n	800c0e0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d002      	beq.n	800c0de <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2240      	movs	r2, #64	@ 0x40
 800c0dc:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800c0de:	2300      	movs	r3, #0
  
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3714      	adds	r7, #20
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ea:	4770      	bx	lr
 800c0ec:	20000024 	.word	0x20000024
 800c0f0:	10624dd3 	.word	0x10624dd3

0800c0f4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800c0f4:	b480      	push	{r7}
 800c0f6:	b085      	sub	sp, #20
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c0fc:	4b11      	ldr	r3, [pc, #68]	@ (800c144 <SDMMC_GetCmdError+0x50>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	4a11      	ldr	r2, [pc, #68]	@ (800c148 <SDMMC_GetCmdError+0x54>)
 800c102:	fba2 2303 	umull	r2, r3, r2, r3
 800c106:	0a5b      	lsrs	r3, r3, #9
 800c108:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c10c:	fb02 f303 	mul.w	r3, r2, r3
 800c110:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	1e5a      	subs	r2, r3, #1
 800c116:	60fa      	str	r2, [r7, #12]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d102      	bne.n	800c122 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c11c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c120:	e009      	b.n	800c136 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d0f1      	beq.n	800c112 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	22c5      	movs	r2, #197	@ 0xc5
 800c132:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800c134:	2300      	movs	r3, #0
}
 800c136:	4618      	mov	r0, r3
 800c138:	3714      	adds	r7, #20
 800c13a:	46bd      	mov	sp, r7
 800c13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c140:	4770      	bx	lr
 800c142:	bf00      	nop
 800c144:	20000024 	.word	0x20000024
 800c148:	10624dd3 	.word	0x10624dd3

0800c14c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c150:	4904      	ldr	r1, [pc, #16]	@ (800c164 <MX_FATFS_Init+0x18>)
 800c152:	4805      	ldr	r0, [pc, #20]	@ (800c168 <MX_FATFS_Init+0x1c>)
 800c154:	f002 fc56 	bl	800ea04 <FATFS_LinkDriver>
 800c158:	4603      	mov	r3, r0
 800c15a:	461a      	mov	r2, r3
 800c15c:	4b03      	ldr	r3, [pc, #12]	@ (800c16c <MX_FATFS_Init+0x20>)
 800c15e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c160:	bf00      	nop
 800c162:	bd80      	pop	{r7, pc}
 800c164:	20000664 	.word	0x20000664
 800c168:	08013a20 	.word	0x08013a20
 800c16c:	20000660 	.word	0x20000660

0800c170 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800c170:	b480      	push	{r7}
 800c172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800c174:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800c176:	4618      	mov	r0, r3
 800c178:	46bd      	mov	sp, r7
 800c17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17e:	4770      	bx	lr

0800c180 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b082      	sub	sp, #8
 800c184:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c186:	2300      	movs	r3, #0
 800c188:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c18a:	f000 f87b 	bl	800c284 <BSP_SD_IsDetected>
 800c18e:	4603      	mov	r3, r0
 800c190:	2b01      	cmp	r3, #1
 800c192:	d001      	beq.n	800c198 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800c194:	2301      	movs	r3, #1
 800c196:	e012      	b.n	800c1be <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800c198:	480b      	ldr	r0, [pc, #44]	@ (800c1c8 <BSP_SD_Init+0x48>)
 800c19a:	f7fc fb09 	bl	80087b0 <HAL_SD_Init>
 800c19e:	4603      	mov	r3, r0
 800c1a0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800c1a2:	79fb      	ldrb	r3, [r7, #7]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d109      	bne.n	800c1bc <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800c1a8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800c1ac:	4806      	ldr	r0, [pc, #24]	@ (800c1c8 <BSP_SD_Init+0x48>)
 800c1ae:	f7fc ff49 	bl	8009044 <HAL_SD_ConfigWideBusOperation>
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d001      	beq.n	800c1bc <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800c1bc:	79fb      	ldrb	r3, [r7, #7]
}
 800c1be:	4618      	mov	r0, r3
 800c1c0:	3708      	adds	r7, #8
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	bd80      	pop	{r7, pc}
 800c1c6:	bf00      	nop
 800c1c8:	20000378 	.word	0x20000378

0800c1cc <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b086      	sub	sp, #24
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	60f8      	str	r0, [r7, #12]
 800c1d4:	60b9      	str	r1, [r7, #8]
 800c1d6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c1d8:	2300      	movs	r3, #0
 800c1da:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	68ba      	ldr	r2, [r7, #8]
 800c1e0:	68f9      	ldr	r1, [r7, #12]
 800c1e2:	4806      	ldr	r0, [pc, #24]	@ (800c1fc <BSP_SD_ReadBlocks_DMA+0x30>)
 800c1e4:	f7fc fb8c 	bl	8008900 <HAL_SD_ReadBlocks_DMA>
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d001      	beq.n	800c1f2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c1ee:	2301      	movs	r3, #1
 800c1f0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c1f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	3718      	adds	r7, #24
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	bd80      	pop	{r7, pc}
 800c1fc:	20000378 	.word	0x20000378

0800c200 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b086      	sub	sp, #24
 800c204:	af00      	add	r7, sp, #0
 800c206:	60f8      	str	r0, [r7, #12]
 800c208:	60b9      	str	r1, [r7, #8]
 800c20a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c20c:	2300      	movs	r3, #0
 800c20e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	68ba      	ldr	r2, [r7, #8]
 800c214:	68f9      	ldr	r1, [r7, #12]
 800c216:	4806      	ldr	r0, [pc, #24]	@ (800c230 <BSP_SD_WriteBlocks_DMA+0x30>)
 800c218:	f7fc fc54 	bl	8008ac4 <HAL_SD_WriteBlocks_DMA>
 800c21c:	4603      	mov	r3, r0
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d001      	beq.n	800c226 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c222:	2301      	movs	r3, #1
 800c224:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c226:	7dfb      	ldrb	r3, [r7, #23]
}
 800c228:	4618      	mov	r0, r3
 800c22a:	3718      	adds	r7, #24
 800c22c:	46bd      	mov	sp, r7
 800c22e:	bd80      	pop	{r7, pc}
 800c230:	20000378 	.word	0x20000378

0800c234 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c238:	4805      	ldr	r0, [pc, #20]	@ (800c250 <BSP_SD_GetCardState+0x1c>)
 800c23a:	f7fc ff9d 	bl	8009178 <HAL_SD_GetCardState>
 800c23e:	4603      	mov	r3, r0
 800c240:	2b04      	cmp	r3, #4
 800c242:	bf14      	ite	ne
 800c244:	2301      	movne	r3, #1
 800c246:	2300      	moveq	r3, #0
 800c248:	b2db      	uxtb	r3, r3
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	bd80      	pop	{r7, pc}
 800c24e:	bf00      	nop
 800c250:	20000378 	.word	0x20000378

0800c254 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c254:	b580      	push	{r7, lr}
 800c256:	b082      	sub	sp, #8
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800c25c:	6879      	ldr	r1, [r7, #4]
 800c25e:	4803      	ldr	r0, [pc, #12]	@ (800c26c <BSP_SD_GetCardInfo+0x18>)
 800c260:	f7fc fec4 	bl	8008fec <HAL_SD_GetCardInfo>
}
 800c264:	bf00      	nop
 800c266:	3708      	adds	r7, #8
 800c268:	46bd      	mov	sp, r7
 800c26a:	bd80      	pop	{r7, pc}
 800c26c:	20000378 	.word	0x20000378

0800c270 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b082      	sub	sp, #8
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800c278:	f000 f996 	bl	800c5a8 <BSP_SD_ReadCpltCallback>
}
 800c27c:	bf00      	nop
 800c27e:	3708      	adds	r7, #8
 800c280:	46bd      	mov	sp, r7
 800c282:	bd80      	pop	{r7, pc}

0800c284 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c284:	b480      	push	{r7}
 800c286:	b083      	sub	sp, #12
 800c288:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c28a:	2301      	movs	r3, #1
 800c28c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800c28e:	79fb      	ldrb	r3, [r7, #7]
 800c290:	b2db      	uxtb	r3, r3
}
 800c292:	4618      	mov	r0, r3
 800c294:	370c      	adds	r7, #12
 800c296:	46bd      	mov	sp, r7
 800c298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29c:	4770      	bx	lr

0800c29e <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800c29e:	b580      	push	{r7, lr}
 800c2a0:	b084      	sub	sp, #16
 800c2a2:	af00      	add	r7, sp, #0
 800c2a4:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800c2a6:	f002 fc45 	bl	800eb34 <osKernelSysTick>
 800c2aa:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800c2ac:	e006      	b.n	800c2bc <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c2ae:	f7ff ffc1 	bl	800c234 <BSP_SD_GetCardState>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d101      	bne.n	800c2bc <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	e009      	b.n	800c2d0 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800c2bc:	f002 fc3a 	bl	800eb34 <osKernelSysTick>
 800c2c0:	4602      	mov	r2, r0
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	1ad3      	subs	r3, r2, r3
 800c2c6:	687a      	ldr	r2, [r7, #4]
 800c2c8:	429a      	cmp	r2, r3
 800c2ca:	d8f0      	bhi.n	800c2ae <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800c2cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	3710      	adds	r7, #16
 800c2d4:	46bd      	mov	sp, r7
 800c2d6:	bd80      	pop	{r7, pc}

0800c2d8 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	b082      	sub	sp, #8
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	4603      	mov	r3, r0
 800c2e0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c2e2:	4b0b      	ldr	r3, [pc, #44]	@ (800c310 <SD_CheckStatus+0x38>)
 800c2e4:	2201      	movs	r2, #1
 800c2e6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c2e8:	f7ff ffa4 	bl	800c234 <BSP_SD_GetCardState>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d107      	bne.n	800c302 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c2f2:	4b07      	ldr	r3, [pc, #28]	@ (800c310 <SD_CheckStatus+0x38>)
 800c2f4:	781b      	ldrb	r3, [r3, #0]
 800c2f6:	b2db      	uxtb	r3, r3
 800c2f8:	f023 0301 	bic.w	r3, r3, #1
 800c2fc:	b2da      	uxtb	r2, r3
 800c2fe:	4b04      	ldr	r3, [pc, #16]	@ (800c310 <SD_CheckStatus+0x38>)
 800c300:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c302:	4b03      	ldr	r3, [pc, #12]	@ (800c310 <SD_CheckStatus+0x38>)
 800c304:	781b      	ldrb	r3, [r3, #0]
 800c306:	b2db      	uxtb	r3, r3
}
 800c308:	4618      	mov	r0, r3
 800c30a:	3708      	adds	r7, #8
 800c30c:	46bd      	mov	sp, r7
 800c30e:	bd80      	pop	{r7, pc}
 800c310:	20000050 	.word	0x20000050

0800c314 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c314:	b590      	push	{r4, r7, lr}
 800c316:	b087      	sub	sp, #28
 800c318:	af00      	add	r7, sp, #0
 800c31a:	4603      	mov	r3, r0
 800c31c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800c31e:	4b20      	ldr	r3, [pc, #128]	@ (800c3a0 <SD_initialize+0x8c>)
 800c320:	2201      	movs	r2, #1
 800c322:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800c324:	f002 fbfa 	bl	800eb1c <osKernelRunning>
 800c328:	4603      	mov	r3, r0
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d030      	beq.n	800c390 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800c32e:	f7ff ff27 	bl	800c180 <BSP_SD_Init>
 800c332:	4603      	mov	r3, r0
 800c334:	2b00      	cmp	r3, #0
 800c336:	d107      	bne.n	800c348 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800c338:	79fb      	ldrb	r3, [r7, #7]
 800c33a:	4618      	mov	r0, r3
 800c33c:	f7ff ffcc 	bl	800c2d8 <SD_CheckStatus>
 800c340:	4603      	mov	r3, r0
 800c342:	461a      	mov	r2, r3
 800c344:	4b16      	ldr	r3, [pc, #88]	@ (800c3a0 <SD_initialize+0x8c>)
 800c346:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800c348:	4b15      	ldr	r3, [pc, #84]	@ (800c3a0 <SD_initialize+0x8c>)
 800c34a:	781b      	ldrb	r3, [r3, #0]
 800c34c:	b2db      	uxtb	r3, r3
 800c34e:	2b01      	cmp	r3, #1
 800c350:	d01e      	beq.n	800c390 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800c352:	4b14      	ldr	r3, [pc, #80]	@ (800c3a4 <SD_initialize+0x90>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d10e      	bne.n	800c378 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800c35a:	4b13      	ldr	r3, [pc, #76]	@ (800c3a8 <SD_initialize+0x94>)
 800c35c:	f107 0408 	add.w	r4, r7, #8
 800c360:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c362:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800c366:	f107 0308 	add.w	r3, r7, #8
 800c36a:	2100      	movs	r1, #0
 800c36c:	4618      	mov	r0, r3
 800c36e:	f002 fdb6 	bl	800eede <osMessageCreate>
 800c372:	4603      	mov	r3, r0
 800c374:	4a0b      	ldr	r2, [pc, #44]	@ (800c3a4 <SD_initialize+0x90>)
 800c376:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800c378:	4b0a      	ldr	r3, [pc, #40]	@ (800c3a4 <SD_initialize+0x90>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d107      	bne.n	800c390 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800c380:	4b07      	ldr	r3, [pc, #28]	@ (800c3a0 <SD_initialize+0x8c>)
 800c382:	781b      	ldrb	r3, [r3, #0]
 800c384:	b2db      	uxtb	r3, r3
 800c386:	f043 0301 	orr.w	r3, r3, #1
 800c38a:	b2da      	uxtb	r2, r3
 800c38c:	4b04      	ldr	r3, [pc, #16]	@ (800c3a0 <SD_initialize+0x8c>)
 800c38e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800c390:	4b03      	ldr	r3, [pc, #12]	@ (800c3a0 <SD_initialize+0x8c>)
 800c392:	781b      	ldrb	r3, [r3, #0]
 800c394:	b2db      	uxtb	r3, r3
}
 800c396:	4618      	mov	r0, r3
 800c398:	371c      	adds	r7, #28
 800c39a:	46bd      	mov	sp, r7
 800c39c:	bd90      	pop	{r4, r7, pc}
 800c39e:	bf00      	nop
 800c3a0:	20000050 	.word	0x20000050
 800c3a4:	2000089c 	.word	0x2000089c
 800c3a8:	080131fc 	.word	0x080131fc

0800c3ac <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b082      	sub	sp, #8
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800c3b6:	79fb      	ldrb	r3, [r7, #7]
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f7ff ff8d 	bl	800c2d8 <SD_CheckStatus>
 800c3be:	4603      	mov	r3, r0
}
 800c3c0:	4618      	mov	r0, r3
 800c3c2:	3708      	adds	r7, #8
 800c3c4:	46bd      	mov	sp, r7
 800c3c6:	bd80      	pop	{r7, pc}

0800c3c8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b08a      	sub	sp, #40	@ 0x28
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	60b9      	str	r1, [r7, #8]
 800c3d0:	607a      	str	r2, [r7, #4]
 800c3d2:	603b      	str	r3, [r7, #0]
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800c3d8:	2301      	movs	r3, #1
 800c3da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c3de:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c3e2:	f7ff ff5c 	bl	800c29e <SD_CheckStatusWithTimeout>
 800c3e6:	4603      	mov	r3, r0
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	da02      	bge.n	800c3f2 <SD_read+0x2a>
  {
    return res;
 800c3ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3f0:	e032      	b.n	800c458 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800c3f2:	683a      	ldr	r2, [r7, #0]
 800c3f4:	6879      	ldr	r1, [r7, #4]
 800c3f6:	68b8      	ldr	r0, [r7, #8]
 800c3f8:	f7ff fee8 	bl	800c1cc <BSP_SD_ReadBlocks_DMA>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800c402:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c406:	2b00      	cmp	r3, #0
 800c408:	d124      	bne.n	800c454 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800c40a:	4b15      	ldr	r3, [pc, #84]	@ (800c460 <SD_read+0x98>)
 800c40c:	6819      	ldr	r1, [r3, #0]
 800c40e:	f107 0314 	add.w	r3, r7, #20
 800c412:	f247 5230 	movw	r2, #30000	@ 0x7530
 800c416:	4618      	mov	r0, r3
 800c418:	f002 fdca 	bl	800efb0 <osMessageGet>

    if (event.status == osEventMessage)
 800c41c:	697b      	ldr	r3, [r7, #20]
 800c41e:	2b10      	cmp	r3, #16
 800c420:	d118      	bne.n	800c454 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800c422:	69bb      	ldr	r3, [r7, #24]
 800c424:	2b01      	cmp	r3, #1
 800c426:	d115      	bne.n	800c454 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800c428:	f002 fb84 	bl	800eb34 <osKernelSysTick>
 800c42c:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800c42e:	e008      	b.n	800c442 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c430:	f7ff ff00 	bl	800c234 <BSP_SD_GetCardState>
 800c434:	4603      	mov	r3, r0
 800c436:	2b00      	cmp	r3, #0
 800c438:	d103      	bne.n	800c442 <SD_read+0x7a>
              {
                res = RES_OK;
 800c43a:	2300      	movs	r3, #0
 800c43c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800c440:	e008      	b.n	800c454 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800c442:	f002 fb77 	bl	800eb34 <osKernelSysTick>
 800c446:	4602      	mov	r2, r0
 800c448:	6a3b      	ldr	r3, [r7, #32]
 800c44a:	1ad3      	subs	r3, r2, r3
 800c44c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c450:	4293      	cmp	r3, r2
 800c452:	d9ed      	bls.n	800c430 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800c454:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c458:	4618      	mov	r0, r3
 800c45a:	3728      	adds	r7, #40	@ 0x28
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}
 800c460:	2000089c 	.word	0x2000089c

0800c464 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b08a      	sub	sp, #40	@ 0x28
 800c468:	af00      	add	r7, sp, #0
 800c46a:	60b9      	str	r1, [r7, #8]
 800c46c:	607a      	str	r2, [r7, #4]
 800c46e:	603b      	str	r3, [r7, #0]
 800c470:	4603      	mov	r3, r0
 800c472:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c474:	2301      	movs	r3, #1
 800c476:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c47a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c47e:	f7ff ff0e 	bl	800c29e <SD_CheckStatusWithTimeout>
 800c482:	4603      	mov	r3, r0
 800c484:	2b00      	cmp	r3, #0
 800c486:	da02      	bge.n	800c48e <SD_write+0x2a>
  {
    return res;
 800c488:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c48c:	e02e      	b.n	800c4ec <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800c48e:	683a      	ldr	r2, [r7, #0]
 800c490:	6879      	ldr	r1, [r7, #4]
 800c492:	68b8      	ldr	r0, [r7, #8]
 800c494:	f7ff feb4 	bl	800c200 <BSP_SD_WriteBlocks_DMA>
 800c498:	4603      	mov	r3, r0
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d124      	bne.n	800c4e8 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800c49e:	4b15      	ldr	r3, [pc, #84]	@ (800c4f4 <SD_write+0x90>)
 800c4a0:	6819      	ldr	r1, [r3, #0]
 800c4a2:	f107 0314 	add.w	r3, r7, #20
 800c4a6:	f247 5230 	movw	r2, #30000	@ 0x7530
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	f002 fd80 	bl	800efb0 <osMessageGet>

    if (event.status == osEventMessage)
 800c4b0:	697b      	ldr	r3, [r7, #20]
 800c4b2:	2b10      	cmp	r3, #16
 800c4b4:	d118      	bne.n	800c4e8 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800c4b6:	69bb      	ldr	r3, [r7, #24]
 800c4b8:	2b02      	cmp	r3, #2
 800c4ba:	d115      	bne.n	800c4e8 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800c4bc:	f002 fb3a 	bl	800eb34 <osKernelSysTick>
 800c4c0:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800c4c2:	e008      	b.n	800c4d6 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c4c4:	f7ff feb6 	bl	800c234 <BSP_SD_GetCardState>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d103      	bne.n	800c4d6 <SD_write+0x72>
          {
            res = RES_OK;
 800c4ce:	2300      	movs	r3, #0
 800c4d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800c4d4:	e008      	b.n	800c4e8 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800c4d6:	f002 fb2d 	bl	800eb34 <osKernelSysTick>
 800c4da:	4602      	mov	r2, r0
 800c4dc:	6a3b      	ldr	r3, [r7, #32]
 800c4de:	1ad3      	subs	r3, r2, r3
 800c4e0:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d9ed      	bls.n	800c4c4 <SD_write+0x60>
    }

  }
#endif

  return res;
 800c4e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	3728      	adds	r7, #40	@ 0x28
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	bd80      	pop	{r7, pc}
 800c4f4:	2000089c 	.word	0x2000089c

0800c4f8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b08c      	sub	sp, #48	@ 0x30
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	4603      	mov	r3, r0
 800c500:	603a      	str	r2, [r7, #0]
 800c502:	71fb      	strb	r3, [r7, #7]
 800c504:	460b      	mov	r3, r1
 800c506:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c508:	2301      	movs	r3, #1
 800c50a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c50e:	4b25      	ldr	r3, [pc, #148]	@ (800c5a4 <SD_ioctl+0xac>)
 800c510:	781b      	ldrb	r3, [r3, #0]
 800c512:	b2db      	uxtb	r3, r3
 800c514:	f003 0301 	and.w	r3, r3, #1
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d001      	beq.n	800c520 <SD_ioctl+0x28>
 800c51c:	2303      	movs	r3, #3
 800c51e:	e03c      	b.n	800c59a <SD_ioctl+0xa2>

  switch (cmd)
 800c520:	79bb      	ldrb	r3, [r7, #6]
 800c522:	2b03      	cmp	r3, #3
 800c524:	d834      	bhi.n	800c590 <SD_ioctl+0x98>
 800c526:	a201      	add	r2, pc, #4	@ (adr r2, 800c52c <SD_ioctl+0x34>)
 800c528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c52c:	0800c53d 	.word	0x0800c53d
 800c530:	0800c545 	.word	0x0800c545
 800c534:	0800c55d 	.word	0x0800c55d
 800c538:	0800c577 	.word	0x0800c577
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c53c:	2300      	movs	r3, #0
 800c53e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c542:	e028      	b.n	800c596 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c544:	f107 030c 	add.w	r3, r7, #12
 800c548:	4618      	mov	r0, r3
 800c54a:	f7ff fe83 	bl	800c254 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c54e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c550:	683b      	ldr	r3, [r7, #0]
 800c552:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c554:	2300      	movs	r3, #0
 800c556:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c55a:	e01c      	b.n	800c596 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c55c:	f107 030c 	add.w	r3, r7, #12
 800c560:	4618      	mov	r0, r3
 800c562:	f7ff fe77 	bl	800c254 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c568:	b29a      	uxth	r2, r3
 800c56a:	683b      	ldr	r3, [r7, #0]
 800c56c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c56e:	2300      	movs	r3, #0
 800c570:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c574:	e00f      	b.n	800c596 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c576:	f107 030c 	add.w	r3, r7, #12
 800c57a:	4618      	mov	r0, r3
 800c57c:	f7ff fe6a 	bl	800c254 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c582:	0a5a      	lsrs	r2, r3, #9
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c588:	2300      	movs	r3, #0
 800c58a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c58e:	e002      	b.n	800c596 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800c590:	2304      	movs	r3, #4
 800c592:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800c596:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c59a:	4618      	mov	r0, r3
 800c59c:	3730      	adds	r7, #48	@ 0x30
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	bd80      	pop	{r7, pc}
 800c5a2:	bf00      	nop
 800c5a4:	20000050 	.word	0x20000050

0800c5a8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800c5ac:	4b04      	ldr	r3, [pc, #16]	@ (800c5c0 <BSP_SD_ReadCpltCallback+0x18>)
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	2101      	movs	r1, #1
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	f002 fcbb 	bl	800ef30 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800c5ba:	bf00      	nop
 800c5bc:	bd80      	pop	{r7, pc}
 800c5be:	bf00      	nop
 800c5c0:	2000089c 	.word	0x2000089c

0800c5c4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b084      	sub	sp, #16
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c5ce:	79fb      	ldrb	r3, [r7, #7]
 800c5d0:	4a08      	ldr	r2, [pc, #32]	@ (800c5f4 <disk_status+0x30>)
 800c5d2:	009b      	lsls	r3, r3, #2
 800c5d4:	4413      	add	r3, r2
 800c5d6:	685b      	ldr	r3, [r3, #4]
 800c5d8:	685b      	ldr	r3, [r3, #4]
 800c5da:	79fa      	ldrb	r2, [r7, #7]
 800c5dc:	4905      	ldr	r1, [pc, #20]	@ (800c5f4 <disk_status+0x30>)
 800c5de:	440a      	add	r2, r1
 800c5e0:	7a12      	ldrb	r2, [r2, #8]
 800c5e2:	4610      	mov	r0, r2
 800c5e4:	4798      	blx	r3
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c5ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	3710      	adds	r7, #16
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}
 800c5f4:	200008c8 	.word	0x200008c8

0800c5f8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b084      	sub	sp, #16
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	4603      	mov	r3, r0
 800c600:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c602:	2300      	movs	r3, #0
 800c604:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c606:	79fb      	ldrb	r3, [r7, #7]
 800c608:	4a0e      	ldr	r2, [pc, #56]	@ (800c644 <disk_initialize+0x4c>)
 800c60a:	5cd3      	ldrb	r3, [r2, r3]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d114      	bne.n	800c63a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c610:	79fb      	ldrb	r3, [r7, #7]
 800c612:	4a0c      	ldr	r2, [pc, #48]	@ (800c644 <disk_initialize+0x4c>)
 800c614:	009b      	lsls	r3, r3, #2
 800c616:	4413      	add	r3, r2
 800c618:	685b      	ldr	r3, [r3, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	79fa      	ldrb	r2, [r7, #7]
 800c61e:	4909      	ldr	r1, [pc, #36]	@ (800c644 <disk_initialize+0x4c>)
 800c620:	440a      	add	r2, r1
 800c622:	7a12      	ldrb	r2, [r2, #8]
 800c624:	4610      	mov	r0, r2
 800c626:	4798      	blx	r3
 800c628:	4603      	mov	r3, r0
 800c62a:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800c62c:	7bfb      	ldrb	r3, [r7, #15]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d103      	bne.n	800c63a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800c632:	79fb      	ldrb	r3, [r7, #7]
 800c634:	4a03      	ldr	r2, [pc, #12]	@ (800c644 <disk_initialize+0x4c>)
 800c636:	2101      	movs	r1, #1
 800c638:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800c63a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c63c:	4618      	mov	r0, r3
 800c63e:	3710      	adds	r7, #16
 800c640:	46bd      	mov	sp, r7
 800c642:	bd80      	pop	{r7, pc}
 800c644:	200008c8 	.word	0x200008c8

0800c648 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c648:	b590      	push	{r4, r7, lr}
 800c64a:	b087      	sub	sp, #28
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	60b9      	str	r1, [r7, #8]
 800c650:	607a      	str	r2, [r7, #4]
 800c652:	603b      	str	r3, [r7, #0]
 800c654:	4603      	mov	r3, r0
 800c656:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c658:	7bfb      	ldrb	r3, [r7, #15]
 800c65a:	4a0a      	ldr	r2, [pc, #40]	@ (800c684 <disk_read+0x3c>)
 800c65c:	009b      	lsls	r3, r3, #2
 800c65e:	4413      	add	r3, r2
 800c660:	685b      	ldr	r3, [r3, #4]
 800c662:	689c      	ldr	r4, [r3, #8]
 800c664:	7bfb      	ldrb	r3, [r7, #15]
 800c666:	4a07      	ldr	r2, [pc, #28]	@ (800c684 <disk_read+0x3c>)
 800c668:	4413      	add	r3, r2
 800c66a:	7a18      	ldrb	r0, [r3, #8]
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	687a      	ldr	r2, [r7, #4]
 800c670:	68b9      	ldr	r1, [r7, #8]
 800c672:	47a0      	blx	r4
 800c674:	4603      	mov	r3, r0
 800c676:	75fb      	strb	r3, [r7, #23]
  return res;
 800c678:	7dfb      	ldrb	r3, [r7, #23]
}
 800c67a:	4618      	mov	r0, r3
 800c67c:	371c      	adds	r7, #28
 800c67e:	46bd      	mov	sp, r7
 800c680:	bd90      	pop	{r4, r7, pc}
 800c682:	bf00      	nop
 800c684:	200008c8 	.word	0x200008c8

0800c688 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c688:	b590      	push	{r4, r7, lr}
 800c68a:	b087      	sub	sp, #28
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	60b9      	str	r1, [r7, #8]
 800c690:	607a      	str	r2, [r7, #4]
 800c692:	603b      	str	r3, [r7, #0]
 800c694:	4603      	mov	r3, r0
 800c696:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c698:	7bfb      	ldrb	r3, [r7, #15]
 800c69a:	4a0a      	ldr	r2, [pc, #40]	@ (800c6c4 <disk_write+0x3c>)
 800c69c:	009b      	lsls	r3, r3, #2
 800c69e:	4413      	add	r3, r2
 800c6a0:	685b      	ldr	r3, [r3, #4]
 800c6a2:	68dc      	ldr	r4, [r3, #12]
 800c6a4:	7bfb      	ldrb	r3, [r7, #15]
 800c6a6:	4a07      	ldr	r2, [pc, #28]	@ (800c6c4 <disk_write+0x3c>)
 800c6a8:	4413      	add	r3, r2
 800c6aa:	7a18      	ldrb	r0, [r3, #8]
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	687a      	ldr	r2, [r7, #4]
 800c6b0:	68b9      	ldr	r1, [r7, #8]
 800c6b2:	47a0      	blx	r4
 800c6b4:	4603      	mov	r3, r0
 800c6b6:	75fb      	strb	r3, [r7, #23]
  return res;
 800c6b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	371c      	adds	r7, #28
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd90      	pop	{r4, r7, pc}
 800c6c2:	bf00      	nop
 800c6c4:	200008c8 	.word	0x200008c8

0800c6c8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	b084      	sub	sp, #16
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	4603      	mov	r3, r0
 800c6d0:	603a      	str	r2, [r7, #0]
 800c6d2:	71fb      	strb	r3, [r7, #7]
 800c6d4:	460b      	mov	r3, r1
 800c6d6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c6d8:	79fb      	ldrb	r3, [r7, #7]
 800c6da:	4a09      	ldr	r2, [pc, #36]	@ (800c700 <disk_ioctl+0x38>)
 800c6dc:	009b      	lsls	r3, r3, #2
 800c6de:	4413      	add	r3, r2
 800c6e0:	685b      	ldr	r3, [r3, #4]
 800c6e2:	691b      	ldr	r3, [r3, #16]
 800c6e4:	79fa      	ldrb	r2, [r7, #7]
 800c6e6:	4906      	ldr	r1, [pc, #24]	@ (800c700 <disk_ioctl+0x38>)
 800c6e8:	440a      	add	r2, r1
 800c6ea:	7a10      	ldrb	r0, [r2, #8]
 800c6ec:	79b9      	ldrb	r1, [r7, #6]
 800c6ee:	683a      	ldr	r2, [r7, #0]
 800c6f0:	4798      	blx	r3
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	73fb      	strb	r3, [r7, #15]
  return res;
 800c6f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	3710      	adds	r7, #16
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}
 800c700:	200008c8 	.word	0x200008c8

0800c704 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c704:	b480      	push	{r7}
 800c706:	b085      	sub	sp, #20
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	3301      	adds	r3, #1
 800c710:	781b      	ldrb	r3, [r3, #0]
 800c712:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c714:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c718:	021b      	lsls	r3, r3, #8
 800c71a:	b21a      	sxth	r2, r3
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	781b      	ldrb	r3, [r3, #0]
 800c720:	b21b      	sxth	r3, r3
 800c722:	4313      	orrs	r3, r2
 800c724:	b21b      	sxth	r3, r3
 800c726:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c728:	89fb      	ldrh	r3, [r7, #14]
}
 800c72a:	4618      	mov	r0, r3
 800c72c:	3714      	adds	r7, #20
 800c72e:	46bd      	mov	sp, r7
 800c730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c734:	4770      	bx	lr

0800c736 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c736:	b480      	push	{r7}
 800c738:	b085      	sub	sp, #20
 800c73a:	af00      	add	r7, sp, #0
 800c73c:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	3303      	adds	r3, #3
 800c742:	781b      	ldrb	r3, [r3, #0]
 800c744:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	021b      	lsls	r3, r3, #8
 800c74a:	687a      	ldr	r2, [r7, #4]
 800c74c:	3202      	adds	r2, #2
 800c74e:	7812      	ldrb	r2, [r2, #0]
 800c750:	4313      	orrs	r3, r2
 800c752:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	021b      	lsls	r3, r3, #8
 800c758:	687a      	ldr	r2, [r7, #4]
 800c75a:	3201      	adds	r2, #1
 800c75c:	7812      	ldrb	r2, [r2, #0]
 800c75e:	4313      	orrs	r3, r2
 800c760:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	021b      	lsls	r3, r3, #8
 800c766:	687a      	ldr	r2, [r7, #4]
 800c768:	7812      	ldrb	r2, [r2, #0]
 800c76a:	4313      	orrs	r3, r2
 800c76c:	60fb      	str	r3, [r7, #12]
	return rv;
 800c76e:	68fb      	ldr	r3, [r7, #12]
}
 800c770:	4618      	mov	r0, r3
 800c772:	3714      	adds	r7, #20
 800c774:	46bd      	mov	sp, r7
 800c776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77a:	4770      	bx	lr

0800c77c <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c77c:	b480      	push	{r7}
 800c77e:	b083      	sub	sp, #12
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
 800c784:	460b      	mov	r3, r1
 800c786:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	1c5a      	adds	r2, r3, #1
 800c78c:	607a      	str	r2, [r7, #4]
 800c78e:	887a      	ldrh	r2, [r7, #2]
 800c790:	b2d2      	uxtb	r2, r2
 800c792:	701a      	strb	r2, [r3, #0]
 800c794:	887b      	ldrh	r3, [r7, #2]
 800c796:	0a1b      	lsrs	r3, r3, #8
 800c798:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	1c5a      	adds	r2, r3, #1
 800c79e:	607a      	str	r2, [r7, #4]
 800c7a0:	887a      	ldrh	r2, [r7, #2]
 800c7a2:	b2d2      	uxtb	r2, r2
 800c7a4:	701a      	strb	r2, [r3, #0]
}
 800c7a6:	bf00      	nop
 800c7a8:	370c      	adds	r7, #12
 800c7aa:	46bd      	mov	sp, r7
 800c7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b0:	4770      	bx	lr

0800c7b2 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c7b2:	b480      	push	{r7}
 800c7b4:	b083      	sub	sp, #12
 800c7b6:	af00      	add	r7, sp, #0
 800c7b8:	6078      	str	r0, [r7, #4]
 800c7ba:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	1c5a      	adds	r2, r3, #1
 800c7c0:	607a      	str	r2, [r7, #4]
 800c7c2:	683a      	ldr	r2, [r7, #0]
 800c7c4:	b2d2      	uxtb	r2, r2
 800c7c6:	701a      	strb	r2, [r3, #0]
 800c7c8:	683b      	ldr	r3, [r7, #0]
 800c7ca:	0a1b      	lsrs	r3, r3, #8
 800c7cc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	1c5a      	adds	r2, r3, #1
 800c7d2:	607a      	str	r2, [r7, #4]
 800c7d4:	683a      	ldr	r2, [r7, #0]
 800c7d6:	b2d2      	uxtb	r2, r2
 800c7d8:	701a      	strb	r2, [r3, #0]
 800c7da:	683b      	ldr	r3, [r7, #0]
 800c7dc:	0a1b      	lsrs	r3, r3, #8
 800c7de:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	1c5a      	adds	r2, r3, #1
 800c7e4:	607a      	str	r2, [r7, #4]
 800c7e6:	683a      	ldr	r2, [r7, #0]
 800c7e8:	b2d2      	uxtb	r2, r2
 800c7ea:	701a      	strb	r2, [r3, #0]
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	0a1b      	lsrs	r3, r3, #8
 800c7f0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	1c5a      	adds	r2, r3, #1
 800c7f6:	607a      	str	r2, [r7, #4]
 800c7f8:	683a      	ldr	r2, [r7, #0]
 800c7fa:	b2d2      	uxtb	r2, r2
 800c7fc:	701a      	strb	r2, [r3, #0]
}
 800c7fe:	bf00      	nop
 800c800:	370c      	adds	r7, #12
 800c802:	46bd      	mov	sp, r7
 800c804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c808:	4770      	bx	lr

0800c80a <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c80a:	b480      	push	{r7}
 800c80c:	b087      	sub	sp, #28
 800c80e:	af00      	add	r7, sp, #0
 800c810:	60f8      	str	r0, [r7, #12]
 800c812:	60b9      	str	r1, [r7, #8]
 800c814:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c81a:	68bb      	ldr	r3, [r7, #8]
 800c81c:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	2b00      	cmp	r3, #0
 800c822:	d00d      	beq.n	800c840 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c824:	693a      	ldr	r2, [r7, #16]
 800c826:	1c53      	adds	r3, r2, #1
 800c828:	613b      	str	r3, [r7, #16]
 800c82a:	697b      	ldr	r3, [r7, #20]
 800c82c:	1c59      	adds	r1, r3, #1
 800c82e:	6179      	str	r1, [r7, #20]
 800c830:	7812      	ldrb	r2, [r2, #0]
 800c832:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	3b01      	subs	r3, #1
 800c838:	607b      	str	r3, [r7, #4]
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d1f1      	bne.n	800c824 <mem_cpy+0x1a>
	}
}
 800c840:	bf00      	nop
 800c842:	371c      	adds	r7, #28
 800c844:	46bd      	mov	sp, r7
 800c846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84a:	4770      	bx	lr

0800c84c <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c84c:	b480      	push	{r7}
 800c84e:	b087      	sub	sp, #28
 800c850:	af00      	add	r7, sp, #0
 800c852:	60f8      	str	r0, [r7, #12]
 800c854:	60b9      	str	r1, [r7, #8]
 800c856:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c85c:	697b      	ldr	r3, [r7, #20]
 800c85e:	1c5a      	adds	r2, r3, #1
 800c860:	617a      	str	r2, [r7, #20]
 800c862:	68ba      	ldr	r2, [r7, #8]
 800c864:	b2d2      	uxtb	r2, r2
 800c866:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	3b01      	subs	r3, #1
 800c86c:	607b      	str	r3, [r7, #4]
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d1f3      	bne.n	800c85c <mem_set+0x10>
}
 800c874:	bf00      	nop
 800c876:	bf00      	nop
 800c878:	371c      	adds	r7, #28
 800c87a:	46bd      	mov	sp, r7
 800c87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c880:	4770      	bx	lr

0800c882 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c882:	b480      	push	{r7}
 800c884:	b089      	sub	sp, #36	@ 0x24
 800c886:	af00      	add	r7, sp, #0
 800c888:	60f8      	str	r0, [r7, #12]
 800c88a:	60b9      	str	r1, [r7, #8]
 800c88c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	61fb      	str	r3, [r7, #28]
 800c892:	68bb      	ldr	r3, [r7, #8]
 800c894:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c896:	2300      	movs	r3, #0
 800c898:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c89a:	69fb      	ldr	r3, [r7, #28]
 800c89c:	1c5a      	adds	r2, r3, #1
 800c89e:	61fa      	str	r2, [r7, #28]
 800c8a0:	781b      	ldrb	r3, [r3, #0]
 800c8a2:	4619      	mov	r1, r3
 800c8a4:	69bb      	ldr	r3, [r7, #24]
 800c8a6:	1c5a      	adds	r2, r3, #1
 800c8a8:	61ba      	str	r2, [r7, #24]
 800c8aa:	781b      	ldrb	r3, [r3, #0]
 800c8ac:	1acb      	subs	r3, r1, r3
 800c8ae:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	3b01      	subs	r3, #1
 800c8b4:	607b      	str	r3, [r7, #4]
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d002      	beq.n	800c8c2 <mem_cmp+0x40>
 800c8bc:	697b      	ldr	r3, [r7, #20]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d0eb      	beq.n	800c89a <mem_cmp+0x18>

	return r;
 800c8c2:	697b      	ldr	r3, [r7, #20]
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	3724      	adds	r7, #36	@ 0x24
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr

0800c8d0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c8d0:	b480      	push	{r7}
 800c8d2:	b083      	sub	sp, #12
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
 800c8d8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c8da:	e002      	b.n	800c8e2 <chk_chr+0x12>
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	3301      	adds	r3, #1
 800c8e0:	607b      	str	r3, [r7, #4]
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	781b      	ldrb	r3, [r3, #0]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d005      	beq.n	800c8f6 <chk_chr+0x26>
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	781b      	ldrb	r3, [r3, #0]
 800c8ee:	461a      	mov	r2, r3
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	4293      	cmp	r3, r2
 800c8f4:	d1f2      	bne.n	800c8dc <chk_chr+0xc>
	return *str;
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	781b      	ldrb	r3, [r3, #0]
}
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	370c      	adds	r7, #12
 800c8fe:	46bd      	mov	sp, r7
 800c900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c904:	4770      	bx	lr

0800c906 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800c906:	b580      	push	{r7, lr}
 800c908:	b082      	sub	sp, #8
 800c90a:	af00      	add	r7, sp, #0
 800c90c:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d009      	beq.n	800c928 <lock_fs+0x22>
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	68db      	ldr	r3, [r3, #12]
 800c918:	4618      	mov	r0, r3
 800c91a:	f002 f8ae 	bl	800ea7a <ff_req_grant>
 800c91e:	4603      	mov	r3, r0
 800c920:	2b00      	cmp	r3, #0
 800c922:	d001      	beq.n	800c928 <lock_fs+0x22>
 800c924:	2301      	movs	r3, #1
 800c926:	e000      	b.n	800c92a <lock_fs+0x24>
 800c928:	2300      	movs	r3, #0
}
 800c92a:	4618      	mov	r0, r3
 800c92c:	3708      	adds	r7, #8
 800c92e:	46bd      	mov	sp, r7
 800c930:	bd80      	pop	{r7, pc}

0800c932 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800c932:	b580      	push	{r7, lr}
 800c934:	b082      	sub	sp, #8
 800c936:	af00      	add	r7, sp, #0
 800c938:	6078      	str	r0, [r7, #4]
 800c93a:	460b      	mov	r3, r1
 800c93c:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d00d      	beq.n	800c960 <unlock_fs+0x2e>
 800c944:	78fb      	ldrb	r3, [r7, #3]
 800c946:	2b0c      	cmp	r3, #12
 800c948:	d00a      	beq.n	800c960 <unlock_fs+0x2e>
 800c94a:	78fb      	ldrb	r3, [r7, #3]
 800c94c:	2b0b      	cmp	r3, #11
 800c94e:	d007      	beq.n	800c960 <unlock_fs+0x2e>
 800c950:	78fb      	ldrb	r3, [r7, #3]
 800c952:	2b0f      	cmp	r3, #15
 800c954:	d004      	beq.n	800c960 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	68db      	ldr	r3, [r3, #12]
 800c95a:	4618      	mov	r0, r3
 800c95c:	f002 f8a2 	bl	800eaa4 <ff_rel_grant>
	}
}
 800c960:	bf00      	nop
 800c962:	3708      	adds	r7, #8
 800c964:	46bd      	mov	sp, r7
 800c966:	bd80      	pop	{r7, pc}

0800c968 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c968:	b480      	push	{r7}
 800c96a:	b085      	sub	sp, #20
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
 800c970:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c972:	2300      	movs	r3, #0
 800c974:	60bb      	str	r3, [r7, #8]
 800c976:	68bb      	ldr	r3, [r7, #8]
 800c978:	60fb      	str	r3, [r7, #12]
 800c97a:	e029      	b.n	800c9d0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c97c:	4a27      	ldr	r2, [pc, #156]	@ (800ca1c <chk_lock+0xb4>)
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	011b      	lsls	r3, r3, #4
 800c982:	4413      	add	r3, r2
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	2b00      	cmp	r3, #0
 800c988:	d01d      	beq.n	800c9c6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c98a:	4a24      	ldr	r2, [pc, #144]	@ (800ca1c <chk_lock+0xb4>)
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	011b      	lsls	r3, r3, #4
 800c990:	4413      	add	r3, r2
 800c992:	681a      	ldr	r2, [r3, #0]
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	429a      	cmp	r2, r3
 800c99a:	d116      	bne.n	800c9ca <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c99c:	4a1f      	ldr	r2, [pc, #124]	@ (800ca1c <chk_lock+0xb4>)
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	011b      	lsls	r3, r3, #4
 800c9a2:	4413      	add	r3, r2
 800c9a4:	3304      	adds	r3, #4
 800c9a6:	681a      	ldr	r2, [r3, #0]
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c9ac:	429a      	cmp	r2, r3
 800c9ae:	d10c      	bne.n	800c9ca <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c9b0:	4a1a      	ldr	r2, [pc, #104]	@ (800ca1c <chk_lock+0xb4>)
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	011b      	lsls	r3, r3, #4
 800c9b6:	4413      	add	r3, r2
 800c9b8:	3308      	adds	r3, #8
 800c9ba:	681a      	ldr	r2, [r3, #0]
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c9c0:	429a      	cmp	r2, r3
 800c9c2:	d102      	bne.n	800c9ca <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c9c4:	e007      	b.n	800c9d6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	3301      	adds	r3, #1
 800c9ce:	60fb      	str	r3, [r7, #12]
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	2b01      	cmp	r3, #1
 800c9d4:	d9d2      	bls.n	800c97c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2b02      	cmp	r3, #2
 800c9da:	d109      	bne.n	800c9f0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d102      	bne.n	800c9e8 <chk_lock+0x80>
 800c9e2:	683b      	ldr	r3, [r7, #0]
 800c9e4:	2b02      	cmp	r3, #2
 800c9e6:	d101      	bne.n	800c9ec <chk_lock+0x84>
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	e010      	b.n	800ca0e <chk_lock+0xa6>
 800c9ec:	2312      	movs	r3, #18
 800c9ee:	e00e      	b.n	800ca0e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d108      	bne.n	800ca08 <chk_lock+0xa0>
 800c9f6:	4a09      	ldr	r2, [pc, #36]	@ (800ca1c <chk_lock+0xb4>)
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	011b      	lsls	r3, r3, #4
 800c9fc:	4413      	add	r3, r2
 800c9fe:	330c      	adds	r3, #12
 800ca00:	881b      	ldrh	r3, [r3, #0]
 800ca02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca06:	d101      	bne.n	800ca0c <chk_lock+0xa4>
 800ca08:	2310      	movs	r3, #16
 800ca0a:	e000      	b.n	800ca0e <chk_lock+0xa6>
 800ca0c:	2300      	movs	r3, #0
}
 800ca0e:	4618      	mov	r0, r3
 800ca10:	3714      	adds	r7, #20
 800ca12:	46bd      	mov	sp, r7
 800ca14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca18:	4770      	bx	lr
 800ca1a:	bf00      	nop
 800ca1c:	200008a8 	.word	0x200008a8

0800ca20 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ca20:	b480      	push	{r7}
 800ca22:	b083      	sub	sp, #12
 800ca24:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ca26:	2300      	movs	r3, #0
 800ca28:	607b      	str	r3, [r7, #4]
 800ca2a:	e002      	b.n	800ca32 <enq_lock+0x12>
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	3301      	adds	r3, #1
 800ca30:	607b      	str	r3, [r7, #4]
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	2b01      	cmp	r3, #1
 800ca36:	d806      	bhi.n	800ca46 <enq_lock+0x26>
 800ca38:	4a09      	ldr	r2, [pc, #36]	@ (800ca60 <enq_lock+0x40>)
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	011b      	lsls	r3, r3, #4
 800ca3e:	4413      	add	r3, r2
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d1f2      	bne.n	800ca2c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	2b02      	cmp	r3, #2
 800ca4a:	bf14      	ite	ne
 800ca4c:	2301      	movne	r3, #1
 800ca4e:	2300      	moveq	r3, #0
 800ca50:	b2db      	uxtb	r3, r3
}
 800ca52:	4618      	mov	r0, r3
 800ca54:	370c      	adds	r7, #12
 800ca56:	46bd      	mov	sp, r7
 800ca58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5c:	4770      	bx	lr
 800ca5e:	bf00      	nop
 800ca60:	200008a8 	.word	0x200008a8

0800ca64 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ca64:	b480      	push	{r7}
 800ca66:	b085      	sub	sp, #20
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
 800ca6c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ca6e:	2300      	movs	r3, #0
 800ca70:	60fb      	str	r3, [r7, #12]
 800ca72:	e01f      	b.n	800cab4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ca74:	4a41      	ldr	r2, [pc, #260]	@ (800cb7c <inc_lock+0x118>)
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	011b      	lsls	r3, r3, #4
 800ca7a:	4413      	add	r3, r2
 800ca7c:	681a      	ldr	r2, [r3, #0]
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	429a      	cmp	r2, r3
 800ca84:	d113      	bne.n	800caae <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ca86:	4a3d      	ldr	r2, [pc, #244]	@ (800cb7c <inc_lock+0x118>)
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	011b      	lsls	r3, r3, #4
 800ca8c:	4413      	add	r3, r2
 800ca8e:	3304      	adds	r3, #4
 800ca90:	681a      	ldr	r2, [r3, #0]
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ca96:	429a      	cmp	r2, r3
 800ca98:	d109      	bne.n	800caae <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ca9a:	4a38      	ldr	r2, [pc, #224]	@ (800cb7c <inc_lock+0x118>)
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	011b      	lsls	r3, r3, #4
 800caa0:	4413      	add	r3, r2
 800caa2:	3308      	adds	r3, #8
 800caa4:	681a      	ldr	r2, [r3, #0]
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800caaa:	429a      	cmp	r2, r3
 800caac:	d006      	beq.n	800cabc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	3301      	adds	r3, #1
 800cab2:	60fb      	str	r3, [r7, #12]
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	2b01      	cmp	r3, #1
 800cab8:	d9dc      	bls.n	800ca74 <inc_lock+0x10>
 800caba:	e000      	b.n	800cabe <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800cabc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	2b02      	cmp	r3, #2
 800cac2:	d132      	bne.n	800cb2a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800cac4:	2300      	movs	r3, #0
 800cac6:	60fb      	str	r3, [r7, #12]
 800cac8:	e002      	b.n	800cad0 <inc_lock+0x6c>
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	3301      	adds	r3, #1
 800cace:	60fb      	str	r3, [r7, #12]
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	2b01      	cmp	r3, #1
 800cad4:	d806      	bhi.n	800cae4 <inc_lock+0x80>
 800cad6:	4a29      	ldr	r2, [pc, #164]	@ (800cb7c <inc_lock+0x118>)
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	011b      	lsls	r3, r3, #4
 800cadc:	4413      	add	r3, r2
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d1f2      	bne.n	800caca <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	2b02      	cmp	r3, #2
 800cae8:	d101      	bne.n	800caee <inc_lock+0x8a>
 800caea:	2300      	movs	r3, #0
 800caec:	e040      	b.n	800cb70 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	681a      	ldr	r2, [r3, #0]
 800caf2:	4922      	ldr	r1, [pc, #136]	@ (800cb7c <inc_lock+0x118>)
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	011b      	lsls	r3, r3, #4
 800caf8:	440b      	add	r3, r1
 800cafa:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	689a      	ldr	r2, [r3, #8]
 800cb00:	491e      	ldr	r1, [pc, #120]	@ (800cb7c <inc_lock+0x118>)
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	011b      	lsls	r3, r3, #4
 800cb06:	440b      	add	r3, r1
 800cb08:	3304      	adds	r3, #4
 800cb0a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	695a      	ldr	r2, [r3, #20]
 800cb10:	491a      	ldr	r1, [pc, #104]	@ (800cb7c <inc_lock+0x118>)
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	011b      	lsls	r3, r3, #4
 800cb16:	440b      	add	r3, r1
 800cb18:	3308      	adds	r3, #8
 800cb1a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800cb1c:	4a17      	ldr	r2, [pc, #92]	@ (800cb7c <inc_lock+0x118>)
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	011b      	lsls	r3, r3, #4
 800cb22:	4413      	add	r3, r2
 800cb24:	330c      	adds	r3, #12
 800cb26:	2200      	movs	r2, #0
 800cb28:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800cb2a:	683b      	ldr	r3, [r7, #0]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d009      	beq.n	800cb44 <inc_lock+0xe0>
 800cb30:	4a12      	ldr	r2, [pc, #72]	@ (800cb7c <inc_lock+0x118>)
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	011b      	lsls	r3, r3, #4
 800cb36:	4413      	add	r3, r2
 800cb38:	330c      	adds	r3, #12
 800cb3a:	881b      	ldrh	r3, [r3, #0]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d001      	beq.n	800cb44 <inc_lock+0xe0>
 800cb40:	2300      	movs	r3, #0
 800cb42:	e015      	b.n	800cb70 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d108      	bne.n	800cb5c <inc_lock+0xf8>
 800cb4a:	4a0c      	ldr	r2, [pc, #48]	@ (800cb7c <inc_lock+0x118>)
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	011b      	lsls	r3, r3, #4
 800cb50:	4413      	add	r3, r2
 800cb52:	330c      	adds	r3, #12
 800cb54:	881b      	ldrh	r3, [r3, #0]
 800cb56:	3301      	adds	r3, #1
 800cb58:	b29a      	uxth	r2, r3
 800cb5a:	e001      	b.n	800cb60 <inc_lock+0xfc>
 800cb5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cb60:	4906      	ldr	r1, [pc, #24]	@ (800cb7c <inc_lock+0x118>)
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	011b      	lsls	r3, r3, #4
 800cb66:	440b      	add	r3, r1
 800cb68:	330c      	adds	r3, #12
 800cb6a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	3301      	adds	r3, #1
}
 800cb70:	4618      	mov	r0, r3
 800cb72:	3714      	adds	r7, #20
 800cb74:	46bd      	mov	sp, r7
 800cb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7a:	4770      	bx	lr
 800cb7c:	200008a8 	.word	0x200008a8

0800cb80 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800cb80:	b480      	push	{r7}
 800cb82:	b085      	sub	sp, #20
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	3b01      	subs	r3, #1
 800cb8c:	607b      	str	r3, [r7, #4]
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2b01      	cmp	r3, #1
 800cb92:	d825      	bhi.n	800cbe0 <dec_lock+0x60>
		n = Files[i].ctr;
 800cb94:	4a17      	ldr	r2, [pc, #92]	@ (800cbf4 <dec_lock+0x74>)
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	011b      	lsls	r3, r3, #4
 800cb9a:	4413      	add	r3, r2
 800cb9c:	330c      	adds	r3, #12
 800cb9e:	881b      	ldrh	r3, [r3, #0]
 800cba0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800cba2:	89fb      	ldrh	r3, [r7, #14]
 800cba4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cba8:	d101      	bne.n	800cbae <dec_lock+0x2e>
 800cbaa:	2300      	movs	r3, #0
 800cbac:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800cbae:	89fb      	ldrh	r3, [r7, #14]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d002      	beq.n	800cbba <dec_lock+0x3a>
 800cbb4:	89fb      	ldrh	r3, [r7, #14]
 800cbb6:	3b01      	subs	r3, #1
 800cbb8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800cbba:	4a0e      	ldr	r2, [pc, #56]	@ (800cbf4 <dec_lock+0x74>)
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	011b      	lsls	r3, r3, #4
 800cbc0:	4413      	add	r3, r2
 800cbc2:	330c      	adds	r3, #12
 800cbc4:	89fa      	ldrh	r2, [r7, #14]
 800cbc6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800cbc8:	89fb      	ldrh	r3, [r7, #14]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d105      	bne.n	800cbda <dec_lock+0x5a>
 800cbce:	4a09      	ldr	r2, [pc, #36]	@ (800cbf4 <dec_lock+0x74>)
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	011b      	lsls	r3, r3, #4
 800cbd4:	4413      	add	r3, r2
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800cbda:	2300      	movs	r3, #0
 800cbdc:	737b      	strb	r3, [r7, #13]
 800cbde:	e001      	b.n	800cbe4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800cbe0:	2302      	movs	r3, #2
 800cbe2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800cbe4:	7b7b      	ldrb	r3, [r7, #13]
}
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	3714      	adds	r7, #20
 800cbea:	46bd      	mov	sp, r7
 800cbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf0:	4770      	bx	lr
 800cbf2:	bf00      	nop
 800cbf4:	200008a8 	.word	0x200008a8

0800cbf8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	b085      	sub	sp, #20
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800cc00:	2300      	movs	r3, #0
 800cc02:	60fb      	str	r3, [r7, #12]
 800cc04:	e010      	b.n	800cc28 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800cc06:	4a0d      	ldr	r2, [pc, #52]	@ (800cc3c <clear_lock+0x44>)
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	011b      	lsls	r3, r3, #4
 800cc0c:	4413      	add	r3, r2
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	687a      	ldr	r2, [r7, #4]
 800cc12:	429a      	cmp	r2, r3
 800cc14:	d105      	bne.n	800cc22 <clear_lock+0x2a>
 800cc16:	4a09      	ldr	r2, [pc, #36]	@ (800cc3c <clear_lock+0x44>)
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	011b      	lsls	r3, r3, #4
 800cc1c:	4413      	add	r3, r2
 800cc1e:	2200      	movs	r2, #0
 800cc20:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	3301      	adds	r3, #1
 800cc26:	60fb      	str	r3, [r7, #12]
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	2b01      	cmp	r3, #1
 800cc2c:	d9eb      	bls.n	800cc06 <clear_lock+0xe>
	}
}
 800cc2e:	bf00      	nop
 800cc30:	bf00      	nop
 800cc32:	3714      	adds	r7, #20
 800cc34:	46bd      	mov	sp, r7
 800cc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3a:	4770      	bx	lr
 800cc3c:	200008a8 	.word	0x200008a8

0800cc40 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800cc40:	b580      	push	{r7, lr}
 800cc42:	b086      	sub	sp, #24
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800cc48:	2300      	movs	r3, #0
 800cc4a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	78db      	ldrb	r3, [r3, #3]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d034      	beq.n	800ccbe <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc58:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	7858      	ldrb	r0, [r3, #1]
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800cc64:	2301      	movs	r3, #1
 800cc66:	697a      	ldr	r2, [r7, #20]
 800cc68:	f7ff fd0e 	bl	800c688 <disk_write>
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d002      	beq.n	800cc78 <sync_window+0x38>
			res = FR_DISK_ERR;
 800cc72:	2301      	movs	r3, #1
 800cc74:	73fb      	strb	r3, [r7, #15]
 800cc76:	e022      	b.n	800ccbe <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc82:	697a      	ldr	r2, [r7, #20]
 800cc84:	1ad2      	subs	r2, r2, r3
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	69db      	ldr	r3, [r3, #28]
 800cc8a:	429a      	cmp	r2, r3
 800cc8c:	d217      	bcs.n	800ccbe <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	789b      	ldrb	r3, [r3, #2]
 800cc92:	613b      	str	r3, [r7, #16]
 800cc94:	e010      	b.n	800ccb8 <sync_window+0x78>
					wsect += fs->fsize;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	69db      	ldr	r3, [r3, #28]
 800cc9a:	697a      	ldr	r2, [r7, #20]
 800cc9c:	4413      	add	r3, r2
 800cc9e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	7858      	ldrb	r0, [r3, #1]
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800ccaa:	2301      	movs	r3, #1
 800ccac:	697a      	ldr	r2, [r7, #20]
 800ccae:	f7ff fceb 	bl	800c688 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ccb2:	693b      	ldr	r3, [r7, #16]
 800ccb4:	3b01      	subs	r3, #1
 800ccb6:	613b      	str	r3, [r7, #16]
 800ccb8:	693b      	ldr	r3, [r7, #16]
 800ccba:	2b01      	cmp	r3, #1
 800ccbc:	d8eb      	bhi.n	800cc96 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ccbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	3718      	adds	r7, #24
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bd80      	pop	{r7, pc}

0800ccc8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b084      	sub	sp, #16
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
 800ccd0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ccda:	683a      	ldr	r2, [r7, #0]
 800ccdc:	429a      	cmp	r2, r3
 800ccde:	d01b      	beq.n	800cd18 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800cce0:	6878      	ldr	r0, [r7, #4]
 800cce2:	f7ff ffad 	bl	800cc40 <sync_window>
 800cce6:	4603      	mov	r3, r0
 800cce8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ccea:	7bfb      	ldrb	r3, [r7, #15]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d113      	bne.n	800cd18 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	7858      	ldrb	r0, [r3, #1]
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	683a      	ldr	r2, [r7, #0]
 800ccfe:	f7ff fca3 	bl	800c648 <disk_read>
 800cd02:	4603      	mov	r3, r0
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d004      	beq.n	800cd12 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800cd08:	f04f 33ff 	mov.w	r3, #4294967295
 800cd0c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800cd0e:	2301      	movs	r3, #1
 800cd10:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	683a      	ldr	r2, [r7, #0]
 800cd16:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800cd18:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	3710      	adds	r7, #16
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	bd80      	pop	{r7, pc}
	...

0800cd24 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b084      	sub	sp, #16
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800cd2c:	6878      	ldr	r0, [r7, #4]
 800cd2e:	f7ff ff87 	bl	800cc40 <sync_window>
 800cd32:	4603      	mov	r3, r0
 800cd34:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cd36:	7bfb      	ldrb	r3, [r7, #15]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d158      	bne.n	800cdee <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	781b      	ldrb	r3, [r3, #0]
 800cd40:	2b03      	cmp	r3, #3
 800cd42:	d148      	bne.n	800cdd6 <sync_fs+0xb2>
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	791b      	ldrb	r3, [r3, #4]
 800cd48:	2b01      	cmp	r3, #1
 800cd4a:	d144      	bne.n	800cdd6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	3334      	adds	r3, #52	@ 0x34
 800cd50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cd54:	2100      	movs	r1, #0
 800cd56:	4618      	mov	r0, r3
 800cd58:	f7ff fd78 	bl	800c84c <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	3334      	adds	r3, #52	@ 0x34
 800cd60:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cd64:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800cd68:	4618      	mov	r0, r3
 800cd6a:	f7ff fd07 	bl	800c77c <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	3334      	adds	r3, #52	@ 0x34
 800cd72:	4921      	ldr	r1, [pc, #132]	@ (800cdf8 <sync_fs+0xd4>)
 800cd74:	4618      	mov	r0, r3
 800cd76:	f7ff fd1c 	bl	800c7b2 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	3334      	adds	r3, #52	@ 0x34
 800cd7e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800cd82:	491e      	ldr	r1, [pc, #120]	@ (800cdfc <sync_fs+0xd8>)
 800cd84:	4618      	mov	r0, r3
 800cd86:	f7ff fd14 	bl	800c7b2 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	3334      	adds	r3, #52	@ 0x34
 800cd8e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	695b      	ldr	r3, [r3, #20]
 800cd96:	4619      	mov	r1, r3
 800cd98:	4610      	mov	r0, r2
 800cd9a:	f7ff fd0a 	bl	800c7b2 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	3334      	adds	r3, #52	@ 0x34
 800cda2:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	691b      	ldr	r3, [r3, #16]
 800cdaa:	4619      	mov	r1, r3
 800cdac:	4610      	mov	r0, r2
 800cdae:	f7ff fd00 	bl	800c7b2 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	6a1b      	ldr	r3, [r3, #32]
 800cdb6:	1c5a      	adds	r2, r3, #1
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	7858      	ldrb	r0, [r3, #1]
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cdca:	2301      	movs	r3, #1
 800cdcc:	f7ff fc5c 	bl	800c688 <disk_write>
			fs->fsi_flag = 0;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	2200      	movs	r2, #0
 800cdd4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	785b      	ldrb	r3, [r3, #1]
 800cdda:	2200      	movs	r2, #0
 800cddc:	2100      	movs	r1, #0
 800cdde:	4618      	mov	r0, r3
 800cde0:	f7ff fc72 	bl	800c6c8 <disk_ioctl>
 800cde4:	4603      	mov	r3, r0
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d001      	beq.n	800cdee <sync_fs+0xca>
 800cdea:	2301      	movs	r3, #1
 800cdec:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800cdee:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	3710      	adds	r7, #16
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bd80      	pop	{r7, pc}
 800cdf8:	41615252 	.word	0x41615252
 800cdfc:	61417272 	.word	0x61417272

0800ce00 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800ce00:	b480      	push	{r7}
 800ce02:	b083      	sub	sp, #12
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
 800ce08:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800ce0a:	683b      	ldr	r3, [r7, #0]
 800ce0c:	3b02      	subs	r3, #2
 800ce0e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	699b      	ldr	r3, [r3, #24]
 800ce14:	3b02      	subs	r3, #2
 800ce16:	683a      	ldr	r2, [r7, #0]
 800ce18:	429a      	cmp	r2, r3
 800ce1a:	d301      	bcc.n	800ce20 <clust2sect+0x20>
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	e008      	b.n	800ce32 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	895b      	ldrh	r3, [r3, #10]
 800ce24:	461a      	mov	r2, r3
 800ce26:	683b      	ldr	r3, [r7, #0]
 800ce28:	fb03 f202 	mul.w	r2, r3, r2
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce30:	4413      	add	r3, r2
}
 800ce32:	4618      	mov	r0, r3
 800ce34:	370c      	adds	r7, #12
 800ce36:	46bd      	mov	sp, r7
 800ce38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3c:	4770      	bx	lr

0800ce3e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800ce3e:	b580      	push	{r7, lr}
 800ce40:	b086      	sub	sp, #24
 800ce42:	af00      	add	r7, sp, #0
 800ce44:	6078      	str	r0, [r7, #4]
 800ce46:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800ce4e:	683b      	ldr	r3, [r7, #0]
 800ce50:	2b01      	cmp	r3, #1
 800ce52:	d904      	bls.n	800ce5e <get_fat+0x20>
 800ce54:	693b      	ldr	r3, [r7, #16]
 800ce56:	699b      	ldr	r3, [r3, #24]
 800ce58:	683a      	ldr	r2, [r7, #0]
 800ce5a:	429a      	cmp	r2, r3
 800ce5c:	d302      	bcc.n	800ce64 <get_fat+0x26>
		val = 1;	/* Internal error */
 800ce5e:	2301      	movs	r3, #1
 800ce60:	617b      	str	r3, [r7, #20]
 800ce62:	e08e      	b.n	800cf82 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800ce64:	f04f 33ff 	mov.w	r3, #4294967295
 800ce68:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800ce6a:	693b      	ldr	r3, [r7, #16]
 800ce6c:	781b      	ldrb	r3, [r3, #0]
 800ce6e:	2b03      	cmp	r3, #3
 800ce70:	d061      	beq.n	800cf36 <get_fat+0xf8>
 800ce72:	2b03      	cmp	r3, #3
 800ce74:	dc7b      	bgt.n	800cf6e <get_fat+0x130>
 800ce76:	2b01      	cmp	r3, #1
 800ce78:	d002      	beq.n	800ce80 <get_fat+0x42>
 800ce7a:	2b02      	cmp	r3, #2
 800ce7c:	d041      	beq.n	800cf02 <get_fat+0xc4>
 800ce7e:	e076      	b.n	800cf6e <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	60fb      	str	r3, [r7, #12]
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	085b      	lsrs	r3, r3, #1
 800ce88:	68fa      	ldr	r2, [r7, #12]
 800ce8a:	4413      	add	r3, r2
 800ce8c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ce8e:	693b      	ldr	r3, [r7, #16]
 800ce90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	0a5b      	lsrs	r3, r3, #9
 800ce96:	4413      	add	r3, r2
 800ce98:	4619      	mov	r1, r3
 800ce9a:	6938      	ldr	r0, [r7, #16]
 800ce9c:	f7ff ff14 	bl	800ccc8 <move_window>
 800cea0:	4603      	mov	r3, r0
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d166      	bne.n	800cf74 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	1c5a      	adds	r2, r3, #1
 800ceaa:	60fa      	str	r2, [r7, #12]
 800ceac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ceb0:	693a      	ldr	r2, [r7, #16]
 800ceb2:	4413      	add	r3, r2
 800ceb4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ceb8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ceba:	693b      	ldr	r3, [r7, #16]
 800cebc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	0a5b      	lsrs	r3, r3, #9
 800cec2:	4413      	add	r3, r2
 800cec4:	4619      	mov	r1, r3
 800cec6:	6938      	ldr	r0, [r7, #16]
 800cec8:	f7ff fefe 	bl	800ccc8 <move_window>
 800cecc:	4603      	mov	r3, r0
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d152      	bne.n	800cf78 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ced8:	693a      	ldr	r2, [r7, #16]
 800ceda:	4413      	add	r3, r2
 800cedc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800cee0:	021b      	lsls	r3, r3, #8
 800cee2:	68ba      	ldr	r2, [r7, #8]
 800cee4:	4313      	orrs	r3, r2
 800cee6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	f003 0301 	and.w	r3, r3, #1
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d002      	beq.n	800cef8 <get_fat+0xba>
 800cef2:	68bb      	ldr	r3, [r7, #8]
 800cef4:	091b      	lsrs	r3, r3, #4
 800cef6:	e002      	b.n	800cefe <get_fat+0xc0>
 800cef8:	68bb      	ldr	r3, [r7, #8]
 800cefa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cefe:	617b      	str	r3, [r7, #20]
			break;
 800cf00:	e03f      	b.n	800cf82 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cf02:	693b      	ldr	r3, [r7, #16]
 800cf04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	0a1b      	lsrs	r3, r3, #8
 800cf0a:	4413      	add	r3, r2
 800cf0c:	4619      	mov	r1, r3
 800cf0e:	6938      	ldr	r0, [r7, #16]
 800cf10:	f7ff feda 	bl	800ccc8 <move_window>
 800cf14:	4603      	mov	r3, r0
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d130      	bne.n	800cf7c <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800cf1a:	693b      	ldr	r3, [r7, #16]
 800cf1c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cf20:	683b      	ldr	r3, [r7, #0]
 800cf22:	005b      	lsls	r3, r3, #1
 800cf24:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800cf28:	4413      	add	r3, r2
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	f7ff fbea 	bl	800c704 <ld_word>
 800cf30:	4603      	mov	r3, r0
 800cf32:	617b      	str	r3, [r7, #20]
			break;
 800cf34:	e025      	b.n	800cf82 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cf36:	693b      	ldr	r3, [r7, #16]
 800cf38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	09db      	lsrs	r3, r3, #7
 800cf3e:	4413      	add	r3, r2
 800cf40:	4619      	mov	r1, r3
 800cf42:	6938      	ldr	r0, [r7, #16]
 800cf44:	f7ff fec0 	bl	800ccc8 <move_window>
 800cf48:	4603      	mov	r3, r0
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d118      	bne.n	800cf80 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800cf4e:	693b      	ldr	r3, [r7, #16]
 800cf50:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	009b      	lsls	r3, r3, #2
 800cf58:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800cf5c:	4413      	add	r3, r2
 800cf5e:	4618      	mov	r0, r3
 800cf60:	f7ff fbe9 	bl	800c736 <ld_dword>
 800cf64:	4603      	mov	r3, r0
 800cf66:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800cf6a:	617b      	str	r3, [r7, #20]
			break;
 800cf6c:	e009      	b.n	800cf82 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800cf6e:	2301      	movs	r3, #1
 800cf70:	617b      	str	r3, [r7, #20]
 800cf72:	e006      	b.n	800cf82 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cf74:	bf00      	nop
 800cf76:	e004      	b.n	800cf82 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cf78:	bf00      	nop
 800cf7a:	e002      	b.n	800cf82 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cf7c:	bf00      	nop
 800cf7e:	e000      	b.n	800cf82 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cf80:	bf00      	nop
		}
	}

	return val;
 800cf82:	697b      	ldr	r3, [r7, #20]
}
 800cf84:	4618      	mov	r0, r3
 800cf86:	3718      	adds	r7, #24
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	bd80      	pop	{r7, pc}

0800cf8c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800cf8c:	b590      	push	{r4, r7, lr}
 800cf8e:	b089      	sub	sp, #36	@ 0x24
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	60f8      	str	r0, [r7, #12]
 800cf94:	60b9      	str	r1, [r7, #8]
 800cf96:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800cf98:	2302      	movs	r3, #2
 800cf9a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	2b01      	cmp	r3, #1
 800cfa0:	f240 80d9 	bls.w	800d156 <put_fat+0x1ca>
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	699b      	ldr	r3, [r3, #24]
 800cfa8:	68ba      	ldr	r2, [r7, #8]
 800cfaa:	429a      	cmp	r2, r3
 800cfac:	f080 80d3 	bcs.w	800d156 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	781b      	ldrb	r3, [r3, #0]
 800cfb4:	2b03      	cmp	r3, #3
 800cfb6:	f000 8096 	beq.w	800d0e6 <put_fat+0x15a>
 800cfba:	2b03      	cmp	r3, #3
 800cfbc:	f300 80cb 	bgt.w	800d156 <put_fat+0x1ca>
 800cfc0:	2b01      	cmp	r3, #1
 800cfc2:	d002      	beq.n	800cfca <put_fat+0x3e>
 800cfc4:	2b02      	cmp	r3, #2
 800cfc6:	d06e      	beq.n	800d0a6 <put_fat+0x11a>
 800cfc8:	e0c5      	b.n	800d156 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800cfca:	68bb      	ldr	r3, [r7, #8]
 800cfcc:	61bb      	str	r3, [r7, #24]
 800cfce:	69bb      	ldr	r3, [r7, #24]
 800cfd0:	085b      	lsrs	r3, r3, #1
 800cfd2:	69ba      	ldr	r2, [r7, #24]
 800cfd4:	4413      	add	r3, r2
 800cfd6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cfdc:	69bb      	ldr	r3, [r7, #24]
 800cfde:	0a5b      	lsrs	r3, r3, #9
 800cfe0:	4413      	add	r3, r2
 800cfe2:	4619      	mov	r1, r3
 800cfe4:	68f8      	ldr	r0, [r7, #12]
 800cfe6:	f7ff fe6f 	bl	800ccc8 <move_window>
 800cfea:	4603      	mov	r3, r0
 800cfec:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cfee:	7ffb      	ldrb	r3, [r7, #31]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	f040 80a9 	bne.w	800d148 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cffc:	69bb      	ldr	r3, [r7, #24]
 800cffe:	1c59      	adds	r1, r3, #1
 800d000:	61b9      	str	r1, [r7, #24]
 800d002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d006:	4413      	add	r3, r2
 800d008:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d00a:	68bb      	ldr	r3, [r7, #8]
 800d00c:	f003 0301 	and.w	r3, r3, #1
 800d010:	2b00      	cmp	r3, #0
 800d012:	d00d      	beq.n	800d030 <put_fat+0xa4>
 800d014:	697b      	ldr	r3, [r7, #20]
 800d016:	781b      	ldrb	r3, [r3, #0]
 800d018:	b25b      	sxtb	r3, r3
 800d01a:	f003 030f 	and.w	r3, r3, #15
 800d01e:	b25a      	sxtb	r2, r3
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	b25b      	sxtb	r3, r3
 800d024:	011b      	lsls	r3, r3, #4
 800d026:	b25b      	sxtb	r3, r3
 800d028:	4313      	orrs	r3, r2
 800d02a:	b25b      	sxtb	r3, r3
 800d02c:	b2db      	uxtb	r3, r3
 800d02e:	e001      	b.n	800d034 <put_fat+0xa8>
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	b2db      	uxtb	r3, r3
 800d034:	697a      	ldr	r2, [r7, #20]
 800d036:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	2201      	movs	r2, #1
 800d03c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d042:	69bb      	ldr	r3, [r7, #24]
 800d044:	0a5b      	lsrs	r3, r3, #9
 800d046:	4413      	add	r3, r2
 800d048:	4619      	mov	r1, r3
 800d04a:	68f8      	ldr	r0, [r7, #12]
 800d04c:	f7ff fe3c 	bl	800ccc8 <move_window>
 800d050:	4603      	mov	r3, r0
 800d052:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d054:	7ffb      	ldrb	r3, [r7, #31]
 800d056:	2b00      	cmp	r3, #0
 800d058:	d178      	bne.n	800d14c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d060:	69bb      	ldr	r3, [r7, #24]
 800d062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d066:	4413      	add	r3, r2
 800d068:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d06a:	68bb      	ldr	r3, [r7, #8]
 800d06c:	f003 0301 	and.w	r3, r3, #1
 800d070:	2b00      	cmp	r3, #0
 800d072:	d003      	beq.n	800d07c <put_fat+0xf0>
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	091b      	lsrs	r3, r3, #4
 800d078:	b2db      	uxtb	r3, r3
 800d07a:	e00e      	b.n	800d09a <put_fat+0x10e>
 800d07c:	697b      	ldr	r3, [r7, #20]
 800d07e:	781b      	ldrb	r3, [r3, #0]
 800d080:	b25b      	sxtb	r3, r3
 800d082:	f023 030f 	bic.w	r3, r3, #15
 800d086:	b25a      	sxtb	r2, r3
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	0a1b      	lsrs	r3, r3, #8
 800d08c:	b25b      	sxtb	r3, r3
 800d08e:	f003 030f 	and.w	r3, r3, #15
 800d092:	b25b      	sxtb	r3, r3
 800d094:	4313      	orrs	r3, r2
 800d096:	b25b      	sxtb	r3, r3
 800d098:	b2db      	uxtb	r3, r3
 800d09a:	697a      	ldr	r2, [r7, #20]
 800d09c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	2201      	movs	r2, #1
 800d0a2:	70da      	strb	r2, [r3, #3]
			break;
 800d0a4:	e057      	b.n	800d156 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	0a1b      	lsrs	r3, r3, #8
 800d0ae:	4413      	add	r3, r2
 800d0b0:	4619      	mov	r1, r3
 800d0b2:	68f8      	ldr	r0, [r7, #12]
 800d0b4:	f7ff fe08 	bl	800ccc8 <move_window>
 800d0b8:	4603      	mov	r3, r0
 800d0ba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d0bc:	7ffb      	ldrb	r3, [r7, #31]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d146      	bne.n	800d150 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d0c8:	68bb      	ldr	r3, [r7, #8]
 800d0ca:	005b      	lsls	r3, r3, #1
 800d0cc:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800d0d0:	4413      	add	r3, r2
 800d0d2:	687a      	ldr	r2, [r7, #4]
 800d0d4:	b292      	uxth	r2, r2
 800d0d6:	4611      	mov	r1, r2
 800d0d8:	4618      	mov	r0, r3
 800d0da:	f7ff fb4f 	bl	800c77c <st_word>
			fs->wflag = 1;
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	2201      	movs	r2, #1
 800d0e2:	70da      	strb	r2, [r3, #3]
			break;
 800d0e4:	e037      	b.n	800d156 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	09db      	lsrs	r3, r3, #7
 800d0ee:	4413      	add	r3, r2
 800d0f0:	4619      	mov	r1, r3
 800d0f2:	68f8      	ldr	r0, [r7, #12]
 800d0f4:	f7ff fde8 	bl	800ccc8 <move_window>
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d0fc:	7ffb      	ldrb	r3, [r7, #31]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d128      	bne.n	800d154 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d10e:	68bb      	ldr	r3, [r7, #8]
 800d110:	009b      	lsls	r3, r3, #2
 800d112:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d116:	4413      	add	r3, r2
 800d118:	4618      	mov	r0, r3
 800d11a:	f7ff fb0c 	bl	800c736 <ld_dword>
 800d11e:	4603      	mov	r3, r0
 800d120:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800d124:	4323      	orrs	r3, r4
 800d126:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d12e:	68bb      	ldr	r3, [r7, #8]
 800d130:	009b      	lsls	r3, r3, #2
 800d132:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d136:	4413      	add	r3, r2
 800d138:	6879      	ldr	r1, [r7, #4]
 800d13a:	4618      	mov	r0, r3
 800d13c:	f7ff fb39 	bl	800c7b2 <st_dword>
			fs->wflag = 1;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	2201      	movs	r2, #1
 800d144:	70da      	strb	r2, [r3, #3]
			break;
 800d146:	e006      	b.n	800d156 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d148:	bf00      	nop
 800d14a:	e004      	b.n	800d156 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d14c:	bf00      	nop
 800d14e:	e002      	b.n	800d156 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d150:	bf00      	nop
 800d152:	e000      	b.n	800d156 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d154:	bf00      	nop
		}
	}
	return res;
 800d156:	7ffb      	ldrb	r3, [r7, #31]
}
 800d158:	4618      	mov	r0, r3
 800d15a:	3724      	adds	r7, #36	@ 0x24
 800d15c:	46bd      	mov	sp, r7
 800d15e:	bd90      	pop	{r4, r7, pc}

0800d160 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b088      	sub	sp, #32
 800d164:	af00      	add	r7, sp, #0
 800d166:	60f8      	str	r0, [r7, #12]
 800d168:	60b9      	str	r1, [r7, #8]
 800d16a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d16c:	2300      	movs	r3, #0
 800d16e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d176:	68bb      	ldr	r3, [r7, #8]
 800d178:	2b01      	cmp	r3, #1
 800d17a:	d904      	bls.n	800d186 <remove_chain+0x26>
 800d17c:	69bb      	ldr	r3, [r7, #24]
 800d17e:	699b      	ldr	r3, [r3, #24]
 800d180:	68ba      	ldr	r2, [r7, #8]
 800d182:	429a      	cmp	r2, r3
 800d184:	d301      	bcc.n	800d18a <remove_chain+0x2a>
 800d186:	2302      	movs	r3, #2
 800d188:	e04b      	b.n	800d222 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d00c      	beq.n	800d1aa <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d190:	f04f 32ff 	mov.w	r2, #4294967295
 800d194:	6879      	ldr	r1, [r7, #4]
 800d196:	69b8      	ldr	r0, [r7, #24]
 800d198:	f7ff fef8 	bl	800cf8c <put_fat>
 800d19c:	4603      	mov	r3, r0
 800d19e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d1a0:	7ffb      	ldrb	r3, [r7, #31]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d001      	beq.n	800d1aa <remove_chain+0x4a>
 800d1a6:	7ffb      	ldrb	r3, [r7, #31]
 800d1a8:	e03b      	b.n	800d222 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d1aa:	68b9      	ldr	r1, [r7, #8]
 800d1ac:	68f8      	ldr	r0, [r7, #12]
 800d1ae:	f7ff fe46 	bl	800ce3e <get_fat>
 800d1b2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d1b4:	697b      	ldr	r3, [r7, #20]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d031      	beq.n	800d21e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d1ba:	697b      	ldr	r3, [r7, #20]
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	d101      	bne.n	800d1c4 <remove_chain+0x64>
 800d1c0:	2302      	movs	r3, #2
 800d1c2:	e02e      	b.n	800d222 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d1c4:	697b      	ldr	r3, [r7, #20]
 800d1c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1ca:	d101      	bne.n	800d1d0 <remove_chain+0x70>
 800d1cc:	2301      	movs	r3, #1
 800d1ce:	e028      	b.n	800d222 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	68b9      	ldr	r1, [r7, #8]
 800d1d4:	69b8      	ldr	r0, [r7, #24]
 800d1d6:	f7ff fed9 	bl	800cf8c <put_fat>
 800d1da:	4603      	mov	r3, r0
 800d1dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d1de:	7ffb      	ldrb	r3, [r7, #31]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d001      	beq.n	800d1e8 <remove_chain+0x88>
 800d1e4:	7ffb      	ldrb	r3, [r7, #31]
 800d1e6:	e01c      	b.n	800d222 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d1e8:	69bb      	ldr	r3, [r7, #24]
 800d1ea:	695a      	ldr	r2, [r3, #20]
 800d1ec:	69bb      	ldr	r3, [r7, #24]
 800d1ee:	699b      	ldr	r3, [r3, #24]
 800d1f0:	3b02      	subs	r3, #2
 800d1f2:	429a      	cmp	r2, r3
 800d1f4:	d20b      	bcs.n	800d20e <remove_chain+0xae>
			fs->free_clst++;
 800d1f6:	69bb      	ldr	r3, [r7, #24]
 800d1f8:	695b      	ldr	r3, [r3, #20]
 800d1fa:	1c5a      	adds	r2, r3, #1
 800d1fc:	69bb      	ldr	r3, [r7, #24]
 800d1fe:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800d200:	69bb      	ldr	r3, [r7, #24]
 800d202:	791b      	ldrb	r3, [r3, #4]
 800d204:	f043 0301 	orr.w	r3, r3, #1
 800d208:	b2da      	uxtb	r2, r3
 800d20a:	69bb      	ldr	r3, [r7, #24]
 800d20c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d20e:	697b      	ldr	r3, [r7, #20]
 800d210:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d212:	69bb      	ldr	r3, [r7, #24]
 800d214:	699b      	ldr	r3, [r3, #24]
 800d216:	68ba      	ldr	r2, [r7, #8]
 800d218:	429a      	cmp	r2, r3
 800d21a:	d3c6      	bcc.n	800d1aa <remove_chain+0x4a>
 800d21c:	e000      	b.n	800d220 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d21e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d220:	2300      	movs	r3, #0
}
 800d222:	4618      	mov	r0, r3
 800d224:	3720      	adds	r7, #32
 800d226:	46bd      	mov	sp, r7
 800d228:	bd80      	pop	{r7, pc}

0800d22a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d22a:	b580      	push	{r7, lr}
 800d22c:	b088      	sub	sp, #32
 800d22e:	af00      	add	r7, sp, #0
 800d230:	6078      	str	r0, [r7, #4]
 800d232:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d10d      	bne.n	800d25c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d240:	693b      	ldr	r3, [r7, #16]
 800d242:	691b      	ldr	r3, [r3, #16]
 800d244:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d246:	69bb      	ldr	r3, [r7, #24]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d004      	beq.n	800d256 <create_chain+0x2c>
 800d24c:	693b      	ldr	r3, [r7, #16]
 800d24e:	699b      	ldr	r3, [r3, #24]
 800d250:	69ba      	ldr	r2, [r7, #24]
 800d252:	429a      	cmp	r2, r3
 800d254:	d31b      	bcc.n	800d28e <create_chain+0x64>
 800d256:	2301      	movs	r3, #1
 800d258:	61bb      	str	r3, [r7, #24]
 800d25a:	e018      	b.n	800d28e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d25c:	6839      	ldr	r1, [r7, #0]
 800d25e:	6878      	ldr	r0, [r7, #4]
 800d260:	f7ff fded 	bl	800ce3e <get_fat>
 800d264:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	2b01      	cmp	r3, #1
 800d26a:	d801      	bhi.n	800d270 <create_chain+0x46>
 800d26c:	2301      	movs	r3, #1
 800d26e:	e070      	b.n	800d352 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d276:	d101      	bne.n	800d27c <create_chain+0x52>
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	e06a      	b.n	800d352 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d27c:	693b      	ldr	r3, [r7, #16]
 800d27e:	699b      	ldr	r3, [r3, #24]
 800d280:	68fa      	ldr	r2, [r7, #12]
 800d282:	429a      	cmp	r2, r3
 800d284:	d201      	bcs.n	800d28a <create_chain+0x60>
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	e063      	b.n	800d352 <create_chain+0x128>
		scl = clst;
 800d28a:	683b      	ldr	r3, [r7, #0]
 800d28c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d28e:	69bb      	ldr	r3, [r7, #24]
 800d290:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d292:	69fb      	ldr	r3, [r7, #28]
 800d294:	3301      	adds	r3, #1
 800d296:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	699b      	ldr	r3, [r3, #24]
 800d29c:	69fa      	ldr	r2, [r7, #28]
 800d29e:	429a      	cmp	r2, r3
 800d2a0:	d307      	bcc.n	800d2b2 <create_chain+0x88>
				ncl = 2;
 800d2a2:	2302      	movs	r3, #2
 800d2a4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d2a6:	69fa      	ldr	r2, [r7, #28]
 800d2a8:	69bb      	ldr	r3, [r7, #24]
 800d2aa:	429a      	cmp	r2, r3
 800d2ac:	d901      	bls.n	800d2b2 <create_chain+0x88>
 800d2ae:	2300      	movs	r3, #0
 800d2b0:	e04f      	b.n	800d352 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d2b2:	69f9      	ldr	r1, [r7, #28]
 800d2b4:	6878      	ldr	r0, [r7, #4]
 800d2b6:	f7ff fdc2 	bl	800ce3e <get_fat>
 800d2ba:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d00e      	beq.n	800d2e0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2b01      	cmp	r3, #1
 800d2c6:	d003      	beq.n	800d2d0 <create_chain+0xa6>
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2ce:	d101      	bne.n	800d2d4 <create_chain+0xaa>
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	e03e      	b.n	800d352 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d2d4:	69fa      	ldr	r2, [r7, #28]
 800d2d6:	69bb      	ldr	r3, [r7, #24]
 800d2d8:	429a      	cmp	r2, r3
 800d2da:	d1da      	bne.n	800d292 <create_chain+0x68>
 800d2dc:	2300      	movs	r3, #0
 800d2de:	e038      	b.n	800d352 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d2e0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d2e2:	f04f 32ff 	mov.w	r2, #4294967295
 800d2e6:	69f9      	ldr	r1, [r7, #28]
 800d2e8:	6938      	ldr	r0, [r7, #16]
 800d2ea:	f7ff fe4f 	bl	800cf8c <put_fat>
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d2f2:	7dfb      	ldrb	r3, [r7, #23]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d109      	bne.n	800d30c <create_chain+0xe2>
 800d2f8:	683b      	ldr	r3, [r7, #0]
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d006      	beq.n	800d30c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d2fe:	69fa      	ldr	r2, [r7, #28]
 800d300:	6839      	ldr	r1, [r7, #0]
 800d302:	6938      	ldr	r0, [r7, #16]
 800d304:	f7ff fe42 	bl	800cf8c <put_fat>
 800d308:	4603      	mov	r3, r0
 800d30a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d30c:	7dfb      	ldrb	r3, [r7, #23]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d116      	bne.n	800d340 <create_chain+0x116>
		fs->last_clst = ncl;
 800d312:	693b      	ldr	r3, [r7, #16]
 800d314:	69fa      	ldr	r2, [r7, #28]
 800d316:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d318:	693b      	ldr	r3, [r7, #16]
 800d31a:	695a      	ldr	r2, [r3, #20]
 800d31c:	693b      	ldr	r3, [r7, #16]
 800d31e:	699b      	ldr	r3, [r3, #24]
 800d320:	3b02      	subs	r3, #2
 800d322:	429a      	cmp	r2, r3
 800d324:	d804      	bhi.n	800d330 <create_chain+0x106>
 800d326:	693b      	ldr	r3, [r7, #16]
 800d328:	695b      	ldr	r3, [r3, #20]
 800d32a:	1e5a      	subs	r2, r3, #1
 800d32c:	693b      	ldr	r3, [r7, #16]
 800d32e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800d330:	693b      	ldr	r3, [r7, #16]
 800d332:	791b      	ldrb	r3, [r3, #4]
 800d334:	f043 0301 	orr.w	r3, r3, #1
 800d338:	b2da      	uxtb	r2, r3
 800d33a:	693b      	ldr	r3, [r7, #16]
 800d33c:	711a      	strb	r2, [r3, #4]
 800d33e:	e007      	b.n	800d350 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d340:	7dfb      	ldrb	r3, [r7, #23]
 800d342:	2b01      	cmp	r3, #1
 800d344:	d102      	bne.n	800d34c <create_chain+0x122>
 800d346:	f04f 33ff 	mov.w	r3, #4294967295
 800d34a:	e000      	b.n	800d34e <create_chain+0x124>
 800d34c:	2301      	movs	r3, #1
 800d34e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d350:	69fb      	ldr	r3, [r7, #28]
}
 800d352:	4618      	mov	r0, r3
 800d354:	3720      	adds	r7, #32
 800d356:	46bd      	mov	sp, r7
 800d358:	bd80      	pop	{r7, pc}

0800d35a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d35a:	b480      	push	{r7}
 800d35c:	b087      	sub	sp, #28
 800d35e:	af00      	add	r7, sp, #0
 800d360:	6078      	str	r0, [r7, #4]
 800d362:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d36e:	3304      	adds	r3, #4
 800d370:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	0a5b      	lsrs	r3, r3, #9
 800d376:	68fa      	ldr	r2, [r7, #12]
 800d378:	8952      	ldrh	r2, [r2, #10]
 800d37a:	fbb3 f3f2 	udiv	r3, r3, r2
 800d37e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d380:	693b      	ldr	r3, [r7, #16]
 800d382:	1d1a      	adds	r2, r3, #4
 800d384:	613a      	str	r2, [r7, #16]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d38a:	68bb      	ldr	r3, [r7, #8]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d101      	bne.n	800d394 <clmt_clust+0x3a>
 800d390:	2300      	movs	r3, #0
 800d392:	e010      	b.n	800d3b6 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d394:	697a      	ldr	r2, [r7, #20]
 800d396:	68bb      	ldr	r3, [r7, #8]
 800d398:	429a      	cmp	r2, r3
 800d39a:	d307      	bcc.n	800d3ac <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d39c:	697a      	ldr	r2, [r7, #20]
 800d39e:	68bb      	ldr	r3, [r7, #8]
 800d3a0:	1ad3      	subs	r3, r2, r3
 800d3a2:	617b      	str	r3, [r7, #20]
 800d3a4:	693b      	ldr	r3, [r7, #16]
 800d3a6:	3304      	adds	r3, #4
 800d3a8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d3aa:	e7e9      	b.n	800d380 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d3ac:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d3ae:	693b      	ldr	r3, [r7, #16]
 800d3b0:	681a      	ldr	r2, [r3, #0]
 800d3b2:	697b      	ldr	r3, [r7, #20]
 800d3b4:	4413      	add	r3, r2
}
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	371c      	adds	r7, #28
 800d3ba:	46bd      	mov	sp, r7
 800d3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c0:	4770      	bx	lr

0800d3c2 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d3c2:	b580      	push	{r7, lr}
 800d3c4:	b086      	sub	sp, #24
 800d3c6:	af00      	add	r7, sp, #0
 800d3c8:	6078      	str	r0, [r7, #4]
 800d3ca:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d3d2:	683b      	ldr	r3, [r7, #0]
 800d3d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d3d8:	d204      	bcs.n	800d3e4 <dir_sdi+0x22>
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	f003 031f 	and.w	r3, r3, #31
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d001      	beq.n	800d3e8 <dir_sdi+0x26>
		return FR_INT_ERR;
 800d3e4:	2302      	movs	r3, #2
 800d3e6:	e063      	b.n	800d4b0 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	683a      	ldr	r2, [r7, #0]
 800d3ec:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	689b      	ldr	r3, [r3, #8]
 800d3f2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d3f4:	697b      	ldr	r3, [r7, #20]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d106      	bne.n	800d408 <dir_sdi+0x46>
 800d3fa:	693b      	ldr	r3, [r7, #16]
 800d3fc:	781b      	ldrb	r3, [r3, #0]
 800d3fe:	2b02      	cmp	r3, #2
 800d400:	d902      	bls.n	800d408 <dir_sdi+0x46>
		clst = fs->dirbase;
 800d402:	693b      	ldr	r3, [r7, #16]
 800d404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d406:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d408:	697b      	ldr	r3, [r7, #20]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d10c      	bne.n	800d428 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	095b      	lsrs	r3, r3, #5
 800d412:	693a      	ldr	r2, [r7, #16]
 800d414:	8912      	ldrh	r2, [r2, #8]
 800d416:	4293      	cmp	r3, r2
 800d418:	d301      	bcc.n	800d41e <dir_sdi+0x5c>
 800d41a:	2302      	movs	r3, #2
 800d41c:	e048      	b.n	800d4b0 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d41e:	693b      	ldr	r3, [r7, #16]
 800d420:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	61da      	str	r2, [r3, #28]
 800d426:	e029      	b.n	800d47c <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d428:	693b      	ldr	r3, [r7, #16]
 800d42a:	895b      	ldrh	r3, [r3, #10]
 800d42c:	025b      	lsls	r3, r3, #9
 800d42e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d430:	e019      	b.n	800d466 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	6979      	ldr	r1, [r7, #20]
 800d436:	4618      	mov	r0, r3
 800d438:	f7ff fd01 	bl	800ce3e <get_fat>
 800d43c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d43e:	697b      	ldr	r3, [r7, #20]
 800d440:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d444:	d101      	bne.n	800d44a <dir_sdi+0x88>
 800d446:	2301      	movs	r3, #1
 800d448:	e032      	b.n	800d4b0 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d44a:	697b      	ldr	r3, [r7, #20]
 800d44c:	2b01      	cmp	r3, #1
 800d44e:	d904      	bls.n	800d45a <dir_sdi+0x98>
 800d450:	693b      	ldr	r3, [r7, #16]
 800d452:	699b      	ldr	r3, [r3, #24]
 800d454:	697a      	ldr	r2, [r7, #20]
 800d456:	429a      	cmp	r2, r3
 800d458:	d301      	bcc.n	800d45e <dir_sdi+0x9c>
 800d45a:	2302      	movs	r3, #2
 800d45c:	e028      	b.n	800d4b0 <dir_sdi+0xee>
			ofs -= csz;
 800d45e:	683a      	ldr	r2, [r7, #0]
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	1ad3      	subs	r3, r2, r3
 800d464:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d466:	683a      	ldr	r2, [r7, #0]
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	429a      	cmp	r2, r3
 800d46c:	d2e1      	bcs.n	800d432 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d46e:	6979      	ldr	r1, [r7, #20]
 800d470:	6938      	ldr	r0, [r7, #16]
 800d472:	f7ff fcc5 	bl	800ce00 <clust2sect>
 800d476:	4602      	mov	r2, r0
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	697a      	ldr	r2, [r7, #20]
 800d480:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	69db      	ldr	r3, [r3, #28]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d101      	bne.n	800d48e <dir_sdi+0xcc>
 800d48a:	2302      	movs	r3, #2
 800d48c:	e010      	b.n	800d4b0 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	69da      	ldr	r2, [r3, #28]
 800d492:	683b      	ldr	r3, [r7, #0]
 800d494:	0a5b      	lsrs	r3, r3, #9
 800d496:	441a      	add	r2, r3
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d49c:	693b      	ldr	r3, [r7, #16]
 800d49e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4a8:	441a      	add	r2, r3
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d4ae:	2300      	movs	r3, #0
}
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	3718      	adds	r7, #24
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	bd80      	pop	{r7, pc}

0800d4b8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b086      	sub	sp, #24
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	6078      	str	r0, [r7, #4]
 800d4c0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	695b      	ldr	r3, [r3, #20]
 800d4cc:	3320      	adds	r3, #32
 800d4ce:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	69db      	ldr	r3, [r3, #28]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d003      	beq.n	800d4e0 <dir_next+0x28>
 800d4d8:	68bb      	ldr	r3, [r7, #8]
 800d4da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d4de:	d301      	bcc.n	800d4e4 <dir_next+0x2c>
 800d4e0:	2304      	movs	r3, #4
 800d4e2:	e0aa      	b.n	800d63a <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d4e4:	68bb      	ldr	r3, [r7, #8]
 800d4e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	f040 8098 	bne.w	800d620 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	69db      	ldr	r3, [r3, #28]
 800d4f4:	1c5a      	adds	r2, r3, #1
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	699b      	ldr	r3, [r3, #24]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d10b      	bne.n	800d51a <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d502:	68bb      	ldr	r3, [r7, #8]
 800d504:	095b      	lsrs	r3, r3, #5
 800d506:	68fa      	ldr	r2, [r7, #12]
 800d508:	8912      	ldrh	r2, [r2, #8]
 800d50a:	4293      	cmp	r3, r2
 800d50c:	f0c0 8088 	bcc.w	800d620 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	2200      	movs	r2, #0
 800d514:	61da      	str	r2, [r3, #28]
 800d516:	2304      	movs	r3, #4
 800d518:	e08f      	b.n	800d63a <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d51a:	68bb      	ldr	r3, [r7, #8]
 800d51c:	0a5b      	lsrs	r3, r3, #9
 800d51e:	68fa      	ldr	r2, [r7, #12]
 800d520:	8952      	ldrh	r2, [r2, #10]
 800d522:	3a01      	subs	r2, #1
 800d524:	4013      	ands	r3, r2
 800d526:	2b00      	cmp	r3, #0
 800d528:	d17a      	bne.n	800d620 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d52a:	687a      	ldr	r2, [r7, #4]
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	699b      	ldr	r3, [r3, #24]
 800d530:	4619      	mov	r1, r3
 800d532:	4610      	mov	r0, r2
 800d534:	f7ff fc83 	bl	800ce3e <get_fat>
 800d538:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d53a:	697b      	ldr	r3, [r7, #20]
 800d53c:	2b01      	cmp	r3, #1
 800d53e:	d801      	bhi.n	800d544 <dir_next+0x8c>
 800d540:	2302      	movs	r3, #2
 800d542:	e07a      	b.n	800d63a <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d544:	697b      	ldr	r3, [r7, #20]
 800d546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d54a:	d101      	bne.n	800d550 <dir_next+0x98>
 800d54c:	2301      	movs	r3, #1
 800d54e:	e074      	b.n	800d63a <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	699b      	ldr	r3, [r3, #24]
 800d554:	697a      	ldr	r2, [r7, #20]
 800d556:	429a      	cmp	r2, r3
 800d558:	d358      	bcc.n	800d60c <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d55a:	683b      	ldr	r3, [r7, #0]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d104      	bne.n	800d56a <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	2200      	movs	r2, #0
 800d564:	61da      	str	r2, [r3, #28]
 800d566:	2304      	movs	r3, #4
 800d568:	e067      	b.n	800d63a <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d56a:	687a      	ldr	r2, [r7, #4]
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	699b      	ldr	r3, [r3, #24]
 800d570:	4619      	mov	r1, r3
 800d572:	4610      	mov	r0, r2
 800d574:	f7ff fe59 	bl	800d22a <create_chain>
 800d578:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d57a:	697b      	ldr	r3, [r7, #20]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d101      	bne.n	800d584 <dir_next+0xcc>
 800d580:	2307      	movs	r3, #7
 800d582:	e05a      	b.n	800d63a <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d584:	697b      	ldr	r3, [r7, #20]
 800d586:	2b01      	cmp	r3, #1
 800d588:	d101      	bne.n	800d58e <dir_next+0xd6>
 800d58a:	2302      	movs	r3, #2
 800d58c:	e055      	b.n	800d63a <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d58e:	697b      	ldr	r3, [r7, #20]
 800d590:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d594:	d101      	bne.n	800d59a <dir_next+0xe2>
 800d596:	2301      	movs	r3, #1
 800d598:	e04f      	b.n	800d63a <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d59a:	68f8      	ldr	r0, [r7, #12]
 800d59c:	f7ff fb50 	bl	800cc40 <sync_window>
 800d5a0:	4603      	mov	r3, r0
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d001      	beq.n	800d5aa <dir_next+0xf2>
 800d5a6:	2301      	movs	r3, #1
 800d5a8:	e047      	b.n	800d63a <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	3334      	adds	r3, #52	@ 0x34
 800d5ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d5b2:	2100      	movs	r1, #0
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	f7ff f949 	bl	800c84c <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	613b      	str	r3, [r7, #16]
 800d5be:	6979      	ldr	r1, [r7, #20]
 800d5c0:	68f8      	ldr	r0, [r7, #12]
 800d5c2:	f7ff fc1d 	bl	800ce00 <clust2sect>
 800d5c6:	4602      	mov	r2, r0
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	631a      	str	r2, [r3, #48]	@ 0x30
 800d5cc:	e012      	b.n	800d5f4 <dir_next+0x13c>
						fs->wflag = 1;
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	2201      	movs	r2, #1
 800d5d2:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d5d4:	68f8      	ldr	r0, [r7, #12]
 800d5d6:	f7ff fb33 	bl	800cc40 <sync_window>
 800d5da:	4603      	mov	r3, r0
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d001      	beq.n	800d5e4 <dir_next+0x12c>
 800d5e0:	2301      	movs	r3, #1
 800d5e2:	e02a      	b.n	800d63a <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d5e4:	693b      	ldr	r3, [r7, #16]
 800d5e6:	3301      	adds	r3, #1
 800d5e8:	613b      	str	r3, [r7, #16]
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5ee:	1c5a      	adds	r2, r3, #1
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	631a      	str	r2, [r3, #48]	@ 0x30
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	895b      	ldrh	r3, [r3, #10]
 800d5f8:	461a      	mov	r2, r3
 800d5fa:	693b      	ldr	r3, [r7, #16]
 800d5fc:	4293      	cmp	r3, r2
 800d5fe:	d3e6      	bcc.n	800d5ce <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d604:	693b      	ldr	r3, [r7, #16]
 800d606:	1ad2      	subs	r2, r2, r3
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	697a      	ldr	r2, [r7, #20]
 800d610:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d612:	6979      	ldr	r1, [r7, #20]
 800d614:	68f8      	ldr	r0, [r7, #12]
 800d616:	f7ff fbf3 	bl	800ce00 <clust2sect>
 800d61a:	4602      	mov	r2, r0
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	68ba      	ldr	r2, [r7, #8]
 800d624:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d632:	441a      	add	r2, r3
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d638:	2300      	movs	r3, #0
}
 800d63a:	4618      	mov	r0, r3
 800d63c:	3718      	adds	r7, #24
 800d63e:	46bd      	mov	sp, r7
 800d640:	bd80      	pop	{r7, pc}

0800d642 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d642:	b580      	push	{r7, lr}
 800d644:	b086      	sub	sp, #24
 800d646:	af00      	add	r7, sp, #0
 800d648:	6078      	str	r0, [r7, #4]
 800d64a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d652:	2100      	movs	r1, #0
 800d654:	6878      	ldr	r0, [r7, #4]
 800d656:	f7ff feb4 	bl	800d3c2 <dir_sdi>
 800d65a:	4603      	mov	r3, r0
 800d65c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d65e:	7dfb      	ldrb	r3, [r7, #23]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d12b      	bne.n	800d6bc <dir_alloc+0x7a>
		n = 0;
 800d664:	2300      	movs	r3, #0
 800d666:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	69db      	ldr	r3, [r3, #28]
 800d66c:	4619      	mov	r1, r3
 800d66e:	68f8      	ldr	r0, [r7, #12]
 800d670:	f7ff fb2a 	bl	800ccc8 <move_window>
 800d674:	4603      	mov	r3, r0
 800d676:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d678:	7dfb      	ldrb	r3, [r7, #23]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d11d      	bne.n	800d6ba <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	6a1b      	ldr	r3, [r3, #32]
 800d682:	781b      	ldrb	r3, [r3, #0]
 800d684:	2be5      	cmp	r3, #229	@ 0xe5
 800d686:	d004      	beq.n	800d692 <dir_alloc+0x50>
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	6a1b      	ldr	r3, [r3, #32]
 800d68c:	781b      	ldrb	r3, [r3, #0]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d107      	bne.n	800d6a2 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800d692:	693b      	ldr	r3, [r7, #16]
 800d694:	3301      	adds	r3, #1
 800d696:	613b      	str	r3, [r7, #16]
 800d698:	693a      	ldr	r2, [r7, #16]
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	429a      	cmp	r2, r3
 800d69e:	d102      	bne.n	800d6a6 <dir_alloc+0x64>
 800d6a0:	e00c      	b.n	800d6bc <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800d6a6:	2101      	movs	r1, #1
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	f7ff ff05 	bl	800d4b8 <dir_next>
 800d6ae:	4603      	mov	r3, r0
 800d6b0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d6b2:	7dfb      	ldrb	r3, [r7, #23]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d0d7      	beq.n	800d668 <dir_alloc+0x26>
 800d6b8:	e000      	b.n	800d6bc <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800d6ba:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d6bc:	7dfb      	ldrb	r3, [r7, #23]
 800d6be:	2b04      	cmp	r3, #4
 800d6c0:	d101      	bne.n	800d6c6 <dir_alloc+0x84>
 800d6c2:	2307      	movs	r3, #7
 800d6c4:	75fb      	strb	r3, [r7, #23]
	return res;
 800d6c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	3718      	adds	r7, #24
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}

0800d6d0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b084      	sub	sp, #16
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
 800d6d8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d6da:	683b      	ldr	r3, [r7, #0]
 800d6dc:	331a      	adds	r3, #26
 800d6de:	4618      	mov	r0, r3
 800d6e0:	f7ff f810 	bl	800c704 <ld_word>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	781b      	ldrb	r3, [r3, #0]
 800d6ec:	2b03      	cmp	r3, #3
 800d6ee:	d109      	bne.n	800d704 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	3314      	adds	r3, #20
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	f7ff f805 	bl	800c704 <ld_word>
 800d6fa:	4603      	mov	r3, r0
 800d6fc:	041b      	lsls	r3, r3, #16
 800d6fe:	68fa      	ldr	r2, [r7, #12]
 800d700:	4313      	orrs	r3, r2
 800d702:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d704:	68fb      	ldr	r3, [r7, #12]
}
 800d706:	4618      	mov	r0, r3
 800d708:	3710      	adds	r7, #16
 800d70a:	46bd      	mov	sp, r7
 800d70c:	bd80      	pop	{r7, pc}

0800d70e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d70e:	b580      	push	{r7, lr}
 800d710:	b084      	sub	sp, #16
 800d712:	af00      	add	r7, sp, #0
 800d714:	60f8      	str	r0, [r7, #12]
 800d716:	60b9      	str	r1, [r7, #8]
 800d718:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800d71a:	68bb      	ldr	r3, [r7, #8]
 800d71c:	331a      	adds	r3, #26
 800d71e:	687a      	ldr	r2, [r7, #4]
 800d720:	b292      	uxth	r2, r2
 800d722:	4611      	mov	r1, r2
 800d724:	4618      	mov	r0, r3
 800d726:	f7ff f829 	bl	800c77c <st_word>
	if (fs->fs_type == FS_FAT32) {
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	781b      	ldrb	r3, [r3, #0]
 800d72e:	2b03      	cmp	r3, #3
 800d730:	d109      	bne.n	800d746 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800d732:	68bb      	ldr	r3, [r7, #8]
 800d734:	f103 0214 	add.w	r2, r3, #20
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	0c1b      	lsrs	r3, r3, #16
 800d73c:	b29b      	uxth	r3, r3
 800d73e:	4619      	mov	r1, r3
 800d740:	4610      	mov	r0, r2
 800d742:	f7ff f81b 	bl	800c77c <st_word>
	}
}
 800d746:	bf00      	nop
 800d748:	3710      	adds	r7, #16
 800d74a:	46bd      	mov	sp, r7
 800d74c:	bd80      	pop	{r7, pc}

0800d74e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d74e:	b580      	push	{r7, lr}
 800d750:	b086      	sub	sp, #24
 800d752:	af00      	add	r7, sp, #0
 800d754:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d75c:	2100      	movs	r1, #0
 800d75e:	6878      	ldr	r0, [r7, #4]
 800d760:	f7ff fe2f 	bl	800d3c2 <dir_sdi>
 800d764:	4603      	mov	r3, r0
 800d766:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d768:	7dfb      	ldrb	r3, [r7, #23]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d001      	beq.n	800d772 <dir_find+0x24>
 800d76e:	7dfb      	ldrb	r3, [r7, #23]
 800d770:	e03e      	b.n	800d7f0 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	69db      	ldr	r3, [r3, #28]
 800d776:	4619      	mov	r1, r3
 800d778:	6938      	ldr	r0, [r7, #16]
 800d77a:	f7ff faa5 	bl	800ccc8 <move_window>
 800d77e:	4603      	mov	r3, r0
 800d780:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d782:	7dfb      	ldrb	r3, [r7, #23]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d12f      	bne.n	800d7e8 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	6a1b      	ldr	r3, [r3, #32]
 800d78c:	781b      	ldrb	r3, [r3, #0]
 800d78e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d790:	7bfb      	ldrb	r3, [r7, #15]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d102      	bne.n	800d79c <dir_find+0x4e>
 800d796:	2304      	movs	r3, #4
 800d798:	75fb      	strb	r3, [r7, #23]
 800d79a:	e028      	b.n	800d7ee <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	6a1b      	ldr	r3, [r3, #32]
 800d7a0:	330b      	adds	r3, #11
 800d7a2:	781b      	ldrb	r3, [r3, #0]
 800d7a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d7a8:	b2da      	uxtb	r2, r3
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	6a1b      	ldr	r3, [r3, #32]
 800d7b2:	330b      	adds	r3, #11
 800d7b4:	781b      	ldrb	r3, [r3, #0]
 800d7b6:	f003 0308 	and.w	r3, r3, #8
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d10a      	bne.n	800d7d4 <dir_find+0x86>
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	6a18      	ldr	r0, [r3, #32]
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	3324      	adds	r3, #36	@ 0x24
 800d7c6:	220b      	movs	r2, #11
 800d7c8:	4619      	mov	r1, r3
 800d7ca:	f7ff f85a 	bl	800c882 <mem_cmp>
 800d7ce:	4603      	mov	r3, r0
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d00b      	beq.n	800d7ec <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d7d4:	2100      	movs	r1, #0
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f7ff fe6e 	bl	800d4b8 <dir_next>
 800d7dc:	4603      	mov	r3, r0
 800d7de:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d7e0:	7dfb      	ldrb	r3, [r7, #23]
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d0c5      	beq.n	800d772 <dir_find+0x24>
 800d7e6:	e002      	b.n	800d7ee <dir_find+0xa0>
		if (res != FR_OK) break;
 800d7e8:	bf00      	nop
 800d7ea:	e000      	b.n	800d7ee <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d7ec:	bf00      	nop

	return res;
 800d7ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	3718      	adds	r7, #24
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd80      	pop	{r7, pc}

0800d7f8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b084      	sub	sp, #16
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800d806:	2101      	movs	r1, #1
 800d808:	6878      	ldr	r0, [r7, #4]
 800d80a:	f7ff ff1a 	bl	800d642 <dir_alloc>
 800d80e:	4603      	mov	r3, r0
 800d810:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d812:	7bfb      	ldrb	r3, [r7, #15]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d11c      	bne.n	800d852 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	69db      	ldr	r3, [r3, #28]
 800d81c:	4619      	mov	r1, r3
 800d81e:	68b8      	ldr	r0, [r7, #8]
 800d820:	f7ff fa52 	bl	800ccc8 <move_window>
 800d824:	4603      	mov	r3, r0
 800d826:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d828:	7bfb      	ldrb	r3, [r7, #15]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d111      	bne.n	800d852 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6a1b      	ldr	r3, [r3, #32]
 800d832:	2220      	movs	r2, #32
 800d834:	2100      	movs	r1, #0
 800d836:	4618      	mov	r0, r3
 800d838:	f7ff f808 	bl	800c84c <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	6a18      	ldr	r0, [r3, #32]
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	3324      	adds	r3, #36	@ 0x24
 800d844:	220b      	movs	r2, #11
 800d846:	4619      	mov	r1, r3
 800d848:	f7fe ffdf 	bl	800c80a <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800d84c:	68bb      	ldr	r3, [r7, #8]
 800d84e:	2201      	movs	r2, #1
 800d850:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d852:	7bfb      	ldrb	r3, [r7, #15]
}
 800d854:	4618      	mov	r0, r3
 800d856:	3710      	adds	r7, #16
 800d858:	46bd      	mov	sp, r7
 800d85a:	bd80      	pop	{r7, pc}

0800d85c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b088      	sub	sp, #32
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
 800d864:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800d866:	683b      	ldr	r3, [r7, #0]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	60fb      	str	r3, [r7, #12]
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	3324      	adds	r3, #36	@ 0x24
 800d870:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800d872:	220b      	movs	r2, #11
 800d874:	2120      	movs	r1, #32
 800d876:	68b8      	ldr	r0, [r7, #8]
 800d878:	f7fe ffe8 	bl	800c84c <mem_set>
	si = i = 0; ni = 8;
 800d87c:	2300      	movs	r3, #0
 800d87e:	613b      	str	r3, [r7, #16]
 800d880:	693b      	ldr	r3, [r7, #16]
 800d882:	61fb      	str	r3, [r7, #28]
 800d884:	2308      	movs	r3, #8
 800d886:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800d888:	69fb      	ldr	r3, [r7, #28]
 800d88a:	1c5a      	adds	r2, r3, #1
 800d88c:	61fa      	str	r2, [r7, #28]
 800d88e:	68fa      	ldr	r2, [r7, #12]
 800d890:	4413      	add	r3, r2
 800d892:	781b      	ldrb	r3, [r3, #0]
 800d894:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d896:	7efb      	ldrb	r3, [r7, #27]
 800d898:	2b20      	cmp	r3, #32
 800d89a:	d94e      	bls.n	800d93a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800d89c:	7efb      	ldrb	r3, [r7, #27]
 800d89e:	2b2f      	cmp	r3, #47	@ 0x2f
 800d8a0:	d006      	beq.n	800d8b0 <create_name+0x54>
 800d8a2:	7efb      	ldrb	r3, [r7, #27]
 800d8a4:	2b5c      	cmp	r3, #92	@ 0x5c
 800d8a6:	d110      	bne.n	800d8ca <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d8a8:	e002      	b.n	800d8b0 <create_name+0x54>
 800d8aa:	69fb      	ldr	r3, [r7, #28]
 800d8ac:	3301      	adds	r3, #1
 800d8ae:	61fb      	str	r3, [r7, #28]
 800d8b0:	68fa      	ldr	r2, [r7, #12]
 800d8b2:	69fb      	ldr	r3, [r7, #28]
 800d8b4:	4413      	add	r3, r2
 800d8b6:	781b      	ldrb	r3, [r3, #0]
 800d8b8:	2b2f      	cmp	r3, #47	@ 0x2f
 800d8ba:	d0f6      	beq.n	800d8aa <create_name+0x4e>
 800d8bc:	68fa      	ldr	r2, [r7, #12]
 800d8be:	69fb      	ldr	r3, [r7, #28]
 800d8c0:	4413      	add	r3, r2
 800d8c2:	781b      	ldrb	r3, [r3, #0]
 800d8c4:	2b5c      	cmp	r3, #92	@ 0x5c
 800d8c6:	d0f0      	beq.n	800d8aa <create_name+0x4e>
			break;
 800d8c8:	e038      	b.n	800d93c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800d8ca:	7efb      	ldrb	r3, [r7, #27]
 800d8cc:	2b2e      	cmp	r3, #46	@ 0x2e
 800d8ce:	d003      	beq.n	800d8d8 <create_name+0x7c>
 800d8d0:	693a      	ldr	r2, [r7, #16]
 800d8d2:	697b      	ldr	r3, [r7, #20]
 800d8d4:	429a      	cmp	r2, r3
 800d8d6:	d30c      	bcc.n	800d8f2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800d8d8:	697b      	ldr	r3, [r7, #20]
 800d8da:	2b0b      	cmp	r3, #11
 800d8dc:	d002      	beq.n	800d8e4 <create_name+0x88>
 800d8de:	7efb      	ldrb	r3, [r7, #27]
 800d8e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800d8e2:	d001      	beq.n	800d8e8 <create_name+0x8c>
 800d8e4:	2306      	movs	r3, #6
 800d8e6:	e044      	b.n	800d972 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800d8e8:	2308      	movs	r3, #8
 800d8ea:	613b      	str	r3, [r7, #16]
 800d8ec:	230b      	movs	r3, #11
 800d8ee:	617b      	str	r3, [r7, #20]
			continue;
 800d8f0:	e022      	b.n	800d938 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800d8f2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	da04      	bge.n	800d904 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800d8fa:	7efb      	ldrb	r3, [r7, #27]
 800d8fc:	3b80      	subs	r3, #128	@ 0x80
 800d8fe:	4a1f      	ldr	r2, [pc, #124]	@ (800d97c <create_name+0x120>)
 800d900:	5cd3      	ldrb	r3, [r2, r3]
 800d902:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800d904:	7efb      	ldrb	r3, [r7, #27]
 800d906:	4619      	mov	r1, r3
 800d908:	481d      	ldr	r0, [pc, #116]	@ (800d980 <create_name+0x124>)
 800d90a:	f7fe ffe1 	bl	800c8d0 <chk_chr>
 800d90e:	4603      	mov	r3, r0
 800d910:	2b00      	cmp	r3, #0
 800d912:	d001      	beq.n	800d918 <create_name+0xbc>
 800d914:	2306      	movs	r3, #6
 800d916:	e02c      	b.n	800d972 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800d918:	7efb      	ldrb	r3, [r7, #27]
 800d91a:	2b60      	cmp	r3, #96	@ 0x60
 800d91c:	d905      	bls.n	800d92a <create_name+0xce>
 800d91e:	7efb      	ldrb	r3, [r7, #27]
 800d920:	2b7a      	cmp	r3, #122	@ 0x7a
 800d922:	d802      	bhi.n	800d92a <create_name+0xce>
 800d924:	7efb      	ldrb	r3, [r7, #27]
 800d926:	3b20      	subs	r3, #32
 800d928:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800d92a:	693b      	ldr	r3, [r7, #16]
 800d92c:	1c5a      	adds	r2, r3, #1
 800d92e:	613a      	str	r2, [r7, #16]
 800d930:	68ba      	ldr	r2, [r7, #8]
 800d932:	4413      	add	r3, r2
 800d934:	7efa      	ldrb	r2, [r7, #27]
 800d936:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800d938:	e7a6      	b.n	800d888 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d93a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800d93c:	68fa      	ldr	r2, [r7, #12]
 800d93e:	69fb      	ldr	r3, [r7, #28]
 800d940:	441a      	add	r2, r3
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d946:	693b      	ldr	r3, [r7, #16]
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d101      	bne.n	800d950 <create_name+0xf4>
 800d94c:	2306      	movs	r3, #6
 800d94e:	e010      	b.n	800d972 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d950:	68bb      	ldr	r3, [r7, #8]
 800d952:	781b      	ldrb	r3, [r3, #0]
 800d954:	2be5      	cmp	r3, #229	@ 0xe5
 800d956:	d102      	bne.n	800d95e <create_name+0x102>
 800d958:	68bb      	ldr	r3, [r7, #8]
 800d95a:	2205      	movs	r2, #5
 800d95c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d95e:	7efb      	ldrb	r3, [r7, #27]
 800d960:	2b20      	cmp	r3, #32
 800d962:	d801      	bhi.n	800d968 <create_name+0x10c>
 800d964:	2204      	movs	r2, #4
 800d966:	e000      	b.n	800d96a <create_name+0x10e>
 800d968:	2200      	movs	r2, #0
 800d96a:	68bb      	ldr	r3, [r7, #8]
 800d96c:	330b      	adds	r3, #11
 800d96e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800d970:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800d972:	4618      	mov	r0, r3
 800d974:	3720      	adds	r7, #32
 800d976:	46bd      	mov	sp, r7
 800d978:	bd80      	pop	{r7, pc}
 800d97a:	bf00      	nop
 800d97c:	08013a34 	.word	0x08013a34
 800d980:	0801320c 	.word	0x0801320c

0800d984 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b086      	sub	sp, #24
 800d988:	af00      	add	r7, sp, #0
 800d98a:	6078      	str	r0, [r7, #4]
 800d98c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d992:	693b      	ldr	r3, [r7, #16]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d998:	e002      	b.n	800d9a0 <follow_path+0x1c>
 800d99a:	683b      	ldr	r3, [r7, #0]
 800d99c:	3301      	adds	r3, #1
 800d99e:	603b      	str	r3, [r7, #0]
 800d9a0:	683b      	ldr	r3, [r7, #0]
 800d9a2:	781b      	ldrb	r3, [r3, #0]
 800d9a4:	2b2f      	cmp	r3, #47	@ 0x2f
 800d9a6:	d0f8      	beq.n	800d99a <follow_path+0x16>
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	781b      	ldrb	r3, [r3, #0]
 800d9ac:	2b5c      	cmp	r3, #92	@ 0x5c
 800d9ae:	d0f4      	beq.n	800d99a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d9b0:	693b      	ldr	r3, [r7, #16]
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d9b6:	683b      	ldr	r3, [r7, #0]
 800d9b8:	781b      	ldrb	r3, [r3, #0]
 800d9ba:	2b1f      	cmp	r3, #31
 800d9bc:	d80a      	bhi.n	800d9d4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	2280      	movs	r2, #128	@ 0x80
 800d9c2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800d9c6:	2100      	movs	r1, #0
 800d9c8:	6878      	ldr	r0, [r7, #4]
 800d9ca:	f7ff fcfa 	bl	800d3c2 <dir_sdi>
 800d9ce:	4603      	mov	r3, r0
 800d9d0:	75fb      	strb	r3, [r7, #23]
 800d9d2:	e043      	b.n	800da5c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d9d4:	463b      	mov	r3, r7
 800d9d6:	4619      	mov	r1, r3
 800d9d8:	6878      	ldr	r0, [r7, #4]
 800d9da:	f7ff ff3f 	bl	800d85c <create_name>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d9e2:	7dfb      	ldrb	r3, [r7, #23]
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d134      	bne.n	800da52 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d9e8:	6878      	ldr	r0, [r7, #4]
 800d9ea:	f7ff feb0 	bl	800d74e <dir_find>
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d9f8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d9fa:	7dfb      	ldrb	r3, [r7, #23]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d00a      	beq.n	800da16 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800da00:	7dfb      	ldrb	r3, [r7, #23]
 800da02:	2b04      	cmp	r3, #4
 800da04:	d127      	bne.n	800da56 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800da06:	7afb      	ldrb	r3, [r7, #11]
 800da08:	f003 0304 	and.w	r3, r3, #4
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d122      	bne.n	800da56 <follow_path+0xd2>
 800da10:	2305      	movs	r3, #5
 800da12:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800da14:	e01f      	b.n	800da56 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800da16:	7afb      	ldrb	r3, [r7, #11]
 800da18:	f003 0304 	and.w	r3, r3, #4
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d11c      	bne.n	800da5a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800da20:	693b      	ldr	r3, [r7, #16]
 800da22:	799b      	ldrb	r3, [r3, #6]
 800da24:	f003 0310 	and.w	r3, r3, #16
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d102      	bne.n	800da32 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800da2c:	2305      	movs	r3, #5
 800da2e:	75fb      	strb	r3, [r7, #23]
 800da30:	e014      	b.n	800da5c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	695b      	ldr	r3, [r3, #20]
 800da3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da40:	4413      	add	r3, r2
 800da42:	4619      	mov	r1, r3
 800da44:	68f8      	ldr	r0, [r7, #12]
 800da46:	f7ff fe43 	bl	800d6d0 <ld_clust>
 800da4a:	4602      	mov	r2, r0
 800da4c:	693b      	ldr	r3, [r7, #16]
 800da4e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800da50:	e7c0      	b.n	800d9d4 <follow_path+0x50>
			if (res != FR_OK) break;
 800da52:	bf00      	nop
 800da54:	e002      	b.n	800da5c <follow_path+0xd8>
				break;
 800da56:	bf00      	nop
 800da58:	e000      	b.n	800da5c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800da5a:	bf00      	nop
			}
		}
	}

	return res;
 800da5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800da5e:	4618      	mov	r0, r3
 800da60:	3718      	adds	r7, #24
 800da62:	46bd      	mov	sp, r7
 800da64:	bd80      	pop	{r7, pc}

0800da66 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800da66:	b480      	push	{r7}
 800da68:	b087      	sub	sp, #28
 800da6a:	af00      	add	r7, sp, #0
 800da6c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800da6e:	f04f 33ff 	mov.w	r3, #4294967295
 800da72:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d031      	beq.n	800dae0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	617b      	str	r3, [r7, #20]
 800da82:	e002      	b.n	800da8a <get_ldnumber+0x24>
 800da84:	697b      	ldr	r3, [r7, #20]
 800da86:	3301      	adds	r3, #1
 800da88:	617b      	str	r3, [r7, #20]
 800da8a:	697b      	ldr	r3, [r7, #20]
 800da8c:	781b      	ldrb	r3, [r3, #0]
 800da8e:	2b20      	cmp	r3, #32
 800da90:	d903      	bls.n	800da9a <get_ldnumber+0x34>
 800da92:	697b      	ldr	r3, [r7, #20]
 800da94:	781b      	ldrb	r3, [r3, #0]
 800da96:	2b3a      	cmp	r3, #58	@ 0x3a
 800da98:	d1f4      	bne.n	800da84 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800da9a:	697b      	ldr	r3, [r7, #20]
 800da9c:	781b      	ldrb	r3, [r3, #0]
 800da9e:	2b3a      	cmp	r3, #58	@ 0x3a
 800daa0:	d11c      	bne.n	800dadc <get_ldnumber+0x76>
			tp = *path;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	1c5a      	adds	r2, r3, #1
 800daac:	60fa      	str	r2, [r7, #12]
 800daae:	781b      	ldrb	r3, [r3, #0]
 800dab0:	3b30      	subs	r3, #48	@ 0x30
 800dab2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800dab4:	68bb      	ldr	r3, [r7, #8]
 800dab6:	2b09      	cmp	r3, #9
 800dab8:	d80e      	bhi.n	800dad8 <get_ldnumber+0x72>
 800daba:	68fa      	ldr	r2, [r7, #12]
 800dabc:	697b      	ldr	r3, [r7, #20]
 800dabe:	429a      	cmp	r2, r3
 800dac0:	d10a      	bne.n	800dad8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800dac2:	68bb      	ldr	r3, [r7, #8]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d107      	bne.n	800dad8 <get_ldnumber+0x72>
					vol = (int)i;
 800dac8:	68bb      	ldr	r3, [r7, #8]
 800daca:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800dacc:	697b      	ldr	r3, [r7, #20]
 800dace:	3301      	adds	r3, #1
 800dad0:	617b      	str	r3, [r7, #20]
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	697a      	ldr	r2, [r7, #20]
 800dad6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800dad8:	693b      	ldr	r3, [r7, #16]
 800dada:	e002      	b.n	800dae2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800dadc:	2300      	movs	r3, #0
 800dade:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800dae0:	693b      	ldr	r3, [r7, #16]
}
 800dae2:	4618      	mov	r0, r3
 800dae4:	371c      	adds	r7, #28
 800dae6:	46bd      	mov	sp, r7
 800dae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daec:	4770      	bx	lr
	...

0800daf0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800daf0:	b580      	push	{r7, lr}
 800daf2:	b082      	sub	sp, #8
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
 800daf8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	2200      	movs	r2, #0
 800dafe:	70da      	strb	r2, [r3, #3]
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	f04f 32ff 	mov.w	r2, #4294967295
 800db06:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800db08:	6839      	ldr	r1, [r7, #0]
 800db0a:	6878      	ldr	r0, [r7, #4]
 800db0c:	f7ff f8dc 	bl	800ccc8 <move_window>
 800db10:	4603      	mov	r3, r0
 800db12:	2b00      	cmp	r3, #0
 800db14:	d001      	beq.n	800db1a <check_fs+0x2a>
 800db16:	2304      	movs	r3, #4
 800db18:	e038      	b.n	800db8c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	3334      	adds	r3, #52	@ 0x34
 800db1e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800db22:	4618      	mov	r0, r3
 800db24:	f7fe fdee 	bl	800c704 <ld_word>
 800db28:	4603      	mov	r3, r0
 800db2a:	461a      	mov	r2, r3
 800db2c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800db30:	429a      	cmp	r2, r3
 800db32:	d001      	beq.n	800db38 <check_fs+0x48>
 800db34:	2303      	movs	r3, #3
 800db36:	e029      	b.n	800db8c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800db3e:	2be9      	cmp	r3, #233	@ 0xe9
 800db40:	d009      	beq.n	800db56 <check_fs+0x66>
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800db48:	2beb      	cmp	r3, #235	@ 0xeb
 800db4a:	d11e      	bne.n	800db8a <check_fs+0x9a>
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800db52:	2b90      	cmp	r3, #144	@ 0x90
 800db54:	d119      	bne.n	800db8a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	3334      	adds	r3, #52	@ 0x34
 800db5a:	3336      	adds	r3, #54	@ 0x36
 800db5c:	4618      	mov	r0, r3
 800db5e:	f7fe fdea 	bl	800c736 <ld_dword>
 800db62:	4603      	mov	r3, r0
 800db64:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800db68:	4a0a      	ldr	r2, [pc, #40]	@ (800db94 <check_fs+0xa4>)
 800db6a:	4293      	cmp	r3, r2
 800db6c:	d101      	bne.n	800db72 <check_fs+0x82>
 800db6e:	2300      	movs	r3, #0
 800db70:	e00c      	b.n	800db8c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	3334      	adds	r3, #52	@ 0x34
 800db76:	3352      	adds	r3, #82	@ 0x52
 800db78:	4618      	mov	r0, r3
 800db7a:	f7fe fddc 	bl	800c736 <ld_dword>
 800db7e:	4603      	mov	r3, r0
 800db80:	4a05      	ldr	r2, [pc, #20]	@ (800db98 <check_fs+0xa8>)
 800db82:	4293      	cmp	r3, r2
 800db84:	d101      	bne.n	800db8a <check_fs+0x9a>
 800db86:	2300      	movs	r3, #0
 800db88:	e000      	b.n	800db8c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800db8a:	2302      	movs	r3, #2
}
 800db8c:	4618      	mov	r0, r3
 800db8e:	3708      	adds	r7, #8
 800db90:	46bd      	mov	sp, r7
 800db92:	bd80      	pop	{r7, pc}
 800db94:	00544146 	.word	0x00544146
 800db98:	33544146 	.word	0x33544146

0800db9c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b096      	sub	sp, #88	@ 0x58
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	60f8      	str	r0, [r7, #12]
 800dba4:	60b9      	str	r1, [r7, #8]
 800dba6:	4613      	mov	r3, r2
 800dba8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800dbaa:	68bb      	ldr	r3, [r7, #8]
 800dbac:	2200      	movs	r2, #0
 800dbae:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800dbb0:	68f8      	ldr	r0, [r7, #12]
 800dbb2:	f7ff ff58 	bl	800da66 <get_ldnumber>
 800dbb6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800dbb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	da01      	bge.n	800dbc2 <find_volume+0x26>
 800dbbe:	230b      	movs	r3, #11
 800dbc0:	e235      	b.n	800e02e <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800dbc2:	4aa5      	ldr	r2, [pc, #660]	@ (800de58 <find_volume+0x2bc>)
 800dbc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dbc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dbca:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800dbcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d101      	bne.n	800dbd6 <find_volume+0x3a>
 800dbd2:	230c      	movs	r3, #12
 800dbd4:	e22b      	b.n	800e02e <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800dbd6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dbd8:	f7fe fe95 	bl	800c906 <lock_fs>
 800dbdc:	4603      	mov	r3, r0
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d101      	bne.n	800dbe6 <find_volume+0x4a>
 800dbe2:	230f      	movs	r3, #15
 800dbe4:	e223      	b.n	800e02e <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800dbe6:	68bb      	ldr	r3, [r7, #8]
 800dbe8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dbea:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800dbec:	79fb      	ldrb	r3, [r7, #7]
 800dbee:	f023 0301 	bic.w	r3, r3, #1
 800dbf2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800dbf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbf6:	781b      	ldrb	r3, [r3, #0]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d01a      	beq.n	800dc32 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800dbfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbfe:	785b      	ldrb	r3, [r3, #1]
 800dc00:	4618      	mov	r0, r3
 800dc02:	f7fe fcdf 	bl	800c5c4 <disk_status>
 800dc06:	4603      	mov	r3, r0
 800dc08:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800dc0c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dc10:	f003 0301 	and.w	r3, r3, #1
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d10c      	bne.n	800dc32 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800dc18:	79fb      	ldrb	r3, [r7, #7]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d007      	beq.n	800dc2e <find_volume+0x92>
 800dc1e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dc22:	f003 0304 	and.w	r3, r3, #4
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d001      	beq.n	800dc2e <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800dc2a:	230a      	movs	r3, #10
 800dc2c:	e1ff      	b.n	800e02e <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800dc2e:	2300      	movs	r3, #0
 800dc30:	e1fd      	b.n	800e02e <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800dc32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc34:	2200      	movs	r2, #0
 800dc36:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800dc38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc3a:	b2da      	uxtb	r2, r3
 800dc3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc3e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800dc40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc42:	785b      	ldrb	r3, [r3, #1]
 800dc44:	4618      	mov	r0, r3
 800dc46:	f7fe fcd7 	bl	800c5f8 <disk_initialize>
 800dc4a:	4603      	mov	r3, r0
 800dc4c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800dc50:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dc54:	f003 0301 	and.w	r3, r3, #1
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d001      	beq.n	800dc60 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800dc5c:	2303      	movs	r3, #3
 800dc5e:	e1e6      	b.n	800e02e <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800dc60:	79fb      	ldrb	r3, [r7, #7]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d007      	beq.n	800dc76 <find_volume+0xda>
 800dc66:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dc6a:	f003 0304 	and.w	r3, r3, #4
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d001      	beq.n	800dc76 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800dc72:	230a      	movs	r3, #10
 800dc74:	e1db      	b.n	800e02e <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800dc76:	2300      	movs	r3, #0
 800dc78:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800dc7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dc7c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dc7e:	f7ff ff37 	bl	800daf0 <check_fs>
 800dc82:	4603      	mov	r3, r0
 800dc84:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800dc88:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dc8c:	2b02      	cmp	r3, #2
 800dc8e:	d149      	bne.n	800dd24 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800dc90:	2300      	movs	r3, #0
 800dc92:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc94:	e01e      	b.n	800dcd4 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800dc96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc98:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800dc9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc9e:	011b      	lsls	r3, r3, #4
 800dca0:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800dca4:	4413      	add	r3, r2
 800dca6:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800dca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcaa:	3304      	adds	r3, #4
 800dcac:	781b      	ldrb	r3, [r3, #0]
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d006      	beq.n	800dcc0 <find_volume+0x124>
 800dcb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcb4:	3308      	adds	r3, #8
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	f7fe fd3d 	bl	800c736 <ld_dword>
 800dcbc:	4602      	mov	r2, r0
 800dcbe:	e000      	b.n	800dcc2 <find_volume+0x126>
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcc4:	009b      	lsls	r3, r3, #2
 800dcc6:	3358      	adds	r3, #88	@ 0x58
 800dcc8:	443b      	add	r3, r7
 800dcca:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800dcce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcd0:	3301      	adds	r3, #1
 800dcd2:	643b      	str	r3, [r7, #64]	@ 0x40
 800dcd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcd6:	2b03      	cmp	r3, #3
 800dcd8:	d9dd      	bls.n	800dc96 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800dcda:	2300      	movs	r3, #0
 800dcdc:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800dcde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d002      	beq.n	800dcea <find_volume+0x14e>
 800dce4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dce6:	3b01      	subs	r3, #1
 800dce8:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800dcea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcec:	009b      	lsls	r3, r3, #2
 800dcee:	3358      	adds	r3, #88	@ 0x58
 800dcf0:	443b      	add	r3, r7
 800dcf2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800dcf6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800dcf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d005      	beq.n	800dd0a <find_volume+0x16e>
 800dcfe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dd00:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dd02:	f7ff fef5 	bl	800daf0 <check_fs>
 800dd06:	4603      	mov	r3, r0
 800dd08:	e000      	b.n	800dd0c <find_volume+0x170>
 800dd0a:	2303      	movs	r3, #3
 800dd0c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800dd10:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dd14:	2b01      	cmp	r3, #1
 800dd16:	d905      	bls.n	800dd24 <find_volume+0x188>
 800dd18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd1a:	3301      	adds	r3, #1
 800dd1c:	643b      	str	r3, [r7, #64]	@ 0x40
 800dd1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd20:	2b03      	cmp	r3, #3
 800dd22:	d9e2      	bls.n	800dcea <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800dd24:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dd28:	2b04      	cmp	r3, #4
 800dd2a:	d101      	bne.n	800dd30 <find_volume+0x194>
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	e17e      	b.n	800e02e <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800dd30:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dd34:	2b01      	cmp	r3, #1
 800dd36:	d901      	bls.n	800dd3c <find_volume+0x1a0>
 800dd38:	230d      	movs	r3, #13
 800dd3a:	e178      	b.n	800e02e <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800dd3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd3e:	3334      	adds	r3, #52	@ 0x34
 800dd40:	330b      	adds	r3, #11
 800dd42:	4618      	mov	r0, r3
 800dd44:	f7fe fcde 	bl	800c704 <ld_word>
 800dd48:	4603      	mov	r3, r0
 800dd4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd4e:	d001      	beq.n	800dd54 <find_volume+0x1b8>
 800dd50:	230d      	movs	r3, #13
 800dd52:	e16c      	b.n	800e02e <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800dd54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd56:	3334      	adds	r3, #52	@ 0x34
 800dd58:	3316      	adds	r3, #22
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	f7fe fcd2 	bl	800c704 <ld_word>
 800dd60:	4603      	mov	r3, r0
 800dd62:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800dd64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d106      	bne.n	800dd78 <find_volume+0x1dc>
 800dd6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd6c:	3334      	adds	r3, #52	@ 0x34
 800dd6e:	3324      	adds	r3, #36	@ 0x24
 800dd70:	4618      	mov	r0, r3
 800dd72:	f7fe fce0 	bl	800c736 <ld_dword>
 800dd76:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800dd78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dd7c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800dd7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd80:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800dd84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd86:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800dd88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd8a:	789b      	ldrb	r3, [r3, #2]
 800dd8c:	2b01      	cmp	r3, #1
 800dd8e:	d005      	beq.n	800dd9c <find_volume+0x200>
 800dd90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd92:	789b      	ldrb	r3, [r3, #2]
 800dd94:	2b02      	cmp	r3, #2
 800dd96:	d001      	beq.n	800dd9c <find_volume+0x200>
 800dd98:	230d      	movs	r3, #13
 800dd9a:	e148      	b.n	800e02e <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800dd9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd9e:	789b      	ldrb	r3, [r3, #2]
 800dda0:	461a      	mov	r2, r3
 800dda2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dda4:	fb02 f303 	mul.w	r3, r2, r3
 800dda8:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ddaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ddb0:	461a      	mov	r2, r3
 800ddb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddb4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ddb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddb8:	895b      	ldrh	r3, [r3, #10]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d008      	beq.n	800ddd0 <find_volume+0x234>
 800ddbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddc0:	895b      	ldrh	r3, [r3, #10]
 800ddc2:	461a      	mov	r2, r3
 800ddc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddc6:	895b      	ldrh	r3, [r3, #10]
 800ddc8:	3b01      	subs	r3, #1
 800ddca:	4013      	ands	r3, r2
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d001      	beq.n	800ddd4 <find_volume+0x238>
 800ddd0:	230d      	movs	r3, #13
 800ddd2:	e12c      	b.n	800e02e <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800ddd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddd6:	3334      	adds	r3, #52	@ 0x34
 800ddd8:	3311      	adds	r3, #17
 800ddda:	4618      	mov	r0, r3
 800dddc:	f7fe fc92 	bl	800c704 <ld_word>
 800dde0:	4603      	mov	r3, r0
 800dde2:	461a      	mov	r2, r3
 800dde4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dde6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800dde8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddea:	891b      	ldrh	r3, [r3, #8]
 800ddec:	f003 030f 	and.w	r3, r3, #15
 800ddf0:	b29b      	uxth	r3, r3
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d001      	beq.n	800ddfa <find_volume+0x25e>
 800ddf6:	230d      	movs	r3, #13
 800ddf8:	e119      	b.n	800e02e <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800ddfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddfc:	3334      	adds	r3, #52	@ 0x34
 800ddfe:	3313      	adds	r3, #19
 800de00:	4618      	mov	r0, r3
 800de02:	f7fe fc7f 	bl	800c704 <ld_word>
 800de06:	4603      	mov	r3, r0
 800de08:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800de0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d106      	bne.n	800de1e <find_volume+0x282>
 800de10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de12:	3334      	adds	r3, #52	@ 0x34
 800de14:	3320      	adds	r3, #32
 800de16:	4618      	mov	r0, r3
 800de18:	f7fe fc8d 	bl	800c736 <ld_dword>
 800de1c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800de1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de20:	3334      	adds	r3, #52	@ 0x34
 800de22:	330e      	adds	r3, #14
 800de24:	4618      	mov	r0, r3
 800de26:	f7fe fc6d 	bl	800c704 <ld_word>
 800de2a:	4603      	mov	r3, r0
 800de2c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800de2e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800de30:	2b00      	cmp	r3, #0
 800de32:	d101      	bne.n	800de38 <find_volume+0x29c>
 800de34:	230d      	movs	r3, #13
 800de36:	e0fa      	b.n	800e02e <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800de38:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800de3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800de3c:	4413      	add	r3, r2
 800de3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800de40:	8912      	ldrh	r2, [r2, #8]
 800de42:	0912      	lsrs	r2, r2, #4
 800de44:	b292      	uxth	r2, r2
 800de46:	4413      	add	r3, r2
 800de48:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800de4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800de4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de4e:	429a      	cmp	r2, r3
 800de50:	d204      	bcs.n	800de5c <find_volume+0x2c0>
 800de52:	230d      	movs	r3, #13
 800de54:	e0eb      	b.n	800e02e <find_volume+0x492>
 800de56:	bf00      	nop
 800de58:	200008a0 	.word	0x200008a0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800de5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800de5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de60:	1ad3      	subs	r3, r2, r3
 800de62:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800de64:	8952      	ldrh	r2, [r2, #10]
 800de66:	fbb3 f3f2 	udiv	r3, r3, r2
 800de6a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800de6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d101      	bne.n	800de76 <find_volume+0x2da>
 800de72:	230d      	movs	r3, #13
 800de74:	e0db      	b.n	800e02e <find_volume+0x492>
		fmt = FS_FAT32;
 800de76:	2303      	movs	r3, #3
 800de78:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800de7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de7e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800de82:	4293      	cmp	r3, r2
 800de84:	d802      	bhi.n	800de8c <find_volume+0x2f0>
 800de86:	2302      	movs	r3, #2
 800de88:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800de8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de8e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800de92:	4293      	cmp	r3, r2
 800de94:	d802      	bhi.n	800de9c <find_volume+0x300>
 800de96:	2301      	movs	r3, #1
 800de98:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800de9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de9e:	1c9a      	adds	r2, r3, #2
 800dea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dea2:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800dea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dea6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dea8:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800deaa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800deac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800deae:	441a      	add	r2, r3
 800deb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800deb2:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800deb4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800deb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deb8:	441a      	add	r2, r3
 800deba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800debc:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800debe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dec2:	2b03      	cmp	r3, #3
 800dec4:	d11e      	bne.n	800df04 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800dec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dec8:	3334      	adds	r3, #52	@ 0x34
 800deca:	332a      	adds	r3, #42	@ 0x2a
 800decc:	4618      	mov	r0, r3
 800dece:	f7fe fc19 	bl	800c704 <ld_word>
 800ded2:	4603      	mov	r3, r0
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d001      	beq.n	800dedc <find_volume+0x340>
 800ded8:	230d      	movs	r3, #13
 800deda:	e0a8      	b.n	800e02e <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800dedc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dede:	891b      	ldrh	r3, [r3, #8]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d001      	beq.n	800dee8 <find_volume+0x34c>
 800dee4:	230d      	movs	r3, #13
 800dee6:	e0a2      	b.n	800e02e <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800dee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800deea:	3334      	adds	r3, #52	@ 0x34
 800deec:	332c      	adds	r3, #44	@ 0x2c
 800deee:	4618      	mov	r0, r3
 800def0:	f7fe fc21 	bl	800c736 <ld_dword>
 800def4:	4602      	mov	r2, r0
 800def6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800def8:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800defa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800defc:	699b      	ldr	r3, [r3, #24]
 800defe:	009b      	lsls	r3, r3, #2
 800df00:	647b      	str	r3, [r7, #68]	@ 0x44
 800df02:	e01f      	b.n	800df44 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800df04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df06:	891b      	ldrh	r3, [r3, #8]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d101      	bne.n	800df10 <find_volume+0x374>
 800df0c:	230d      	movs	r3, #13
 800df0e:	e08e      	b.n	800e02e <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800df10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800df14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df16:	441a      	add	r2, r3
 800df18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df1a:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800df1c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800df20:	2b02      	cmp	r3, #2
 800df22:	d103      	bne.n	800df2c <find_volume+0x390>
 800df24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df26:	699b      	ldr	r3, [r3, #24]
 800df28:	005b      	lsls	r3, r3, #1
 800df2a:	e00a      	b.n	800df42 <find_volume+0x3a6>
 800df2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df2e:	699a      	ldr	r2, [r3, #24]
 800df30:	4613      	mov	r3, r2
 800df32:	005b      	lsls	r3, r3, #1
 800df34:	4413      	add	r3, r2
 800df36:	085a      	lsrs	r2, r3, #1
 800df38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df3a:	699b      	ldr	r3, [r3, #24]
 800df3c:	f003 0301 	and.w	r3, r3, #1
 800df40:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800df42:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800df44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df46:	69da      	ldr	r2, [r3, #28]
 800df48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800df4a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800df4e:	0a5b      	lsrs	r3, r3, #9
 800df50:	429a      	cmp	r2, r3
 800df52:	d201      	bcs.n	800df58 <find_volume+0x3bc>
 800df54:	230d      	movs	r3, #13
 800df56:	e06a      	b.n	800e02e <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800df58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df5a:	f04f 32ff 	mov.w	r2, #4294967295
 800df5e:	615a      	str	r2, [r3, #20]
 800df60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df62:	695a      	ldr	r2, [r3, #20]
 800df64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df66:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800df68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df6a:	2280      	movs	r2, #128	@ 0x80
 800df6c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800df6e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800df72:	2b03      	cmp	r3, #3
 800df74:	d149      	bne.n	800e00a <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800df76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df78:	3334      	adds	r3, #52	@ 0x34
 800df7a:	3330      	adds	r3, #48	@ 0x30
 800df7c:	4618      	mov	r0, r3
 800df7e:	f7fe fbc1 	bl	800c704 <ld_word>
 800df82:	4603      	mov	r3, r0
 800df84:	2b01      	cmp	r3, #1
 800df86:	d140      	bne.n	800e00a <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800df88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800df8a:	3301      	adds	r3, #1
 800df8c:	4619      	mov	r1, r3
 800df8e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800df90:	f7fe fe9a 	bl	800ccc8 <move_window>
 800df94:	4603      	mov	r3, r0
 800df96:	2b00      	cmp	r3, #0
 800df98:	d137      	bne.n	800e00a <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800df9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df9c:	2200      	movs	r2, #0
 800df9e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800dfa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfa2:	3334      	adds	r3, #52	@ 0x34
 800dfa4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	f7fe fbab 	bl	800c704 <ld_word>
 800dfae:	4603      	mov	r3, r0
 800dfb0:	461a      	mov	r2, r3
 800dfb2:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800dfb6:	429a      	cmp	r2, r3
 800dfb8:	d127      	bne.n	800e00a <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800dfba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfbc:	3334      	adds	r3, #52	@ 0x34
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	f7fe fbb9 	bl	800c736 <ld_dword>
 800dfc4:	4603      	mov	r3, r0
 800dfc6:	4a1c      	ldr	r2, [pc, #112]	@ (800e038 <find_volume+0x49c>)
 800dfc8:	4293      	cmp	r3, r2
 800dfca:	d11e      	bne.n	800e00a <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800dfcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfce:	3334      	adds	r3, #52	@ 0x34
 800dfd0:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	f7fe fbae 	bl	800c736 <ld_dword>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	4a17      	ldr	r2, [pc, #92]	@ (800e03c <find_volume+0x4a0>)
 800dfde:	4293      	cmp	r3, r2
 800dfe0:	d113      	bne.n	800e00a <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800dfe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfe4:	3334      	adds	r3, #52	@ 0x34
 800dfe6:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800dfea:	4618      	mov	r0, r3
 800dfec:	f7fe fba3 	bl	800c736 <ld_dword>
 800dff0:	4602      	mov	r2, r0
 800dff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dff4:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800dff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dff8:	3334      	adds	r3, #52	@ 0x34
 800dffa:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800dffe:	4618      	mov	r0, r3
 800e000:	f7fe fb99 	bl	800c736 <ld_dword>
 800e004:	4602      	mov	r2, r0
 800e006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e008:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e00a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e00c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800e010:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e012:	4b0b      	ldr	r3, [pc, #44]	@ (800e040 <find_volume+0x4a4>)
 800e014:	881b      	ldrh	r3, [r3, #0]
 800e016:	3301      	adds	r3, #1
 800e018:	b29a      	uxth	r2, r3
 800e01a:	4b09      	ldr	r3, [pc, #36]	@ (800e040 <find_volume+0x4a4>)
 800e01c:	801a      	strh	r2, [r3, #0]
 800e01e:	4b08      	ldr	r3, [pc, #32]	@ (800e040 <find_volume+0x4a4>)
 800e020:	881a      	ldrh	r2, [r3, #0]
 800e022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e024:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e026:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e028:	f7fe fde6 	bl	800cbf8 <clear_lock>
#endif
	return FR_OK;
 800e02c:	2300      	movs	r3, #0
}
 800e02e:	4618      	mov	r0, r3
 800e030:	3758      	adds	r7, #88	@ 0x58
 800e032:	46bd      	mov	sp, r7
 800e034:	bd80      	pop	{r7, pc}
 800e036:	bf00      	nop
 800e038:	41615252 	.word	0x41615252
 800e03c:	61417272 	.word	0x61417272
 800e040:	200008a4 	.word	0x200008a4

0800e044 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b084      	sub	sp, #16
 800e048:	af00      	add	r7, sp, #0
 800e04a:	6078      	str	r0, [r7, #4]
 800e04c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e04e:	2309      	movs	r3, #9
 800e050:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d02e      	beq.n	800e0b6 <validate+0x72>
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d02a      	beq.n	800e0b6 <validate+0x72>
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	781b      	ldrb	r3, [r3, #0]
 800e066:	2b00      	cmp	r3, #0
 800e068:	d025      	beq.n	800e0b6 <validate+0x72>
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	889a      	ldrh	r2, [r3, #4]
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	88db      	ldrh	r3, [r3, #6]
 800e074:	429a      	cmp	r2, r3
 800e076:	d11e      	bne.n	800e0b6 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	4618      	mov	r0, r3
 800e07e:	f7fe fc42 	bl	800c906 <lock_fs>
 800e082:	4603      	mov	r3, r0
 800e084:	2b00      	cmp	r3, #0
 800e086:	d014      	beq.n	800e0b2 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	785b      	ldrb	r3, [r3, #1]
 800e08e:	4618      	mov	r0, r3
 800e090:	f7fe fa98 	bl	800c5c4 <disk_status>
 800e094:	4603      	mov	r3, r0
 800e096:	f003 0301 	and.w	r3, r3, #1
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d102      	bne.n	800e0a4 <validate+0x60>
				res = FR_OK;
 800e09e:	2300      	movs	r3, #0
 800e0a0:	73fb      	strb	r3, [r7, #15]
 800e0a2:	e008      	b.n	800e0b6 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	2100      	movs	r1, #0
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	f7fe fc41 	bl	800c932 <unlock_fs>
 800e0b0:	e001      	b.n	800e0b6 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800e0b2:	230f      	movs	r3, #15
 800e0b4:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e0b6:	7bfb      	ldrb	r3, [r7, #15]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d102      	bne.n	800e0c2 <validate+0x7e>
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	e000      	b.n	800e0c4 <validate+0x80>
 800e0c2:	2300      	movs	r3, #0
 800e0c4:	683a      	ldr	r2, [r7, #0]
 800e0c6:	6013      	str	r3, [r2, #0]
	return res;
 800e0c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	3710      	adds	r7, #16
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	bd80      	pop	{r7, pc}
	...

0800e0d4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b088      	sub	sp, #32
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	60f8      	str	r0, [r7, #12]
 800e0dc:	60b9      	str	r1, [r7, #8]
 800e0de:	4613      	mov	r3, r2
 800e0e0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e0e2:	68bb      	ldr	r3, [r7, #8]
 800e0e4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e0e6:	f107 0310 	add.w	r3, r7, #16
 800e0ea:	4618      	mov	r0, r3
 800e0ec:	f7ff fcbb 	bl	800da66 <get_ldnumber>
 800e0f0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e0f2:	69fb      	ldr	r3, [r7, #28]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	da01      	bge.n	800e0fc <f_mount+0x28>
 800e0f8:	230b      	movs	r3, #11
 800e0fa:	e048      	b.n	800e18e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e0fc:	4a26      	ldr	r2, [pc, #152]	@ (800e198 <f_mount+0xc4>)
 800e0fe:	69fb      	ldr	r3, [r7, #28]
 800e100:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e104:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e106:	69bb      	ldr	r3, [r7, #24]
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d00f      	beq.n	800e12c <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e10c:	69b8      	ldr	r0, [r7, #24]
 800e10e:	f7fe fd73 	bl	800cbf8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800e112:	69bb      	ldr	r3, [r7, #24]
 800e114:	68db      	ldr	r3, [r3, #12]
 800e116:	4618      	mov	r0, r3
 800e118:	f000 fca3 	bl	800ea62 <ff_del_syncobj>
 800e11c:	4603      	mov	r3, r0
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d101      	bne.n	800e126 <f_mount+0x52>
 800e122:	2302      	movs	r3, #2
 800e124:	e033      	b.n	800e18e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e126:	69bb      	ldr	r3, [r7, #24]
 800e128:	2200      	movs	r2, #0
 800e12a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d00f      	beq.n	800e152 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	2200      	movs	r2, #0
 800e136:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800e138:	69fb      	ldr	r3, [r7, #28]
 800e13a:	b2da      	uxtb	r2, r3
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	330c      	adds	r3, #12
 800e140:	4619      	mov	r1, r3
 800e142:	4610      	mov	r0, r2
 800e144:	f000 fc6d 	bl	800ea22 <ff_cre_syncobj>
 800e148:	4603      	mov	r3, r0
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d101      	bne.n	800e152 <f_mount+0x7e>
 800e14e:	2302      	movs	r3, #2
 800e150:	e01d      	b.n	800e18e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e152:	68fa      	ldr	r2, [r7, #12]
 800e154:	4910      	ldr	r1, [pc, #64]	@ (800e198 <f_mount+0xc4>)
 800e156:	69fb      	ldr	r3, [r7, #28]
 800e158:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d002      	beq.n	800e168 <f_mount+0x94>
 800e162:	79fb      	ldrb	r3, [r7, #7]
 800e164:	2b01      	cmp	r3, #1
 800e166:	d001      	beq.n	800e16c <f_mount+0x98>
 800e168:	2300      	movs	r3, #0
 800e16a:	e010      	b.n	800e18e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e16c:	f107 010c 	add.w	r1, r7, #12
 800e170:	f107 0308 	add.w	r3, r7, #8
 800e174:	2200      	movs	r2, #0
 800e176:	4618      	mov	r0, r3
 800e178:	f7ff fd10 	bl	800db9c <find_volume>
 800e17c:	4603      	mov	r3, r0
 800e17e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	7dfa      	ldrb	r2, [r7, #23]
 800e184:	4611      	mov	r1, r2
 800e186:	4618      	mov	r0, r3
 800e188:	f7fe fbd3 	bl	800c932 <unlock_fs>
 800e18c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e18e:	4618      	mov	r0, r3
 800e190:	3720      	adds	r7, #32
 800e192:	46bd      	mov	sp, r7
 800e194:	bd80      	pop	{r7, pc}
 800e196:	bf00      	nop
 800e198:	200008a0 	.word	0x200008a0

0800e19c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e19c:	b580      	push	{r7, lr}
 800e19e:	b098      	sub	sp, #96	@ 0x60
 800e1a0:	af00      	add	r7, sp, #0
 800e1a2:	60f8      	str	r0, [r7, #12]
 800e1a4:	60b9      	str	r1, [r7, #8]
 800e1a6:	4613      	mov	r3, r2
 800e1a8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d101      	bne.n	800e1b4 <f_open+0x18>
 800e1b0:	2309      	movs	r3, #9
 800e1b2:	e1b0      	b.n	800e516 <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e1b4:	79fb      	ldrb	r3, [r7, #7]
 800e1b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e1ba:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e1bc:	79fa      	ldrb	r2, [r7, #7]
 800e1be:	f107 0110 	add.w	r1, r7, #16
 800e1c2:	f107 0308 	add.w	r3, r7, #8
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	f7ff fce8 	bl	800db9c <find_volume>
 800e1cc:	4603      	mov	r3, r0
 800e1ce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800e1d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	f040 818d 	bne.w	800e4f6 <f_open+0x35a>
		dj.obj.fs = fs;
 800e1dc:	693b      	ldr	r3, [r7, #16]
 800e1de:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e1e0:	68ba      	ldr	r2, [r7, #8]
 800e1e2:	f107 0314 	add.w	r3, r7, #20
 800e1e6:	4611      	mov	r1, r2
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	f7ff fbcb 	bl	800d984 <follow_path>
 800e1ee:	4603      	mov	r3, r0
 800e1f0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e1f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d118      	bne.n	800e22e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e1fc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e200:	b25b      	sxtb	r3, r3
 800e202:	2b00      	cmp	r3, #0
 800e204:	da03      	bge.n	800e20e <f_open+0x72>
				res = FR_INVALID_NAME;
 800e206:	2306      	movs	r3, #6
 800e208:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e20c:	e00f      	b.n	800e22e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e20e:	79fb      	ldrb	r3, [r7, #7]
 800e210:	2b01      	cmp	r3, #1
 800e212:	bf8c      	ite	hi
 800e214:	2301      	movhi	r3, #1
 800e216:	2300      	movls	r3, #0
 800e218:	b2db      	uxtb	r3, r3
 800e21a:	461a      	mov	r2, r3
 800e21c:	f107 0314 	add.w	r3, r7, #20
 800e220:	4611      	mov	r1, r2
 800e222:	4618      	mov	r0, r3
 800e224:	f7fe fba0 	bl	800c968 <chk_lock>
 800e228:	4603      	mov	r3, r0
 800e22a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e22e:	79fb      	ldrb	r3, [r7, #7]
 800e230:	f003 031c 	and.w	r3, r3, #28
 800e234:	2b00      	cmp	r3, #0
 800e236:	d07f      	beq.n	800e338 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800e238:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d017      	beq.n	800e270 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e240:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e244:	2b04      	cmp	r3, #4
 800e246:	d10e      	bne.n	800e266 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e248:	f7fe fbea 	bl	800ca20 <enq_lock>
 800e24c:	4603      	mov	r3, r0
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d006      	beq.n	800e260 <f_open+0xc4>
 800e252:	f107 0314 	add.w	r3, r7, #20
 800e256:	4618      	mov	r0, r3
 800e258:	f7ff face 	bl	800d7f8 <dir_register>
 800e25c:	4603      	mov	r3, r0
 800e25e:	e000      	b.n	800e262 <f_open+0xc6>
 800e260:	2312      	movs	r3, #18
 800e262:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e266:	79fb      	ldrb	r3, [r7, #7]
 800e268:	f043 0308 	orr.w	r3, r3, #8
 800e26c:	71fb      	strb	r3, [r7, #7]
 800e26e:	e010      	b.n	800e292 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e270:	7ebb      	ldrb	r3, [r7, #26]
 800e272:	f003 0311 	and.w	r3, r3, #17
 800e276:	2b00      	cmp	r3, #0
 800e278:	d003      	beq.n	800e282 <f_open+0xe6>
					res = FR_DENIED;
 800e27a:	2307      	movs	r3, #7
 800e27c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e280:	e007      	b.n	800e292 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e282:	79fb      	ldrb	r3, [r7, #7]
 800e284:	f003 0304 	and.w	r3, r3, #4
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d002      	beq.n	800e292 <f_open+0xf6>
 800e28c:	2308      	movs	r3, #8
 800e28e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e292:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e296:	2b00      	cmp	r3, #0
 800e298:	d168      	bne.n	800e36c <f_open+0x1d0>
 800e29a:	79fb      	ldrb	r3, [r7, #7]
 800e29c:	f003 0308 	and.w	r3, r3, #8
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d063      	beq.n	800e36c <f_open+0x1d0>
				dw = GET_FATTIME();
 800e2a4:	f7fd ff64 	bl	800c170 <get_fattime>
 800e2a8:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e2aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2ac:	330e      	adds	r3, #14
 800e2ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	f7fe fa7e 	bl	800c7b2 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e2b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2b8:	3316      	adds	r3, #22
 800e2ba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e2bc:	4618      	mov	r0, r3
 800e2be:	f7fe fa78 	bl	800c7b2 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e2c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2c4:	330b      	adds	r3, #11
 800e2c6:	2220      	movs	r2, #32
 800e2c8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e2ca:	693b      	ldr	r3, [r7, #16]
 800e2cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e2ce:	4611      	mov	r1, r2
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	f7ff f9fd 	bl	800d6d0 <ld_clust>
 800e2d6:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e2d8:	693b      	ldr	r3, [r7, #16]
 800e2da:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e2dc:	2200      	movs	r2, #0
 800e2de:	4618      	mov	r0, r3
 800e2e0:	f7ff fa15 	bl	800d70e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e2e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2e6:	331c      	adds	r3, #28
 800e2e8:	2100      	movs	r1, #0
 800e2ea:	4618      	mov	r0, r3
 800e2ec:	f7fe fa61 	bl	800c7b2 <st_dword>
					fs->wflag = 1;
 800e2f0:	693b      	ldr	r3, [r7, #16]
 800e2f2:	2201      	movs	r2, #1
 800e2f4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e2f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d037      	beq.n	800e36c <f_open+0x1d0>
						dw = fs->winsect;
 800e2fc:	693b      	ldr	r3, [r7, #16]
 800e2fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e300:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800e302:	f107 0314 	add.w	r3, r7, #20
 800e306:	2200      	movs	r2, #0
 800e308:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800e30a:	4618      	mov	r0, r3
 800e30c:	f7fe ff28 	bl	800d160 <remove_chain>
 800e310:	4603      	mov	r3, r0
 800e312:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800e316:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d126      	bne.n	800e36c <f_open+0x1d0>
							res = move_window(fs, dw);
 800e31e:	693b      	ldr	r3, [r7, #16]
 800e320:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e322:	4618      	mov	r0, r3
 800e324:	f7fe fcd0 	bl	800ccc8 <move_window>
 800e328:	4603      	mov	r3, r0
 800e32a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e32e:	693b      	ldr	r3, [r7, #16]
 800e330:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e332:	3a01      	subs	r2, #1
 800e334:	611a      	str	r2, [r3, #16]
 800e336:	e019      	b.n	800e36c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e338:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d115      	bne.n	800e36c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e340:	7ebb      	ldrb	r3, [r7, #26]
 800e342:	f003 0310 	and.w	r3, r3, #16
 800e346:	2b00      	cmp	r3, #0
 800e348:	d003      	beq.n	800e352 <f_open+0x1b6>
					res = FR_NO_FILE;
 800e34a:	2304      	movs	r3, #4
 800e34c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e350:	e00c      	b.n	800e36c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e352:	79fb      	ldrb	r3, [r7, #7]
 800e354:	f003 0302 	and.w	r3, r3, #2
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d007      	beq.n	800e36c <f_open+0x1d0>
 800e35c:	7ebb      	ldrb	r3, [r7, #26]
 800e35e:	f003 0301 	and.w	r3, r3, #1
 800e362:	2b00      	cmp	r3, #0
 800e364:	d002      	beq.n	800e36c <f_open+0x1d0>
						res = FR_DENIED;
 800e366:	2307      	movs	r3, #7
 800e368:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800e36c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e370:	2b00      	cmp	r3, #0
 800e372:	d126      	bne.n	800e3c2 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e374:	79fb      	ldrb	r3, [r7, #7]
 800e376:	f003 0308 	and.w	r3, r3, #8
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d003      	beq.n	800e386 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800e37e:	79fb      	ldrb	r3, [r7, #7]
 800e380:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e384:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e386:	693b      	ldr	r3, [r7, #16]
 800e388:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800e38e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e394:	79fb      	ldrb	r3, [r7, #7]
 800e396:	2b01      	cmp	r3, #1
 800e398:	bf8c      	ite	hi
 800e39a:	2301      	movhi	r3, #1
 800e39c:	2300      	movls	r3, #0
 800e39e:	b2db      	uxtb	r3, r3
 800e3a0:	461a      	mov	r2, r3
 800e3a2:	f107 0314 	add.w	r3, r7, #20
 800e3a6:	4611      	mov	r1, r2
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	f7fe fb5b 	bl	800ca64 <inc_lock>
 800e3ae:	4602      	mov	r2, r0
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	691b      	ldr	r3, [r3, #16]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d102      	bne.n	800e3c2 <f_open+0x226>
 800e3bc:	2302      	movs	r3, #2
 800e3be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e3c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	f040 8095 	bne.w	800e4f6 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e3cc:	693b      	ldr	r3, [r7, #16]
 800e3ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e3d0:	4611      	mov	r1, r2
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	f7ff f97c 	bl	800d6d0 <ld_clust>
 800e3d8:	4602      	mov	r2, r0
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e3de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3e0:	331c      	adds	r3, #28
 800e3e2:	4618      	mov	r0, r3
 800e3e4:	f7fe f9a7 	bl	800c736 <ld_dword>
 800e3e8:	4602      	mov	r2, r0
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	2200      	movs	r2, #0
 800e3f2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e3f4:	693a      	ldr	r2, [r7, #16]
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e3fa:	693b      	ldr	r3, [r7, #16]
 800e3fc:	88da      	ldrh	r2, [r3, #6]
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	79fa      	ldrb	r2, [r7, #7]
 800e406:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	2200      	movs	r2, #0
 800e40c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	2200      	movs	r2, #0
 800e412:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	2200      	movs	r2, #0
 800e418:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	3330      	adds	r3, #48	@ 0x30
 800e41e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e422:	2100      	movs	r1, #0
 800e424:	4618      	mov	r0, r3
 800e426:	f7fe fa11 	bl	800c84c <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e42a:	79fb      	ldrb	r3, [r7, #7]
 800e42c:	f003 0320 	and.w	r3, r3, #32
 800e430:	2b00      	cmp	r3, #0
 800e432:	d060      	beq.n	800e4f6 <f_open+0x35a>
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	68db      	ldr	r3, [r3, #12]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d05c      	beq.n	800e4f6 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	68da      	ldr	r2, [r3, #12]
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e444:	693b      	ldr	r3, [r7, #16]
 800e446:	895b      	ldrh	r3, [r3, #10]
 800e448:	025b      	lsls	r3, r3, #9
 800e44a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	689b      	ldr	r3, [r3, #8]
 800e450:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	68db      	ldr	r3, [r3, #12]
 800e456:	657b      	str	r3, [r7, #84]	@ 0x54
 800e458:	e016      	b.n	800e488 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e45e:	4618      	mov	r0, r3
 800e460:	f7fe fced 	bl	800ce3e <get_fat>
 800e464:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800e466:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e468:	2b01      	cmp	r3, #1
 800e46a:	d802      	bhi.n	800e472 <f_open+0x2d6>
 800e46c:	2302      	movs	r3, #2
 800e46e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e472:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e474:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e478:	d102      	bne.n	800e480 <f_open+0x2e4>
 800e47a:	2301      	movs	r3, #1
 800e47c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e480:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e482:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e484:	1ad3      	subs	r3, r2, r3
 800e486:	657b      	str	r3, [r7, #84]	@ 0x54
 800e488:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d103      	bne.n	800e498 <f_open+0x2fc>
 800e490:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e492:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e494:	429a      	cmp	r2, r3
 800e496:	d8e0      	bhi.n	800e45a <f_open+0x2be>
				}
				fp->clust = clst;
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e49c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e49e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d127      	bne.n	800e4f6 <f_open+0x35a>
 800e4a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d022      	beq.n	800e4f6 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e4b0:	693b      	ldr	r3, [r7, #16]
 800e4b2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e4b4:	4618      	mov	r0, r3
 800e4b6:	f7fe fca3 	bl	800ce00 <clust2sect>
 800e4ba:	6478      	str	r0, [r7, #68]	@ 0x44
 800e4bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d103      	bne.n	800e4ca <f_open+0x32e>
						res = FR_INT_ERR;
 800e4c2:	2302      	movs	r3, #2
 800e4c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e4c8:	e015      	b.n	800e4f6 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e4ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4cc:	0a5a      	lsrs	r2, r3, #9
 800e4ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e4d0:	441a      	add	r2, r3
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e4d6:	693b      	ldr	r3, [r7, #16]
 800e4d8:	7858      	ldrb	r0, [r3, #1]
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	6a1a      	ldr	r2, [r3, #32]
 800e4e4:	2301      	movs	r3, #1
 800e4e6:	f7fe f8af 	bl	800c648 <disk_read>
 800e4ea:	4603      	mov	r3, r0
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d002      	beq.n	800e4f6 <f_open+0x35a>
 800e4f0:	2301      	movs	r3, #1
 800e4f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e4f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d002      	beq.n	800e504 <f_open+0x368>
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	2200      	movs	r2, #0
 800e502:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e504:	693b      	ldr	r3, [r7, #16]
 800e506:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800e50a:	4611      	mov	r1, r2
 800e50c:	4618      	mov	r0, r3
 800e50e:	f7fe fa10 	bl	800c932 <unlock_fs>
 800e512:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800e516:	4618      	mov	r0, r3
 800e518:	3760      	adds	r7, #96	@ 0x60
 800e51a:	46bd      	mov	sp, r7
 800e51c:	bd80      	pop	{r7, pc}

0800e51e <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e51e:	b580      	push	{r7, lr}
 800e520:	b08e      	sub	sp, #56	@ 0x38
 800e522:	af00      	add	r7, sp, #0
 800e524:	60f8      	str	r0, [r7, #12]
 800e526:	60b9      	str	r1, [r7, #8]
 800e528:	607a      	str	r2, [r7, #4]
 800e52a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e52c:	68bb      	ldr	r3, [r7, #8]
 800e52e:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	2200      	movs	r2, #0
 800e534:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	f107 0214 	add.w	r2, r7, #20
 800e53c:	4611      	mov	r1, r2
 800e53e:	4618      	mov	r0, r3
 800e540:	f7ff fd80 	bl	800e044 <validate>
 800e544:	4603      	mov	r3, r0
 800e546:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e54a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d107      	bne.n	800e562 <f_read+0x44>
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	7d5b      	ldrb	r3, [r3, #21]
 800e556:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e55a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d009      	beq.n	800e576 <f_read+0x58>
 800e562:	697b      	ldr	r3, [r7, #20]
 800e564:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800e568:	4611      	mov	r1, r2
 800e56a:	4618      	mov	r0, r3
 800e56c:	f7fe f9e1 	bl	800c932 <unlock_fs>
 800e570:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e574:	e13d      	b.n	800e7f2 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	7d1b      	ldrb	r3, [r3, #20]
 800e57a:	f003 0301 	and.w	r3, r3, #1
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d106      	bne.n	800e590 <f_read+0x72>
 800e582:	697b      	ldr	r3, [r7, #20]
 800e584:	2107      	movs	r1, #7
 800e586:	4618      	mov	r0, r3
 800e588:	f7fe f9d3 	bl	800c932 <unlock_fs>
 800e58c:	2307      	movs	r3, #7
 800e58e:	e130      	b.n	800e7f2 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	68da      	ldr	r2, [r3, #12]
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	699b      	ldr	r3, [r3, #24]
 800e598:	1ad3      	subs	r3, r2, r3
 800e59a:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e59c:	687a      	ldr	r2, [r7, #4]
 800e59e:	6a3b      	ldr	r3, [r7, #32]
 800e5a0:	429a      	cmp	r2, r3
 800e5a2:	f240 811c 	bls.w	800e7de <f_read+0x2c0>
 800e5a6:	6a3b      	ldr	r3, [r7, #32]
 800e5a8:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e5aa:	e118      	b.n	800e7de <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	699b      	ldr	r3, [r3, #24]
 800e5b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	f040 80e4 	bne.w	800e782 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	699b      	ldr	r3, [r3, #24]
 800e5be:	0a5b      	lsrs	r3, r3, #9
 800e5c0:	697a      	ldr	r2, [r7, #20]
 800e5c2:	8952      	ldrh	r2, [r2, #10]
 800e5c4:	3a01      	subs	r2, #1
 800e5c6:	4013      	ands	r3, r2
 800e5c8:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e5ca:	69fb      	ldr	r3, [r7, #28]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d139      	bne.n	800e644 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	699b      	ldr	r3, [r3, #24]
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d103      	bne.n	800e5e0 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	689b      	ldr	r3, [r3, #8]
 800e5dc:	633b      	str	r3, [r7, #48]	@ 0x30
 800e5de:	e013      	b.n	800e608 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d007      	beq.n	800e5f8 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	699b      	ldr	r3, [r3, #24]
 800e5ec:	4619      	mov	r1, r3
 800e5ee:	68f8      	ldr	r0, [r7, #12]
 800e5f0:	f7fe feb3 	bl	800d35a <clmt_clust>
 800e5f4:	6338      	str	r0, [r7, #48]	@ 0x30
 800e5f6:	e007      	b.n	800e608 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e5f8:	68fa      	ldr	r2, [r7, #12]
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	69db      	ldr	r3, [r3, #28]
 800e5fe:	4619      	mov	r1, r3
 800e600:	4610      	mov	r0, r2
 800e602:	f7fe fc1c 	bl	800ce3e <get_fat>
 800e606:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e60a:	2b01      	cmp	r3, #1
 800e60c:	d809      	bhi.n	800e622 <f_read+0x104>
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	2202      	movs	r2, #2
 800e612:	755a      	strb	r2, [r3, #21]
 800e614:	697b      	ldr	r3, [r7, #20]
 800e616:	2102      	movs	r1, #2
 800e618:	4618      	mov	r0, r3
 800e61a:	f7fe f98a 	bl	800c932 <unlock_fs>
 800e61e:	2302      	movs	r3, #2
 800e620:	e0e7      	b.n	800e7f2 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e624:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e628:	d109      	bne.n	800e63e <f_read+0x120>
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	2201      	movs	r2, #1
 800e62e:	755a      	strb	r2, [r3, #21]
 800e630:	697b      	ldr	r3, [r7, #20]
 800e632:	2101      	movs	r1, #1
 800e634:	4618      	mov	r0, r3
 800e636:	f7fe f97c 	bl	800c932 <unlock_fs>
 800e63a:	2301      	movs	r3, #1
 800e63c:	e0d9      	b.n	800e7f2 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e642:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e644:	697a      	ldr	r2, [r7, #20]
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	69db      	ldr	r3, [r3, #28]
 800e64a:	4619      	mov	r1, r3
 800e64c:	4610      	mov	r0, r2
 800e64e:	f7fe fbd7 	bl	800ce00 <clust2sect>
 800e652:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e654:	69bb      	ldr	r3, [r7, #24]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d109      	bne.n	800e66e <f_read+0x150>
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	2202      	movs	r2, #2
 800e65e:	755a      	strb	r2, [r3, #21]
 800e660:	697b      	ldr	r3, [r7, #20]
 800e662:	2102      	movs	r1, #2
 800e664:	4618      	mov	r0, r3
 800e666:	f7fe f964 	bl	800c932 <unlock_fs>
 800e66a:	2302      	movs	r3, #2
 800e66c:	e0c1      	b.n	800e7f2 <f_read+0x2d4>
			sect += csect;
 800e66e:	69ba      	ldr	r2, [r7, #24]
 800e670:	69fb      	ldr	r3, [r7, #28]
 800e672:	4413      	add	r3, r2
 800e674:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	0a5b      	lsrs	r3, r3, #9
 800e67a:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e67c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d03e      	beq.n	800e700 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e682:	69fa      	ldr	r2, [r7, #28]
 800e684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e686:	4413      	add	r3, r2
 800e688:	697a      	ldr	r2, [r7, #20]
 800e68a:	8952      	ldrh	r2, [r2, #10]
 800e68c:	4293      	cmp	r3, r2
 800e68e:	d905      	bls.n	800e69c <f_read+0x17e>
					cc = fs->csize - csect;
 800e690:	697b      	ldr	r3, [r7, #20]
 800e692:	895b      	ldrh	r3, [r3, #10]
 800e694:	461a      	mov	r2, r3
 800e696:	69fb      	ldr	r3, [r7, #28]
 800e698:	1ad3      	subs	r3, r2, r3
 800e69a:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e69c:	697b      	ldr	r3, [r7, #20]
 800e69e:	7858      	ldrb	r0, [r3, #1]
 800e6a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6a2:	69ba      	ldr	r2, [r7, #24]
 800e6a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e6a6:	f7fd ffcf 	bl	800c648 <disk_read>
 800e6aa:	4603      	mov	r3, r0
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d009      	beq.n	800e6c4 <f_read+0x1a6>
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	2201      	movs	r2, #1
 800e6b4:	755a      	strb	r2, [r3, #21]
 800e6b6:	697b      	ldr	r3, [r7, #20]
 800e6b8:	2101      	movs	r1, #1
 800e6ba:	4618      	mov	r0, r3
 800e6bc:	f7fe f939 	bl	800c932 <unlock_fs>
 800e6c0:	2301      	movs	r3, #1
 800e6c2:	e096      	b.n	800e7f2 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	7d1b      	ldrb	r3, [r3, #20]
 800e6c8:	b25b      	sxtb	r3, r3
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	da14      	bge.n	800e6f8 <f_read+0x1da>
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	6a1a      	ldr	r2, [r3, #32]
 800e6d2:	69bb      	ldr	r3, [r7, #24]
 800e6d4:	1ad3      	subs	r3, r2, r3
 800e6d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e6d8:	429a      	cmp	r2, r3
 800e6da:	d90d      	bls.n	800e6f8 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	6a1a      	ldr	r2, [r3, #32]
 800e6e0:	69bb      	ldr	r3, [r7, #24]
 800e6e2:	1ad3      	subs	r3, r2, r3
 800e6e4:	025b      	lsls	r3, r3, #9
 800e6e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e6e8:	18d0      	adds	r0, r2, r3
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	3330      	adds	r3, #48	@ 0x30
 800e6ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e6f2:	4619      	mov	r1, r3
 800e6f4:	f7fe f889 	bl	800c80a <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e6f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6fa:	025b      	lsls	r3, r3, #9
 800e6fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800e6fe:	e05a      	b.n	800e7b6 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	6a1b      	ldr	r3, [r3, #32]
 800e704:	69ba      	ldr	r2, [r7, #24]
 800e706:	429a      	cmp	r2, r3
 800e708:	d038      	beq.n	800e77c <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	7d1b      	ldrb	r3, [r3, #20]
 800e70e:	b25b      	sxtb	r3, r3
 800e710:	2b00      	cmp	r3, #0
 800e712:	da1d      	bge.n	800e750 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e714:	697b      	ldr	r3, [r7, #20]
 800e716:	7858      	ldrb	r0, [r3, #1]
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	6a1a      	ldr	r2, [r3, #32]
 800e722:	2301      	movs	r3, #1
 800e724:	f7fd ffb0 	bl	800c688 <disk_write>
 800e728:	4603      	mov	r3, r0
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d009      	beq.n	800e742 <f_read+0x224>
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	2201      	movs	r2, #1
 800e732:	755a      	strb	r2, [r3, #21]
 800e734:	697b      	ldr	r3, [r7, #20]
 800e736:	2101      	movs	r1, #1
 800e738:	4618      	mov	r0, r3
 800e73a:	f7fe f8fa 	bl	800c932 <unlock_fs>
 800e73e:	2301      	movs	r3, #1
 800e740:	e057      	b.n	800e7f2 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	7d1b      	ldrb	r3, [r3, #20]
 800e746:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e74a:	b2da      	uxtb	r2, r3
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e750:	697b      	ldr	r3, [r7, #20]
 800e752:	7858      	ldrb	r0, [r3, #1]
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e75a:	2301      	movs	r3, #1
 800e75c:	69ba      	ldr	r2, [r7, #24]
 800e75e:	f7fd ff73 	bl	800c648 <disk_read>
 800e762:	4603      	mov	r3, r0
 800e764:	2b00      	cmp	r3, #0
 800e766:	d009      	beq.n	800e77c <f_read+0x25e>
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	2201      	movs	r2, #1
 800e76c:	755a      	strb	r2, [r3, #21]
 800e76e:	697b      	ldr	r3, [r7, #20]
 800e770:	2101      	movs	r1, #1
 800e772:	4618      	mov	r0, r3
 800e774:	f7fe f8dd 	bl	800c932 <unlock_fs>
 800e778:	2301      	movs	r3, #1
 800e77a:	e03a      	b.n	800e7f2 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	69ba      	ldr	r2, [r7, #24]
 800e780:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	699b      	ldr	r3, [r3, #24]
 800e786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e78a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800e78e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e790:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	429a      	cmp	r2, r3
 800e796:	d901      	bls.n	800e79c <f_read+0x27e>
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	699b      	ldr	r3, [r3, #24]
 800e7a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e7aa:	4413      	add	r3, r2
 800e7ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e7ae:	4619      	mov	r1, r3
 800e7b0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e7b2:	f7fe f82a 	bl	800c80a <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e7b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e7b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7ba:	4413      	add	r3, r2
 800e7bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	699a      	ldr	r2, [r3, #24]
 800e7c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7c4:	441a      	add	r2, r3
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	619a      	str	r2, [r3, #24]
 800e7ca:	683b      	ldr	r3, [r7, #0]
 800e7cc:	681a      	ldr	r2, [r3, #0]
 800e7ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7d0:	441a      	add	r2, r3
 800e7d2:	683b      	ldr	r3, [r7, #0]
 800e7d4:	601a      	str	r2, [r3, #0]
 800e7d6:	687a      	ldr	r2, [r7, #4]
 800e7d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7da:	1ad3      	subs	r3, r2, r3
 800e7dc:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	f47f aee3 	bne.w	800e5ac <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e7e6:	697b      	ldr	r3, [r7, #20]
 800e7e8:	2100      	movs	r1, #0
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	f7fe f8a1 	bl	800c932 <unlock_fs>
 800e7f0:	2300      	movs	r3, #0
}
 800e7f2:	4618      	mov	r0, r3
 800e7f4:	3738      	adds	r7, #56	@ 0x38
 800e7f6:	46bd      	mov	sp, r7
 800e7f8:	bd80      	pop	{r7, pc}

0800e7fa <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e7fa:	b580      	push	{r7, lr}
 800e7fc:	b086      	sub	sp, #24
 800e7fe:	af00      	add	r7, sp, #0
 800e800:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	f107 0208 	add.w	r2, r7, #8
 800e808:	4611      	mov	r1, r2
 800e80a:	4618      	mov	r0, r3
 800e80c:	f7ff fc1a 	bl	800e044 <validate>
 800e810:	4603      	mov	r3, r0
 800e812:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e814:	7dfb      	ldrb	r3, [r7, #23]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d16d      	bne.n	800e8f6 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	7d1b      	ldrb	r3, [r3, #20]
 800e81e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e822:	2b00      	cmp	r3, #0
 800e824:	d067      	beq.n	800e8f6 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	7d1b      	ldrb	r3, [r3, #20]
 800e82a:	b25b      	sxtb	r3, r3
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	da1a      	bge.n	800e866 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e830:	68bb      	ldr	r3, [r7, #8]
 800e832:	7858      	ldrb	r0, [r3, #1]
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	6a1a      	ldr	r2, [r3, #32]
 800e83e:	2301      	movs	r3, #1
 800e840:	f7fd ff22 	bl	800c688 <disk_write>
 800e844:	4603      	mov	r3, r0
 800e846:	2b00      	cmp	r3, #0
 800e848:	d006      	beq.n	800e858 <f_sync+0x5e>
 800e84a:	68bb      	ldr	r3, [r7, #8]
 800e84c:	2101      	movs	r1, #1
 800e84e:	4618      	mov	r0, r3
 800e850:	f7fe f86f 	bl	800c932 <unlock_fs>
 800e854:	2301      	movs	r3, #1
 800e856:	e055      	b.n	800e904 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	7d1b      	ldrb	r3, [r3, #20]
 800e85c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e860:	b2da      	uxtb	r2, r3
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e866:	f7fd fc83 	bl	800c170 <get_fattime>
 800e86a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e86c:	68ba      	ldr	r2, [r7, #8]
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e872:	4619      	mov	r1, r3
 800e874:	4610      	mov	r0, r2
 800e876:	f7fe fa27 	bl	800ccc8 <move_window>
 800e87a:	4603      	mov	r3, r0
 800e87c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e87e:	7dfb      	ldrb	r3, [r7, #23]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d138      	bne.n	800e8f6 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e888:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	330b      	adds	r3, #11
 800e88e:	781a      	ldrb	r2, [r3, #0]
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	330b      	adds	r3, #11
 800e894:	f042 0220 	orr.w	r2, r2, #32
 800e898:	b2d2      	uxtb	r2, r2
 800e89a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	6818      	ldr	r0, [r3, #0]
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	689b      	ldr	r3, [r3, #8]
 800e8a4:	461a      	mov	r2, r3
 800e8a6:	68f9      	ldr	r1, [r7, #12]
 800e8a8:	f7fe ff31 	bl	800d70e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	f103 021c 	add.w	r2, r3, #28
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	68db      	ldr	r3, [r3, #12]
 800e8b6:	4619      	mov	r1, r3
 800e8b8:	4610      	mov	r0, r2
 800e8ba:	f7fd ff7a 	bl	800c7b2 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	3316      	adds	r3, #22
 800e8c2:	6939      	ldr	r1, [r7, #16]
 800e8c4:	4618      	mov	r0, r3
 800e8c6:	f7fd ff74 	bl	800c7b2 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	3312      	adds	r3, #18
 800e8ce:	2100      	movs	r1, #0
 800e8d0:	4618      	mov	r0, r3
 800e8d2:	f7fd ff53 	bl	800c77c <st_word>
					fs->wflag = 1;
 800e8d6:	68bb      	ldr	r3, [r7, #8]
 800e8d8:	2201      	movs	r2, #1
 800e8da:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e8dc:	68bb      	ldr	r3, [r7, #8]
 800e8de:	4618      	mov	r0, r3
 800e8e0:	f7fe fa20 	bl	800cd24 <sync_fs>
 800e8e4:	4603      	mov	r3, r0
 800e8e6:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	7d1b      	ldrb	r3, [r3, #20]
 800e8ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e8f0:	b2da      	uxtb	r2, r3
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e8f6:	68bb      	ldr	r3, [r7, #8]
 800e8f8:	7dfa      	ldrb	r2, [r7, #23]
 800e8fa:	4611      	mov	r1, r2
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	f7fe f818 	bl	800c932 <unlock_fs>
 800e902:	7dfb      	ldrb	r3, [r7, #23]
}
 800e904:	4618      	mov	r0, r3
 800e906:	3718      	adds	r7, #24
 800e908:	46bd      	mov	sp, r7
 800e90a:	bd80      	pop	{r7, pc}

0800e90c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b084      	sub	sp, #16
 800e910:	af00      	add	r7, sp, #0
 800e912:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e914:	6878      	ldr	r0, [r7, #4]
 800e916:	f7ff ff70 	bl	800e7fa <f_sync>
 800e91a:	4603      	mov	r3, r0
 800e91c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e91e:	7bfb      	ldrb	r3, [r7, #15]
 800e920:	2b00      	cmp	r3, #0
 800e922:	d11d      	bne.n	800e960 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	f107 0208 	add.w	r2, r7, #8
 800e92a:	4611      	mov	r1, r2
 800e92c:	4618      	mov	r0, r3
 800e92e:	f7ff fb89 	bl	800e044 <validate>
 800e932:	4603      	mov	r3, r0
 800e934:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e936:	7bfb      	ldrb	r3, [r7, #15]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d111      	bne.n	800e960 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	691b      	ldr	r3, [r3, #16]
 800e940:	4618      	mov	r0, r3
 800e942:	f7fe f91d 	bl	800cb80 <dec_lock>
 800e946:	4603      	mov	r3, r0
 800e948:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e94a:	7bfb      	ldrb	r3, [r7, #15]
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d102      	bne.n	800e956 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	2200      	movs	r2, #0
 800e954:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	2100      	movs	r1, #0
 800e95a:	4618      	mov	r0, r3
 800e95c:	f7fd ffe9 	bl	800c932 <unlock_fs>
#endif
		}
	}
	return res;
 800e960:	7bfb      	ldrb	r3, [r7, #15]
}
 800e962:	4618      	mov	r0, r3
 800e964:	3710      	adds	r7, #16
 800e966:	46bd      	mov	sp, r7
 800e968:	bd80      	pop	{r7, pc}
	...

0800e96c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e96c:	b480      	push	{r7}
 800e96e:	b087      	sub	sp, #28
 800e970:	af00      	add	r7, sp, #0
 800e972:	60f8      	str	r0, [r7, #12]
 800e974:	60b9      	str	r1, [r7, #8]
 800e976:	4613      	mov	r3, r2
 800e978:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e97a:	2301      	movs	r3, #1
 800e97c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e97e:	2300      	movs	r3, #0
 800e980:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e982:	4b1f      	ldr	r3, [pc, #124]	@ (800ea00 <FATFS_LinkDriverEx+0x94>)
 800e984:	7a5b      	ldrb	r3, [r3, #9]
 800e986:	b2db      	uxtb	r3, r3
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d131      	bne.n	800e9f0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e98c:	4b1c      	ldr	r3, [pc, #112]	@ (800ea00 <FATFS_LinkDriverEx+0x94>)
 800e98e:	7a5b      	ldrb	r3, [r3, #9]
 800e990:	b2db      	uxtb	r3, r3
 800e992:	461a      	mov	r2, r3
 800e994:	4b1a      	ldr	r3, [pc, #104]	@ (800ea00 <FATFS_LinkDriverEx+0x94>)
 800e996:	2100      	movs	r1, #0
 800e998:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e99a:	4b19      	ldr	r3, [pc, #100]	@ (800ea00 <FATFS_LinkDriverEx+0x94>)
 800e99c:	7a5b      	ldrb	r3, [r3, #9]
 800e99e:	b2db      	uxtb	r3, r3
 800e9a0:	4a17      	ldr	r2, [pc, #92]	@ (800ea00 <FATFS_LinkDriverEx+0x94>)
 800e9a2:	009b      	lsls	r3, r3, #2
 800e9a4:	4413      	add	r3, r2
 800e9a6:	68fa      	ldr	r2, [r7, #12]
 800e9a8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e9aa:	4b15      	ldr	r3, [pc, #84]	@ (800ea00 <FATFS_LinkDriverEx+0x94>)
 800e9ac:	7a5b      	ldrb	r3, [r3, #9]
 800e9ae:	b2db      	uxtb	r3, r3
 800e9b0:	461a      	mov	r2, r3
 800e9b2:	4b13      	ldr	r3, [pc, #76]	@ (800ea00 <FATFS_LinkDriverEx+0x94>)
 800e9b4:	4413      	add	r3, r2
 800e9b6:	79fa      	ldrb	r2, [r7, #7]
 800e9b8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e9ba:	4b11      	ldr	r3, [pc, #68]	@ (800ea00 <FATFS_LinkDriverEx+0x94>)
 800e9bc:	7a5b      	ldrb	r3, [r3, #9]
 800e9be:	b2db      	uxtb	r3, r3
 800e9c0:	1c5a      	adds	r2, r3, #1
 800e9c2:	b2d1      	uxtb	r1, r2
 800e9c4:	4a0e      	ldr	r2, [pc, #56]	@ (800ea00 <FATFS_LinkDriverEx+0x94>)
 800e9c6:	7251      	strb	r1, [r2, #9]
 800e9c8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e9ca:	7dbb      	ldrb	r3, [r7, #22]
 800e9cc:	3330      	adds	r3, #48	@ 0x30
 800e9ce:	b2da      	uxtb	r2, r3
 800e9d0:	68bb      	ldr	r3, [r7, #8]
 800e9d2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e9d4:	68bb      	ldr	r3, [r7, #8]
 800e9d6:	3301      	adds	r3, #1
 800e9d8:	223a      	movs	r2, #58	@ 0x3a
 800e9da:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e9dc:	68bb      	ldr	r3, [r7, #8]
 800e9de:	3302      	adds	r3, #2
 800e9e0:	222f      	movs	r2, #47	@ 0x2f
 800e9e2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e9e4:	68bb      	ldr	r3, [r7, #8]
 800e9e6:	3303      	adds	r3, #3
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e9f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	371c      	adds	r7, #28
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fc:	4770      	bx	lr
 800e9fe:	bf00      	nop
 800ea00:	200008c8 	.word	0x200008c8

0800ea04 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b082      	sub	sp, #8
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
 800ea0c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ea0e:	2200      	movs	r2, #0
 800ea10:	6839      	ldr	r1, [r7, #0]
 800ea12:	6878      	ldr	r0, [r7, #4]
 800ea14:	f7ff ffaa 	bl	800e96c <FATFS_LinkDriverEx>
 800ea18:	4603      	mov	r3, r0
}
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	3708      	adds	r7, #8
 800ea1e:	46bd      	mov	sp, r7
 800ea20:	bd80      	pop	{r7, pc}

0800ea22 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800ea22:	b580      	push	{r7, lr}
 800ea24:	b086      	sub	sp, #24
 800ea26:	af00      	add	r7, sp, #0
 800ea28:	4603      	mov	r3, r0
 800ea2a:	6039      	str	r1, [r7, #0]
 800ea2c:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 800ea2e:	2300      	movs	r3, #0
 800ea30:	60fb      	str	r3, [r7, #12]
 800ea32:	2300      	movs	r3, #0
 800ea34:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 800ea36:	f107 030c 	add.w	r3, r7, #12
 800ea3a:	2101      	movs	r1, #1
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	f000 f985 	bl	800ed4c <osSemaphoreCreate>
 800ea42:	4602      	mov	r2, r0
 800ea44:	683b      	ldr	r3, [r7, #0]
 800ea46:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	bf14      	ite	ne
 800ea50:	2301      	movne	r3, #1
 800ea52:	2300      	moveq	r3, #0
 800ea54:	b2db      	uxtb	r3, r3
 800ea56:	617b      	str	r3, [r7, #20]

    return ret;
 800ea58:	697b      	ldr	r3, [r7, #20]
}
 800ea5a:	4618      	mov	r0, r3
 800ea5c:	3718      	adds	r7, #24
 800ea5e:	46bd      	mov	sp, r7
 800ea60:	bd80      	pop	{r7, pc}

0800ea62 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800ea62:	b580      	push	{r7, lr}
 800ea64:	b082      	sub	sp, #8
 800ea66:	af00      	add	r7, sp, #0
 800ea68:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800ea6a:	6878      	ldr	r0, [r7, #4]
 800ea6c:	f000 fa24 	bl	800eeb8 <osSemaphoreDelete>
#endif
    return 1;
 800ea70:	2301      	movs	r3, #1
}
 800ea72:	4618      	mov	r0, r3
 800ea74:	3708      	adds	r7, #8
 800ea76:	46bd      	mov	sp, r7
 800ea78:	bd80      	pop	{r7, pc}

0800ea7a <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800ea7a:	b580      	push	{r7, lr}
 800ea7c:	b084      	sub	sp, #16
 800ea7e:	af00      	add	r7, sp, #0
 800ea80:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800ea82:	2300      	movs	r3, #0
 800ea84:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 800ea86:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ea8a:	6878      	ldr	r0, [r7, #4]
 800ea8c:	f000 f990 	bl	800edb0 <osSemaphoreWait>
 800ea90:	4603      	mov	r3, r0
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d101      	bne.n	800ea9a <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800ea96:	2301      	movs	r3, #1
 800ea98:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
}
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	3710      	adds	r7, #16
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	bd80      	pop	{r7, pc}

0800eaa4 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	b082      	sub	sp, #8
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800eaac:	6878      	ldr	r0, [r7, #4]
 800eaae:	f000 f9cd 	bl	800ee4c <osSemaphoreRelease>
#endif
}
 800eab2:	bf00      	nop
 800eab4:	3708      	adds	r7, #8
 800eab6:	46bd      	mov	sp, r7
 800eab8:	bd80      	pop	{r7, pc}

0800eaba <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800eaba:	b480      	push	{r7}
 800eabc:	b085      	sub	sp, #20
 800eabe:	af00      	add	r7, sp, #0
 800eac0:	4603      	mov	r3, r0
 800eac2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800eac4:	2300      	movs	r3, #0
 800eac6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800eac8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800eacc:	2b84      	cmp	r3, #132	@ 0x84
 800eace:	d005      	beq.n	800eadc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ead0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	4413      	add	r3, r2
 800ead8:	3303      	adds	r3, #3
 800eada:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800eadc:	68fb      	ldr	r3, [r7, #12]
}
 800eade:	4618      	mov	r0, r3
 800eae0:	3714      	adds	r7, #20
 800eae2:	46bd      	mov	sp, r7
 800eae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae8:	4770      	bx	lr

0800eaea <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800eaea:	b480      	push	{r7}
 800eaec:	b083      	sub	sp, #12
 800eaee:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eaf0:	f3ef 8305 	mrs	r3, IPSR
 800eaf4:	607b      	str	r3, [r7, #4]
  return(result);
 800eaf6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	bf14      	ite	ne
 800eafc:	2301      	movne	r3, #1
 800eafe:	2300      	moveq	r3, #0
 800eb00:	b2db      	uxtb	r3, r3
}
 800eb02:	4618      	mov	r0, r3
 800eb04:	370c      	adds	r7, #12
 800eb06:	46bd      	mov	sp, r7
 800eb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb0c:	4770      	bx	lr

0800eb0e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800eb0e:	b580      	push	{r7, lr}
 800eb10:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800eb12:	f001 fceb 	bl	80104ec <vTaskStartScheduler>
  
  return osOK;
 800eb16:	2300      	movs	r3, #0
}
 800eb18:	4618      	mov	r0, r3
 800eb1a:	bd80      	pop	{r7, pc}

0800eb1c <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 800eb1c:	b580      	push	{r7, lr}
 800eb1e:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 800eb20:	f002 f910 	bl	8010d44 <xTaskGetSchedulerState>
 800eb24:	4603      	mov	r3, r0
 800eb26:	2b01      	cmp	r3, #1
 800eb28:	d101      	bne.n	800eb2e <osKernelRunning+0x12>
    return 0;
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	e000      	b.n	800eb30 <osKernelRunning+0x14>
  else
    return 1;
 800eb2e:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 800eb30:	4618      	mov	r0, r3
 800eb32:	bd80      	pop	{r7, pc}

0800eb34 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800eb34:	b580      	push	{r7, lr}
 800eb36:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800eb38:	f7ff ffd7 	bl	800eaea <inHandlerMode>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d003      	beq.n	800eb4a <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800eb42:	f001 fdf1 	bl	8010728 <xTaskGetTickCountFromISR>
 800eb46:	4603      	mov	r3, r0
 800eb48:	e002      	b.n	800eb50 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800eb4a:	f001 fddd 	bl	8010708 <xTaskGetTickCount>
 800eb4e:	4603      	mov	r3, r0
  }
}
 800eb50:	4618      	mov	r0, r3
 800eb52:	bd80      	pop	{r7, pc}

0800eb54 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800eb54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb56:	b089      	sub	sp, #36	@ 0x24
 800eb58:	af04      	add	r7, sp, #16
 800eb5a:	6078      	str	r0, [r7, #4]
 800eb5c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	695b      	ldr	r3, [r3, #20]
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d020      	beq.n	800eba8 <osThreadCreate+0x54>
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	699b      	ldr	r3, [r3, #24]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d01c      	beq.n	800eba8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	685c      	ldr	r4, [r3, #4]
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	691e      	ldr	r6, [r3, #16]
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800eb80:	4618      	mov	r0, r3
 800eb82:	f7ff ff9a 	bl	800eaba <makeFreeRtosPriority>
 800eb86:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	695b      	ldr	r3, [r3, #20]
 800eb8c:	687a      	ldr	r2, [r7, #4]
 800eb8e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800eb90:	9202      	str	r2, [sp, #8]
 800eb92:	9301      	str	r3, [sp, #4]
 800eb94:	9100      	str	r1, [sp, #0]
 800eb96:	683b      	ldr	r3, [r7, #0]
 800eb98:	4632      	mov	r2, r6
 800eb9a:	4629      	mov	r1, r5
 800eb9c:	4620      	mov	r0, r4
 800eb9e:	f001 fad7 	bl	8010150 <xTaskCreateStatic>
 800eba2:	4603      	mov	r3, r0
 800eba4:	60fb      	str	r3, [r7, #12]
 800eba6:	e01c      	b.n	800ebe2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	685c      	ldr	r4, [r3, #4]
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ebb4:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ebbc:	4618      	mov	r0, r3
 800ebbe:	f7ff ff7c 	bl	800eaba <makeFreeRtosPriority>
 800ebc2:	4602      	mov	r2, r0
 800ebc4:	f107 030c 	add.w	r3, r7, #12
 800ebc8:	9301      	str	r3, [sp, #4]
 800ebca:	9200      	str	r2, [sp, #0]
 800ebcc:	683b      	ldr	r3, [r7, #0]
 800ebce:	4632      	mov	r2, r6
 800ebd0:	4629      	mov	r1, r5
 800ebd2:	4620      	mov	r0, r4
 800ebd4:	f001 fb1c 	bl	8010210 <xTaskCreate>
 800ebd8:	4603      	mov	r3, r0
 800ebda:	2b01      	cmp	r3, #1
 800ebdc:	d001      	beq.n	800ebe2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800ebde:	2300      	movs	r3, #0
 800ebe0:	e000      	b.n	800ebe4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800ebe2:	68fb      	ldr	r3, [r7, #12]
}
 800ebe4:	4618      	mov	r0, r3
 800ebe6:	3714      	adds	r7, #20
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ebec <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800ebec:	b580      	push	{r7, lr}
 800ebee:	b084      	sub	sp, #16
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d001      	beq.n	800ec02 <osDelay+0x16>
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	e000      	b.n	800ec04 <osDelay+0x18>
 800ec02:	2301      	movs	r3, #1
 800ec04:	4618      	mov	r0, r3
 800ec06:	f001 fc3b 	bl	8010480 <vTaskDelay>
  
  return osOK;
 800ec0a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800ec0c:	4618      	mov	r0, r3
 800ec0e:	3710      	adds	r7, #16
 800ec10:	46bd      	mov	sp, r7
 800ec12:	bd80      	pop	{r7, pc}

0800ec14 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800ec14:	b580      	push	{r7, lr}
 800ec16:	b082      	sub	sp, #8
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	685b      	ldr	r3, [r3, #4]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d007      	beq.n	800ec34 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	685b      	ldr	r3, [r3, #4]
 800ec28:	4619      	mov	r1, r3
 800ec2a:	2001      	movs	r0, #1
 800ec2c:	f000 fc5b 	bl	800f4e6 <xQueueCreateMutexStatic>
 800ec30:	4603      	mov	r3, r0
 800ec32:	e003      	b.n	800ec3c <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800ec34:	2001      	movs	r0, #1
 800ec36:	f000 fc3e 	bl	800f4b6 <xQueueCreateMutex>
 800ec3a:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	3708      	adds	r7, #8
 800ec40:	46bd      	mov	sp, r7
 800ec42:	bd80      	pop	{r7, pc}

0800ec44 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b084      	sub	sp, #16
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
 800ec4c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800ec4e:	2300      	movs	r3, #0
 800ec50:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d101      	bne.n	800ec5c <osMutexWait+0x18>
    return osErrorParameter;
 800ec58:	2380      	movs	r3, #128	@ 0x80
 800ec5a:	e03a      	b.n	800ecd2 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800ec60:	683b      	ldr	r3, [r7, #0]
 800ec62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec66:	d103      	bne.n	800ec70 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800ec68:	f04f 33ff 	mov.w	r3, #4294967295
 800ec6c:	60fb      	str	r3, [r7, #12]
 800ec6e:	e009      	b.n	800ec84 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800ec70:	683b      	ldr	r3, [r7, #0]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d006      	beq.n	800ec84 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d101      	bne.n	800ec84 <osMutexWait+0x40>
      ticks = 1;
 800ec80:	2301      	movs	r3, #1
 800ec82:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800ec84:	f7ff ff31 	bl	800eaea <inHandlerMode>
 800ec88:	4603      	mov	r3, r0
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d017      	beq.n	800ecbe <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800ec8e:	f107 0308 	add.w	r3, r7, #8
 800ec92:	461a      	mov	r2, r3
 800ec94:	2100      	movs	r1, #0
 800ec96:	6878      	ldr	r0, [r7, #4]
 800ec98:	f001 f862 	bl	800fd60 <xQueueReceiveFromISR>
 800ec9c:	4603      	mov	r3, r0
 800ec9e:	2b01      	cmp	r3, #1
 800eca0:	d001      	beq.n	800eca6 <osMutexWait+0x62>
      return osErrorOS;
 800eca2:	23ff      	movs	r3, #255	@ 0xff
 800eca4:	e015      	b.n	800ecd2 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800eca6:	68bb      	ldr	r3, [r7, #8]
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d011      	beq.n	800ecd0 <osMutexWait+0x8c>
 800ecac:	4b0b      	ldr	r3, [pc, #44]	@ (800ecdc <osMutexWait+0x98>)
 800ecae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ecb2:	601a      	str	r2, [r3, #0]
 800ecb4:	f3bf 8f4f 	dsb	sy
 800ecb8:	f3bf 8f6f 	isb	sy
 800ecbc:	e008      	b.n	800ecd0 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800ecbe:	68f9      	ldr	r1, [r7, #12]
 800ecc0:	6878      	ldr	r0, [r7, #4]
 800ecc2:	f000 ff3d 	bl	800fb40 <xQueueSemaphoreTake>
 800ecc6:	4603      	mov	r3, r0
 800ecc8:	2b01      	cmp	r3, #1
 800ecca:	d001      	beq.n	800ecd0 <osMutexWait+0x8c>
    return osErrorOS;
 800eccc:	23ff      	movs	r3, #255	@ 0xff
 800ecce:	e000      	b.n	800ecd2 <osMutexWait+0x8e>
  }
  
  return osOK;
 800ecd0:	2300      	movs	r3, #0
}
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	3710      	adds	r7, #16
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	bd80      	pop	{r7, pc}
 800ecda:	bf00      	nop
 800ecdc:	e000ed04 	.word	0xe000ed04

0800ece0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800ece0:	b580      	push	{r7, lr}
 800ece2:	b084      	sub	sp, #16
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800ece8:	2300      	movs	r3, #0
 800ecea:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800ecec:	2300      	movs	r3, #0
 800ecee:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800ecf0:	f7ff fefb 	bl	800eaea <inHandlerMode>
 800ecf4:	4603      	mov	r3, r0
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d016      	beq.n	800ed28 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800ecfa:	f107 0308 	add.w	r3, r7, #8
 800ecfe:	4619      	mov	r1, r3
 800ed00:	6878      	ldr	r0, [r7, #4]
 800ed02:	f000 fdab 	bl	800f85c <xQueueGiveFromISR>
 800ed06:	4603      	mov	r3, r0
 800ed08:	2b01      	cmp	r3, #1
 800ed0a:	d001      	beq.n	800ed10 <osMutexRelease+0x30>
      return osErrorOS;
 800ed0c:	23ff      	movs	r3, #255	@ 0xff
 800ed0e:	e017      	b.n	800ed40 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ed10:	68bb      	ldr	r3, [r7, #8]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d013      	beq.n	800ed3e <osMutexRelease+0x5e>
 800ed16:	4b0c      	ldr	r3, [pc, #48]	@ (800ed48 <osMutexRelease+0x68>)
 800ed18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ed1c:	601a      	str	r2, [r3, #0]
 800ed1e:	f3bf 8f4f 	dsb	sy
 800ed22:	f3bf 8f6f 	isb	sy
 800ed26:	e00a      	b.n	800ed3e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800ed28:	2300      	movs	r3, #0
 800ed2a:	2200      	movs	r2, #0
 800ed2c:	2100      	movs	r1, #0
 800ed2e:	6878      	ldr	r0, [r7, #4]
 800ed30:	f000 fbf4 	bl	800f51c <xQueueGenericSend>
 800ed34:	4603      	mov	r3, r0
 800ed36:	2b01      	cmp	r3, #1
 800ed38:	d001      	beq.n	800ed3e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800ed3a:	23ff      	movs	r3, #255	@ 0xff
 800ed3c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800ed3e:	68fb      	ldr	r3, [r7, #12]
}
 800ed40:	4618      	mov	r0, r3
 800ed42:	3710      	adds	r7, #16
 800ed44:	46bd      	mov	sp, r7
 800ed46:	bd80      	pop	{r7, pc}
 800ed48:	e000ed04 	.word	0xe000ed04

0800ed4c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800ed4c:	b580      	push	{r7, lr}
 800ed4e:	b086      	sub	sp, #24
 800ed50:	af02      	add	r7, sp, #8
 800ed52:	6078      	str	r0, [r7, #4]
 800ed54:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	685b      	ldr	r3, [r3, #4]
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d00f      	beq.n	800ed7e <osSemaphoreCreate+0x32>
    if (count == 1) {
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	2b01      	cmp	r3, #1
 800ed62:	d10a      	bne.n	800ed7a <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	685b      	ldr	r3, [r3, #4]
 800ed68:	2203      	movs	r2, #3
 800ed6a:	9200      	str	r2, [sp, #0]
 800ed6c:	2200      	movs	r2, #0
 800ed6e:	2100      	movs	r1, #0
 800ed70:	2001      	movs	r0, #1
 800ed72:	f000 faaf 	bl	800f2d4 <xQueueGenericCreateStatic>
 800ed76:	4603      	mov	r3, r0
 800ed78:	e016      	b.n	800eda8 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	e014      	b.n	800eda8 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800ed7e:	683b      	ldr	r3, [r7, #0]
 800ed80:	2b01      	cmp	r3, #1
 800ed82:	d110      	bne.n	800eda6 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800ed84:	2203      	movs	r2, #3
 800ed86:	2100      	movs	r1, #0
 800ed88:	2001      	movs	r0, #1
 800ed8a:	f000 fb20 	bl	800f3ce <xQueueGenericCreate>
 800ed8e:	60f8      	str	r0, [r7, #12]
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d005      	beq.n	800eda2 <osSemaphoreCreate+0x56>
 800ed96:	2300      	movs	r3, #0
 800ed98:	2200      	movs	r2, #0
 800ed9a:	2100      	movs	r1, #0
 800ed9c:	68f8      	ldr	r0, [r7, #12]
 800ed9e:	f000 fbbd 	bl	800f51c <xQueueGenericSend>
      return sema;
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	e000      	b.n	800eda8 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800eda6:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800eda8:	4618      	mov	r0, r3
 800edaa:	3710      	adds	r7, #16
 800edac:	46bd      	mov	sp, r7
 800edae:	bd80      	pop	{r7, pc}

0800edb0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	b084      	sub	sp, #16
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	6078      	str	r0, [r7, #4]
 800edb8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800edba:	2300      	movs	r3, #0
 800edbc:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d101      	bne.n	800edc8 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800edc4:	2380      	movs	r3, #128	@ 0x80
 800edc6:	e03a      	b.n	800ee3e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800edc8:	2300      	movs	r3, #0
 800edca:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800edcc:	683b      	ldr	r3, [r7, #0]
 800edce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edd2:	d103      	bne.n	800eddc <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800edd4:	f04f 33ff 	mov.w	r3, #4294967295
 800edd8:	60fb      	str	r3, [r7, #12]
 800edda:	e009      	b.n	800edf0 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800eddc:	683b      	ldr	r3, [r7, #0]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d006      	beq.n	800edf0 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800ede2:	683b      	ldr	r3, [r7, #0]
 800ede4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d101      	bne.n	800edf0 <osSemaphoreWait+0x40>
      ticks = 1;
 800edec:	2301      	movs	r3, #1
 800edee:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800edf0:	f7ff fe7b 	bl	800eaea <inHandlerMode>
 800edf4:	4603      	mov	r3, r0
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d017      	beq.n	800ee2a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800edfa:	f107 0308 	add.w	r3, r7, #8
 800edfe:	461a      	mov	r2, r3
 800ee00:	2100      	movs	r1, #0
 800ee02:	6878      	ldr	r0, [r7, #4]
 800ee04:	f000 ffac 	bl	800fd60 <xQueueReceiveFromISR>
 800ee08:	4603      	mov	r3, r0
 800ee0a:	2b01      	cmp	r3, #1
 800ee0c:	d001      	beq.n	800ee12 <osSemaphoreWait+0x62>
      return osErrorOS;
 800ee0e:	23ff      	movs	r3, #255	@ 0xff
 800ee10:	e015      	b.n	800ee3e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800ee12:	68bb      	ldr	r3, [r7, #8]
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d011      	beq.n	800ee3c <osSemaphoreWait+0x8c>
 800ee18:	4b0b      	ldr	r3, [pc, #44]	@ (800ee48 <osSemaphoreWait+0x98>)
 800ee1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee1e:	601a      	str	r2, [r3, #0]
 800ee20:	f3bf 8f4f 	dsb	sy
 800ee24:	f3bf 8f6f 	isb	sy
 800ee28:	e008      	b.n	800ee3c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800ee2a:	68f9      	ldr	r1, [r7, #12]
 800ee2c:	6878      	ldr	r0, [r7, #4]
 800ee2e:	f000 fe87 	bl	800fb40 <xQueueSemaphoreTake>
 800ee32:	4603      	mov	r3, r0
 800ee34:	2b01      	cmp	r3, #1
 800ee36:	d001      	beq.n	800ee3c <osSemaphoreWait+0x8c>
    return osErrorOS;
 800ee38:	23ff      	movs	r3, #255	@ 0xff
 800ee3a:	e000      	b.n	800ee3e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800ee3c:	2300      	movs	r3, #0
}
 800ee3e:	4618      	mov	r0, r3
 800ee40:	3710      	adds	r7, #16
 800ee42:	46bd      	mov	sp, r7
 800ee44:	bd80      	pop	{r7, pc}
 800ee46:	bf00      	nop
 800ee48:	e000ed04 	.word	0xe000ed04

0800ee4c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800ee4c:	b580      	push	{r7, lr}
 800ee4e:	b084      	sub	sp, #16
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800ee54:	2300      	movs	r3, #0
 800ee56:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800ee58:	2300      	movs	r3, #0
 800ee5a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800ee5c:	f7ff fe45 	bl	800eaea <inHandlerMode>
 800ee60:	4603      	mov	r3, r0
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d016      	beq.n	800ee94 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800ee66:	f107 0308 	add.w	r3, r7, #8
 800ee6a:	4619      	mov	r1, r3
 800ee6c:	6878      	ldr	r0, [r7, #4]
 800ee6e:	f000 fcf5 	bl	800f85c <xQueueGiveFromISR>
 800ee72:	4603      	mov	r3, r0
 800ee74:	2b01      	cmp	r3, #1
 800ee76:	d001      	beq.n	800ee7c <osSemaphoreRelease+0x30>
      return osErrorOS;
 800ee78:	23ff      	movs	r3, #255	@ 0xff
 800ee7a:	e017      	b.n	800eeac <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ee7c:	68bb      	ldr	r3, [r7, #8]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d013      	beq.n	800eeaa <osSemaphoreRelease+0x5e>
 800ee82:	4b0c      	ldr	r3, [pc, #48]	@ (800eeb4 <osSemaphoreRelease+0x68>)
 800ee84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee88:	601a      	str	r2, [r3, #0]
 800ee8a:	f3bf 8f4f 	dsb	sy
 800ee8e:	f3bf 8f6f 	isb	sy
 800ee92:	e00a      	b.n	800eeaa <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800ee94:	2300      	movs	r3, #0
 800ee96:	2200      	movs	r2, #0
 800ee98:	2100      	movs	r1, #0
 800ee9a:	6878      	ldr	r0, [r7, #4]
 800ee9c:	f000 fb3e 	bl	800f51c <xQueueGenericSend>
 800eea0:	4603      	mov	r3, r0
 800eea2:	2b01      	cmp	r3, #1
 800eea4:	d001      	beq.n	800eeaa <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800eea6:	23ff      	movs	r3, #255	@ 0xff
 800eea8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800eeaa:	68fb      	ldr	r3, [r7, #12]
}
 800eeac:	4618      	mov	r0, r3
 800eeae:	3710      	adds	r7, #16
 800eeb0:	46bd      	mov	sp, r7
 800eeb2:	bd80      	pop	{r7, pc}
 800eeb4:	e000ed04 	.word	0xe000ed04

0800eeb8 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b082      	sub	sp, #8
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800eec0:	f7ff fe13 	bl	800eaea <inHandlerMode>
 800eec4:	4603      	mov	r3, r0
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d001      	beq.n	800eece <osSemaphoreDelete+0x16>
    return osErrorISR;
 800eeca:	2382      	movs	r3, #130	@ 0x82
 800eecc:	e003      	b.n	800eed6 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800eece:	6878      	ldr	r0, [r7, #4]
 800eed0:	f000 ffc8 	bl	800fe64 <vQueueDelete>

  return osOK; 
 800eed4:	2300      	movs	r3, #0
}
 800eed6:	4618      	mov	r0, r3
 800eed8:	3708      	adds	r7, #8
 800eeda:	46bd      	mov	sp, r7
 800eedc:	bd80      	pop	{r7, pc}

0800eede <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800eede:	b590      	push	{r4, r7, lr}
 800eee0:	b085      	sub	sp, #20
 800eee2:	af02      	add	r7, sp, #8
 800eee4:	6078      	str	r0, [r7, #4]
 800eee6:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	689b      	ldr	r3, [r3, #8]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d011      	beq.n	800ef14 <osMessageCreate+0x36>
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	68db      	ldr	r3, [r3, #12]
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d00d      	beq.n	800ef14 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	6818      	ldr	r0, [r3, #0]
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	6859      	ldr	r1, [r3, #4]
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	689a      	ldr	r2, [r3, #8]
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	68db      	ldr	r3, [r3, #12]
 800ef08:	2400      	movs	r4, #0
 800ef0a:	9400      	str	r4, [sp, #0]
 800ef0c:	f000 f9e2 	bl	800f2d4 <xQueueGenericCreateStatic>
 800ef10:	4603      	mov	r3, r0
 800ef12:	e008      	b.n	800ef26 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	6818      	ldr	r0, [r3, #0]
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	685b      	ldr	r3, [r3, #4]
 800ef1c:	2200      	movs	r2, #0
 800ef1e:	4619      	mov	r1, r3
 800ef20:	f000 fa55 	bl	800f3ce <xQueueGenericCreate>
 800ef24:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800ef26:	4618      	mov	r0, r3
 800ef28:	370c      	adds	r7, #12
 800ef2a:	46bd      	mov	sp, r7
 800ef2c:	bd90      	pop	{r4, r7, pc}
	...

0800ef30 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	b086      	sub	sp, #24
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	60f8      	str	r0, [r7, #12]
 800ef38:	60b9      	str	r1, [r7, #8]
 800ef3a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800ef3c:	2300      	movs	r3, #0
 800ef3e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800ef44:	697b      	ldr	r3, [r7, #20]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d101      	bne.n	800ef4e <osMessagePut+0x1e>
    ticks = 1;
 800ef4a:	2301      	movs	r3, #1
 800ef4c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800ef4e:	f7ff fdcc 	bl	800eaea <inHandlerMode>
 800ef52:	4603      	mov	r3, r0
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d018      	beq.n	800ef8a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800ef58:	f107 0210 	add.w	r2, r7, #16
 800ef5c:	f107 0108 	add.w	r1, r7, #8
 800ef60:	2300      	movs	r3, #0
 800ef62:	68f8      	ldr	r0, [r7, #12]
 800ef64:	f000 fbdc 	bl	800f720 <xQueueGenericSendFromISR>
 800ef68:	4603      	mov	r3, r0
 800ef6a:	2b01      	cmp	r3, #1
 800ef6c:	d001      	beq.n	800ef72 <osMessagePut+0x42>
      return osErrorOS;
 800ef6e:	23ff      	movs	r3, #255	@ 0xff
 800ef70:	e018      	b.n	800efa4 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ef72:	693b      	ldr	r3, [r7, #16]
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d014      	beq.n	800efa2 <osMessagePut+0x72>
 800ef78:	4b0c      	ldr	r3, [pc, #48]	@ (800efac <osMessagePut+0x7c>)
 800ef7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ef7e:	601a      	str	r2, [r3, #0]
 800ef80:	f3bf 8f4f 	dsb	sy
 800ef84:	f3bf 8f6f 	isb	sy
 800ef88:	e00b      	b.n	800efa2 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800ef8a:	f107 0108 	add.w	r1, r7, #8
 800ef8e:	2300      	movs	r3, #0
 800ef90:	697a      	ldr	r2, [r7, #20]
 800ef92:	68f8      	ldr	r0, [r7, #12]
 800ef94:	f000 fac2 	bl	800f51c <xQueueGenericSend>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	2b01      	cmp	r3, #1
 800ef9c:	d001      	beq.n	800efa2 <osMessagePut+0x72>
      return osErrorOS;
 800ef9e:	23ff      	movs	r3, #255	@ 0xff
 800efa0:	e000      	b.n	800efa4 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800efa2:	2300      	movs	r3, #0
}
 800efa4:	4618      	mov	r0, r3
 800efa6:	3718      	adds	r7, #24
 800efa8:	46bd      	mov	sp, r7
 800efaa:	bd80      	pop	{r7, pc}
 800efac:	e000ed04 	.word	0xe000ed04

0800efb0 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800efb0:	b590      	push	{r4, r7, lr}
 800efb2:	b08b      	sub	sp, #44	@ 0x2c
 800efb4:	af00      	add	r7, sp, #0
 800efb6:	60f8      	str	r0, [r7, #12]
 800efb8:	60b9      	str	r1, [r7, #8]
 800efba:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800efbc:	68bb      	ldr	r3, [r7, #8]
 800efbe:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800efc0:	2300      	movs	r3, #0
 800efc2:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800efc4:	68bb      	ldr	r3, [r7, #8]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d10a      	bne.n	800efe0 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800efca:	2380      	movs	r3, #128	@ 0x80
 800efcc:	617b      	str	r3, [r7, #20]
    return event;
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	461c      	mov	r4, r3
 800efd2:	f107 0314 	add.w	r3, r7, #20
 800efd6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800efda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800efde:	e054      	b.n	800f08a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800efe0:	2300      	movs	r3, #0
 800efe2:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800efe4:	2300      	movs	r3, #0
 800efe6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efee:	d103      	bne.n	800eff8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800eff0:	f04f 33ff 	mov.w	r3, #4294967295
 800eff4:	627b      	str	r3, [r7, #36]	@ 0x24
 800eff6:	e009      	b.n	800f00c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	2b00      	cmp	r3, #0
 800effc:	d006      	beq.n	800f00c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800f002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f004:	2b00      	cmp	r3, #0
 800f006:	d101      	bne.n	800f00c <osMessageGet+0x5c>
      ticks = 1;
 800f008:	2301      	movs	r3, #1
 800f00a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800f00c:	f7ff fd6d 	bl	800eaea <inHandlerMode>
 800f010:	4603      	mov	r3, r0
 800f012:	2b00      	cmp	r3, #0
 800f014:	d01c      	beq.n	800f050 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800f016:	f107 0220 	add.w	r2, r7, #32
 800f01a:	f107 0314 	add.w	r3, r7, #20
 800f01e:	3304      	adds	r3, #4
 800f020:	4619      	mov	r1, r3
 800f022:	68b8      	ldr	r0, [r7, #8]
 800f024:	f000 fe9c 	bl	800fd60 <xQueueReceiveFromISR>
 800f028:	4603      	mov	r3, r0
 800f02a:	2b01      	cmp	r3, #1
 800f02c:	d102      	bne.n	800f034 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800f02e:	2310      	movs	r3, #16
 800f030:	617b      	str	r3, [r7, #20]
 800f032:	e001      	b.n	800f038 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800f034:	2300      	movs	r3, #0
 800f036:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f038:	6a3b      	ldr	r3, [r7, #32]
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d01d      	beq.n	800f07a <osMessageGet+0xca>
 800f03e:	4b15      	ldr	r3, [pc, #84]	@ (800f094 <osMessageGet+0xe4>)
 800f040:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f044:	601a      	str	r2, [r3, #0]
 800f046:	f3bf 8f4f 	dsb	sy
 800f04a:	f3bf 8f6f 	isb	sy
 800f04e:	e014      	b.n	800f07a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800f050:	f107 0314 	add.w	r3, r7, #20
 800f054:	3304      	adds	r3, #4
 800f056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f058:	4619      	mov	r1, r3
 800f05a:	68b8      	ldr	r0, [r7, #8]
 800f05c:	f000 fc8e 	bl	800f97c <xQueueReceive>
 800f060:	4603      	mov	r3, r0
 800f062:	2b01      	cmp	r3, #1
 800f064:	d102      	bne.n	800f06c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800f066:	2310      	movs	r3, #16
 800f068:	617b      	str	r3, [r7, #20]
 800f06a:	e006      	b.n	800f07a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800f06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d101      	bne.n	800f076 <osMessageGet+0xc6>
 800f072:	2300      	movs	r3, #0
 800f074:	e000      	b.n	800f078 <osMessageGet+0xc8>
 800f076:	2340      	movs	r3, #64	@ 0x40
 800f078:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	461c      	mov	r4, r3
 800f07e:	f107 0314 	add.w	r3, r7, #20
 800f082:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f086:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800f08a:	68f8      	ldr	r0, [r7, #12]
 800f08c:	372c      	adds	r7, #44	@ 0x2c
 800f08e:	46bd      	mov	sp, r7
 800f090:	bd90      	pop	{r4, r7, pc}
 800f092:	bf00      	nop
 800f094:	e000ed04 	.word	0xe000ed04

0800f098 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f098:	b480      	push	{r7}
 800f09a:	b083      	sub	sp, #12
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	f103 0208 	add.w	r2, r3, #8
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	f04f 32ff 	mov.w	r2, #4294967295
 800f0b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	f103 0208 	add.w	r2, r3, #8
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	f103 0208 	add.w	r2, r3, #8
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	2200      	movs	r2, #0
 800f0ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f0cc:	bf00      	nop
 800f0ce:	370c      	adds	r7, #12
 800f0d0:	46bd      	mov	sp, r7
 800f0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0d6:	4770      	bx	lr

0800f0d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f0d8:	b480      	push	{r7}
 800f0da:	b083      	sub	sp, #12
 800f0dc:	af00      	add	r7, sp, #0
 800f0de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f0e6:	bf00      	nop
 800f0e8:	370c      	adds	r7, #12
 800f0ea:	46bd      	mov	sp, r7
 800f0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f0:	4770      	bx	lr

0800f0f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f0f2:	b480      	push	{r7}
 800f0f4:	b085      	sub	sp, #20
 800f0f6:	af00      	add	r7, sp, #0
 800f0f8:	6078      	str	r0, [r7, #4]
 800f0fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	685b      	ldr	r3, [r3, #4]
 800f100:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f102:	683b      	ldr	r3, [r7, #0]
 800f104:	68fa      	ldr	r2, [r7, #12]
 800f106:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	689a      	ldr	r2, [r3, #8]
 800f10c:	683b      	ldr	r3, [r7, #0]
 800f10e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	689b      	ldr	r3, [r3, #8]
 800f114:	683a      	ldr	r2, [r7, #0]
 800f116:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	683a      	ldr	r2, [r7, #0]
 800f11c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f11e:	683b      	ldr	r3, [r7, #0]
 800f120:	687a      	ldr	r2, [r7, #4]
 800f122:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	1c5a      	adds	r2, r3, #1
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	601a      	str	r2, [r3, #0]
}
 800f12e:	bf00      	nop
 800f130:	3714      	adds	r7, #20
 800f132:	46bd      	mov	sp, r7
 800f134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f138:	4770      	bx	lr

0800f13a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f13a:	b480      	push	{r7}
 800f13c:	b085      	sub	sp, #20
 800f13e:	af00      	add	r7, sp, #0
 800f140:	6078      	str	r0, [r7, #4]
 800f142:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f144:	683b      	ldr	r3, [r7, #0]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f14a:	68bb      	ldr	r3, [r7, #8]
 800f14c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f150:	d103      	bne.n	800f15a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	691b      	ldr	r3, [r3, #16]
 800f156:	60fb      	str	r3, [r7, #12]
 800f158:	e00c      	b.n	800f174 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	3308      	adds	r3, #8
 800f15e:	60fb      	str	r3, [r7, #12]
 800f160:	e002      	b.n	800f168 <vListInsert+0x2e>
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	685b      	ldr	r3, [r3, #4]
 800f166:	60fb      	str	r3, [r7, #12]
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	685b      	ldr	r3, [r3, #4]
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	68ba      	ldr	r2, [r7, #8]
 800f170:	429a      	cmp	r2, r3
 800f172:	d2f6      	bcs.n	800f162 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	685a      	ldr	r2, [r3, #4]
 800f178:	683b      	ldr	r3, [r7, #0]
 800f17a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	685b      	ldr	r3, [r3, #4]
 800f180:	683a      	ldr	r2, [r7, #0]
 800f182:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f184:	683b      	ldr	r3, [r7, #0]
 800f186:	68fa      	ldr	r2, [r7, #12]
 800f188:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	683a      	ldr	r2, [r7, #0]
 800f18e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f190:	683b      	ldr	r3, [r7, #0]
 800f192:	687a      	ldr	r2, [r7, #4]
 800f194:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	1c5a      	adds	r2, r3, #1
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	601a      	str	r2, [r3, #0]
}
 800f1a0:	bf00      	nop
 800f1a2:	3714      	adds	r7, #20
 800f1a4:	46bd      	mov	sp, r7
 800f1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1aa:	4770      	bx	lr

0800f1ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f1ac:	b480      	push	{r7}
 800f1ae:	b085      	sub	sp, #20
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	691b      	ldr	r3, [r3, #16]
 800f1b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	685b      	ldr	r3, [r3, #4]
 800f1be:	687a      	ldr	r2, [r7, #4]
 800f1c0:	6892      	ldr	r2, [r2, #8]
 800f1c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	689b      	ldr	r3, [r3, #8]
 800f1c8:	687a      	ldr	r2, [r7, #4]
 800f1ca:	6852      	ldr	r2, [r2, #4]
 800f1cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	685b      	ldr	r3, [r3, #4]
 800f1d2:	687a      	ldr	r2, [r7, #4]
 800f1d4:	429a      	cmp	r2, r3
 800f1d6:	d103      	bne.n	800f1e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	689a      	ldr	r2, [r3, #8]
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	2200      	movs	r2, #0
 800f1e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	1e5a      	subs	r2, r3, #1
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	681b      	ldr	r3, [r3, #0]
}
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	3714      	adds	r7, #20
 800f1f8:	46bd      	mov	sp, r7
 800f1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1fe:	4770      	bx	lr

0800f200 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f200:	b580      	push	{r7, lr}
 800f202:	b084      	sub	sp, #16
 800f204:	af00      	add	r7, sp, #0
 800f206:	6078      	str	r0, [r7, #4]
 800f208:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	2b00      	cmp	r3, #0
 800f212:	d10b      	bne.n	800f22c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f218:	f383 8811 	msr	BASEPRI, r3
 800f21c:	f3bf 8f6f 	isb	sy
 800f220:	f3bf 8f4f 	dsb	sy
 800f224:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f226:	bf00      	nop
 800f228:	bf00      	nop
 800f22a:	e7fd      	b.n	800f228 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f22c:	f002 f8e4 	bl	80113f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	681a      	ldr	r2, [r3, #0]
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f238:	68f9      	ldr	r1, [r7, #12]
 800f23a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f23c:	fb01 f303 	mul.w	r3, r1, r3
 800f240:	441a      	add	r2, r3
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	2200      	movs	r2, #0
 800f24a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	681a      	ldr	r2, [r3, #0]
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	681a      	ldr	r2, [r3, #0]
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f25c:	3b01      	subs	r3, #1
 800f25e:	68f9      	ldr	r1, [r7, #12]
 800f260:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f262:	fb01 f303 	mul.w	r3, r1, r3
 800f266:	441a      	add	r2, r3
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	22ff      	movs	r2, #255	@ 0xff
 800f270:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	22ff      	movs	r2, #255	@ 0xff
 800f278:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f27c:	683b      	ldr	r3, [r7, #0]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d114      	bne.n	800f2ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	691b      	ldr	r3, [r3, #16]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d01a      	beq.n	800f2c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	3310      	adds	r3, #16
 800f28e:	4618      	mov	r0, r3
 800f290:	f001 fb98 	bl	80109c4 <xTaskRemoveFromEventList>
 800f294:	4603      	mov	r3, r0
 800f296:	2b00      	cmp	r3, #0
 800f298:	d012      	beq.n	800f2c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f29a:	4b0d      	ldr	r3, [pc, #52]	@ (800f2d0 <xQueueGenericReset+0xd0>)
 800f29c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f2a0:	601a      	str	r2, [r3, #0]
 800f2a2:	f3bf 8f4f 	dsb	sy
 800f2a6:	f3bf 8f6f 	isb	sy
 800f2aa:	e009      	b.n	800f2c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	3310      	adds	r3, #16
 800f2b0:	4618      	mov	r0, r3
 800f2b2:	f7ff fef1 	bl	800f098 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f2b6:	68fb      	ldr	r3, [r7, #12]
 800f2b8:	3324      	adds	r3, #36	@ 0x24
 800f2ba:	4618      	mov	r0, r3
 800f2bc:	f7ff feec 	bl	800f098 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f2c0:	f002 f8cc 	bl	801145c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f2c4:	2301      	movs	r3, #1
}
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	3710      	adds	r7, #16
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	bd80      	pop	{r7, pc}
 800f2ce:	bf00      	nop
 800f2d0:	e000ed04 	.word	0xe000ed04

0800f2d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f2d4:	b580      	push	{r7, lr}
 800f2d6:	b08e      	sub	sp, #56	@ 0x38
 800f2d8:	af02      	add	r7, sp, #8
 800f2da:	60f8      	str	r0, [r7, #12]
 800f2dc:	60b9      	str	r1, [r7, #8]
 800f2de:	607a      	str	r2, [r7, #4]
 800f2e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d10b      	bne.n	800f300 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800f2e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2ec:	f383 8811 	msr	BASEPRI, r3
 800f2f0:	f3bf 8f6f 	isb	sy
 800f2f4:	f3bf 8f4f 	dsb	sy
 800f2f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f2fa:	bf00      	nop
 800f2fc:	bf00      	nop
 800f2fe:	e7fd      	b.n	800f2fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f300:	683b      	ldr	r3, [r7, #0]
 800f302:	2b00      	cmp	r3, #0
 800f304:	d10b      	bne.n	800f31e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800f306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f30a:	f383 8811 	msr	BASEPRI, r3
 800f30e:	f3bf 8f6f 	isb	sy
 800f312:	f3bf 8f4f 	dsb	sy
 800f316:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f318:	bf00      	nop
 800f31a:	bf00      	nop
 800f31c:	e7fd      	b.n	800f31a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	2b00      	cmp	r3, #0
 800f322:	d002      	beq.n	800f32a <xQueueGenericCreateStatic+0x56>
 800f324:	68bb      	ldr	r3, [r7, #8]
 800f326:	2b00      	cmp	r3, #0
 800f328:	d001      	beq.n	800f32e <xQueueGenericCreateStatic+0x5a>
 800f32a:	2301      	movs	r3, #1
 800f32c:	e000      	b.n	800f330 <xQueueGenericCreateStatic+0x5c>
 800f32e:	2300      	movs	r3, #0
 800f330:	2b00      	cmp	r3, #0
 800f332:	d10b      	bne.n	800f34c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800f334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f338:	f383 8811 	msr	BASEPRI, r3
 800f33c:	f3bf 8f6f 	isb	sy
 800f340:	f3bf 8f4f 	dsb	sy
 800f344:	623b      	str	r3, [r7, #32]
}
 800f346:	bf00      	nop
 800f348:	bf00      	nop
 800f34a:	e7fd      	b.n	800f348 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d102      	bne.n	800f358 <xQueueGenericCreateStatic+0x84>
 800f352:	68bb      	ldr	r3, [r7, #8]
 800f354:	2b00      	cmp	r3, #0
 800f356:	d101      	bne.n	800f35c <xQueueGenericCreateStatic+0x88>
 800f358:	2301      	movs	r3, #1
 800f35a:	e000      	b.n	800f35e <xQueueGenericCreateStatic+0x8a>
 800f35c:	2300      	movs	r3, #0
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d10b      	bne.n	800f37a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800f362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f366:	f383 8811 	msr	BASEPRI, r3
 800f36a:	f3bf 8f6f 	isb	sy
 800f36e:	f3bf 8f4f 	dsb	sy
 800f372:	61fb      	str	r3, [r7, #28]
}
 800f374:	bf00      	nop
 800f376:	bf00      	nop
 800f378:	e7fd      	b.n	800f376 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f37a:	2348      	movs	r3, #72	@ 0x48
 800f37c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f37e:	697b      	ldr	r3, [r7, #20]
 800f380:	2b48      	cmp	r3, #72	@ 0x48
 800f382:	d00b      	beq.n	800f39c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800f384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f388:	f383 8811 	msr	BASEPRI, r3
 800f38c:	f3bf 8f6f 	isb	sy
 800f390:	f3bf 8f4f 	dsb	sy
 800f394:	61bb      	str	r3, [r7, #24]
}
 800f396:	bf00      	nop
 800f398:	bf00      	nop
 800f39a:	e7fd      	b.n	800f398 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f39c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f3a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d00d      	beq.n	800f3c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f3a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3aa:	2201      	movs	r2, #1
 800f3ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f3b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f3b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3b6:	9300      	str	r3, [sp, #0]
 800f3b8:	4613      	mov	r3, r2
 800f3ba:	687a      	ldr	r2, [r7, #4]
 800f3bc:	68b9      	ldr	r1, [r7, #8]
 800f3be:	68f8      	ldr	r0, [r7, #12]
 800f3c0:	f000 f840 	bl	800f444 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f3c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f3c6:	4618      	mov	r0, r3
 800f3c8:	3730      	adds	r7, #48	@ 0x30
 800f3ca:	46bd      	mov	sp, r7
 800f3cc:	bd80      	pop	{r7, pc}

0800f3ce <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f3ce:	b580      	push	{r7, lr}
 800f3d0:	b08a      	sub	sp, #40	@ 0x28
 800f3d2:	af02      	add	r7, sp, #8
 800f3d4:	60f8      	str	r0, [r7, #12]
 800f3d6:	60b9      	str	r1, [r7, #8]
 800f3d8:	4613      	mov	r3, r2
 800f3da:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d10b      	bne.n	800f3fa <xQueueGenericCreate+0x2c>
	__asm volatile
 800f3e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3e6:	f383 8811 	msr	BASEPRI, r3
 800f3ea:	f3bf 8f6f 	isb	sy
 800f3ee:	f3bf 8f4f 	dsb	sy
 800f3f2:	613b      	str	r3, [r7, #16]
}
 800f3f4:	bf00      	nop
 800f3f6:	bf00      	nop
 800f3f8:	e7fd      	b.n	800f3f6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	68ba      	ldr	r2, [r7, #8]
 800f3fe:	fb02 f303 	mul.w	r3, r2, r3
 800f402:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f404:	69fb      	ldr	r3, [r7, #28]
 800f406:	3348      	adds	r3, #72	@ 0x48
 800f408:	4618      	mov	r0, r3
 800f40a:	f002 f917 	bl	801163c <pvPortMalloc>
 800f40e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f410:	69bb      	ldr	r3, [r7, #24]
 800f412:	2b00      	cmp	r3, #0
 800f414:	d011      	beq.n	800f43a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f416:	69bb      	ldr	r3, [r7, #24]
 800f418:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f41a:	697b      	ldr	r3, [r7, #20]
 800f41c:	3348      	adds	r3, #72	@ 0x48
 800f41e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f420:	69bb      	ldr	r3, [r7, #24]
 800f422:	2200      	movs	r2, #0
 800f424:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f428:	79fa      	ldrb	r2, [r7, #7]
 800f42a:	69bb      	ldr	r3, [r7, #24]
 800f42c:	9300      	str	r3, [sp, #0]
 800f42e:	4613      	mov	r3, r2
 800f430:	697a      	ldr	r2, [r7, #20]
 800f432:	68b9      	ldr	r1, [r7, #8]
 800f434:	68f8      	ldr	r0, [r7, #12]
 800f436:	f000 f805 	bl	800f444 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f43a:	69bb      	ldr	r3, [r7, #24]
	}
 800f43c:	4618      	mov	r0, r3
 800f43e:	3720      	adds	r7, #32
 800f440:	46bd      	mov	sp, r7
 800f442:	bd80      	pop	{r7, pc}

0800f444 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f444:	b580      	push	{r7, lr}
 800f446:	b084      	sub	sp, #16
 800f448:	af00      	add	r7, sp, #0
 800f44a:	60f8      	str	r0, [r7, #12]
 800f44c:	60b9      	str	r1, [r7, #8]
 800f44e:	607a      	str	r2, [r7, #4]
 800f450:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f452:	68bb      	ldr	r3, [r7, #8]
 800f454:	2b00      	cmp	r3, #0
 800f456:	d103      	bne.n	800f460 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f458:	69bb      	ldr	r3, [r7, #24]
 800f45a:	69ba      	ldr	r2, [r7, #24]
 800f45c:	601a      	str	r2, [r3, #0]
 800f45e:	e002      	b.n	800f466 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f460:	69bb      	ldr	r3, [r7, #24]
 800f462:	687a      	ldr	r2, [r7, #4]
 800f464:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f466:	69bb      	ldr	r3, [r7, #24]
 800f468:	68fa      	ldr	r2, [r7, #12]
 800f46a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f46c:	69bb      	ldr	r3, [r7, #24]
 800f46e:	68ba      	ldr	r2, [r7, #8]
 800f470:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f472:	2101      	movs	r1, #1
 800f474:	69b8      	ldr	r0, [r7, #24]
 800f476:	f7ff fec3 	bl	800f200 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f47a:	bf00      	nop
 800f47c:	3710      	adds	r7, #16
 800f47e:	46bd      	mov	sp, r7
 800f480:	bd80      	pop	{r7, pc}

0800f482 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800f482:	b580      	push	{r7, lr}
 800f484:	b082      	sub	sp, #8
 800f486:	af00      	add	r7, sp, #0
 800f488:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d00e      	beq.n	800f4ae <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	2200      	movs	r2, #0
 800f494:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	2200      	movs	r2, #0
 800f49a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	2200      	movs	r2, #0
 800f4a0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	2200      	movs	r2, #0
 800f4a6:	2100      	movs	r1, #0
 800f4a8:	6878      	ldr	r0, [r7, #4]
 800f4aa:	f000 f837 	bl	800f51c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800f4ae:	bf00      	nop
 800f4b0:	3708      	adds	r7, #8
 800f4b2:	46bd      	mov	sp, r7
 800f4b4:	bd80      	pop	{r7, pc}

0800f4b6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800f4b6:	b580      	push	{r7, lr}
 800f4b8:	b086      	sub	sp, #24
 800f4ba:	af00      	add	r7, sp, #0
 800f4bc:	4603      	mov	r3, r0
 800f4be:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f4c0:	2301      	movs	r3, #1
 800f4c2:	617b      	str	r3, [r7, #20]
 800f4c4:	2300      	movs	r3, #0
 800f4c6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800f4c8:	79fb      	ldrb	r3, [r7, #7]
 800f4ca:	461a      	mov	r2, r3
 800f4cc:	6939      	ldr	r1, [r7, #16]
 800f4ce:	6978      	ldr	r0, [r7, #20]
 800f4d0:	f7ff ff7d 	bl	800f3ce <xQueueGenericCreate>
 800f4d4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f4d6:	68f8      	ldr	r0, [r7, #12]
 800f4d8:	f7ff ffd3 	bl	800f482 <prvInitialiseMutex>

		return xNewQueue;
 800f4dc:	68fb      	ldr	r3, [r7, #12]
	}
 800f4de:	4618      	mov	r0, r3
 800f4e0:	3718      	adds	r7, #24
 800f4e2:	46bd      	mov	sp, r7
 800f4e4:	bd80      	pop	{r7, pc}

0800f4e6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800f4e6:	b580      	push	{r7, lr}
 800f4e8:	b088      	sub	sp, #32
 800f4ea:	af02      	add	r7, sp, #8
 800f4ec:	4603      	mov	r3, r0
 800f4ee:	6039      	str	r1, [r7, #0]
 800f4f0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f4f2:	2301      	movs	r3, #1
 800f4f4:	617b      	str	r3, [r7, #20]
 800f4f6:	2300      	movs	r3, #0
 800f4f8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800f4fa:	79fb      	ldrb	r3, [r7, #7]
 800f4fc:	9300      	str	r3, [sp, #0]
 800f4fe:	683b      	ldr	r3, [r7, #0]
 800f500:	2200      	movs	r2, #0
 800f502:	6939      	ldr	r1, [r7, #16]
 800f504:	6978      	ldr	r0, [r7, #20]
 800f506:	f7ff fee5 	bl	800f2d4 <xQueueGenericCreateStatic>
 800f50a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f50c:	68f8      	ldr	r0, [r7, #12]
 800f50e:	f7ff ffb8 	bl	800f482 <prvInitialiseMutex>

		return xNewQueue;
 800f512:	68fb      	ldr	r3, [r7, #12]
	}
 800f514:	4618      	mov	r0, r3
 800f516:	3718      	adds	r7, #24
 800f518:	46bd      	mov	sp, r7
 800f51a:	bd80      	pop	{r7, pc}

0800f51c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b08e      	sub	sp, #56	@ 0x38
 800f520:	af00      	add	r7, sp, #0
 800f522:	60f8      	str	r0, [r7, #12]
 800f524:	60b9      	str	r1, [r7, #8]
 800f526:	607a      	str	r2, [r7, #4]
 800f528:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f52a:	2300      	movs	r3, #0
 800f52c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f534:	2b00      	cmp	r3, #0
 800f536:	d10b      	bne.n	800f550 <xQueueGenericSend+0x34>
	__asm volatile
 800f538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f53c:	f383 8811 	msr	BASEPRI, r3
 800f540:	f3bf 8f6f 	isb	sy
 800f544:	f3bf 8f4f 	dsb	sy
 800f548:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f54a:	bf00      	nop
 800f54c:	bf00      	nop
 800f54e:	e7fd      	b.n	800f54c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f550:	68bb      	ldr	r3, [r7, #8]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d103      	bne.n	800f55e <xQueueGenericSend+0x42>
 800f556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d101      	bne.n	800f562 <xQueueGenericSend+0x46>
 800f55e:	2301      	movs	r3, #1
 800f560:	e000      	b.n	800f564 <xQueueGenericSend+0x48>
 800f562:	2300      	movs	r3, #0
 800f564:	2b00      	cmp	r3, #0
 800f566:	d10b      	bne.n	800f580 <xQueueGenericSend+0x64>
	__asm volatile
 800f568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f56c:	f383 8811 	msr	BASEPRI, r3
 800f570:	f3bf 8f6f 	isb	sy
 800f574:	f3bf 8f4f 	dsb	sy
 800f578:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f57a:	bf00      	nop
 800f57c:	bf00      	nop
 800f57e:	e7fd      	b.n	800f57c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	2b02      	cmp	r3, #2
 800f584:	d103      	bne.n	800f58e <xQueueGenericSend+0x72>
 800f586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f58a:	2b01      	cmp	r3, #1
 800f58c:	d101      	bne.n	800f592 <xQueueGenericSend+0x76>
 800f58e:	2301      	movs	r3, #1
 800f590:	e000      	b.n	800f594 <xQueueGenericSend+0x78>
 800f592:	2300      	movs	r3, #0
 800f594:	2b00      	cmp	r3, #0
 800f596:	d10b      	bne.n	800f5b0 <xQueueGenericSend+0x94>
	__asm volatile
 800f598:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f59c:	f383 8811 	msr	BASEPRI, r3
 800f5a0:	f3bf 8f6f 	isb	sy
 800f5a4:	f3bf 8f4f 	dsb	sy
 800f5a8:	623b      	str	r3, [r7, #32]
}
 800f5aa:	bf00      	nop
 800f5ac:	bf00      	nop
 800f5ae:	e7fd      	b.n	800f5ac <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f5b0:	f001 fbc8 	bl	8010d44 <xTaskGetSchedulerState>
 800f5b4:	4603      	mov	r3, r0
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d102      	bne.n	800f5c0 <xQueueGenericSend+0xa4>
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d101      	bne.n	800f5c4 <xQueueGenericSend+0xa8>
 800f5c0:	2301      	movs	r3, #1
 800f5c2:	e000      	b.n	800f5c6 <xQueueGenericSend+0xaa>
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d10b      	bne.n	800f5e2 <xQueueGenericSend+0xc6>
	__asm volatile
 800f5ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5ce:	f383 8811 	msr	BASEPRI, r3
 800f5d2:	f3bf 8f6f 	isb	sy
 800f5d6:	f3bf 8f4f 	dsb	sy
 800f5da:	61fb      	str	r3, [r7, #28]
}
 800f5dc:	bf00      	nop
 800f5de:	bf00      	nop
 800f5e0:	e7fd      	b.n	800f5de <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f5e2:	f001 ff09 	bl	80113f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f5e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f5ee:	429a      	cmp	r2, r3
 800f5f0:	d302      	bcc.n	800f5f8 <xQueueGenericSend+0xdc>
 800f5f2:	683b      	ldr	r3, [r7, #0]
 800f5f4:	2b02      	cmp	r3, #2
 800f5f6:	d129      	bne.n	800f64c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f5f8:	683a      	ldr	r2, [r7, #0]
 800f5fa:	68b9      	ldr	r1, [r7, #8]
 800f5fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f5fe:	f000 fc6d 	bl	800fedc <prvCopyDataToQueue>
 800f602:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d010      	beq.n	800f62e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f60c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f60e:	3324      	adds	r3, #36	@ 0x24
 800f610:	4618      	mov	r0, r3
 800f612:	f001 f9d7 	bl	80109c4 <xTaskRemoveFromEventList>
 800f616:	4603      	mov	r3, r0
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d013      	beq.n	800f644 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f61c:	4b3f      	ldr	r3, [pc, #252]	@ (800f71c <xQueueGenericSend+0x200>)
 800f61e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f622:	601a      	str	r2, [r3, #0]
 800f624:	f3bf 8f4f 	dsb	sy
 800f628:	f3bf 8f6f 	isb	sy
 800f62c:	e00a      	b.n	800f644 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f62e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f630:	2b00      	cmp	r3, #0
 800f632:	d007      	beq.n	800f644 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f634:	4b39      	ldr	r3, [pc, #228]	@ (800f71c <xQueueGenericSend+0x200>)
 800f636:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f63a:	601a      	str	r2, [r3, #0]
 800f63c:	f3bf 8f4f 	dsb	sy
 800f640:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f644:	f001 ff0a 	bl	801145c <vPortExitCritical>
				return pdPASS;
 800f648:	2301      	movs	r3, #1
 800f64a:	e063      	b.n	800f714 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d103      	bne.n	800f65a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f652:	f001 ff03 	bl	801145c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f656:	2300      	movs	r3, #0
 800f658:	e05c      	b.n	800f714 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f65a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d106      	bne.n	800f66e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f660:	f107 0314 	add.w	r3, r7, #20
 800f664:	4618      	mov	r0, r3
 800f666:	f001 fa11 	bl	8010a8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f66a:	2301      	movs	r3, #1
 800f66c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f66e:	f001 fef5 	bl	801145c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f672:	f000 ff9d 	bl	80105b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f676:	f001 febf 	bl	80113f8 <vPortEnterCritical>
 800f67a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f67c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f680:	b25b      	sxtb	r3, r3
 800f682:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f686:	d103      	bne.n	800f690 <xQueueGenericSend+0x174>
 800f688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f68a:	2200      	movs	r2, #0
 800f68c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f692:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f696:	b25b      	sxtb	r3, r3
 800f698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f69c:	d103      	bne.n	800f6a6 <xQueueGenericSend+0x18a>
 800f69e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6a0:	2200      	movs	r2, #0
 800f6a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f6a6:	f001 fed9 	bl	801145c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f6aa:	1d3a      	adds	r2, r7, #4
 800f6ac:	f107 0314 	add.w	r3, r7, #20
 800f6b0:	4611      	mov	r1, r2
 800f6b2:	4618      	mov	r0, r3
 800f6b4:	f001 fa00 	bl	8010ab8 <xTaskCheckForTimeOut>
 800f6b8:	4603      	mov	r3, r0
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d124      	bne.n	800f708 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f6be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f6c0:	f000 fd04 	bl	80100cc <prvIsQueueFull>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d018      	beq.n	800f6fc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f6ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6cc:	3310      	adds	r3, #16
 800f6ce:	687a      	ldr	r2, [r7, #4]
 800f6d0:	4611      	mov	r1, r2
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	f001 f950 	bl	8010978 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f6d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f6da:	f000 fc8f 	bl	800fffc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f6de:	f000 ff75 	bl	80105cc <xTaskResumeAll>
 800f6e2:	4603      	mov	r3, r0
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	f47f af7c 	bne.w	800f5e2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f6ea:	4b0c      	ldr	r3, [pc, #48]	@ (800f71c <xQueueGenericSend+0x200>)
 800f6ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f6f0:	601a      	str	r2, [r3, #0]
 800f6f2:	f3bf 8f4f 	dsb	sy
 800f6f6:	f3bf 8f6f 	isb	sy
 800f6fa:	e772      	b.n	800f5e2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f6fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f6fe:	f000 fc7d 	bl	800fffc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f702:	f000 ff63 	bl	80105cc <xTaskResumeAll>
 800f706:	e76c      	b.n	800f5e2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f708:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f70a:	f000 fc77 	bl	800fffc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f70e:	f000 ff5d 	bl	80105cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f712:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f714:	4618      	mov	r0, r3
 800f716:	3738      	adds	r7, #56	@ 0x38
 800f718:	46bd      	mov	sp, r7
 800f71a:	bd80      	pop	{r7, pc}
 800f71c:	e000ed04 	.word	0xe000ed04

0800f720 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f720:	b580      	push	{r7, lr}
 800f722:	b090      	sub	sp, #64	@ 0x40
 800f724:	af00      	add	r7, sp, #0
 800f726:	60f8      	str	r0, [r7, #12]
 800f728:	60b9      	str	r1, [r7, #8]
 800f72a:	607a      	str	r2, [r7, #4]
 800f72c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800f732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f734:	2b00      	cmp	r3, #0
 800f736:	d10b      	bne.n	800f750 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800f738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f73c:	f383 8811 	msr	BASEPRI, r3
 800f740:	f3bf 8f6f 	isb	sy
 800f744:	f3bf 8f4f 	dsb	sy
 800f748:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f74a:	bf00      	nop
 800f74c:	bf00      	nop
 800f74e:	e7fd      	b.n	800f74c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f750:	68bb      	ldr	r3, [r7, #8]
 800f752:	2b00      	cmp	r3, #0
 800f754:	d103      	bne.n	800f75e <xQueueGenericSendFromISR+0x3e>
 800f756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d101      	bne.n	800f762 <xQueueGenericSendFromISR+0x42>
 800f75e:	2301      	movs	r3, #1
 800f760:	e000      	b.n	800f764 <xQueueGenericSendFromISR+0x44>
 800f762:	2300      	movs	r3, #0
 800f764:	2b00      	cmp	r3, #0
 800f766:	d10b      	bne.n	800f780 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800f768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f76c:	f383 8811 	msr	BASEPRI, r3
 800f770:	f3bf 8f6f 	isb	sy
 800f774:	f3bf 8f4f 	dsb	sy
 800f778:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f77a:	bf00      	nop
 800f77c:	bf00      	nop
 800f77e:	e7fd      	b.n	800f77c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	2b02      	cmp	r3, #2
 800f784:	d103      	bne.n	800f78e <xQueueGenericSendFromISR+0x6e>
 800f786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f78a:	2b01      	cmp	r3, #1
 800f78c:	d101      	bne.n	800f792 <xQueueGenericSendFromISR+0x72>
 800f78e:	2301      	movs	r3, #1
 800f790:	e000      	b.n	800f794 <xQueueGenericSendFromISR+0x74>
 800f792:	2300      	movs	r3, #0
 800f794:	2b00      	cmp	r3, #0
 800f796:	d10b      	bne.n	800f7b0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800f798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f79c:	f383 8811 	msr	BASEPRI, r3
 800f7a0:	f3bf 8f6f 	isb	sy
 800f7a4:	f3bf 8f4f 	dsb	sy
 800f7a8:	623b      	str	r3, [r7, #32]
}
 800f7aa:	bf00      	nop
 800f7ac:	bf00      	nop
 800f7ae:	e7fd      	b.n	800f7ac <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f7b0:	f001 ff02 	bl	80115b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f7b4:	f3ef 8211 	mrs	r2, BASEPRI
 800f7b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7bc:	f383 8811 	msr	BASEPRI, r3
 800f7c0:	f3bf 8f6f 	isb	sy
 800f7c4:	f3bf 8f4f 	dsb	sy
 800f7c8:	61fa      	str	r2, [r7, #28]
 800f7ca:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f7cc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f7ce:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f7d8:	429a      	cmp	r2, r3
 800f7da:	d302      	bcc.n	800f7e2 <xQueueGenericSendFromISR+0xc2>
 800f7dc:	683b      	ldr	r3, [r7, #0]
 800f7de:	2b02      	cmp	r3, #2
 800f7e0:	d12f      	bne.n	800f842 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f7e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f7e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f7ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f7f2:	683a      	ldr	r2, [r7, #0]
 800f7f4:	68b9      	ldr	r1, [r7, #8]
 800f7f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f7f8:	f000 fb70 	bl	800fedc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f7fc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800f800:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f804:	d112      	bne.n	800f82c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d016      	beq.n	800f83c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f80e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f810:	3324      	adds	r3, #36	@ 0x24
 800f812:	4618      	mov	r0, r3
 800f814:	f001 f8d6 	bl	80109c4 <xTaskRemoveFromEventList>
 800f818:	4603      	mov	r3, r0
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d00e      	beq.n	800f83c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	2b00      	cmp	r3, #0
 800f822:	d00b      	beq.n	800f83c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	2201      	movs	r2, #1
 800f828:	601a      	str	r2, [r3, #0]
 800f82a:	e007      	b.n	800f83c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f82c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f830:	3301      	adds	r3, #1
 800f832:	b2db      	uxtb	r3, r3
 800f834:	b25a      	sxtb	r2, r3
 800f836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f838:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f83c:	2301      	movs	r3, #1
 800f83e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f840:	e001      	b.n	800f846 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f842:	2300      	movs	r3, #0
 800f844:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f848:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f84a:	697b      	ldr	r3, [r7, #20]
 800f84c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f850:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f854:	4618      	mov	r0, r3
 800f856:	3740      	adds	r7, #64	@ 0x40
 800f858:	46bd      	mov	sp, r7
 800f85a:	bd80      	pop	{r7, pc}

0800f85c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f85c:	b580      	push	{r7, lr}
 800f85e:	b08e      	sub	sp, #56	@ 0x38
 800f860:	af00      	add	r7, sp, #0
 800f862:	6078      	str	r0, [r7, #4]
 800f864:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800f86a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d10b      	bne.n	800f888 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800f870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f874:	f383 8811 	msr	BASEPRI, r3
 800f878:	f3bf 8f6f 	isb	sy
 800f87c:	f3bf 8f4f 	dsb	sy
 800f880:	623b      	str	r3, [r7, #32]
}
 800f882:	bf00      	nop
 800f884:	bf00      	nop
 800f886:	e7fd      	b.n	800f884 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f88a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d00b      	beq.n	800f8a8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800f890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f894:	f383 8811 	msr	BASEPRI, r3
 800f898:	f3bf 8f6f 	isb	sy
 800f89c:	f3bf 8f4f 	dsb	sy
 800f8a0:	61fb      	str	r3, [r7, #28]
}
 800f8a2:	bf00      	nop
 800f8a4:	bf00      	nop
 800f8a6:	e7fd      	b.n	800f8a4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800f8a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d103      	bne.n	800f8b8 <xQueueGiveFromISR+0x5c>
 800f8b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8b2:	689b      	ldr	r3, [r3, #8]
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d101      	bne.n	800f8bc <xQueueGiveFromISR+0x60>
 800f8b8:	2301      	movs	r3, #1
 800f8ba:	e000      	b.n	800f8be <xQueueGiveFromISR+0x62>
 800f8bc:	2300      	movs	r3, #0
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d10b      	bne.n	800f8da <xQueueGiveFromISR+0x7e>
	__asm volatile
 800f8c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8c6:	f383 8811 	msr	BASEPRI, r3
 800f8ca:	f3bf 8f6f 	isb	sy
 800f8ce:	f3bf 8f4f 	dsb	sy
 800f8d2:	61bb      	str	r3, [r7, #24]
}
 800f8d4:	bf00      	nop
 800f8d6:	bf00      	nop
 800f8d8:	e7fd      	b.n	800f8d6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f8da:	f001 fe6d 	bl	80115b8 <vPortValidateInterruptPriority>
	__asm volatile
 800f8de:	f3ef 8211 	mrs	r2, BASEPRI
 800f8e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8e6:	f383 8811 	msr	BASEPRI, r3
 800f8ea:	f3bf 8f6f 	isb	sy
 800f8ee:	f3bf 8f4f 	dsb	sy
 800f8f2:	617a      	str	r2, [r7, #20]
 800f8f4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800f8f6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f8f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8fe:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800f900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f904:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f906:	429a      	cmp	r2, r3
 800f908:	d22b      	bcs.n	800f962 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f90a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f90c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f910:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f916:	1c5a      	adds	r2, r3, #1
 800f918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f91a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f91c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f920:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f924:	d112      	bne.n	800f94c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d016      	beq.n	800f95c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f92e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f930:	3324      	adds	r3, #36	@ 0x24
 800f932:	4618      	mov	r0, r3
 800f934:	f001 f846 	bl	80109c4 <xTaskRemoveFromEventList>
 800f938:	4603      	mov	r3, r0
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d00e      	beq.n	800f95c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f93e:	683b      	ldr	r3, [r7, #0]
 800f940:	2b00      	cmp	r3, #0
 800f942:	d00b      	beq.n	800f95c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f944:	683b      	ldr	r3, [r7, #0]
 800f946:	2201      	movs	r2, #1
 800f948:	601a      	str	r2, [r3, #0]
 800f94a:	e007      	b.n	800f95c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f94c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f950:	3301      	adds	r3, #1
 800f952:	b2db      	uxtb	r3, r3
 800f954:	b25a      	sxtb	r2, r3
 800f956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f958:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f95c:	2301      	movs	r3, #1
 800f95e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f960:	e001      	b.n	800f966 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f962:	2300      	movs	r3, #0
 800f964:	637b      	str	r3, [r7, #52]	@ 0x34
 800f966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f968:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	f383 8811 	msr	BASEPRI, r3
}
 800f970:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f974:	4618      	mov	r0, r3
 800f976:	3738      	adds	r7, #56	@ 0x38
 800f978:	46bd      	mov	sp, r7
 800f97a:	bd80      	pop	{r7, pc}

0800f97c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f97c:	b580      	push	{r7, lr}
 800f97e:	b08c      	sub	sp, #48	@ 0x30
 800f980:	af00      	add	r7, sp, #0
 800f982:	60f8      	str	r0, [r7, #12]
 800f984:	60b9      	str	r1, [r7, #8]
 800f986:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f988:	2300      	movs	r3, #0
 800f98a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f992:	2b00      	cmp	r3, #0
 800f994:	d10b      	bne.n	800f9ae <xQueueReceive+0x32>
	__asm volatile
 800f996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f99a:	f383 8811 	msr	BASEPRI, r3
 800f99e:	f3bf 8f6f 	isb	sy
 800f9a2:	f3bf 8f4f 	dsb	sy
 800f9a6:	623b      	str	r3, [r7, #32]
}
 800f9a8:	bf00      	nop
 800f9aa:	bf00      	nop
 800f9ac:	e7fd      	b.n	800f9aa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f9ae:	68bb      	ldr	r3, [r7, #8]
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d103      	bne.n	800f9bc <xQueueReceive+0x40>
 800f9b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d101      	bne.n	800f9c0 <xQueueReceive+0x44>
 800f9bc:	2301      	movs	r3, #1
 800f9be:	e000      	b.n	800f9c2 <xQueueReceive+0x46>
 800f9c0:	2300      	movs	r3, #0
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d10b      	bne.n	800f9de <xQueueReceive+0x62>
	__asm volatile
 800f9c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9ca:	f383 8811 	msr	BASEPRI, r3
 800f9ce:	f3bf 8f6f 	isb	sy
 800f9d2:	f3bf 8f4f 	dsb	sy
 800f9d6:	61fb      	str	r3, [r7, #28]
}
 800f9d8:	bf00      	nop
 800f9da:	bf00      	nop
 800f9dc:	e7fd      	b.n	800f9da <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f9de:	f001 f9b1 	bl	8010d44 <xTaskGetSchedulerState>
 800f9e2:	4603      	mov	r3, r0
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d102      	bne.n	800f9ee <xQueueReceive+0x72>
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d101      	bne.n	800f9f2 <xQueueReceive+0x76>
 800f9ee:	2301      	movs	r3, #1
 800f9f0:	e000      	b.n	800f9f4 <xQueueReceive+0x78>
 800f9f2:	2300      	movs	r3, #0
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d10b      	bne.n	800fa10 <xQueueReceive+0x94>
	__asm volatile
 800f9f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9fc:	f383 8811 	msr	BASEPRI, r3
 800fa00:	f3bf 8f6f 	isb	sy
 800fa04:	f3bf 8f4f 	dsb	sy
 800fa08:	61bb      	str	r3, [r7, #24]
}
 800fa0a:	bf00      	nop
 800fa0c:	bf00      	nop
 800fa0e:	e7fd      	b.n	800fa0c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fa10:	f001 fcf2 	bl	80113f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa18:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fa1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d01f      	beq.n	800fa60 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fa20:	68b9      	ldr	r1, [r7, #8]
 800fa22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fa24:	f000 fac4 	bl	800ffb0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fa28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa2a:	1e5a      	subs	r2, r3, #1
 800fa2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa2e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fa30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa32:	691b      	ldr	r3, [r3, #16]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d00f      	beq.n	800fa58 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fa38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa3a:	3310      	adds	r3, #16
 800fa3c:	4618      	mov	r0, r3
 800fa3e:	f000 ffc1 	bl	80109c4 <xTaskRemoveFromEventList>
 800fa42:	4603      	mov	r3, r0
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d007      	beq.n	800fa58 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fa48:	4b3c      	ldr	r3, [pc, #240]	@ (800fb3c <xQueueReceive+0x1c0>)
 800fa4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fa4e:	601a      	str	r2, [r3, #0]
 800fa50:	f3bf 8f4f 	dsb	sy
 800fa54:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fa58:	f001 fd00 	bl	801145c <vPortExitCritical>
				return pdPASS;
 800fa5c:	2301      	movs	r3, #1
 800fa5e:	e069      	b.n	800fb34 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d103      	bne.n	800fa6e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fa66:	f001 fcf9 	bl	801145c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fa6a:	2300      	movs	r3, #0
 800fa6c:	e062      	b.n	800fb34 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fa6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d106      	bne.n	800fa82 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fa74:	f107 0310 	add.w	r3, r7, #16
 800fa78:	4618      	mov	r0, r3
 800fa7a:	f001 f807 	bl	8010a8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fa7e:	2301      	movs	r3, #1
 800fa80:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fa82:	f001 fceb 	bl	801145c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fa86:	f000 fd93 	bl	80105b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fa8a:	f001 fcb5 	bl	80113f8 <vPortEnterCritical>
 800fa8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fa94:	b25b      	sxtb	r3, r3
 800fa96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa9a:	d103      	bne.n	800faa4 <xQueueReceive+0x128>
 800fa9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa9e:	2200      	movs	r2, #0
 800faa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800faa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800faa6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800faaa:	b25b      	sxtb	r3, r3
 800faac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fab0:	d103      	bne.n	800faba <xQueueReceive+0x13e>
 800fab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fab4:	2200      	movs	r2, #0
 800fab6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800faba:	f001 fccf 	bl	801145c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fabe:	1d3a      	adds	r2, r7, #4
 800fac0:	f107 0310 	add.w	r3, r7, #16
 800fac4:	4611      	mov	r1, r2
 800fac6:	4618      	mov	r0, r3
 800fac8:	f000 fff6 	bl	8010ab8 <xTaskCheckForTimeOut>
 800facc:	4603      	mov	r3, r0
 800face:	2b00      	cmp	r3, #0
 800fad0:	d123      	bne.n	800fb1a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fad2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fad4:	f000 fae4 	bl	80100a0 <prvIsQueueEmpty>
 800fad8:	4603      	mov	r3, r0
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d017      	beq.n	800fb0e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fae0:	3324      	adds	r3, #36	@ 0x24
 800fae2:	687a      	ldr	r2, [r7, #4]
 800fae4:	4611      	mov	r1, r2
 800fae6:	4618      	mov	r0, r3
 800fae8:	f000 ff46 	bl	8010978 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800faec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800faee:	f000 fa85 	bl	800fffc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800faf2:	f000 fd6b 	bl	80105cc <xTaskResumeAll>
 800faf6:	4603      	mov	r3, r0
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d189      	bne.n	800fa10 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800fafc:	4b0f      	ldr	r3, [pc, #60]	@ (800fb3c <xQueueReceive+0x1c0>)
 800fafe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb02:	601a      	str	r2, [r3, #0]
 800fb04:	f3bf 8f4f 	dsb	sy
 800fb08:	f3bf 8f6f 	isb	sy
 800fb0c:	e780      	b.n	800fa10 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fb0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fb10:	f000 fa74 	bl	800fffc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fb14:	f000 fd5a 	bl	80105cc <xTaskResumeAll>
 800fb18:	e77a      	b.n	800fa10 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fb1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fb1c:	f000 fa6e 	bl	800fffc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fb20:	f000 fd54 	bl	80105cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fb24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fb26:	f000 fabb 	bl	80100a0 <prvIsQueueEmpty>
 800fb2a:	4603      	mov	r3, r0
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	f43f af6f 	beq.w	800fa10 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fb32:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fb34:	4618      	mov	r0, r3
 800fb36:	3730      	adds	r7, #48	@ 0x30
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	bd80      	pop	{r7, pc}
 800fb3c:	e000ed04 	.word	0xe000ed04

0800fb40 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b08e      	sub	sp, #56	@ 0x38
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]
 800fb48:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800fb4a:	2300      	movs	r3, #0
 800fb4c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800fb52:	2300      	movs	r3, #0
 800fb54:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fb56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d10b      	bne.n	800fb74 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800fb5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb60:	f383 8811 	msr	BASEPRI, r3
 800fb64:	f3bf 8f6f 	isb	sy
 800fb68:	f3bf 8f4f 	dsb	sy
 800fb6c:	623b      	str	r3, [r7, #32]
}
 800fb6e:	bf00      	nop
 800fb70:	bf00      	nop
 800fb72:	e7fd      	b.n	800fb70 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fb74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d00b      	beq.n	800fb94 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800fb7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb80:	f383 8811 	msr	BASEPRI, r3
 800fb84:	f3bf 8f6f 	isb	sy
 800fb88:	f3bf 8f4f 	dsb	sy
 800fb8c:	61fb      	str	r3, [r7, #28]
}
 800fb8e:	bf00      	nop
 800fb90:	bf00      	nop
 800fb92:	e7fd      	b.n	800fb90 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fb94:	f001 f8d6 	bl	8010d44 <xTaskGetSchedulerState>
 800fb98:	4603      	mov	r3, r0
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d102      	bne.n	800fba4 <xQueueSemaphoreTake+0x64>
 800fb9e:	683b      	ldr	r3, [r7, #0]
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d101      	bne.n	800fba8 <xQueueSemaphoreTake+0x68>
 800fba4:	2301      	movs	r3, #1
 800fba6:	e000      	b.n	800fbaa <xQueueSemaphoreTake+0x6a>
 800fba8:	2300      	movs	r3, #0
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d10b      	bne.n	800fbc6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800fbae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbb2:	f383 8811 	msr	BASEPRI, r3
 800fbb6:	f3bf 8f6f 	isb	sy
 800fbba:	f3bf 8f4f 	dsb	sy
 800fbbe:	61bb      	str	r3, [r7, #24]
}
 800fbc0:	bf00      	nop
 800fbc2:	bf00      	nop
 800fbc4:	e7fd      	b.n	800fbc2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fbc6:	f001 fc17 	bl	80113f8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800fbca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fbce:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800fbd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d024      	beq.n	800fc20 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800fbd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbd8:	1e5a      	subs	r2, r3, #1
 800fbda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbdc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fbde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d104      	bne.n	800fbf0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800fbe6:	f001 fa59 	bl	801109c <pvTaskIncrementMutexHeldCount>
 800fbea:	4602      	mov	r2, r0
 800fbec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbee:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fbf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbf2:	691b      	ldr	r3, [r3, #16]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d00f      	beq.n	800fc18 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fbf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbfa:	3310      	adds	r3, #16
 800fbfc:	4618      	mov	r0, r3
 800fbfe:	f000 fee1 	bl	80109c4 <xTaskRemoveFromEventList>
 800fc02:	4603      	mov	r3, r0
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d007      	beq.n	800fc18 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fc08:	4b54      	ldr	r3, [pc, #336]	@ (800fd5c <xQueueSemaphoreTake+0x21c>)
 800fc0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc0e:	601a      	str	r2, [r3, #0]
 800fc10:	f3bf 8f4f 	dsb	sy
 800fc14:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fc18:	f001 fc20 	bl	801145c <vPortExitCritical>
				return pdPASS;
 800fc1c:	2301      	movs	r3, #1
 800fc1e:	e098      	b.n	800fd52 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fc20:	683b      	ldr	r3, [r7, #0]
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d112      	bne.n	800fc4c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800fc26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d00b      	beq.n	800fc44 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800fc2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc30:	f383 8811 	msr	BASEPRI, r3
 800fc34:	f3bf 8f6f 	isb	sy
 800fc38:	f3bf 8f4f 	dsb	sy
 800fc3c:	617b      	str	r3, [r7, #20]
}
 800fc3e:	bf00      	nop
 800fc40:	bf00      	nop
 800fc42:	e7fd      	b.n	800fc40 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800fc44:	f001 fc0a 	bl	801145c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fc48:	2300      	movs	r3, #0
 800fc4a:	e082      	b.n	800fd52 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fc4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d106      	bne.n	800fc60 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fc52:	f107 030c 	add.w	r3, r7, #12
 800fc56:	4618      	mov	r0, r3
 800fc58:	f000 ff18 	bl	8010a8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fc5c:	2301      	movs	r3, #1
 800fc5e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fc60:	f001 fbfc 	bl	801145c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fc64:	f000 fca4 	bl	80105b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fc68:	f001 fbc6 	bl	80113f8 <vPortEnterCritical>
 800fc6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc6e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fc72:	b25b      	sxtb	r3, r3
 800fc74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc78:	d103      	bne.n	800fc82 <xQueueSemaphoreTake+0x142>
 800fc7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc7c:	2200      	movs	r2, #0
 800fc7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fc82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc84:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fc88:	b25b      	sxtb	r3, r3
 800fc8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc8e:	d103      	bne.n	800fc98 <xQueueSemaphoreTake+0x158>
 800fc90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc92:	2200      	movs	r2, #0
 800fc94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fc98:	f001 fbe0 	bl	801145c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fc9c:	463a      	mov	r2, r7
 800fc9e:	f107 030c 	add.w	r3, r7, #12
 800fca2:	4611      	mov	r1, r2
 800fca4:	4618      	mov	r0, r3
 800fca6:	f000 ff07 	bl	8010ab8 <xTaskCheckForTimeOut>
 800fcaa:	4603      	mov	r3, r0
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d132      	bne.n	800fd16 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fcb0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fcb2:	f000 f9f5 	bl	80100a0 <prvIsQueueEmpty>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d026      	beq.n	800fd0a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fcbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d109      	bne.n	800fcd8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800fcc4:	f001 fb98 	bl	80113f8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fcc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fcca:	689b      	ldr	r3, [r3, #8]
 800fccc:	4618      	mov	r0, r3
 800fcce:	f001 f857 	bl	8010d80 <xTaskPriorityInherit>
 800fcd2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800fcd4:	f001 fbc2 	bl	801145c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fcd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fcda:	3324      	adds	r3, #36	@ 0x24
 800fcdc:	683a      	ldr	r2, [r7, #0]
 800fcde:	4611      	mov	r1, r2
 800fce0:	4618      	mov	r0, r3
 800fce2:	f000 fe49 	bl	8010978 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fce6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fce8:	f000 f988 	bl	800fffc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fcec:	f000 fc6e 	bl	80105cc <xTaskResumeAll>
 800fcf0:	4603      	mov	r3, r0
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	f47f af67 	bne.w	800fbc6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800fcf8:	4b18      	ldr	r3, [pc, #96]	@ (800fd5c <xQueueSemaphoreTake+0x21c>)
 800fcfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fcfe:	601a      	str	r2, [r3, #0]
 800fd00:	f3bf 8f4f 	dsb	sy
 800fd04:	f3bf 8f6f 	isb	sy
 800fd08:	e75d      	b.n	800fbc6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800fd0a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fd0c:	f000 f976 	bl	800fffc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fd10:	f000 fc5c 	bl	80105cc <xTaskResumeAll>
 800fd14:	e757      	b.n	800fbc6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800fd16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fd18:	f000 f970 	bl	800fffc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fd1c:	f000 fc56 	bl	80105cc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fd20:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fd22:	f000 f9bd 	bl	80100a0 <prvIsQueueEmpty>
 800fd26:	4603      	mov	r3, r0
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	f43f af4c 	beq.w	800fbc6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800fd2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d00d      	beq.n	800fd50 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800fd34:	f001 fb60 	bl	80113f8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800fd38:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fd3a:	f000 f8b7 	bl	800feac <prvGetDisinheritPriorityAfterTimeout>
 800fd3e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800fd40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd42:	689b      	ldr	r3, [r3, #8]
 800fd44:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fd46:	4618      	mov	r0, r3
 800fd48:	f001 f918 	bl	8010f7c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800fd4c:	f001 fb86 	bl	801145c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fd50:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fd52:	4618      	mov	r0, r3
 800fd54:	3738      	adds	r7, #56	@ 0x38
 800fd56:	46bd      	mov	sp, r7
 800fd58:	bd80      	pop	{r7, pc}
 800fd5a:	bf00      	nop
 800fd5c:	e000ed04 	.word	0xe000ed04

0800fd60 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b08e      	sub	sp, #56	@ 0x38
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	60f8      	str	r0, [r7, #12]
 800fd68:	60b9      	str	r1, [r7, #8]
 800fd6a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fd70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d10b      	bne.n	800fd8e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800fd76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd7a:	f383 8811 	msr	BASEPRI, r3
 800fd7e:	f3bf 8f6f 	isb	sy
 800fd82:	f3bf 8f4f 	dsb	sy
 800fd86:	623b      	str	r3, [r7, #32]
}
 800fd88:	bf00      	nop
 800fd8a:	bf00      	nop
 800fd8c:	e7fd      	b.n	800fd8a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fd8e:	68bb      	ldr	r3, [r7, #8]
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d103      	bne.n	800fd9c <xQueueReceiveFromISR+0x3c>
 800fd94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d101      	bne.n	800fda0 <xQueueReceiveFromISR+0x40>
 800fd9c:	2301      	movs	r3, #1
 800fd9e:	e000      	b.n	800fda2 <xQueueReceiveFromISR+0x42>
 800fda0:	2300      	movs	r3, #0
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d10b      	bne.n	800fdbe <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800fda6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdaa:	f383 8811 	msr	BASEPRI, r3
 800fdae:	f3bf 8f6f 	isb	sy
 800fdb2:	f3bf 8f4f 	dsb	sy
 800fdb6:	61fb      	str	r3, [r7, #28]
}
 800fdb8:	bf00      	nop
 800fdba:	bf00      	nop
 800fdbc:	e7fd      	b.n	800fdba <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fdbe:	f001 fbfb 	bl	80115b8 <vPortValidateInterruptPriority>
	__asm volatile
 800fdc2:	f3ef 8211 	mrs	r2, BASEPRI
 800fdc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdca:	f383 8811 	msr	BASEPRI, r3
 800fdce:	f3bf 8f6f 	isb	sy
 800fdd2:	f3bf 8f4f 	dsb	sy
 800fdd6:	61ba      	str	r2, [r7, #24]
 800fdd8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800fdda:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fdde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fde0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fde2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fde4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d02f      	beq.n	800fe4a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800fdea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fdf0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fdf4:	68b9      	ldr	r1, [r7, #8]
 800fdf6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fdf8:	f000 f8da 	bl	800ffb0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fdfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdfe:	1e5a      	subs	r2, r3, #1
 800fe00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe02:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800fe04:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800fe08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe0c:	d112      	bne.n	800fe34 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fe0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe10:	691b      	ldr	r3, [r3, #16]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d016      	beq.n	800fe44 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fe16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe18:	3310      	adds	r3, #16
 800fe1a:	4618      	mov	r0, r3
 800fe1c:	f000 fdd2 	bl	80109c4 <xTaskRemoveFromEventList>
 800fe20:	4603      	mov	r3, r0
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d00e      	beq.n	800fe44 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d00b      	beq.n	800fe44 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	2201      	movs	r2, #1
 800fe30:	601a      	str	r2, [r3, #0]
 800fe32:	e007      	b.n	800fe44 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800fe34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fe38:	3301      	adds	r3, #1
 800fe3a:	b2db      	uxtb	r3, r3
 800fe3c:	b25a      	sxtb	r2, r3
 800fe3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800fe44:	2301      	movs	r3, #1
 800fe46:	637b      	str	r3, [r7, #52]	@ 0x34
 800fe48:	e001      	b.n	800fe4e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800fe4a:	2300      	movs	r3, #0
 800fe4c:	637b      	str	r3, [r7, #52]	@ 0x34
 800fe4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe50:	613b      	str	r3, [r7, #16]
	__asm volatile
 800fe52:	693b      	ldr	r3, [r7, #16]
 800fe54:	f383 8811 	msr	BASEPRI, r3
}
 800fe58:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fe5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800fe5c:	4618      	mov	r0, r3
 800fe5e:	3738      	adds	r7, #56	@ 0x38
 800fe60:	46bd      	mov	sp, r7
 800fe62:	bd80      	pop	{r7, pc}

0800fe64 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800fe64:	b580      	push	{r7, lr}
 800fe66:	b084      	sub	sp, #16
 800fe68:	af00      	add	r7, sp, #0
 800fe6a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d10b      	bne.n	800fe8e <vQueueDelete+0x2a>
	__asm volatile
 800fe76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe7a:	f383 8811 	msr	BASEPRI, r3
 800fe7e:	f3bf 8f6f 	isb	sy
 800fe82:	f3bf 8f4f 	dsb	sy
 800fe86:	60bb      	str	r3, [r7, #8]
}
 800fe88:	bf00      	nop
 800fe8a:	bf00      	nop
 800fe8c:	e7fd      	b.n	800fe8a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800fe8e:	68f8      	ldr	r0, [r7, #12]
 800fe90:	f000 f934 	bl	80100fc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d102      	bne.n	800fea4 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800fe9e:	68f8      	ldr	r0, [r7, #12]
 800fea0:	f001 fc9a 	bl	80117d8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800fea4:	bf00      	nop
 800fea6:	3710      	adds	r7, #16
 800fea8:	46bd      	mov	sp, r7
 800feaa:	bd80      	pop	{r7, pc}

0800feac <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800feac:	b480      	push	{r7}
 800feae:	b085      	sub	sp, #20
 800feb0:	af00      	add	r7, sp, #0
 800feb2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d006      	beq.n	800feca <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	f1c3 0307 	rsb	r3, r3, #7
 800fec6:	60fb      	str	r3, [r7, #12]
 800fec8:	e001      	b.n	800fece <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800feca:	2300      	movs	r3, #0
 800fecc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800fece:	68fb      	ldr	r3, [r7, #12]
	}
 800fed0:	4618      	mov	r0, r3
 800fed2:	3714      	adds	r7, #20
 800fed4:	46bd      	mov	sp, r7
 800fed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feda:	4770      	bx	lr

0800fedc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fedc:	b580      	push	{r7, lr}
 800fede:	b086      	sub	sp, #24
 800fee0:	af00      	add	r7, sp, #0
 800fee2:	60f8      	str	r0, [r7, #12]
 800fee4:	60b9      	str	r1, [r7, #8]
 800fee6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fee8:	2300      	movs	r3, #0
 800feea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fef0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d10d      	bne.n	800ff16 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d14d      	bne.n	800ff9e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	689b      	ldr	r3, [r3, #8]
 800ff06:	4618      	mov	r0, r3
 800ff08:	f000 ffb0 	bl	8010e6c <xTaskPriorityDisinherit>
 800ff0c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	2200      	movs	r2, #0
 800ff12:	609a      	str	r2, [r3, #8]
 800ff14:	e043      	b.n	800ff9e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d119      	bne.n	800ff50 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	6858      	ldr	r0, [r3, #4]
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff24:	461a      	mov	r2, r3
 800ff26:	68b9      	ldr	r1, [r7, #8]
 800ff28:	f001 ff85 	bl	8011e36 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	685a      	ldr	r2, [r3, #4]
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff34:	441a      	add	r2, r3
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	685a      	ldr	r2, [r3, #4]
 800ff3e:	68fb      	ldr	r3, [r7, #12]
 800ff40:	689b      	ldr	r3, [r3, #8]
 800ff42:	429a      	cmp	r2, r3
 800ff44:	d32b      	bcc.n	800ff9e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	681a      	ldr	r2, [r3, #0]
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	605a      	str	r2, [r3, #4]
 800ff4e:	e026      	b.n	800ff9e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	68d8      	ldr	r0, [r3, #12]
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff58:	461a      	mov	r2, r3
 800ff5a:	68b9      	ldr	r1, [r7, #8]
 800ff5c:	f001 ff6b 	bl	8011e36 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	68da      	ldr	r2, [r3, #12]
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff68:	425b      	negs	r3, r3
 800ff6a:	441a      	add	r2, r3
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	68da      	ldr	r2, [r3, #12]
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	429a      	cmp	r2, r3
 800ff7a:	d207      	bcs.n	800ff8c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	689a      	ldr	r2, [r3, #8]
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff84:	425b      	negs	r3, r3
 800ff86:	441a      	add	r2, r3
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	2b02      	cmp	r3, #2
 800ff90:	d105      	bne.n	800ff9e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ff92:	693b      	ldr	r3, [r7, #16]
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d002      	beq.n	800ff9e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ff98:	693b      	ldr	r3, [r7, #16]
 800ff9a:	3b01      	subs	r3, #1
 800ff9c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ff9e:	693b      	ldr	r3, [r7, #16]
 800ffa0:	1c5a      	adds	r2, r3, #1
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ffa6:	697b      	ldr	r3, [r7, #20]
}
 800ffa8:	4618      	mov	r0, r3
 800ffaa:	3718      	adds	r7, #24
 800ffac:	46bd      	mov	sp, r7
 800ffae:	bd80      	pop	{r7, pc}

0800ffb0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ffb0:	b580      	push	{r7, lr}
 800ffb2:	b082      	sub	sp, #8
 800ffb4:	af00      	add	r7, sp, #0
 800ffb6:	6078      	str	r0, [r7, #4]
 800ffb8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d018      	beq.n	800fff4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	68da      	ldr	r2, [r3, #12]
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffca:	441a      	add	r2, r3
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	68da      	ldr	r2, [r3, #12]
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	689b      	ldr	r3, [r3, #8]
 800ffd8:	429a      	cmp	r2, r3
 800ffda:	d303      	bcc.n	800ffe4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	681a      	ldr	r2, [r3, #0]
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	68d9      	ldr	r1, [r3, #12]
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffec:	461a      	mov	r2, r3
 800ffee:	6838      	ldr	r0, [r7, #0]
 800fff0:	f001 ff21 	bl	8011e36 <memcpy>
	}
}
 800fff4:	bf00      	nop
 800fff6:	3708      	adds	r7, #8
 800fff8:	46bd      	mov	sp, r7
 800fffa:	bd80      	pop	{r7, pc}

0800fffc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b084      	sub	sp, #16
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010004:	f001 f9f8 	bl	80113f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801000e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010010:	e011      	b.n	8010036 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010016:	2b00      	cmp	r3, #0
 8010018:	d012      	beq.n	8010040 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	3324      	adds	r3, #36	@ 0x24
 801001e:	4618      	mov	r0, r3
 8010020:	f000 fcd0 	bl	80109c4 <xTaskRemoveFromEventList>
 8010024:	4603      	mov	r3, r0
 8010026:	2b00      	cmp	r3, #0
 8010028:	d001      	beq.n	801002e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801002a:	f000 fda9 	bl	8010b80 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801002e:	7bfb      	ldrb	r3, [r7, #15]
 8010030:	3b01      	subs	r3, #1
 8010032:	b2db      	uxtb	r3, r3
 8010034:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801003a:	2b00      	cmp	r3, #0
 801003c:	dce9      	bgt.n	8010012 <prvUnlockQueue+0x16>
 801003e:	e000      	b.n	8010042 <prvUnlockQueue+0x46>
					break;
 8010040:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	22ff      	movs	r2, #255	@ 0xff
 8010046:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801004a:	f001 fa07 	bl	801145c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801004e:	f001 f9d3 	bl	80113f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010058:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801005a:	e011      	b.n	8010080 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	691b      	ldr	r3, [r3, #16]
 8010060:	2b00      	cmp	r3, #0
 8010062:	d012      	beq.n	801008a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	3310      	adds	r3, #16
 8010068:	4618      	mov	r0, r3
 801006a:	f000 fcab 	bl	80109c4 <xTaskRemoveFromEventList>
 801006e:	4603      	mov	r3, r0
 8010070:	2b00      	cmp	r3, #0
 8010072:	d001      	beq.n	8010078 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010074:	f000 fd84 	bl	8010b80 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010078:	7bbb      	ldrb	r3, [r7, #14]
 801007a:	3b01      	subs	r3, #1
 801007c:	b2db      	uxtb	r3, r3
 801007e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010080:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010084:	2b00      	cmp	r3, #0
 8010086:	dce9      	bgt.n	801005c <prvUnlockQueue+0x60>
 8010088:	e000      	b.n	801008c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801008a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	22ff      	movs	r2, #255	@ 0xff
 8010090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8010094:	f001 f9e2 	bl	801145c <vPortExitCritical>
}
 8010098:	bf00      	nop
 801009a:	3710      	adds	r7, #16
 801009c:	46bd      	mov	sp, r7
 801009e:	bd80      	pop	{r7, pc}

080100a0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80100a0:	b580      	push	{r7, lr}
 80100a2:	b084      	sub	sp, #16
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80100a8:	f001 f9a6 	bl	80113f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d102      	bne.n	80100ba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80100b4:	2301      	movs	r3, #1
 80100b6:	60fb      	str	r3, [r7, #12]
 80100b8:	e001      	b.n	80100be <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80100ba:	2300      	movs	r3, #0
 80100bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80100be:	f001 f9cd 	bl	801145c <vPortExitCritical>

	return xReturn;
 80100c2:	68fb      	ldr	r3, [r7, #12]
}
 80100c4:	4618      	mov	r0, r3
 80100c6:	3710      	adds	r7, #16
 80100c8:	46bd      	mov	sp, r7
 80100ca:	bd80      	pop	{r7, pc}

080100cc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80100cc:	b580      	push	{r7, lr}
 80100ce:	b084      	sub	sp, #16
 80100d0:	af00      	add	r7, sp, #0
 80100d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80100d4:	f001 f990 	bl	80113f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100e0:	429a      	cmp	r2, r3
 80100e2:	d102      	bne.n	80100ea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80100e4:	2301      	movs	r3, #1
 80100e6:	60fb      	str	r3, [r7, #12]
 80100e8:	e001      	b.n	80100ee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80100ea:	2300      	movs	r3, #0
 80100ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80100ee:	f001 f9b5 	bl	801145c <vPortExitCritical>

	return xReturn;
 80100f2:	68fb      	ldr	r3, [r7, #12]
}
 80100f4:	4618      	mov	r0, r3
 80100f6:	3710      	adds	r7, #16
 80100f8:	46bd      	mov	sp, r7
 80100fa:	bd80      	pop	{r7, pc}

080100fc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80100fc:	b480      	push	{r7}
 80100fe:	b085      	sub	sp, #20
 8010100:	af00      	add	r7, sp, #0
 8010102:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010104:	2300      	movs	r3, #0
 8010106:	60fb      	str	r3, [r7, #12]
 8010108:	e016      	b.n	8010138 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801010a:	4a10      	ldr	r2, [pc, #64]	@ (801014c <vQueueUnregisterQueue+0x50>)
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	00db      	lsls	r3, r3, #3
 8010110:	4413      	add	r3, r2
 8010112:	685b      	ldr	r3, [r3, #4]
 8010114:	687a      	ldr	r2, [r7, #4]
 8010116:	429a      	cmp	r2, r3
 8010118:	d10b      	bne.n	8010132 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 801011a:	4a0c      	ldr	r2, [pc, #48]	@ (801014c <vQueueUnregisterQueue+0x50>)
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	2100      	movs	r1, #0
 8010120:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8010124:	4a09      	ldr	r2, [pc, #36]	@ (801014c <vQueueUnregisterQueue+0x50>)
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	00db      	lsls	r3, r3, #3
 801012a:	4413      	add	r3, r2
 801012c:	2200      	movs	r2, #0
 801012e:	605a      	str	r2, [r3, #4]
				break;
 8010130:	e006      	b.n	8010140 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	3301      	adds	r3, #1
 8010136:	60fb      	str	r3, [r7, #12]
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	2b07      	cmp	r3, #7
 801013c:	d9e5      	bls.n	801010a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801013e:	bf00      	nop
 8010140:	bf00      	nop
 8010142:	3714      	adds	r7, #20
 8010144:	46bd      	mov	sp, r7
 8010146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801014a:	4770      	bx	lr
 801014c:	200008d4 	.word	0x200008d4

08010150 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010150:	b580      	push	{r7, lr}
 8010152:	b08e      	sub	sp, #56	@ 0x38
 8010154:	af04      	add	r7, sp, #16
 8010156:	60f8      	str	r0, [r7, #12]
 8010158:	60b9      	str	r1, [r7, #8]
 801015a:	607a      	str	r2, [r7, #4]
 801015c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801015e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010160:	2b00      	cmp	r3, #0
 8010162:	d10b      	bne.n	801017c <xTaskCreateStatic+0x2c>
	__asm volatile
 8010164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010168:	f383 8811 	msr	BASEPRI, r3
 801016c:	f3bf 8f6f 	isb	sy
 8010170:	f3bf 8f4f 	dsb	sy
 8010174:	623b      	str	r3, [r7, #32]
}
 8010176:	bf00      	nop
 8010178:	bf00      	nop
 801017a:	e7fd      	b.n	8010178 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801017c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801017e:	2b00      	cmp	r3, #0
 8010180:	d10b      	bne.n	801019a <xTaskCreateStatic+0x4a>
	__asm volatile
 8010182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010186:	f383 8811 	msr	BASEPRI, r3
 801018a:	f3bf 8f6f 	isb	sy
 801018e:	f3bf 8f4f 	dsb	sy
 8010192:	61fb      	str	r3, [r7, #28]
}
 8010194:	bf00      	nop
 8010196:	bf00      	nop
 8010198:	e7fd      	b.n	8010196 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801019a:	2354      	movs	r3, #84	@ 0x54
 801019c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801019e:	693b      	ldr	r3, [r7, #16]
 80101a0:	2b54      	cmp	r3, #84	@ 0x54
 80101a2:	d00b      	beq.n	80101bc <xTaskCreateStatic+0x6c>
	__asm volatile
 80101a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101a8:	f383 8811 	msr	BASEPRI, r3
 80101ac:	f3bf 8f6f 	isb	sy
 80101b0:	f3bf 8f4f 	dsb	sy
 80101b4:	61bb      	str	r3, [r7, #24]
}
 80101b6:	bf00      	nop
 80101b8:	bf00      	nop
 80101ba:	e7fd      	b.n	80101b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80101bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80101be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d01e      	beq.n	8010202 <xTaskCreateStatic+0xb2>
 80101c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d01b      	beq.n	8010202 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80101ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80101ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80101d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80101d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101d6:	2202      	movs	r2, #2
 80101d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80101dc:	2300      	movs	r3, #0
 80101de:	9303      	str	r3, [sp, #12]
 80101e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101e2:	9302      	str	r3, [sp, #8]
 80101e4:	f107 0314 	add.w	r3, r7, #20
 80101e8:	9301      	str	r3, [sp, #4]
 80101ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101ec:	9300      	str	r3, [sp, #0]
 80101ee:	683b      	ldr	r3, [r7, #0]
 80101f0:	687a      	ldr	r2, [r7, #4]
 80101f2:	68b9      	ldr	r1, [r7, #8]
 80101f4:	68f8      	ldr	r0, [r7, #12]
 80101f6:	f000 f850 	bl	801029a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80101fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80101fc:	f000 f8d6 	bl	80103ac <prvAddNewTaskToReadyList>
 8010200:	e001      	b.n	8010206 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8010202:	2300      	movs	r3, #0
 8010204:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010206:	697b      	ldr	r3, [r7, #20]
	}
 8010208:	4618      	mov	r0, r3
 801020a:	3728      	adds	r7, #40	@ 0x28
 801020c:	46bd      	mov	sp, r7
 801020e:	bd80      	pop	{r7, pc}

08010210 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010210:	b580      	push	{r7, lr}
 8010212:	b08c      	sub	sp, #48	@ 0x30
 8010214:	af04      	add	r7, sp, #16
 8010216:	60f8      	str	r0, [r7, #12]
 8010218:	60b9      	str	r1, [r7, #8]
 801021a:	603b      	str	r3, [r7, #0]
 801021c:	4613      	mov	r3, r2
 801021e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010220:	88fb      	ldrh	r3, [r7, #6]
 8010222:	009b      	lsls	r3, r3, #2
 8010224:	4618      	mov	r0, r3
 8010226:	f001 fa09 	bl	801163c <pvPortMalloc>
 801022a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801022c:	697b      	ldr	r3, [r7, #20]
 801022e:	2b00      	cmp	r3, #0
 8010230:	d00e      	beq.n	8010250 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010232:	2054      	movs	r0, #84	@ 0x54
 8010234:	f001 fa02 	bl	801163c <pvPortMalloc>
 8010238:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801023a:	69fb      	ldr	r3, [r7, #28]
 801023c:	2b00      	cmp	r3, #0
 801023e:	d003      	beq.n	8010248 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010240:	69fb      	ldr	r3, [r7, #28]
 8010242:	697a      	ldr	r2, [r7, #20]
 8010244:	631a      	str	r2, [r3, #48]	@ 0x30
 8010246:	e005      	b.n	8010254 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010248:	6978      	ldr	r0, [r7, #20]
 801024a:	f001 fac5 	bl	80117d8 <vPortFree>
 801024e:	e001      	b.n	8010254 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010250:	2300      	movs	r3, #0
 8010252:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010254:	69fb      	ldr	r3, [r7, #28]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d017      	beq.n	801028a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801025a:	69fb      	ldr	r3, [r7, #28]
 801025c:	2200      	movs	r2, #0
 801025e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010262:	88fa      	ldrh	r2, [r7, #6]
 8010264:	2300      	movs	r3, #0
 8010266:	9303      	str	r3, [sp, #12]
 8010268:	69fb      	ldr	r3, [r7, #28]
 801026a:	9302      	str	r3, [sp, #8]
 801026c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801026e:	9301      	str	r3, [sp, #4]
 8010270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010272:	9300      	str	r3, [sp, #0]
 8010274:	683b      	ldr	r3, [r7, #0]
 8010276:	68b9      	ldr	r1, [r7, #8]
 8010278:	68f8      	ldr	r0, [r7, #12]
 801027a:	f000 f80e 	bl	801029a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801027e:	69f8      	ldr	r0, [r7, #28]
 8010280:	f000 f894 	bl	80103ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010284:	2301      	movs	r3, #1
 8010286:	61bb      	str	r3, [r7, #24]
 8010288:	e002      	b.n	8010290 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801028a:	f04f 33ff 	mov.w	r3, #4294967295
 801028e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010290:	69bb      	ldr	r3, [r7, #24]
	}
 8010292:	4618      	mov	r0, r3
 8010294:	3720      	adds	r7, #32
 8010296:	46bd      	mov	sp, r7
 8010298:	bd80      	pop	{r7, pc}

0801029a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801029a:	b580      	push	{r7, lr}
 801029c:	b088      	sub	sp, #32
 801029e:	af00      	add	r7, sp, #0
 80102a0:	60f8      	str	r0, [r7, #12]
 80102a2:	60b9      	str	r1, [r7, #8]
 80102a4:	607a      	str	r2, [r7, #4]
 80102a6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80102a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80102b2:	3b01      	subs	r3, #1
 80102b4:	009b      	lsls	r3, r3, #2
 80102b6:	4413      	add	r3, r2
 80102b8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80102ba:	69bb      	ldr	r3, [r7, #24]
 80102bc:	f023 0307 	bic.w	r3, r3, #7
 80102c0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80102c2:	69bb      	ldr	r3, [r7, #24]
 80102c4:	f003 0307 	and.w	r3, r3, #7
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d00b      	beq.n	80102e4 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80102cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102d0:	f383 8811 	msr	BASEPRI, r3
 80102d4:	f3bf 8f6f 	isb	sy
 80102d8:	f3bf 8f4f 	dsb	sy
 80102dc:	617b      	str	r3, [r7, #20]
}
 80102de:	bf00      	nop
 80102e0:	bf00      	nop
 80102e2:	e7fd      	b.n	80102e0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80102e4:	68bb      	ldr	r3, [r7, #8]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d01f      	beq.n	801032a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80102ea:	2300      	movs	r3, #0
 80102ec:	61fb      	str	r3, [r7, #28]
 80102ee:	e012      	b.n	8010316 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80102f0:	68ba      	ldr	r2, [r7, #8]
 80102f2:	69fb      	ldr	r3, [r7, #28]
 80102f4:	4413      	add	r3, r2
 80102f6:	7819      	ldrb	r1, [r3, #0]
 80102f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80102fa:	69fb      	ldr	r3, [r7, #28]
 80102fc:	4413      	add	r3, r2
 80102fe:	3334      	adds	r3, #52	@ 0x34
 8010300:	460a      	mov	r2, r1
 8010302:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010304:	68ba      	ldr	r2, [r7, #8]
 8010306:	69fb      	ldr	r3, [r7, #28]
 8010308:	4413      	add	r3, r2
 801030a:	781b      	ldrb	r3, [r3, #0]
 801030c:	2b00      	cmp	r3, #0
 801030e:	d006      	beq.n	801031e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010310:	69fb      	ldr	r3, [r7, #28]
 8010312:	3301      	adds	r3, #1
 8010314:	61fb      	str	r3, [r7, #28]
 8010316:	69fb      	ldr	r3, [r7, #28]
 8010318:	2b0f      	cmp	r3, #15
 801031a:	d9e9      	bls.n	80102f0 <prvInitialiseNewTask+0x56>
 801031c:	e000      	b.n	8010320 <prvInitialiseNewTask+0x86>
			{
				break;
 801031e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010322:	2200      	movs	r2, #0
 8010324:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010328:	e003      	b.n	8010332 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801032a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801032c:	2200      	movs	r2, #0
 801032e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010334:	2b06      	cmp	r3, #6
 8010336:	d901      	bls.n	801033c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010338:	2306      	movs	r3, #6
 801033a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801033c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801033e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010340:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010344:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010346:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8010348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801034a:	2200      	movs	r2, #0
 801034c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801034e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010350:	3304      	adds	r3, #4
 8010352:	4618      	mov	r0, r3
 8010354:	f7fe fec0 	bl	800f0d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801035a:	3318      	adds	r3, #24
 801035c:	4618      	mov	r0, r3
 801035e:	f7fe febb 	bl	800f0d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010364:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010366:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801036a:	f1c3 0207 	rsb	r2, r3, #7
 801036e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010370:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010374:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010376:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801037a:	2200      	movs	r2, #0
 801037c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801037e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010380:	2200      	movs	r2, #0
 8010382:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010386:	683a      	ldr	r2, [r7, #0]
 8010388:	68f9      	ldr	r1, [r7, #12]
 801038a:	69b8      	ldr	r0, [r7, #24]
 801038c:	f000 ff00 	bl	8011190 <pxPortInitialiseStack>
 8010390:	4602      	mov	r2, r0
 8010392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010394:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010398:	2b00      	cmp	r3, #0
 801039a:	d002      	beq.n	80103a2 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801039c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801039e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80103a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80103a2:	bf00      	nop
 80103a4:	3720      	adds	r7, #32
 80103a6:	46bd      	mov	sp, r7
 80103a8:	bd80      	pop	{r7, pc}
	...

080103ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80103ac:	b580      	push	{r7, lr}
 80103ae:	b082      	sub	sp, #8
 80103b0:	af00      	add	r7, sp, #0
 80103b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80103b4:	f001 f820 	bl	80113f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80103b8:	4b2a      	ldr	r3, [pc, #168]	@ (8010464 <prvAddNewTaskToReadyList+0xb8>)
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	3301      	adds	r3, #1
 80103be:	4a29      	ldr	r2, [pc, #164]	@ (8010464 <prvAddNewTaskToReadyList+0xb8>)
 80103c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80103c2:	4b29      	ldr	r3, [pc, #164]	@ (8010468 <prvAddNewTaskToReadyList+0xbc>)
 80103c4:	681b      	ldr	r3, [r3, #0]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d109      	bne.n	80103de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80103ca:	4a27      	ldr	r2, [pc, #156]	@ (8010468 <prvAddNewTaskToReadyList+0xbc>)
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80103d0:	4b24      	ldr	r3, [pc, #144]	@ (8010464 <prvAddNewTaskToReadyList+0xb8>)
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	2b01      	cmp	r3, #1
 80103d6:	d110      	bne.n	80103fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80103d8:	f000 fbf6 	bl	8010bc8 <prvInitialiseTaskLists>
 80103dc:	e00d      	b.n	80103fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80103de:	4b23      	ldr	r3, [pc, #140]	@ (801046c <prvAddNewTaskToReadyList+0xc0>)
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d109      	bne.n	80103fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80103e6:	4b20      	ldr	r3, [pc, #128]	@ (8010468 <prvAddNewTaskToReadyList+0xbc>)
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103f0:	429a      	cmp	r2, r3
 80103f2:	d802      	bhi.n	80103fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80103f4:	4a1c      	ldr	r2, [pc, #112]	@ (8010468 <prvAddNewTaskToReadyList+0xbc>)
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80103fa:	4b1d      	ldr	r3, [pc, #116]	@ (8010470 <prvAddNewTaskToReadyList+0xc4>)
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	3301      	adds	r3, #1
 8010400:	4a1b      	ldr	r2, [pc, #108]	@ (8010470 <prvAddNewTaskToReadyList+0xc4>)
 8010402:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010408:	2201      	movs	r2, #1
 801040a:	409a      	lsls	r2, r3
 801040c:	4b19      	ldr	r3, [pc, #100]	@ (8010474 <prvAddNewTaskToReadyList+0xc8>)
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	4313      	orrs	r3, r2
 8010412:	4a18      	ldr	r2, [pc, #96]	@ (8010474 <prvAddNewTaskToReadyList+0xc8>)
 8010414:	6013      	str	r3, [r2, #0]
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801041a:	4613      	mov	r3, r2
 801041c:	009b      	lsls	r3, r3, #2
 801041e:	4413      	add	r3, r2
 8010420:	009b      	lsls	r3, r3, #2
 8010422:	4a15      	ldr	r2, [pc, #84]	@ (8010478 <prvAddNewTaskToReadyList+0xcc>)
 8010424:	441a      	add	r2, r3
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	3304      	adds	r3, #4
 801042a:	4619      	mov	r1, r3
 801042c:	4610      	mov	r0, r2
 801042e:	f7fe fe60 	bl	800f0f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010432:	f001 f813 	bl	801145c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010436:	4b0d      	ldr	r3, [pc, #52]	@ (801046c <prvAddNewTaskToReadyList+0xc0>)
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	2b00      	cmp	r3, #0
 801043c:	d00e      	beq.n	801045c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801043e:	4b0a      	ldr	r3, [pc, #40]	@ (8010468 <prvAddNewTaskToReadyList+0xbc>)
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010448:	429a      	cmp	r2, r3
 801044a:	d207      	bcs.n	801045c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801044c:	4b0b      	ldr	r3, [pc, #44]	@ (801047c <prvAddNewTaskToReadyList+0xd0>)
 801044e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010452:	601a      	str	r2, [r3, #0]
 8010454:	f3bf 8f4f 	dsb	sy
 8010458:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801045c:	bf00      	nop
 801045e:	3708      	adds	r7, #8
 8010460:	46bd      	mov	sp, r7
 8010462:	bd80      	pop	{r7, pc}
 8010464:	20000a14 	.word	0x20000a14
 8010468:	20000914 	.word	0x20000914
 801046c:	20000a20 	.word	0x20000a20
 8010470:	20000a30 	.word	0x20000a30
 8010474:	20000a1c 	.word	0x20000a1c
 8010478:	20000918 	.word	0x20000918
 801047c:	e000ed04 	.word	0xe000ed04

08010480 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010480:	b580      	push	{r7, lr}
 8010482:	b084      	sub	sp, #16
 8010484:	af00      	add	r7, sp, #0
 8010486:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010488:	2300      	movs	r3, #0
 801048a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	2b00      	cmp	r3, #0
 8010490:	d018      	beq.n	80104c4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010492:	4b14      	ldr	r3, [pc, #80]	@ (80104e4 <vTaskDelay+0x64>)
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	2b00      	cmp	r3, #0
 8010498:	d00b      	beq.n	80104b2 <vTaskDelay+0x32>
	__asm volatile
 801049a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801049e:	f383 8811 	msr	BASEPRI, r3
 80104a2:	f3bf 8f6f 	isb	sy
 80104a6:	f3bf 8f4f 	dsb	sy
 80104aa:	60bb      	str	r3, [r7, #8]
}
 80104ac:	bf00      	nop
 80104ae:	bf00      	nop
 80104b0:	e7fd      	b.n	80104ae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80104b2:	f000 f87d 	bl	80105b0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80104b6:	2100      	movs	r1, #0
 80104b8:	6878      	ldr	r0, [r7, #4]
 80104ba:	f000 fe03 	bl	80110c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80104be:	f000 f885 	bl	80105cc <xTaskResumeAll>
 80104c2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d107      	bne.n	80104da <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80104ca:	4b07      	ldr	r3, [pc, #28]	@ (80104e8 <vTaskDelay+0x68>)
 80104cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80104d0:	601a      	str	r2, [r3, #0]
 80104d2:	f3bf 8f4f 	dsb	sy
 80104d6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80104da:	bf00      	nop
 80104dc:	3710      	adds	r7, #16
 80104de:	46bd      	mov	sp, r7
 80104e0:	bd80      	pop	{r7, pc}
 80104e2:	bf00      	nop
 80104e4:	20000a3c 	.word	0x20000a3c
 80104e8:	e000ed04 	.word	0xe000ed04

080104ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80104ec:	b580      	push	{r7, lr}
 80104ee:	b08a      	sub	sp, #40	@ 0x28
 80104f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80104f2:	2300      	movs	r3, #0
 80104f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80104f6:	2300      	movs	r3, #0
 80104f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80104fa:	463a      	mov	r2, r7
 80104fc:	1d39      	adds	r1, r7, #4
 80104fe:	f107 0308 	add.w	r3, r7, #8
 8010502:	4618      	mov	r0, r3
 8010504:	f7f1 fb32 	bl	8001b6c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010508:	6839      	ldr	r1, [r7, #0]
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	68ba      	ldr	r2, [r7, #8]
 801050e:	9202      	str	r2, [sp, #8]
 8010510:	9301      	str	r3, [sp, #4]
 8010512:	2300      	movs	r3, #0
 8010514:	9300      	str	r3, [sp, #0]
 8010516:	2300      	movs	r3, #0
 8010518:	460a      	mov	r2, r1
 801051a:	491f      	ldr	r1, [pc, #124]	@ (8010598 <vTaskStartScheduler+0xac>)
 801051c:	481f      	ldr	r0, [pc, #124]	@ (801059c <vTaskStartScheduler+0xb0>)
 801051e:	f7ff fe17 	bl	8010150 <xTaskCreateStatic>
 8010522:	4603      	mov	r3, r0
 8010524:	4a1e      	ldr	r2, [pc, #120]	@ (80105a0 <vTaskStartScheduler+0xb4>)
 8010526:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010528:	4b1d      	ldr	r3, [pc, #116]	@ (80105a0 <vTaskStartScheduler+0xb4>)
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	2b00      	cmp	r3, #0
 801052e:	d002      	beq.n	8010536 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010530:	2301      	movs	r3, #1
 8010532:	617b      	str	r3, [r7, #20]
 8010534:	e001      	b.n	801053a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010536:	2300      	movs	r3, #0
 8010538:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801053a:	697b      	ldr	r3, [r7, #20]
 801053c:	2b01      	cmp	r3, #1
 801053e:	d116      	bne.n	801056e <vTaskStartScheduler+0x82>
	__asm volatile
 8010540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010544:	f383 8811 	msr	BASEPRI, r3
 8010548:	f3bf 8f6f 	isb	sy
 801054c:	f3bf 8f4f 	dsb	sy
 8010550:	613b      	str	r3, [r7, #16]
}
 8010552:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010554:	4b13      	ldr	r3, [pc, #76]	@ (80105a4 <vTaskStartScheduler+0xb8>)
 8010556:	f04f 32ff 	mov.w	r2, #4294967295
 801055a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801055c:	4b12      	ldr	r3, [pc, #72]	@ (80105a8 <vTaskStartScheduler+0xbc>)
 801055e:	2201      	movs	r2, #1
 8010560:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010562:	4b12      	ldr	r3, [pc, #72]	@ (80105ac <vTaskStartScheduler+0xc0>)
 8010564:	2200      	movs	r2, #0
 8010566:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010568:	f000 fea2 	bl	80112b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801056c:	e00f      	b.n	801058e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801056e:	697b      	ldr	r3, [r7, #20]
 8010570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010574:	d10b      	bne.n	801058e <vTaskStartScheduler+0xa2>
	__asm volatile
 8010576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801057a:	f383 8811 	msr	BASEPRI, r3
 801057e:	f3bf 8f6f 	isb	sy
 8010582:	f3bf 8f4f 	dsb	sy
 8010586:	60fb      	str	r3, [r7, #12]
}
 8010588:	bf00      	nop
 801058a:	bf00      	nop
 801058c:	e7fd      	b.n	801058a <vTaskStartScheduler+0x9e>
}
 801058e:	bf00      	nop
 8010590:	3718      	adds	r7, #24
 8010592:	46bd      	mov	sp, r7
 8010594:	bd80      	pop	{r7, pc}
 8010596:	bf00      	nop
 8010598:	08013250 	.word	0x08013250
 801059c:	08010b99 	.word	0x08010b99
 80105a0:	20000a38 	.word	0x20000a38
 80105a4:	20000a34 	.word	0x20000a34
 80105a8:	20000a20 	.word	0x20000a20
 80105ac:	20000a18 	.word	0x20000a18

080105b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80105b0:	b480      	push	{r7}
 80105b2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80105b4:	4b04      	ldr	r3, [pc, #16]	@ (80105c8 <vTaskSuspendAll+0x18>)
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	3301      	adds	r3, #1
 80105ba:	4a03      	ldr	r2, [pc, #12]	@ (80105c8 <vTaskSuspendAll+0x18>)
 80105bc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80105be:	bf00      	nop
 80105c0:	46bd      	mov	sp, r7
 80105c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c6:	4770      	bx	lr
 80105c8:	20000a3c 	.word	0x20000a3c

080105cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80105cc:	b580      	push	{r7, lr}
 80105ce:	b084      	sub	sp, #16
 80105d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80105d2:	2300      	movs	r3, #0
 80105d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80105d6:	2300      	movs	r3, #0
 80105d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80105da:	4b42      	ldr	r3, [pc, #264]	@ (80106e4 <xTaskResumeAll+0x118>)
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d10b      	bne.n	80105fa <xTaskResumeAll+0x2e>
	__asm volatile
 80105e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105e6:	f383 8811 	msr	BASEPRI, r3
 80105ea:	f3bf 8f6f 	isb	sy
 80105ee:	f3bf 8f4f 	dsb	sy
 80105f2:	603b      	str	r3, [r7, #0]
}
 80105f4:	bf00      	nop
 80105f6:	bf00      	nop
 80105f8:	e7fd      	b.n	80105f6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80105fa:	f000 fefd 	bl	80113f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80105fe:	4b39      	ldr	r3, [pc, #228]	@ (80106e4 <xTaskResumeAll+0x118>)
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	3b01      	subs	r3, #1
 8010604:	4a37      	ldr	r2, [pc, #220]	@ (80106e4 <xTaskResumeAll+0x118>)
 8010606:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010608:	4b36      	ldr	r3, [pc, #216]	@ (80106e4 <xTaskResumeAll+0x118>)
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	2b00      	cmp	r3, #0
 801060e:	d161      	bne.n	80106d4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010610:	4b35      	ldr	r3, [pc, #212]	@ (80106e8 <xTaskResumeAll+0x11c>)
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	2b00      	cmp	r3, #0
 8010616:	d05d      	beq.n	80106d4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010618:	e02e      	b.n	8010678 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801061a:	4b34      	ldr	r3, [pc, #208]	@ (80106ec <xTaskResumeAll+0x120>)
 801061c:	68db      	ldr	r3, [r3, #12]
 801061e:	68db      	ldr	r3, [r3, #12]
 8010620:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010622:	68fb      	ldr	r3, [r7, #12]
 8010624:	3318      	adds	r3, #24
 8010626:	4618      	mov	r0, r3
 8010628:	f7fe fdc0 	bl	800f1ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	3304      	adds	r3, #4
 8010630:	4618      	mov	r0, r3
 8010632:	f7fe fdbb 	bl	800f1ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801063a:	2201      	movs	r2, #1
 801063c:	409a      	lsls	r2, r3
 801063e:	4b2c      	ldr	r3, [pc, #176]	@ (80106f0 <xTaskResumeAll+0x124>)
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	4313      	orrs	r3, r2
 8010644:	4a2a      	ldr	r2, [pc, #168]	@ (80106f0 <xTaskResumeAll+0x124>)
 8010646:	6013      	str	r3, [r2, #0]
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801064c:	4613      	mov	r3, r2
 801064e:	009b      	lsls	r3, r3, #2
 8010650:	4413      	add	r3, r2
 8010652:	009b      	lsls	r3, r3, #2
 8010654:	4a27      	ldr	r2, [pc, #156]	@ (80106f4 <xTaskResumeAll+0x128>)
 8010656:	441a      	add	r2, r3
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	3304      	adds	r3, #4
 801065c:	4619      	mov	r1, r3
 801065e:	4610      	mov	r0, r2
 8010660:	f7fe fd47 	bl	800f0f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010668:	4b23      	ldr	r3, [pc, #140]	@ (80106f8 <xTaskResumeAll+0x12c>)
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801066e:	429a      	cmp	r2, r3
 8010670:	d302      	bcc.n	8010678 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010672:	4b22      	ldr	r3, [pc, #136]	@ (80106fc <xTaskResumeAll+0x130>)
 8010674:	2201      	movs	r2, #1
 8010676:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010678:	4b1c      	ldr	r3, [pc, #112]	@ (80106ec <xTaskResumeAll+0x120>)
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	2b00      	cmp	r3, #0
 801067e:	d1cc      	bne.n	801061a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	2b00      	cmp	r3, #0
 8010684:	d001      	beq.n	801068a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010686:	f000 fb3d 	bl	8010d04 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801068a:	4b1d      	ldr	r3, [pc, #116]	@ (8010700 <xTaskResumeAll+0x134>)
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	2b00      	cmp	r3, #0
 8010694:	d010      	beq.n	80106b8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010696:	f000 f859 	bl	801074c <xTaskIncrementTick>
 801069a:	4603      	mov	r3, r0
 801069c:	2b00      	cmp	r3, #0
 801069e:	d002      	beq.n	80106a6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80106a0:	4b16      	ldr	r3, [pc, #88]	@ (80106fc <xTaskResumeAll+0x130>)
 80106a2:	2201      	movs	r2, #1
 80106a4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	3b01      	subs	r3, #1
 80106aa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d1f1      	bne.n	8010696 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80106b2:	4b13      	ldr	r3, [pc, #76]	@ (8010700 <xTaskResumeAll+0x134>)
 80106b4:	2200      	movs	r2, #0
 80106b6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80106b8:	4b10      	ldr	r3, [pc, #64]	@ (80106fc <xTaskResumeAll+0x130>)
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d009      	beq.n	80106d4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80106c0:	2301      	movs	r3, #1
 80106c2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80106c4:	4b0f      	ldr	r3, [pc, #60]	@ (8010704 <xTaskResumeAll+0x138>)
 80106c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80106ca:	601a      	str	r2, [r3, #0]
 80106cc:	f3bf 8f4f 	dsb	sy
 80106d0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80106d4:	f000 fec2 	bl	801145c <vPortExitCritical>

	return xAlreadyYielded;
 80106d8:	68bb      	ldr	r3, [r7, #8]
}
 80106da:	4618      	mov	r0, r3
 80106dc:	3710      	adds	r7, #16
 80106de:	46bd      	mov	sp, r7
 80106e0:	bd80      	pop	{r7, pc}
 80106e2:	bf00      	nop
 80106e4:	20000a3c 	.word	0x20000a3c
 80106e8:	20000a14 	.word	0x20000a14
 80106ec:	200009d4 	.word	0x200009d4
 80106f0:	20000a1c 	.word	0x20000a1c
 80106f4:	20000918 	.word	0x20000918
 80106f8:	20000914 	.word	0x20000914
 80106fc:	20000a28 	.word	0x20000a28
 8010700:	20000a24 	.word	0x20000a24
 8010704:	e000ed04 	.word	0xe000ed04

08010708 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010708:	b480      	push	{r7}
 801070a:	b083      	sub	sp, #12
 801070c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801070e:	4b05      	ldr	r3, [pc, #20]	@ (8010724 <xTaskGetTickCount+0x1c>)
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010714:	687b      	ldr	r3, [r7, #4]
}
 8010716:	4618      	mov	r0, r3
 8010718:	370c      	adds	r7, #12
 801071a:	46bd      	mov	sp, r7
 801071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010720:	4770      	bx	lr
 8010722:	bf00      	nop
 8010724:	20000a18 	.word	0x20000a18

08010728 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8010728:	b580      	push	{r7, lr}
 801072a:	b082      	sub	sp, #8
 801072c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801072e:	f000 ff43 	bl	80115b8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8010732:	2300      	movs	r3, #0
 8010734:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8010736:	4b04      	ldr	r3, [pc, #16]	@ (8010748 <xTaskGetTickCountFromISR+0x20>)
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801073c:	683b      	ldr	r3, [r7, #0]
}
 801073e:	4618      	mov	r0, r3
 8010740:	3708      	adds	r7, #8
 8010742:	46bd      	mov	sp, r7
 8010744:	bd80      	pop	{r7, pc}
 8010746:	bf00      	nop
 8010748:	20000a18 	.word	0x20000a18

0801074c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801074c:	b580      	push	{r7, lr}
 801074e:	b086      	sub	sp, #24
 8010750:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010752:	2300      	movs	r3, #0
 8010754:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010756:	4b4f      	ldr	r3, [pc, #316]	@ (8010894 <xTaskIncrementTick+0x148>)
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	2b00      	cmp	r3, #0
 801075c:	f040 808f 	bne.w	801087e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010760:	4b4d      	ldr	r3, [pc, #308]	@ (8010898 <xTaskIncrementTick+0x14c>)
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	3301      	adds	r3, #1
 8010766:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010768:	4a4b      	ldr	r2, [pc, #300]	@ (8010898 <xTaskIncrementTick+0x14c>)
 801076a:	693b      	ldr	r3, [r7, #16]
 801076c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801076e:	693b      	ldr	r3, [r7, #16]
 8010770:	2b00      	cmp	r3, #0
 8010772:	d121      	bne.n	80107b8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8010774:	4b49      	ldr	r3, [pc, #292]	@ (801089c <xTaskIncrementTick+0x150>)
 8010776:	681b      	ldr	r3, [r3, #0]
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	2b00      	cmp	r3, #0
 801077c:	d00b      	beq.n	8010796 <xTaskIncrementTick+0x4a>
	__asm volatile
 801077e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010782:	f383 8811 	msr	BASEPRI, r3
 8010786:	f3bf 8f6f 	isb	sy
 801078a:	f3bf 8f4f 	dsb	sy
 801078e:	603b      	str	r3, [r7, #0]
}
 8010790:	bf00      	nop
 8010792:	bf00      	nop
 8010794:	e7fd      	b.n	8010792 <xTaskIncrementTick+0x46>
 8010796:	4b41      	ldr	r3, [pc, #260]	@ (801089c <xTaskIncrementTick+0x150>)
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	60fb      	str	r3, [r7, #12]
 801079c:	4b40      	ldr	r3, [pc, #256]	@ (80108a0 <xTaskIncrementTick+0x154>)
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	4a3e      	ldr	r2, [pc, #248]	@ (801089c <xTaskIncrementTick+0x150>)
 80107a2:	6013      	str	r3, [r2, #0]
 80107a4:	4a3e      	ldr	r2, [pc, #248]	@ (80108a0 <xTaskIncrementTick+0x154>)
 80107a6:	68fb      	ldr	r3, [r7, #12]
 80107a8:	6013      	str	r3, [r2, #0]
 80107aa:	4b3e      	ldr	r3, [pc, #248]	@ (80108a4 <xTaskIncrementTick+0x158>)
 80107ac:	681b      	ldr	r3, [r3, #0]
 80107ae:	3301      	adds	r3, #1
 80107b0:	4a3c      	ldr	r2, [pc, #240]	@ (80108a4 <xTaskIncrementTick+0x158>)
 80107b2:	6013      	str	r3, [r2, #0]
 80107b4:	f000 faa6 	bl	8010d04 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80107b8:	4b3b      	ldr	r3, [pc, #236]	@ (80108a8 <xTaskIncrementTick+0x15c>)
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	693a      	ldr	r2, [r7, #16]
 80107be:	429a      	cmp	r2, r3
 80107c0:	d348      	bcc.n	8010854 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80107c2:	4b36      	ldr	r3, [pc, #216]	@ (801089c <xTaskIncrementTick+0x150>)
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d104      	bne.n	80107d6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80107cc:	4b36      	ldr	r3, [pc, #216]	@ (80108a8 <xTaskIncrementTick+0x15c>)
 80107ce:	f04f 32ff 	mov.w	r2, #4294967295
 80107d2:	601a      	str	r2, [r3, #0]
					break;
 80107d4:	e03e      	b.n	8010854 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80107d6:	4b31      	ldr	r3, [pc, #196]	@ (801089c <xTaskIncrementTick+0x150>)
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	68db      	ldr	r3, [r3, #12]
 80107dc:	68db      	ldr	r3, [r3, #12]
 80107de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80107e0:	68bb      	ldr	r3, [r7, #8]
 80107e2:	685b      	ldr	r3, [r3, #4]
 80107e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80107e6:	693a      	ldr	r2, [r7, #16]
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	429a      	cmp	r2, r3
 80107ec:	d203      	bcs.n	80107f6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80107ee:	4a2e      	ldr	r2, [pc, #184]	@ (80108a8 <xTaskIncrementTick+0x15c>)
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80107f4:	e02e      	b.n	8010854 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80107f6:	68bb      	ldr	r3, [r7, #8]
 80107f8:	3304      	adds	r3, #4
 80107fa:	4618      	mov	r0, r3
 80107fc:	f7fe fcd6 	bl	800f1ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010800:	68bb      	ldr	r3, [r7, #8]
 8010802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010804:	2b00      	cmp	r3, #0
 8010806:	d004      	beq.n	8010812 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010808:	68bb      	ldr	r3, [r7, #8]
 801080a:	3318      	adds	r3, #24
 801080c:	4618      	mov	r0, r3
 801080e:	f7fe fccd 	bl	800f1ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010812:	68bb      	ldr	r3, [r7, #8]
 8010814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010816:	2201      	movs	r2, #1
 8010818:	409a      	lsls	r2, r3
 801081a:	4b24      	ldr	r3, [pc, #144]	@ (80108ac <xTaskIncrementTick+0x160>)
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	4313      	orrs	r3, r2
 8010820:	4a22      	ldr	r2, [pc, #136]	@ (80108ac <xTaskIncrementTick+0x160>)
 8010822:	6013      	str	r3, [r2, #0]
 8010824:	68bb      	ldr	r3, [r7, #8]
 8010826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010828:	4613      	mov	r3, r2
 801082a:	009b      	lsls	r3, r3, #2
 801082c:	4413      	add	r3, r2
 801082e:	009b      	lsls	r3, r3, #2
 8010830:	4a1f      	ldr	r2, [pc, #124]	@ (80108b0 <xTaskIncrementTick+0x164>)
 8010832:	441a      	add	r2, r3
 8010834:	68bb      	ldr	r3, [r7, #8]
 8010836:	3304      	adds	r3, #4
 8010838:	4619      	mov	r1, r3
 801083a:	4610      	mov	r0, r2
 801083c:	f7fe fc59 	bl	800f0f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010840:	68bb      	ldr	r3, [r7, #8]
 8010842:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010844:	4b1b      	ldr	r3, [pc, #108]	@ (80108b4 <xTaskIncrementTick+0x168>)
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801084a:	429a      	cmp	r2, r3
 801084c:	d3b9      	bcc.n	80107c2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801084e:	2301      	movs	r3, #1
 8010850:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010852:	e7b6      	b.n	80107c2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010854:	4b17      	ldr	r3, [pc, #92]	@ (80108b4 <xTaskIncrementTick+0x168>)
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801085a:	4915      	ldr	r1, [pc, #84]	@ (80108b0 <xTaskIncrementTick+0x164>)
 801085c:	4613      	mov	r3, r2
 801085e:	009b      	lsls	r3, r3, #2
 8010860:	4413      	add	r3, r2
 8010862:	009b      	lsls	r3, r3, #2
 8010864:	440b      	add	r3, r1
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	2b01      	cmp	r3, #1
 801086a:	d901      	bls.n	8010870 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 801086c:	2301      	movs	r3, #1
 801086e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010870:	4b11      	ldr	r3, [pc, #68]	@ (80108b8 <xTaskIncrementTick+0x16c>)
 8010872:	681b      	ldr	r3, [r3, #0]
 8010874:	2b00      	cmp	r3, #0
 8010876:	d007      	beq.n	8010888 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8010878:	2301      	movs	r3, #1
 801087a:	617b      	str	r3, [r7, #20]
 801087c:	e004      	b.n	8010888 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801087e:	4b0f      	ldr	r3, [pc, #60]	@ (80108bc <xTaskIncrementTick+0x170>)
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	3301      	adds	r3, #1
 8010884:	4a0d      	ldr	r2, [pc, #52]	@ (80108bc <xTaskIncrementTick+0x170>)
 8010886:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010888:	697b      	ldr	r3, [r7, #20]
}
 801088a:	4618      	mov	r0, r3
 801088c:	3718      	adds	r7, #24
 801088e:	46bd      	mov	sp, r7
 8010890:	bd80      	pop	{r7, pc}
 8010892:	bf00      	nop
 8010894:	20000a3c 	.word	0x20000a3c
 8010898:	20000a18 	.word	0x20000a18
 801089c:	200009cc 	.word	0x200009cc
 80108a0:	200009d0 	.word	0x200009d0
 80108a4:	20000a2c 	.word	0x20000a2c
 80108a8:	20000a34 	.word	0x20000a34
 80108ac:	20000a1c 	.word	0x20000a1c
 80108b0:	20000918 	.word	0x20000918
 80108b4:	20000914 	.word	0x20000914
 80108b8:	20000a28 	.word	0x20000a28
 80108bc:	20000a24 	.word	0x20000a24

080108c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80108c0:	b480      	push	{r7}
 80108c2:	b087      	sub	sp, #28
 80108c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80108c6:	4b27      	ldr	r3, [pc, #156]	@ (8010964 <vTaskSwitchContext+0xa4>)
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d003      	beq.n	80108d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80108ce:	4b26      	ldr	r3, [pc, #152]	@ (8010968 <vTaskSwitchContext+0xa8>)
 80108d0:	2201      	movs	r2, #1
 80108d2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80108d4:	e040      	b.n	8010958 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80108d6:	4b24      	ldr	r3, [pc, #144]	@ (8010968 <vTaskSwitchContext+0xa8>)
 80108d8:	2200      	movs	r2, #0
 80108da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80108dc:	4b23      	ldr	r3, [pc, #140]	@ (801096c <vTaskSwitchContext+0xac>)
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	fab3 f383 	clz	r3, r3
 80108e8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80108ea:	7afb      	ldrb	r3, [r7, #11]
 80108ec:	f1c3 031f 	rsb	r3, r3, #31
 80108f0:	617b      	str	r3, [r7, #20]
 80108f2:	491f      	ldr	r1, [pc, #124]	@ (8010970 <vTaskSwitchContext+0xb0>)
 80108f4:	697a      	ldr	r2, [r7, #20]
 80108f6:	4613      	mov	r3, r2
 80108f8:	009b      	lsls	r3, r3, #2
 80108fa:	4413      	add	r3, r2
 80108fc:	009b      	lsls	r3, r3, #2
 80108fe:	440b      	add	r3, r1
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	2b00      	cmp	r3, #0
 8010904:	d10b      	bne.n	801091e <vTaskSwitchContext+0x5e>
	__asm volatile
 8010906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801090a:	f383 8811 	msr	BASEPRI, r3
 801090e:	f3bf 8f6f 	isb	sy
 8010912:	f3bf 8f4f 	dsb	sy
 8010916:	607b      	str	r3, [r7, #4]
}
 8010918:	bf00      	nop
 801091a:	bf00      	nop
 801091c:	e7fd      	b.n	801091a <vTaskSwitchContext+0x5a>
 801091e:	697a      	ldr	r2, [r7, #20]
 8010920:	4613      	mov	r3, r2
 8010922:	009b      	lsls	r3, r3, #2
 8010924:	4413      	add	r3, r2
 8010926:	009b      	lsls	r3, r3, #2
 8010928:	4a11      	ldr	r2, [pc, #68]	@ (8010970 <vTaskSwitchContext+0xb0>)
 801092a:	4413      	add	r3, r2
 801092c:	613b      	str	r3, [r7, #16]
 801092e:	693b      	ldr	r3, [r7, #16]
 8010930:	685b      	ldr	r3, [r3, #4]
 8010932:	685a      	ldr	r2, [r3, #4]
 8010934:	693b      	ldr	r3, [r7, #16]
 8010936:	605a      	str	r2, [r3, #4]
 8010938:	693b      	ldr	r3, [r7, #16]
 801093a:	685a      	ldr	r2, [r3, #4]
 801093c:	693b      	ldr	r3, [r7, #16]
 801093e:	3308      	adds	r3, #8
 8010940:	429a      	cmp	r2, r3
 8010942:	d104      	bne.n	801094e <vTaskSwitchContext+0x8e>
 8010944:	693b      	ldr	r3, [r7, #16]
 8010946:	685b      	ldr	r3, [r3, #4]
 8010948:	685a      	ldr	r2, [r3, #4]
 801094a:	693b      	ldr	r3, [r7, #16]
 801094c:	605a      	str	r2, [r3, #4]
 801094e:	693b      	ldr	r3, [r7, #16]
 8010950:	685b      	ldr	r3, [r3, #4]
 8010952:	68db      	ldr	r3, [r3, #12]
 8010954:	4a07      	ldr	r2, [pc, #28]	@ (8010974 <vTaskSwitchContext+0xb4>)
 8010956:	6013      	str	r3, [r2, #0]
}
 8010958:	bf00      	nop
 801095a:	371c      	adds	r7, #28
 801095c:	46bd      	mov	sp, r7
 801095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010962:	4770      	bx	lr
 8010964:	20000a3c 	.word	0x20000a3c
 8010968:	20000a28 	.word	0x20000a28
 801096c:	20000a1c 	.word	0x20000a1c
 8010970:	20000918 	.word	0x20000918
 8010974:	20000914 	.word	0x20000914

08010978 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010978:	b580      	push	{r7, lr}
 801097a:	b084      	sub	sp, #16
 801097c:	af00      	add	r7, sp, #0
 801097e:	6078      	str	r0, [r7, #4]
 8010980:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	2b00      	cmp	r3, #0
 8010986:	d10b      	bne.n	80109a0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8010988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801098c:	f383 8811 	msr	BASEPRI, r3
 8010990:	f3bf 8f6f 	isb	sy
 8010994:	f3bf 8f4f 	dsb	sy
 8010998:	60fb      	str	r3, [r7, #12]
}
 801099a:	bf00      	nop
 801099c:	bf00      	nop
 801099e:	e7fd      	b.n	801099c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80109a0:	4b07      	ldr	r3, [pc, #28]	@ (80109c0 <vTaskPlaceOnEventList+0x48>)
 80109a2:	681b      	ldr	r3, [r3, #0]
 80109a4:	3318      	adds	r3, #24
 80109a6:	4619      	mov	r1, r3
 80109a8:	6878      	ldr	r0, [r7, #4]
 80109aa:	f7fe fbc6 	bl	800f13a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80109ae:	2101      	movs	r1, #1
 80109b0:	6838      	ldr	r0, [r7, #0]
 80109b2:	f000 fb87 	bl	80110c4 <prvAddCurrentTaskToDelayedList>
}
 80109b6:	bf00      	nop
 80109b8:	3710      	adds	r7, #16
 80109ba:	46bd      	mov	sp, r7
 80109bc:	bd80      	pop	{r7, pc}
 80109be:	bf00      	nop
 80109c0:	20000914 	.word	0x20000914

080109c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80109c4:	b580      	push	{r7, lr}
 80109c6:	b086      	sub	sp, #24
 80109c8:	af00      	add	r7, sp, #0
 80109ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	68db      	ldr	r3, [r3, #12]
 80109d0:	68db      	ldr	r3, [r3, #12]
 80109d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80109d4:	693b      	ldr	r3, [r7, #16]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d10b      	bne.n	80109f2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80109da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109de:	f383 8811 	msr	BASEPRI, r3
 80109e2:	f3bf 8f6f 	isb	sy
 80109e6:	f3bf 8f4f 	dsb	sy
 80109ea:	60fb      	str	r3, [r7, #12]
}
 80109ec:	bf00      	nop
 80109ee:	bf00      	nop
 80109f0:	e7fd      	b.n	80109ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80109f2:	693b      	ldr	r3, [r7, #16]
 80109f4:	3318      	adds	r3, #24
 80109f6:	4618      	mov	r0, r3
 80109f8:	f7fe fbd8 	bl	800f1ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80109fc:	4b1d      	ldr	r3, [pc, #116]	@ (8010a74 <xTaskRemoveFromEventList+0xb0>)
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d11c      	bne.n	8010a3e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010a04:	693b      	ldr	r3, [r7, #16]
 8010a06:	3304      	adds	r3, #4
 8010a08:	4618      	mov	r0, r3
 8010a0a:	f7fe fbcf 	bl	800f1ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010a0e:	693b      	ldr	r3, [r7, #16]
 8010a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a12:	2201      	movs	r2, #1
 8010a14:	409a      	lsls	r2, r3
 8010a16:	4b18      	ldr	r3, [pc, #96]	@ (8010a78 <xTaskRemoveFromEventList+0xb4>)
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	4313      	orrs	r3, r2
 8010a1c:	4a16      	ldr	r2, [pc, #88]	@ (8010a78 <xTaskRemoveFromEventList+0xb4>)
 8010a1e:	6013      	str	r3, [r2, #0]
 8010a20:	693b      	ldr	r3, [r7, #16]
 8010a22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a24:	4613      	mov	r3, r2
 8010a26:	009b      	lsls	r3, r3, #2
 8010a28:	4413      	add	r3, r2
 8010a2a:	009b      	lsls	r3, r3, #2
 8010a2c:	4a13      	ldr	r2, [pc, #76]	@ (8010a7c <xTaskRemoveFromEventList+0xb8>)
 8010a2e:	441a      	add	r2, r3
 8010a30:	693b      	ldr	r3, [r7, #16]
 8010a32:	3304      	adds	r3, #4
 8010a34:	4619      	mov	r1, r3
 8010a36:	4610      	mov	r0, r2
 8010a38:	f7fe fb5b 	bl	800f0f2 <vListInsertEnd>
 8010a3c:	e005      	b.n	8010a4a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010a3e:	693b      	ldr	r3, [r7, #16]
 8010a40:	3318      	adds	r3, #24
 8010a42:	4619      	mov	r1, r3
 8010a44:	480e      	ldr	r0, [pc, #56]	@ (8010a80 <xTaskRemoveFromEventList+0xbc>)
 8010a46:	f7fe fb54 	bl	800f0f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010a4a:	693b      	ldr	r3, [r7, #16]
 8010a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8010a84 <xTaskRemoveFromEventList+0xc0>)
 8010a50:	681b      	ldr	r3, [r3, #0]
 8010a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a54:	429a      	cmp	r2, r3
 8010a56:	d905      	bls.n	8010a64 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010a58:	2301      	movs	r3, #1
 8010a5a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8010a88 <xTaskRemoveFromEventList+0xc4>)
 8010a5e:	2201      	movs	r2, #1
 8010a60:	601a      	str	r2, [r3, #0]
 8010a62:	e001      	b.n	8010a68 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010a64:	2300      	movs	r3, #0
 8010a66:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010a68:	697b      	ldr	r3, [r7, #20]
}
 8010a6a:	4618      	mov	r0, r3
 8010a6c:	3718      	adds	r7, #24
 8010a6e:	46bd      	mov	sp, r7
 8010a70:	bd80      	pop	{r7, pc}
 8010a72:	bf00      	nop
 8010a74:	20000a3c 	.word	0x20000a3c
 8010a78:	20000a1c 	.word	0x20000a1c
 8010a7c:	20000918 	.word	0x20000918
 8010a80:	200009d4 	.word	0x200009d4
 8010a84:	20000914 	.word	0x20000914
 8010a88:	20000a28 	.word	0x20000a28

08010a8c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010a8c:	b480      	push	{r7}
 8010a8e:	b083      	sub	sp, #12
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010a94:	4b06      	ldr	r3, [pc, #24]	@ (8010ab0 <vTaskInternalSetTimeOutState+0x24>)
 8010a96:	681a      	ldr	r2, [r3, #0]
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010a9c:	4b05      	ldr	r3, [pc, #20]	@ (8010ab4 <vTaskInternalSetTimeOutState+0x28>)
 8010a9e:	681a      	ldr	r2, [r3, #0]
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	605a      	str	r2, [r3, #4]
}
 8010aa4:	bf00      	nop
 8010aa6:	370c      	adds	r7, #12
 8010aa8:	46bd      	mov	sp, r7
 8010aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aae:	4770      	bx	lr
 8010ab0:	20000a2c 	.word	0x20000a2c
 8010ab4:	20000a18 	.word	0x20000a18

08010ab8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010ab8:	b580      	push	{r7, lr}
 8010aba:	b088      	sub	sp, #32
 8010abc:	af00      	add	r7, sp, #0
 8010abe:	6078      	str	r0, [r7, #4]
 8010ac0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d10b      	bne.n	8010ae0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010acc:	f383 8811 	msr	BASEPRI, r3
 8010ad0:	f3bf 8f6f 	isb	sy
 8010ad4:	f3bf 8f4f 	dsb	sy
 8010ad8:	613b      	str	r3, [r7, #16]
}
 8010ada:	bf00      	nop
 8010adc:	bf00      	nop
 8010ade:	e7fd      	b.n	8010adc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010ae0:	683b      	ldr	r3, [r7, #0]
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d10b      	bne.n	8010afe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aea:	f383 8811 	msr	BASEPRI, r3
 8010aee:	f3bf 8f6f 	isb	sy
 8010af2:	f3bf 8f4f 	dsb	sy
 8010af6:	60fb      	str	r3, [r7, #12]
}
 8010af8:	bf00      	nop
 8010afa:	bf00      	nop
 8010afc:	e7fd      	b.n	8010afa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8010afe:	f000 fc7b 	bl	80113f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010b02:	4b1d      	ldr	r3, [pc, #116]	@ (8010b78 <xTaskCheckForTimeOut+0xc0>)
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	685b      	ldr	r3, [r3, #4]
 8010b0c:	69ba      	ldr	r2, [r7, #24]
 8010b0e:	1ad3      	subs	r3, r2, r3
 8010b10:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010b12:	683b      	ldr	r3, [r7, #0]
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b1a:	d102      	bne.n	8010b22 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010b1c:	2300      	movs	r3, #0
 8010b1e:	61fb      	str	r3, [r7, #28]
 8010b20:	e023      	b.n	8010b6a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	681a      	ldr	r2, [r3, #0]
 8010b26:	4b15      	ldr	r3, [pc, #84]	@ (8010b7c <xTaskCheckForTimeOut+0xc4>)
 8010b28:	681b      	ldr	r3, [r3, #0]
 8010b2a:	429a      	cmp	r2, r3
 8010b2c:	d007      	beq.n	8010b3e <xTaskCheckForTimeOut+0x86>
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	685b      	ldr	r3, [r3, #4]
 8010b32:	69ba      	ldr	r2, [r7, #24]
 8010b34:	429a      	cmp	r2, r3
 8010b36:	d302      	bcc.n	8010b3e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010b38:	2301      	movs	r3, #1
 8010b3a:	61fb      	str	r3, [r7, #28]
 8010b3c:	e015      	b.n	8010b6a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010b3e:	683b      	ldr	r3, [r7, #0]
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	697a      	ldr	r2, [r7, #20]
 8010b44:	429a      	cmp	r2, r3
 8010b46:	d20b      	bcs.n	8010b60 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010b48:	683b      	ldr	r3, [r7, #0]
 8010b4a:	681a      	ldr	r2, [r3, #0]
 8010b4c:	697b      	ldr	r3, [r7, #20]
 8010b4e:	1ad2      	subs	r2, r2, r3
 8010b50:	683b      	ldr	r3, [r7, #0]
 8010b52:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010b54:	6878      	ldr	r0, [r7, #4]
 8010b56:	f7ff ff99 	bl	8010a8c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010b5a:	2300      	movs	r3, #0
 8010b5c:	61fb      	str	r3, [r7, #28]
 8010b5e:	e004      	b.n	8010b6a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010b60:	683b      	ldr	r3, [r7, #0]
 8010b62:	2200      	movs	r2, #0
 8010b64:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010b66:	2301      	movs	r3, #1
 8010b68:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010b6a:	f000 fc77 	bl	801145c <vPortExitCritical>

	return xReturn;
 8010b6e:	69fb      	ldr	r3, [r7, #28]
}
 8010b70:	4618      	mov	r0, r3
 8010b72:	3720      	adds	r7, #32
 8010b74:	46bd      	mov	sp, r7
 8010b76:	bd80      	pop	{r7, pc}
 8010b78:	20000a18 	.word	0x20000a18
 8010b7c:	20000a2c 	.word	0x20000a2c

08010b80 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010b80:	b480      	push	{r7}
 8010b82:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010b84:	4b03      	ldr	r3, [pc, #12]	@ (8010b94 <vTaskMissedYield+0x14>)
 8010b86:	2201      	movs	r2, #1
 8010b88:	601a      	str	r2, [r3, #0]
}
 8010b8a:	bf00      	nop
 8010b8c:	46bd      	mov	sp, r7
 8010b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b92:	4770      	bx	lr
 8010b94:	20000a28 	.word	0x20000a28

08010b98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010b98:	b580      	push	{r7, lr}
 8010b9a:	b082      	sub	sp, #8
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010ba0:	f000 f852 	bl	8010c48 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010ba4:	4b06      	ldr	r3, [pc, #24]	@ (8010bc0 <prvIdleTask+0x28>)
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	2b01      	cmp	r3, #1
 8010baa:	d9f9      	bls.n	8010ba0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010bac:	4b05      	ldr	r3, [pc, #20]	@ (8010bc4 <prvIdleTask+0x2c>)
 8010bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010bb2:	601a      	str	r2, [r3, #0]
 8010bb4:	f3bf 8f4f 	dsb	sy
 8010bb8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010bbc:	e7f0      	b.n	8010ba0 <prvIdleTask+0x8>
 8010bbe:	bf00      	nop
 8010bc0:	20000918 	.word	0x20000918
 8010bc4:	e000ed04 	.word	0xe000ed04

08010bc8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010bc8:	b580      	push	{r7, lr}
 8010bca:	b082      	sub	sp, #8
 8010bcc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010bce:	2300      	movs	r3, #0
 8010bd0:	607b      	str	r3, [r7, #4]
 8010bd2:	e00c      	b.n	8010bee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010bd4:	687a      	ldr	r2, [r7, #4]
 8010bd6:	4613      	mov	r3, r2
 8010bd8:	009b      	lsls	r3, r3, #2
 8010bda:	4413      	add	r3, r2
 8010bdc:	009b      	lsls	r3, r3, #2
 8010bde:	4a12      	ldr	r2, [pc, #72]	@ (8010c28 <prvInitialiseTaskLists+0x60>)
 8010be0:	4413      	add	r3, r2
 8010be2:	4618      	mov	r0, r3
 8010be4:	f7fe fa58 	bl	800f098 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	3301      	adds	r3, #1
 8010bec:	607b      	str	r3, [r7, #4]
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	2b06      	cmp	r3, #6
 8010bf2:	d9ef      	bls.n	8010bd4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010bf4:	480d      	ldr	r0, [pc, #52]	@ (8010c2c <prvInitialiseTaskLists+0x64>)
 8010bf6:	f7fe fa4f 	bl	800f098 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010bfa:	480d      	ldr	r0, [pc, #52]	@ (8010c30 <prvInitialiseTaskLists+0x68>)
 8010bfc:	f7fe fa4c 	bl	800f098 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010c00:	480c      	ldr	r0, [pc, #48]	@ (8010c34 <prvInitialiseTaskLists+0x6c>)
 8010c02:	f7fe fa49 	bl	800f098 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010c06:	480c      	ldr	r0, [pc, #48]	@ (8010c38 <prvInitialiseTaskLists+0x70>)
 8010c08:	f7fe fa46 	bl	800f098 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010c0c:	480b      	ldr	r0, [pc, #44]	@ (8010c3c <prvInitialiseTaskLists+0x74>)
 8010c0e:	f7fe fa43 	bl	800f098 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010c12:	4b0b      	ldr	r3, [pc, #44]	@ (8010c40 <prvInitialiseTaskLists+0x78>)
 8010c14:	4a05      	ldr	r2, [pc, #20]	@ (8010c2c <prvInitialiseTaskLists+0x64>)
 8010c16:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010c18:	4b0a      	ldr	r3, [pc, #40]	@ (8010c44 <prvInitialiseTaskLists+0x7c>)
 8010c1a:	4a05      	ldr	r2, [pc, #20]	@ (8010c30 <prvInitialiseTaskLists+0x68>)
 8010c1c:	601a      	str	r2, [r3, #0]
}
 8010c1e:	bf00      	nop
 8010c20:	3708      	adds	r7, #8
 8010c22:	46bd      	mov	sp, r7
 8010c24:	bd80      	pop	{r7, pc}
 8010c26:	bf00      	nop
 8010c28:	20000918 	.word	0x20000918
 8010c2c:	200009a4 	.word	0x200009a4
 8010c30:	200009b8 	.word	0x200009b8
 8010c34:	200009d4 	.word	0x200009d4
 8010c38:	200009e8 	.word	0x200009e8
 8010c3c:	20000a00 	.word	0x20000a00
 8010c40:	200009cc 	.word	0x200009cc
 8010c44:	200009d0 	.word	0x200009d0

08010c48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010c48:	b580      	push	{r7, lr}
 8010c4a:	b082      	sub	sp, #8
 8010c4c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010c4e:	e019      	b.n	8010c84 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010c50:	f000 fbd2 	bl	80113f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c54:	4b10      	ldr	r3, [pc, #64]	@ (8010c98 <prvCheckTasksWaitingTermination+0x50>)
 8010c56:	68db      	ldr	r3, [r3, #12]
 8010c58:	68db      	ldr	r3, [r3, #12]
 8010c5a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	3304      	adds	r3, #4
 8010c60:	4618      	mov	r0, r3
 8010c62:	f7fe faa3 	bl	800f1ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010c66:	4b0d      	ldr	r3, [pc, #52]	@ (8010c9c <prvCheckTasksWaitingTermination+0x54>)
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	3b01      	subs	r3, #1
 8010c6c:	4a0b      	ldr	r2, [pc, #44]	@ (8010c9c <prvCheckTasksWaitingTermination+0x54>)
 8010c6e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010c70:	4b0b      	ldr	r3, [pc, #44]	@ (8010ca0 <prvCheckTasksWaitingTermination+0x58>)
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	3b01      	subs	r3, #1
 8010c76:	4a0a      	ldr	r2, [pc, #40]	@ (8010ca0 <prvCheckTasksWaitingTermination+0x58>)
 8010c78:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010c7a:	f000 fbef 	bl	801145c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010c7e:	6878      	ldr	r0, [r7, #4]
 8010c80:	f000 f810 	bl	8010ca4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010c84:	4b06      	ldr	r3, [pc, #24]	@ (8010ca0 <prvCheckTasksWaitingTermination+0x58>)
 8010c86:	681b      	ldr	r3, [r3, #0]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d1e1      	bne.n	8010c50 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010c8c:	bf00      	nop
 8010c8e:	bf00      	nop
 8010c90:	3708      	adds	r7, #8
 8010c92:	46bd      	mov	sp, r7
 8010c94:	bd80      	pop	{r7, pc}
 8010c96:	bf00      	nop
 8010c98:	200009e8 	.word	0x200009e8
 8010c9c:	20000a14 	.word	0x20000a14
 8010ca0:	200009fc 	.word	0x200009fc

08010ca4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010ca4:	b580      	push	{r7, lr}
 8010ca6:	b084      	sub	sp, #16
 8010ca8:	af00      	add	r7, sp, #0
 8010caa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d108      	bne.n	8010cc8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010cba:	4618      	mov	r0, r3
 8010cbc:	f000 fd8c 	bl	80117d8 <vPortFree>
				vPortFree( pxTCB );
 8010cc0:	6878      	ldr	r0, [r7, #4]
 8010cc2:	f000 fd89 	bl	80117d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010cc6:	e019      	b.n	8010cfc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8010cce:	2b01      	cmp	r3, #1
 8010cd0:	d103      	bne.n	8010cda <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010cd2:	6878      	ldr	r0, [r7, #4]
 8010cd4:	f000 fd80 	bl	80117d8 <vPortFree>
	}
 8010cd8:	e010      	b.n	8010cfc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8010ce0:	2b02      	cmp	r3, #2
 8010ce2:	d00b      	beq.n	8010cfc <prvDeleteTCB+0x58>
	__asm volatile
 8010ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ce8:	f383 8811 	msr	BASEPRI, r3
 8010cec:	f3bf 8f6f 	isb	sy
 8010cf0:	f3bf 8f4f 	dsb	sy
 8010cf4:	60fb      	str	r3, [r7, #12]
}
 8010cf6:	bf00      	nop
 8010cf8:	bf00      	nop
 8010cfa:	e7fd      	b.n	8010cf8 <prvDeleteTCB+0x54>
	}
 8010cfc:	bf00      	nop
 8010cfe:	3710      	adds	r7, #16
 8010d00:	46bd      	mov	sp, r7
 8010d02:	bd80      	pop	{r7, pc}

08010d04 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010d04:	b480      	push	{r7}
 8010d06:	b083      	sub	sp, #12
 8010d08:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8010d3c <prvResetNextTaskUnblockTime+0x38>)
 8010d0c:	681b      	ldr	r3, [r3, #0]
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d104      	bne.n	8010d1e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010d14:	4b0a      	ldr	r3, [pc, #40]	@ (8010d40 <prvResetNextTaskUnblockTime+0x3c>)
 8010d16:	f04f 32ff 	mov.w	r2, #4294967295
 8010d1a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010d1c:	e008      	b.n	8010d30 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010d1e:	4b07      	ldr	r3, [pc, #28]	@ (8010d3c <prvResetNextTaskUnblockTime+0x38>)
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	68db      	ldr	r3, [r3, #12]
 8010d24:	68db      	ldr	r3, [r3, #12]
 8010d26:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	685b      	ldr	r3, [r3, #4]
 8010d2c:	4a04      	ldr	r2, [pc, #16]	@ (8010d40 <prvResetNextTaskUnblockTime+0x3c>)
 8010d2e:	6013      	str	r3, [r2, #0]
}
 8010d30:	bf00      	nop
 8010d32:	370c      	adds	r7, #12
 8010d34:	46bd      	mov	sp, r7
 8010d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d3a:	4770      	bx	lr
 8010d3c:	200009cc 	.word	0x200009cc
 8010d40:	20000a34 	.word	0x20000a34

08010d44 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010d44:	b480      	push	{r7}
 8010d46:	b083      	sub	sp, #12
 8010d48:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8010d78 <xTaskGetSchedulerState+0x34>)
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d102      	bne.n	8010d58 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010d52:	2301      	movs	r3, #1
 8010d54:	607b      	str	r3, [r7, #4]
 8010d56:	e008      	b.n	8010d6a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010d58:	4b08      	ldr	r3, [pc, #32]	@ (8010d7c <xTaskGetSchedulerState+0x38>)
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d102      	bne.n	8010d66 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010d60:	2302      	movs	r3, #2
 8010d62:	607b      	str	r3, [r7, #4]
 8010d64:	e001      	b.n	8010d6a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010d66:	2300      	movs	r3, #0
 8010d68:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010d6a:	687b      	ldr	r3, [r7, #4]
	}
 8010d6c:	4618      	mov	r0, r3
 8010d6e:	370c      	adds	r7, #12
 8010d70:	46bd      	mov	sp, r7
 8010d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d76:	4770      	bx	lr
 8010d78:	20000a20 	.word	0x20000a20
 8010d7c:	20000a3c 	.word	0x20000a3c

08010d80 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	b084      	sub	sp, #16
 8010d84:	af00      	add	r7, sp, #0
 8010d86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010d8c:	2300      	movs	r3, #0
 8010d8e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d05e      	beq.n	8010e54 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010d96:	68bb      	ldr	r3, [r7, #8]
 8010d98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d9a:	4b31      	ldr	r3, [pc, #196]	@ (8010e60 <xTaskPriorityInherit+0xe0>)
 8010d9c:	681b      	ldr	r3, [r3, #0]
 8010d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010da0:	429a      	cmp	r2, r3
 8010da2:	d24e      	bcs.n	8010e42 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010da4:	68bb      	ldr	r3, [r7, #8]
 8010da6:	699b      	ldr	r3, [r3, #24]
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	db06      	blt.n	8010dba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010dac:	4b2c      	ldr	r3, [pc, #176]	@ (8010e60 <xTaskPriorityInherit+0xe0>)
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010db2:	f1c3 0207 	rsb	r2, r3, #7
 8010db6:	68bb      	ldr	r3, [r7, #8]
 8010db8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010dba:	68bb      	ldr	r3, [r7, #8]
 8010dbc:	6959      	ldr	r1, [r3, #20]
 8010dbe:	68bb      	ldr	r3, [r7, #8]
 8010dc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010dc2:	4613      	mov	r3, r2
 8010dc4:	009b      	lsls	r3, r3, #2
 8010dc6:	4413      	add	r3, r2
 8010dc8:	009b      	lsls	r3, r3, #2
 8010dca:	4a26      	ldr	r2, [pc, #152]	@ (8010e64 <xTaskPriorityInherit+0xe4>)
 8010dcc:	4413      	add	r3, r2
 8010dce:	4299      	cmp	r1, r3
 8010dd0:	d12f      	bne.n	8010e32 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010dd2:	68bb      	ldr	r3, [r7, #8]
 8010dd4:	3304      	adds	r3, #4
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	f7fe f9e8 	bl	800f1ac <uxListRemove>
 8010ddc:	4603      	mov	r3, r0
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d10a      	bne.n	8010df8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8010de2:	68bb      	ldr	r3, [r7, #8]
 8010de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010de6:	2201      	movs	r2, #1
 8010de8:	fa02 f303 	lsl.w	r3, r2, r3
 8010dec:	43da      	mvns	r2, r3
 8010dee:	4b1e      	ldr	r3, [pc, #120]	@ (8010e68 <xTaskPriorityInherit+0xe8>)
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	4013      	ands	r3, r2
 8010df4:	4a1c      	ldr	r2, [pc, #112]	@ (8010e68 <xTaskPriorityInherit+0xe8>)
 8010df6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010df8:	4b19      	ldr	r3, [pc, #100]	@ (8010e60 <xTaskPriorityInherit+0xe0>)
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010dfe:	68bb      	ldr	r3, [r7, #8]
 8010e00:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8010e02:	68bb      	ldr	r3, [r7, #8]
 8010e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e06:	2201      	movs	r2, #1
 8010e08:	409a      	lsls	r2, r3
 8010e0a:	4b17      	ldr	r3, [pc, #92]	@ (8010e68 <xTaskPriorityInherit+0xe8>)
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	4313      	orrs	r3, r2
 8010e10:	4a15      	ldr	r2, [pc, #84]	@ (8010e68 <xTaskPriorityInherit+0xe8>)
 8010e12:	6013      	str	r3, [r2, #0]
 8010e14:	68bb      	ldr	r3, [r7, #8]
 8010e16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e18:	4613      	mov	r3, r2
 8010e1a:	009b      	lsls	r3, r3, #2
 8010e1c:	4413      	add	r3, r2
 8010e1e:	009b      	lsls	r3, r3, #2
 8010e20:	4a10      	ldr	r2, [pc, #64]	@ (8010e64 <xTaskPriorityInherit+0xe4>)
 8010e22:	441a      	add	r2, r3
 8010e24:	68bb      	ldr	r3, [r7, #8]
 8010e26:	3304      	adds	r3, #4
 8010e28:	4619      	mov	r1, r3
 8010e2a:	4610      	mov	r0, r2
 8010e2c:	f7fe f961 	bl	800f0f2 <vListInsertEnd>
 8010e30:	e004      	b.n	8010e3c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010e32:	4b0b      	ldr	r3, [pc, #44]	@ (8010e60 <xTaskPriorityInherit+0xe0>)
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e38:	68bb      	ldr	r3, [r7, #8]
 8010e3a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8010e3c:	2301      	movs	r3, #1
 8010e3e:	60fb      	str	r3, [r7, #12]
 8010e40:	e008      	b.n	8010e54 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010e42:	68bb      	ldr	r3, [r7, #8]
 8010e44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010e46:	4b06      	ldr	r3, [pc, #24]	@ (8010e60 <xTaskPriorityInherit+0xe0>)
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e4c:	429a      	cmp	r2, r3
 8010e4e:	d201      	bcs.n	8010e54 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010e50:	2301      	movs	r3, #1
 8010e52:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010e54:	68fb      	ldr	r3, [r7, #12]
	}
 8010e56:	4618      	mov	r0, r3
 8010e58:	3710      	adds	r7, #16
 8010e5a:	46bd      	mov	sp, r7
 8010e5c:	bd80      	pop	{r7, pc}
 8010e5e:	bf00      	nop
 8010e60:	20000914 	.word	0x20000914
 8010e64:	20000918 	.word	0x20000918
 8010e68:	20000a1c 	.word	0x20000a1c

08010e6c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010e6c:	b580      	push	{r7, lr}
 8010e6e:	b086      	sub	sp, #24
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010e78:	2300      	movs	r3, #0
 8010e7a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d070      	beq.n	8010f64 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010e82:	4b3b      	ldr	r3, [pc, #236]	@ (8010f70 <xTaskPriorityDisinherit+0x104>)
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	693a      	ldr	r2, [r7, #16]
 8010e88:	429a      	cmp	r2, r3
 8010e8a:	d00b      	beq.n	8010ea4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e90:	f383 8811 	msr	BASEPRI, r3
 8010e94:	f3bf 8f6f 	isb	sy
 8010e98:	f3bf 8f4f 	dsb	sy
 8010e9c:	60fb      	str	r3, [r7, #12]
}
 8010e9e:	bf00      	nop
 8010ea0:	bf00      	nop
 8010ea2:	e7fd      	b.n	8010ea0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010ea4:	693b      	ldr	r3, [r7, #16]
 8010ea6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d10b      	bne.n	8010ec4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010eb0:	f383 8811 	msr	BASEPRI, r3
 8010eb4:	f3bf 8f6f 	isb	sy
 8010eb8:	f3bf 8f4f 	dsb	sy
 8010ebc:	60bb      	str	r3, [r7, #8]
}
 8010ebe:	bf00      	nop
 8010ec0:	bf00      	nop
 8010ec2:	e7fd      	b.n	8010ec0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010ec4:	693b      	ldr	r3, [r7, #16]
 8010ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010ec8:	1e5a      	subs	r2, r3, #1
 8010eca:	693b      	ldr	r3, [r7, #16]
 8010ecc:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010ece:	693b      	ldr	r3, [r7, #16]
 8010ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ed2:	693b      	ldr	r3, [r7, #16]
 8010ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ed6:	429a      	cmp	r2, r3
 8010ed8:	d044      	beq.n	8010f64 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010eda:	693b      	ldr	r3, [r7, #16]
 8010edc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d140      	bne.n	8010f64 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010ee2:	693b      	ldr	r3, [r7, #16]
 8010ee4:	3304      	adds	r3, #4
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	f7fe f960 	bl	800f1ac <uxListRemove>
 8010eec:	4603      	mov	r3, r0
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d115      	bne.n	8010f1e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010ef2:	693b      	ldr	r3, [r7, #16]
 8010ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ef6:	491f      	ldr	r1, [pc, #124]	@ (8010f74 <xTaskPriorityDisinherit+0x108>)
 8010ef8:	4613      	mov	r3, r2
 8010efa:	009b      	lsls	r3, r3, #2
 8010efc:	4413      	add	r3, r2
 8010efe:	009b      	lsls	r3, r3, #2
 8010f00:	440b      	add	r3, r1
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d10a      	bne.n	8010f1e <xTaskPriorityDisinherit+0xb2>
 8010f08:	693b      	ldr	r3, [r7, #16]
 8010f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f0c:	2201      	movs	r2, #1
 8010f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8010f12:	43da      	mvns	r2, r3
 8010f14:	4b18      	ldr	r3, [pc, #96]	@ (8010f78 <xTaskPriorityDisinherit+0x10c>)
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	4013      	ands	r3, r2
 8010f1a:	4a17      	ldr	r2, [pc, #92]	@ (8010f78 <xTaskPriorityDisinherit+0x10c>)
 8010f1c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010f1e:	693b      	ldr	r3, [r7, #16]
 8010f20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010f22:	693b      	ldr	r3, [r7, #16]
 8010f24:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010f26:	693b      	ldr	r3, [r7, #16]
 8010f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f2a:	f1c3 0207 	rsb	r2, r3, #7
 8010f2e:	693b      	ldr	r3, [r7, #16]
 8010f30:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010f32:	693b      	ldr	r3, [r7, #16]
 8010f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f36:	2201      	movs	r2, #1
 8010f38:	409a      	lsls	r2, r3
 8010f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8010f78 <xTaskPriorityDisinherit+0x10c>)
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	4313      	orrs	r3, r2
 8010f40:	4a0d      	ldr	r2, [pc, #52]	@ (8010f78 <xTaskPriorityDisinherit+0x10c>)
 8010f42:	6013      	str	r3, [r2, #0]
 8010f44:	693b      	ldr	r3, [r7, #16]
 8010f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f48:	4613      	mov	r3, r2
 8010f4a:	009b      	lsls	r3, r3, #2
 8010f4c:	4413      	add	r3, r2
 8010f4e:	009b      	lsls	r3, r3, #2
 8010f50:	4a08      	ldr	r2, [pc, #32]	@ (8010f74 <xTaskPriorityDisinherit+0x108>)
 8010f52:	441a      	add	r2, r3
 8010f54:	693b      	ldr	r3, [r7, #16]
 8010f56:	3304      	adds	r3, #4
 8010f58:	4619      	mov	r1, r3
 8010f5a:	4610      	mov	r0, r2
 8010f5c:	f7fe f8c9 	bl	800f0f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010f60:	2301      	movs	r3, #1
 8010f62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010f64:	697b      	ldr	r3, [r7, #20]
	}
 8010f66:	4618      	mov	r0, r3
 8010f68:	3718      	adds	r7, #24
 8010f6a:	46bd      	mov	sp, r7
 8010f6c:	bd80      	pop	{r7, pc}
 8010f6e:	bf00      	nop
 8010f70:	20000914 	.word	0x20000914
 8010f74:	20000918 	.word	0x20000918
 8010f78:	20000a1c 	.word	0x20000a1c

08010f7c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	b088      	sub	sp, #32
 8010f80:	af00      	add	r7, sp, #0
 8010f82:	6078      	str	r0, [r7, #4]
 8010f84:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010f8a:	2301      	movs	r3, #1
 8010f8c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d079      	beq.n	8011088 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010f94:	69bb      	ldr	r3, [r7, #24]
 8010f96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d10b      	bne.n	8010fb4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8010f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fa0:	f383 8811 	msr	BASEPRI, r3
 8010fa4:	f3bf 8f6f 	isb	sy
 8010fa8:	f3bf 8f4f 	dsb	sy
 8010fac:	60fb      	str	r3, [r7, #12]
}
 8010fae:	bf00      	nop
 8010fb0:	bf00      	nop
 8010fb2:	e7fd      	b.n	8010fb0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010fb4:	69bb      	ldr	r3, [r7, #24]
 8010fb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010fb8:	683a      	ldr	r2, [r7, #0]
 8010fba:	429a      	cmp	r2, r3
 8010fbc:	d902      	bls.n	8010fc4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010fbe:	683b      	ldr	r3, [r7, #0]
 8010fc0:	61fb      	str	r3, [r7, #28]
 8010fc2:	e002      	b.n	8010fca <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010fc4:	69bb      	ldr	r3, [r7, #24]
 8010fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010fc8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010fca:	69bb      	ldr	r3, [r7, #24]
 8010fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fce:	69fa      	ldr	r2, [r7, #28]
 8010fd0:	429a      	cmp	r2, r3
 8010fd2:	d059      	beq.n	8011088 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010fd4:	69bb      	ldr	r3, [r7, #24]
 8010fd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010fd8:	697a      	ldr	r2, [r7, #20]
 8010fda:	429a      	cmp	r2, r3
 8010fdc:	d154      	bne.n	8011088 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8010fde:	4b2c      	ldr	r3, [pc, #176]	@ (8011090 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	69ba      	ldr	r2, [r7, #24]
 8010fe4:	429a      	cmp	r2, r3
 8010fe6:	d10b      	bne.n	8011000 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8010fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fec:	f383 8811 	msr	BASEPRI, r3
 8010ff0:	f3bf 8f6f 	isb	sy
 8010ff4:	f3bf 8f4f 	dsb	sy
 8010ff8:	60bb      	str	r3, [r7, #8]
}
 8010ffa:	bf00      	nop
 8010ffc:	bf00      	nop
 8010ffe:	e7fd      	b.n	8010ffc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011000:	69bb      	ldr	r3, [r7, #24]
 8011002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011004:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011006:	69bb      	ldr	r3, [r7, #24]
 8011008:	69fa      	ldr	r2, [r7, #28]
 801100a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801100c:	69bb      	ldr	r3, [r7, #24]
 801100e:	699b      	ldr	r3, [r3, #24]
 8011010:	2b00      	cmp	r3, #0
 8011012:	db04      	blt.n	801101e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011014:	69fb      	ldr	r3, [r7, #28]
 8011016:	f1c3 0207 	rsb	r2, r3, #7
 801101a:	69bb      	ldr	r3, [r7, #24]
 801101c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801101e:	69bb      	ldr	r3, [r7, #24]
 8011020:	6959      	ldr	r1, [r3, #20]
 8011022:	693a      	ldr	r2, [r7, #16]
 8011024:	4613      	mov	r3, r2
 8011026:	009b      	lsls	r3, r3, #2
 8011028:	4413      	add	r3, r2
 801102a:	009b      	lsls	r3, r3, #2
 801102c:	4a19      	ldr	r2, [pc, #100]	@ (8011094 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801102e:	4413      	add	r3, r2
 8011030:	4299      	cmp	r1, r3
 8011032:	d129      	bne.n	8011088 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011034:	69bb      	ldr	r3, [r7, #24]
 8011036:	3304      	adds	r3, #4
 8011038:	4618      	mov	r0, r3
 801103a:	f7fe f8b7 	bl	800f1ac <uxListRemove>
 801103e:	4603      	mov	r3, r0
 8011040:	2b00      	cmp	r3, #0
 8011042:	d10a      	bne.n	801105a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8011044:	69bb      	ldr	r3, [r7, #24]
 8011046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011048:	2201      	movs	r2, #1
 801104a:	fa02 f303 	lsl.w	r3, r2, r3
 801104e:	43da      	mvns	r2, r3
 8011050:	4b11      	ldr	r3, [pc, #68]	@ (8011098 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8011052:	681b      	ldr	r3, [r3, #0]
 8011054:	4013      	ands	r3, r2
 8011056:	4a10      	ldr	r2, [pc, #64]	@ (8011098 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8011058:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801105a:	69bb      	ldr	r3, [r7, #24]
 801105c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801105e:	2201      	movs	r2, #1
 8011060:	409a      	lsls	r2, r3
 8011062:	4b0d      	ldr	r3, [pc, #52]	@ (8011098 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	4313      	orrs	r3, r2
 8011068:	4a0b      	ldr	r2, [pc, #44]	@ (8011098 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801106a:	6013      	str	r3, [r2, #0]
 801106c:	69bb      	ldr	r3, [r7, #24]
 801106e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011070:	4613      	mov	r3, r2
 8011072:	009b      	lsls	r3, r3, #2
 8011074:	4413      	add	r3, r2
 8011076:	009b      	lsls	r3, r3, #2
 8011078:	4a06      	ldr	r2, [pc, #24]	@ (8011094 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801107a:	441a      	add	r2, r3
 801107c:	69bb      	ldr	r3, [r7, #24]
 801107e:	3304      	adds	r3, #4
 8011080:	4619      	mov	r1, r3
 8011082:	4610      	mov	r0, r2
 8011084:	f7fe f835 	bl	800f0f2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011088:	bf00      	nop
 801108a:	3720      	adds	r7, #32
 801108c:	46bd      	mov	sp, r7
 801108e:	bd80      	pop	{r7, pc}
 8011090:	20000914 	.word	0x20000914
 8011094:	20000918 	.word	0x20000918
 8011098:	20000a1c 	.word	0x20000a1c

0801109c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801109c:	b480      	push	{r7}
 801109e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80110a0:	4b07      	ldr	r3, [pc, #28]	@ (80110c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	d004      	beq.n	80110b2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80110a8:	4b05      	ldr	r3, [pc, #20]	@ (80110c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80110ae:	3201      	adds	r2, #1
 80110b0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80110b2:	4b03      	ldr	r3, [pc, #12]	@ (80110c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80110b4:	681b      	ldr	r3, [r3, #0]
	}
 80110b6:	4618      	mov	r0, r3
 80110b8:	46bd      	mov	sp, r7
 80110ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110be:	4770      	bx	lr
 80110c0:	20000914 	.word	0x20000914

080110c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80110c4:	b580      	push	{r7, lr}
 80110c6:	b084      	sub	sp, #16
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	6078      	str	r0, [r7, #4]
 80110cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80110ce:	4b29      	ldr	r3, [pc, #164]	@ (8011174 <prvAddCurrentTaskToDelayedList+0xb0>)
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80110d4:	4b28      	ldr	r3, [pc, #160]	@ (8011178 <prvAddCurrentTaskToDelayedList+0xb4>)
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	3304      	adds	r3, #4
 80110da:	4618      	mov	r0, r3
 80110dc:	f7fe f866 	bl	800f1ac <uxListRemove>
 80110e0:	4603      	mov	r3, r0
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d10b      	bne.n	80110fe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80110e6:	4b24      	ldr	r3, [pc, #144]	@ (8011178 <prvAddCurrentTaskToDelayedList+0xb4>)
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110ec:	2201      	movs	r2, #1
 80110ee:	fa02 f303 	lsl.w	r3, r2, r3
 80110f2:	43da      	mvns	r2, r3
 80110f4:	4b21      	ldr	r3, [pc, #132]	@ (801117c <prvAddCurrentTaskToDelayedList+0xb8>)
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	4013      	ands	r3, r2
 80110fa:	4a20      	ldr	r2, [pc, #128]	@ (801117c <prvAddCurrentTaskToDelayedList+0xb8>)
 80110fc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011104:	d10a      	bne.n	801111c <prvAddCurrentTaskToDelayedList+0x58>
 8011106:	683b      	ldr	r3, [r7, #0]
 8011108:	2b00      	cmp	r3, #0
 801110a:	d007      	beq.n	801111c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801110c:	4b1a      	ldr	r3, [pc, #104]	@ (8011178 <prvAddCurrentTaskToDelayedList+0xb4>)
 801110e:	681b      	ldr	r3, [r3, #0]
 8011110:	3304      	adds	r3, #4
 8011112:	4619      	mov	r1, r3
 8011114:	481a      	ldr	r0, [pc, #104]	@ (8011180 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011116:	f7fd ffec 	bl	800f0f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801111a:	e026      	b.n	801116a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801111c:	68fa      	ldr	r2, [r7, #12]
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	4413      	add	r3, r2
 8011122:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011124:	4b14      	ldr	r3, [pc, #80]	@ (8011178 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	68ba      	ldr	r2, [r7, #8]
 801112a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801112c:	68ba      	ldr	r2, [r7, #8]
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	429a      	cmp	r2, r3
 8011132:	d209      	bcs.n	8011148 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011134:	4b13      	ldr	r3, [pc, #76]	@ (8011184 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011136:	681a      	ldr	r2, [r3, #0]
 8011138:	4b0f      	ldr	r3, [pc, #60]	@ (8011178 <prvAddCurrentTaskToDelayedList+0xb4>)
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	3304      	adds	r3, #4
 801113e:	4619      	mov	r1, r3
 8011140:	4610      	mov	r0, r2
 8011142:	f7fd fffa 	bl	800f13a <vListInsert>
}
 8011146:	e010      	b.n	801116a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011148:	4b0f      	ldr	r3, [pc, #60]	@ (8011188 <prvAddCurrentTaskToDelayedList+0xc4>)
 801114a:	681a      	ldr	r2, [r3, #0]
 801114c:	4b0a      	ldr	r3, [pc, #40]	@ (8011178 <prvAddCurrentTaskToDelayedList+0xb4>)
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	3304      	adds	r3, #4
 8011152:	4619      	mov	r1, r3
 8011154:	4610      	mov	r0, r2
 8011156:	f7fd fff0 	bl	800f13a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801115a:	4b0c      	ldr	r3, [pc, #48]	@ (801118c <prvAddCurrentTaskToDelayedList+0xc8>)
 801115c:	681b      	ldr	r3, [r3, #0]
 801115e:	68ba      	ldr	r2, [r7, #8]
 8011160:	429a      	cmp	r2, r3
 8011162:	d202      	bcs.n	801116a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8011164:	4a09      	ldr	r2, [pc, #36]	@ (801118c <prvAddCurrentTaskToDelayedList+0xc8>)
 8011166:	68bb      	ldr	r3, [r7, #8]
 8011168:	6013      	str	r3, [r2, #0]
}
 801116a:	bf00      	nop
 801116c:	3710      	adds	r7, #16
 801116e:	46bd      	mov	sp, r7
 8011170:	bd80      	pop	{r7, pc}
 8011172:	bf00      	nop
 8011174:	20000a18 	.word	0x20000a18
 8011178:	20000914 	.word	0x20000914
 801117c:	20000a1c 	.word	0x20000a1c
 8011180:	20000a00 	.word	0x20000a00
 8011184:	200009d0 	.word	0x200009d0
 8011188:	200009cc 	.word	0x200009cc
 801118c:	20000a34 	.word	0x20000a34

08011190 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011190:	b480      	push	{r7}
 8011192:	b085      	sub	sp, #20
 8011194:	af00      	add	r7, sp, #0
 8011196:	60f8      	str	r0, [r7, #12]
 8011198:	60b9      	str	r1, [r7, #8]
 801119a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	3b04      	subs	r3, #4
 80111a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80111a2:	68fb      	ldr	r3, [r7, #12]
 80111a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80111a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80111aa:	68fb      	ldr	r3, [r7, #12]
 80111ac:	3b04      	subs	r3, #4
 80111ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80111b0:	68bb      	ldr	r3, [r7, #8]
 80111b2:	f023 0201 	bic.w	r2, r3, #1
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	3b04      	subs	r3, #4
 80111be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80111c0:	4a0c      	ldr	r2, [pc, #48]	@ (80111f4 <pxPortInitialiseStack+0x64>)
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	3b14      	subs	r3, #20
 80111ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80111cc:	687a      	ldr	r2, [r7, #4]
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	3b04      	subs	r3, #4
 80111d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80111d8:	68fb      	ldr	r3, [r7, #12]
 80111da:	f06f 0202 	mvn.w	r2, #2
 80111de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80111e0:	68fb      	ldr	r3, [r7, #12]
 80111e2:	3b20      	subs	r3, #32
 80111e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80111e6:	68fb      	ldr	r3, [r7, #12]
}
 80111e8:	4618      	mov	r0, r3
 80111ea:	3714      	adds	r7, #20
 80111ec:	46bd      	mov	sp, r7
 80111ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f2:	4770      	bx	lr
 80111f4:	080111f9 	.word	0x080111f9

080111f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80111f8:	b480      	push	{r7}
 80111fa:	b085      	sub	sp, #20
 80111fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80111fe:	2300      	movs	r3, #0
 8011200:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011202:	4b13      	ldr	r3, [pc, #76]	@ (8011250 <prvTaskExitError+0x58>)
 8011204:	681b      	ldr	r3, [r3, #0]
 8011206:	f1b3 3fff 	cmp.w	r3, #4294967295
 801120a:	d00b      	beq.n	8011224 <prvTaskExitError+0x2c>
	__asm volatile
 801120c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011210:	f383 8811 	msr	BASEPRI, r3
 8011214:	f3bf 8f6f 	isb	sy
 8011218:	f3bf 8f4f 	dsb	sy
 801121c:	60fb      	str	r3, [r7, #12]
}
 801121e:	bf00      	nop
 8011220:	bf00      	nop
 8011222:	e7fd      	b.n	8011220 <prvTaskExitError+0x28>
	__asm volatile
 8011224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011228:	f383 8811 	msr	BASEPRI, r3
 801122c:	f3bf 8f6f 	isb	sy
 8011230:	f3bf 8f4f 	dsb	sy
 8011234:	60bb      	str	r3, [r7, #8]
}
 8011236:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011238:	bf00      	nop
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	2b00      	cmp	r3, #0
 801123e:	d0fc      	beq.n	801123a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011240:	bf00      	nop
 8011242:	bf00      	nop
 8011244:	3714      	adds	r7, #20
 8011246:	46bd      	mov	sp, r7
 8011248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801124c:	4770      	bx	lr
 801124e:	bf00      	nop
 8011250:	20000054 	.word	0x20000054
	...

08011260 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011260:	4b07      	ldr	r3, [pc, #28]	@ (8011280 <pxCurrentTCBConst2>)
 8011262:	6819      	ldr	r1, [r3, #0]
 8011264:	6808      	ldr	r0, [r1, #0]
 8011266:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801126a:	f380 8809 	msr	PSP, r0
 801126e:	f3bf 8f6f 	isb	sy
 8011272:	f04f 0000 	mov.w	r0, #0
 8011276:	f380 8811 	msr	BASEPRI, r0
 801127a:	4770      	bx	lr
 801127c:	f3af 8000 	nop.w

08011280 <pxCurrentTCBConst2>:
 8011280:	20000914 	.word	0x20000914
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011284:	bf00      	nop
 8011286:	bf00      	nop

08011288 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011288:	4808      	ldr	r0, [pc, #32]	@ (80112ac <prvPortStartFirstTask+0x24>)
 801128a:	6800      	ldr	r0, [r0, #0]
 801128c:	6800      	ldr	r0, [r0, #0]
 801128e:	f380 8808 	msr	MSP, r0
 8011292:	f04f 0000 	mov.w	r0, #0
 8011296:	f380 8814 	msr	CONTROL, r0
 801129a:	b662      	cpsie	i
 801129c:	b661      	cpsie	f
 801129e:	f3bf 8f4f 	dsb	sy
 80112a2:	f3bf 8f6f 	isb	sy
 80112a6:	df00      	svc	0
 80112a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80112aa:	bf00      	nop
 80112ac:	e000ed08 	.word	0xe000ed08

080112b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80112b0:	b580      	push	{r7, lr}
 80112b2:	b086      	sub	sp, #24
 80112b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80112b6:	4b47      	ldr	r3, [pc, #284]	@ (80113d4 <xPortStartScheduler+0x124>)
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	4a47      	ldr	r2, [pc, #284]	@ (80113d8 <xPortStartScheduler+0x128>)
 80112bc:	4293      	cmp	r3, r2
 80112be:	d10b      	bne.n	80112d8 <xPortStartScheduler+0x28>
	__asm volatile
 80112c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112c4:	f383 8811 	msr	BASEPRI, r3
 80112c8:	f3bf 8f6f 	isb	sy
 80112cc:	f3bf 8f4f 	dsb	sy
 80112d0:	60fb      	str	r3, [r7, #12]
}
 80112d2:	bf00      	nop
 80112d4:	bf00      	nop
 80112d6:	e7fd      	b.n	80112d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80112d8:	4b3e      	ldr	r3, [pc, #248]	@ (80113d4 <xPortStartScheduler+0x124>)
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	4a3f      	ldr	r2, [pc, #252]	@ (80113dc <xPortStartScheduler+0x12c>)
 80112de:	4293      	cmp	r3, r2
 80112e0:	d10b      	bne.n	80112fa <xPortStartScheduler+0x4a>
	__asm volatile
 80112e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112e6:	f383 8811 	msr	BASEPRI, r3
 80112ea:	f3bf 8f6f 	isb	sy
 80112ee:	f3bf 8f4f 	dsb	sy
 80112f2:	613b      	str	r3, [r7, #16]
}
 80112f4:	bf00      	nop
 80112f6:	bf00      	nop
 80112f8:	e7fd      	b.n	80112f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80112fa:	4b39      	ldr	r3, [pc, #228]	@ (80113e0 <xPortStartScheduler+0x130>)
 80112fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80112fe:	697b      	ldr	r3, [r7, #20]
 8011300:	781b      	ldrb	r3, [r3, #0]
 8011302:	b2db      	uxtb	r3, r3
 8011304:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011306:	697b      	ldr	r3, [r7, #20]
 8011308:	22ff      	movs	r2, #255	@ 0xff
 801130a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801130c:	697b      	ldr	r3, [r7, #20]
 801130e:	781b      	ldrb	r3, [r3, #0]
 8011310:	b2db      	uxtb	r3, r3
 8011312:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011314:	78fb      	ldrb	r3, [r7, #3]
 8011316:	b2db      	uxtb	r3, r3
 8011318:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801131c:	b2da      	uxtb	r2, r3
 801131e:	4b31      	ldr	r3, [pc, #196]	@ (80113e4 <xPortStartScheduler+0x134>)
 8011320:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011322:	4b31      	ldr	r3, [pc, #196]	@ (80113e8 <xPortStartScheduler+0x138>)
 8011324:	2207      	movs	r2, #7
 8011326:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011328:	e009      	b.n	801133e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801132a:	4b2f      	ldr	r3, [pc, #188]	@ (80113e8 <xPortStartScheduler+0x138>)
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	3b01      	subs	r3, #1
 8011330:	4a2d      	ldr	r2, [pc, #180]	@ (80113e8 <xPortStartScheduler+0x138>)
 8011332:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011334:	78fb      	ldrb	r3, [r7, #3]
 8011336:	b2db      	uxtb	r3, r3
 8011338:	005b      	lsls	r3, r3, #1
 801133a:	b2db      	uxtb	r3, r3
 801133c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801133e:	78fb      	ldrb	r3, [r7, #3]
 8011340:	b2db      	uxtb	r3, r3
 8011342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011346:	2b80      	cmp	r3, #128	@ 0x80
 8011348:	d0ef      	beq.n	801132a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801134a:	4b27      	ldr	r3, [pc, #156]	@ (80113e8 <xPortStartScheduler+0x138>)
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	f1c3 0307 	rsb	r3, r3, #7
 8011352:	2b04      	cmp	r3, #4
 8011354:	d00b      	beq.n	801136e <xPortStartScheduler+0xbe>
	__asm volatile
 8011356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801135a:	f383 8811 	msr	BASEPRI, r3
 801135e:	f3bf 8f6f 	isb	sy
 8011362:	f3bf 8f4f 	dsb	sy
 8011366:	60bb      	str	r3, [r7, #8]
}
 8011368:	bf00      	nop
 801136a:	bf00      	nop
 801136c:	e7fd      	b.n	801136a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801136e:	4b1e      	ldr	r3, [pc, #120]	@ (80113e8 <xPortStartScheduler+0x138>)
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	021b      	lsls	r3, r3, #8
 8011374:	4a1c      	ldr	r2, [pc, #112]	@ (80113e8 <xPortStartScheduler+0x138>)
 8011376:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011378:	4b1b      	ldr	r3, [pc, #108]	@ (80113e8 <xPortStartScheduler+0x138>)
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011380:	4a19      	ldr	r2, [pc, #100]	@ (80113e8 <xPortStartScheduler+0x138>)
 8011382:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	b2da      	uxtb	r2, r3
 8011388:	697b      	ldr	r3, [r7, #20]
 801138a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801138c:	4b17      	ldr	r3, [pc, #92]	@ (80113ec <xPortStartScheduler+0x13c>)
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	4a16      	ldr	r2, [pc, #88]	@ (80113ec <xPortStartScheduler+0x13c>)
 8011392:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011396:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011398:	4b14      	ldr	r3, [pc, #80]	@ (80113ec <xPortStartScheduler+0x13c>)
 801139a:	681b      	ldr	r3, [r3, #0]
 801139c:	4a13      	ldr	r2, [pc, #76]	@ (80113ec <xPortStartScheduler+0x13c>)
 801139e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80113a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80113a4:	f000 f8da 	bl	801155c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80113a8:	4b11      	ldr	r3, [pc, #68]	@ (80113f0 <xPortStartScheduler+0x140>)
 80113aa:	2200      	movs	r2, #0
 80113ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80113ae:	f000 f8f9 	bl	80115a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80113b2:	4b10      	ldr	r3, [pc, #64]	@ (80113f4 <xPortStartScheduler+0x144>)
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	4a0f      	ldr	r2, [pc, #60]	@ (80113f4 <xPortStartScheduler+0x144>)
 80113b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80113bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80113be:	f7ff ff63 	bl	8011288 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80113c2:	f7ff fa7d 	bl	80108c0 <vTaskSwitchContext>
	prvTaskExitError();
 80113c6:	f7ff ff17 	bl	80111f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80113ca:	2300      	movs	r3, #0
}
 80113cc:	4618      	mov	r0, r3
 80113ce:	3718      	adds	r7, #24
 80113d0:	46bd      	mov	sp, r7
 80113d2:	bd80      	pop	{r7, pc}
 80113d4:	e000ed00 	.word	0xe000ed00
 80113d8:	410fc271 	.word	0x410fc271
 80113dc:	410fc270 	.word	0x410fc270
 80113e0:	e000e400 	.word	0xe000e400
 80113e4:	20000a40 	.word	0x20000a40
 80113e8:	20000a44 	.word	0x20000a44
 80113ec:	e000ed20 	.word	0xe000ed20
 80113f0:	20000054 	.word	0x20000054
 80113f4:	e000ef34 	.word	0xe000ef34

080113f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80113f8:	b480      	push	{r7}
 80113fa:	b083      	sub	sp, #12
 80113fc:	af00      	add	r7, sp, #0
	__asm volatile
 80113fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011402:	f383 8811 	msr	BASEPRI, r3
 8011406:	f3bf 8f6f 	isb	sy
 801140a:	f3bf 8f4f 	dsb	sy
 801140e:	607b      	str	r3, [r7, #4]
}
 8011410:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011412:	4b10      	ldr	r3, [pc, #64]	@ (8011454 <vPortEnterCritical+0x5c>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	3301      	adds	r3, #1
 8011418:	4a0e      	ldr	r2, [pc, #56]	@ (8011454 <vPortEnterCritical+0x5c>)
 801141a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801141c:	4b0d      	ldr	r3, [pc, #52]	@ (8011454 <vPortEnterCritical+0x5c>)
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	2b01      	cmp	r3, #1
 8011422:	d110      	bne.n	8011446 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011424:	4b0c      	ldr	r3, [pc, #48]	@ (8011458 <vPortEnterCritical+0x60>)
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	b2db      	uxtb	r3, r3
 801142a:	2b00      	cmp	r3, #0
 801142c:	d00b      	beq.n	8011446 <vPortEnterCritical+0x4e>
	__asm volatile
 801142e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011432:	f383 8811 	msr	BASEPRI, r3
 8011436:	f3bf 8f6f 	isb	sy
 801143a:	f3bf 8f4f 	dsb	sy
 801143e:	603b      	str	r3, [r7, #0]
}
 8011440:	bf00      	nop
 8011442:	bf00      	nop
 8011444:	e7fd      	b.n	8011442 <vPortEnterCritical+0x4a>
	}
}
 8011446:	bf00      	nop
 8011448:	370c      	adds	r7, #12
 801144a:	46bd      	mov	sp, r7
 801144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011450:	4770      	bx	lr
 8011452:	bf00      	nop
 8011454:	20000054 	.word	0x20000054
 8011458:	e000ed04 	.word	0xe000ed04

0801145c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801145c:	b480      	push	{r7}
 801145e:	b083      	sub	sp, #12
 8011460:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011462:	4b12      	ldr	r3, [pc, #72]	@ (80114ac <vPortExitCritical+0x50>)
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	2b00      	cmp	r3, #0
 8011468:	d10b      	bne.n	8011482 <vPortExitCritical+0x26>
	__asm volatile
 801146a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801146e:	f383 8811 	msr	BASEPRI, r3
 8011472:	f3bf 8f6f 	isb	sy
 8011476:	f3bf 8f4f 	dsb	sy
 801147a:	607b      	str	r3, [r7, #4]
}
 801147c:	bf00      	nop
 801147e:	bf00      	nop
 8011480:	e7fd      	b.n	801147e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011482:	4b0a      	ldr	r3, [pc, #40]	@ (80114ac <vPortExitCritical+0x50>)
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	3b01      	subs	r3, #1
 8011488:	4a08      	ldr	r2, [pc, #32]	@ (80114ac <vPortExitCritical+0x50>)
 801148a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801148c:	4b07      	ldr	r3, [pc, #28]	@ (80114ac <vPortExitCritical+0x50>)
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	2b00      	cmp	r3, #0
 8011492:	d105      	bne.n	80114a0 <vPortExitCritical+0x44>
 8011494:	2300      	movs	r3, #0
 8011496:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011498:	683b      	ldr	r3, [r7, #0]
 801149a:	f383 8811 	msr	BASEPRI, r3
}
 801149e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80114a0:	bf00      	nop
 80114a2:	370c      	adds	r7, #12
 80114a4:	46bd      	mov	sp, r7
 80114a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114aa:	4770      	bx	lr
 80114ac:	20000054 	.word	0x20000054

080114b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80114b0:	f3ef 8009 	mrs	r0, PSP
 80114b4:	f3bf 8f6f 	isb	sy
 80114b8:	4b15      	ldr	r3, [pc, #84]	@ (8011510 <pxCurrentTCBConst>)
 80114ba:	681a      	ldr	r2, [r3, #0]
 80114bc:	f01e 0f10 	tst.w	lr, #16
 80114c0:	bf08      	it	eq
 80114c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80114c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114ca:	6010      	str	r0, [r2, #0]
 80114cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80114d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80114d4:	f380 8811 	msr	BASEPRI, r0
 80114d8:	f3bf 8f4f 	dsb	sy
 80114dc:	f3bf 8f6f 	isb	sy
 80114e0:	f7ff f9ee 	bl	80108c0 <vTaskSwitchContext>
 80114e4:	f04f 0000 	mov.w	r0, #0
 80114e8:	f380 8811 	msr	BASEPRI, r0
 80114ec:	bc09      	pop	{r0, r3}
 80114ee:	6819      	ldr	r1, [r3, #0]
 80114f0:	6808      	ldr	r0, [r1, #0]
 80114f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114f6:	f01e 0f10 	tst.w	lr, #16
 80114fa:	bf08      	it	eq
 80114fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011500:	f380 8809 	msr	PSP, r0
 8011504:	f3bf 8f6f 	isb	sy
 8011508:	4770      	bx	lr
 801150a:	bf00      	nop
 801150c:	f3af 8000 	nop.w

08011510 <pxCurrentTCBConst>:
 8011510:	20000914 	.word	0x20000914
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011514:	bf00      	nop
 8011516:	bf00      	nop

08011518 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b082      	sub	sp, #8
 801151c:	af00      	add	r7, sp, #0
	__asm volatile
 801151e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011522:	f383 8811 	msr	BASEPRI, r3
 8011526:	f3bf 8f6f 	isb	sy
 801152a:	f3bf 8f4f 	dsb	sy
 801152e:	607b      	str	r3, [r7, #4]
}
 8011530:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011532:	f7ff f90b 	bl	801074c <xTaskIncrementTick>
 8011536:	4603      	mov	r3, r0
 8011538:	2b00      	cmp	r3, #0
 801153a:	d003      	beq.n	8011544 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801153c:	4b06      	ldr	r3, [pc, #24]	@ (8011558 <SysTick_Handler+0x40>)
 801153e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011542:	601a      	str	r2, [r3, #0]
 8011544:	2300      	movs	r3, #0
 8011546:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011548:	683b      	ldr	r3, [r7, #0]
 801154a:	f383 8811 	msr	BASEPRI, r3
}
 801154e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011550:	bf00      	nop
 8011552:	3708      	adds	r7, #8
 8011554:	46bd      	mov	sp, r7
 8011556:	bd80      	pop	{r7, pc}
 8011558:	e000ed04 	.word	0xe000ed04

0801155c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801155c:	b480      	push	{r7}
 801155e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011560:	4b0b      	ldr	r3, [pc, #44]	@ (8011590 <vPortSetupTimerInterrupt+0x34>)
 8011562:	2200      	movs	r2, #0
 8011564:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011566:	4b0b      	ldr	r3, [pc, #44]	@ (8011594 <vPortSetupTimerInterrupt+0x38>)
 8011568:	2200      	movs	r2, #0
 801156a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801156c:	4b0a      	ldr	r3, [pc, #40]	@ (8011598 <vPortSetupTimerInterrupt+0x3c>)
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	4a0a      	ldr	r2, [pc, #40]	@ (801159c <vPortSetupTimerInterrupt+0x40>)
 8011572:	fba2 2303 	umull	r2, r3, r2, r3
 8011576:	099b      	lsrs	r3, r3, #6
 8011578:	4a09      	ldr	r2, [pc, #36]	@ (80115a0 <vPortSetupTimerInterrupt+0x44>)
 801157a:	3b01      	subs	r3, #1
 801157c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801157e:	4b04      	ldr	r3, [pc, #16]	@ (8011590 <vPortSetupTimerInterrupt+0x34>)
 8011580:	2207      	movs	r2, #7
 8011582:	601a      	str	r2, [r3, #0]
}
 8011584:	bf00      	nop
 8011586:	46bd      	mov	sp, r7
 8011588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801158c:	4770      	bx	lr
 801158e:	bf00      	nop
 8011590:	e000e010 	.word	0xe000e010
 8011594:	e000e018 	.word	0xe000e018
 8011598:	20000024 	.word	0x20000024
 801159c:	10624dd3 	.word	0x10624dd3
 80115a0:	e000e014 	.word	0xe000e014

080115a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80115a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80115b4 <vPortEnableVFP+0x10>
 80115a8:	6801      	ldr	r1, [r0, #0]
 80115aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80115ae:	6001      	str	r1, [r0, #0]
 80115b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80115b2:	bf00      	nop
 80115b4:	e000ed88 	.word	0xe000ed88

080115b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80115b8:	b480      	push	{r7}
 80115ba:	b085      	sub	sp, #20
 80115bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80115be:	f3ef 8305 	mrs	r3, IPSR
 80115c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	2b0f      	cmp	r3, #15
 80115c8:	d915      	bls.n	80115f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80115ca:	4a18      	ldr	r2, [pc, #96]	@ (801162c <vPortValidateInterruptPriority+0x74>)
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	4413      	add	r3, r2
 80115d0:	781b      	ldrb	r3, [r3, #0]
 80115d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80115d4:	4b16      	ldr	r3, [pc, #88]	@ (8011630 <vPortValidateInterruptPriority+0x78>)
 80115d6:	781b      	ldrb	r3, [r3, #0]
 80115d8:	7afa      	ldrb	r2, [r7, #11]
 80115da:	429a      	cmp	r2, r3
 80115dc:	d20b      	bcs.n	80115f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80115de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115e2:	f383 8811 	msr	BASEPRI, r3
 80115e6:	f3bf 8f6f 	isb	sy
 80115ea:	f3bf 8f4f 	dsb	sy
 80115ee:	607b      	str	r3, [r7, #4]
}
 80115f0:	bf00      	nop
 80115f2:	bf00      	nop
 80115f4:	e7fd      	b.n	80115f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80115f6:	4b0f      	ldr	r3, [pc, #60]	@ (8011634 <vPortValidateInterruptPriority+0x7c>)
 80115f8:	681b      	ldr	r3, [r3, #0]
 80115fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80115fe:	4b0e      	ldr	r3, [pc, #56]	@ (8011638 <vPortValidateInterruptPriority+0x80>)
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	429a      	cmp	r2, r3
 8011604:	d90b      	bls.n	801161e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801160a:	f383 8811 	msr	BASEPRI, r3
 801160e:	f3bf 8f6f 	isb	sy
 8011612:	f3bf 8f4f 	dsb	sy
 8011616:	603b      	str	r3, [r7, #0]
}
 8011618:	bf00      	nop
 801161a:	bf00      	nop
 801161c:	e7fd      	b.n	801161a <vPortValidateInterruptPriority+0x62>
	}
 801161e:	bf00      	nop
 8011620:	3714      	adds	r7, #20
 8011622:	46bd      	mov	sp, r7
 8011624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011628:	4770      	bx	lr
 801162a:	bf00      	nop
 801162c:	e000e3f0 	.word	0xe000e3f0
 8011630:	20000a40 	.word	0x20000a40
 8011634:	e000ed0c 	.word	0xe000ed0c
 8011638:	20000a44 	.word	0x20000a44

0801163c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801163c:	b580      	push	{r7, lr}
 801163e:	b08a      	sub	sp, #40	@ 0x28
 8011640:	af00      	add	r7, sp, #0
 8011642:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011644:	2300      	movs	r3, #0
 8011646:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011648:	f7fe ffb2 	bl	80105b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801164c:	4b5c      	ldr	r3, [pc, #368]	@ (80117c0 <pvPortMalloc+0x184>)
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	2b00      	cmp	r3, #0
 8011652:	d101      	bne.n	8011658 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011654:	f000 f924 	bl	80118a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011658:	4b5a      	ldr	r3, [pc, #360]	@ (80117c4 <pvPortMalloc+0x188>)
 801165a:	681a      	ldr	r2, [r3, #0]
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	4013      	ands	r3, r2
 8011660:	2b00      	cmp	r3, #0
 8011662:	f040 8095 	bne.w	8011790 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	2b00      	cmp	r3, #0
 801166a:	d01e      	beq.n	80116aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801166c:	2208      	movs	r2, #8
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	4413      	add	r3, r2
 8011672:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	f003 0307 	and.w	r3, r3, #7
 801167a:	2b00      	cmp	r3, #0
 801167c:	d015      	beq.n	80116aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	f023 0307 	bic.w	r3, r3, #7
 8011684:	3308      	adds	r3, #8
 8011686:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	f003 0307 	and.w	r3, r3, #7
 801168e:	2b00      	cmp	r3, #0
 8011690:	d00b      	beq.n	80116aa <pvPortMalloc+0x6e>
	__asm volatile
 8011692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011696:	f383 8811 	msr	BASEPRI, r3
 801169a:	f3bf 8f6f 	isb	sy
 801169e:	f3bf 8f4f 	dsb	sy
 80116a2:	617b      	str	r3, [r7, #20]
}
 80116a4:	bf00      	nop
 80116a6:	bf00      	nop
 80116a8:	e7fd      	b.n	80116a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d06f      	beq.n	8011790 <pvPortMalloc+0x154>
 80116b0:	4b45      	ldr	r3, [pc, #276]	@ (80117c8 <pvPortMalloc+0x18c>)
 80116b2:	681b      	ldr	r3, [r3, #0]
 80116b4:	687a      	ldr	r2, [r7, #4]
 80116b6:	429a      	cmp	r2, r3
 80116b8:	d86a      	bhi.n	8011790 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80116ba:	4b44      	ldr	r3, [pc, #272]	@ (80117cc <pvPortMalloc+0x190>)
 80116bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80116be:	4b43      	ldr	r3, [pc, #268]	@ (80117cc <pvPortMalloc+0x190>)
 80116c0:	681b      	ldr	r3, [r3, #0]
 80116c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80116c4:	e004      	b.n	80116d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80116c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80116ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80116d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116d2:	685b      	ldr	r3, [r3, #4]
 80116d4:	687a      	ldr	r2, [r7, #4]
 80116d6:	429a      	cmp	r2, r3
 80116d8:	d903      	bls.n	80116e2 <pvPortMalloc+0xa6>
 80116da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d1f1      	bne.n	80116c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80116e2:	4b37      	ldr	r3, [pc, #220]	@ (80117c0 <pvPortMalloc+0x184>)
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80116e8:	429a      	cmp	r2, r3
 80116ea:	d051      	beq.n	8011790 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80116ec:	6a3b      	ldr	r3, [r7, #32]
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	2208      	movs	r2, #8
 80116f2:	4413      	add	r3, r2
 80116f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80116f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116f8:	681a      	ldr	r2, [r3, #0]
 80116fa:	6a3b      	ldr	r3, [r7, #32]
 80116fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80116fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011700:	685a      	ldr	r2, [r3, #4]
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	1ad2      	subs	r2, r2, r3
 8011706:	2308      	movs	r3, #8
 8011708:	005b      	lsls	r3, r3, #1
 801170a:	429a      	cmp	r2, r3
 801170c:	d920      	bls.n	8011750 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801170e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	4413      	add	r3, r2
 8011714:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011716:	69bb      	ldr	r3, [r7, #24]
 8011718:	f003 0307 	and.w	r3, r3, #7
 801171c:	2b00      	cmp	r3, #0
 801171e:	d00b      	beq.n	8011738 <pvPortMalloc+0xfc>
	__asm volatile
 8011720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011724:	f383 8811 	msr	BASEPRI, r3
 8011728:	f3bf 8f6f 	isb	sy
 801172c:	f3bf 8f4f 	dsb	sy
 8011730:	613b      	str	r3, [r7, #16]
}
 8011732:	bf00      	nop
 8011734:	bf00      	nop
 8011736:	e7fd      	b.n	8011734 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801173a:	685a      	ldr	r2, [r3, #4]
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	1ad2      	subs	r2, r2, r3
 8011740:	69bb      	ldr	r3, [r7, #24]
 8011742:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011746:	687a      	ldr	r2, [r7, #4]
 8011748:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801174a:	69b8      	ldr	r0, [r7, #24]
 801174c:	f000 f90a 	bl	8011964 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011750:	4b1d      	ldr	r3, [pc, #116]	@ (80117c8 <pvPortMalloc+0x18c>)
 8011752:	681a      	ldr	r2, [r3, #0]
 8011754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011756:	685b      	ldr	r3, [r3, #4]
 8011758:	1ad3      	subs	r3, r2, r3
 801175a:	4a1b      	ldr	r2, [pc, #108]	@ (80117c8 <pvPortMalloc+0x18c>)
 801175c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801175e:	4b1a      	ldr	r3, [pc, #104]	@ (80117c8 <pvPortMalloc+0x18c>)
 8011760:	681a      	ldr	r2, [r3, #0]
 8011762:	4b1b      	ldr	r3, [pc, #108]	@ (80117d0 <pvPortMalloc+0x194>)
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	429a      	cmp	r2, r3
 8011768:	d203      	bcs.n	8011772 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801176a:	4b17      	ldr	r3, [pc, #92]	@ (80117c8 <pvPortMalloc+0x18c>)
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	4a18      	ldr	r2, [pc, #96]	@ (80117d0 <pvPortMalloc+0x194>)
 8011770:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011774:	685a      	ldr	r2, [r3, #4]
 8011776:	4b13      	ldr	r3, [pc, #76]	@ (80117c4 <pvPortMalloc+0x188>)
 8011778:	681b      	ldr	r3, [r3, #0]
 801177a:	431a      	orrs	r2, r3
 801177c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801177e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011782:	2200      	movs	r2, #0
 8011784:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011786:	4b13      	ldr	r3, [pc, #76]	@ (80117d4 <pvPortMalloc+0x198>)
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	3301      	adds	r3, #1
 801178c:	4a11      	ldr	r2, [pc, #68]	@ (80117d4 <pvPortMalloc+0x198>)
 801178e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011790:	f7fe ff1c 	bl	80105cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011794:	69fb      	ldr	r3, [r7, #28]
 8011796:	f003 0307 	and.w	r3, r3, #7
 801179a:	2b00      	cmp	r3, #0
 801179c:	d00b      	beq.n	80117b6 <pvPortMalloc+0x17a>
	__asm volatile
 801179e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117a2:	f383 8811 	msr	BASEPRI, r3
 80117a6:	f3bf 8f6f 	isb	sy
 80117aa:	f3bf 8f4f 	dsb	sy
 80117ae:	60fb      	str	r3, [r7, #12]
}
 80117b0:	bf00      	nop
 80117b2:	bf00      	nop
 80117b4:	e7fd      	b.n	80117b2 <pvPortMalloc+0x176>
	return pvReturn;
 80117b6:	69fb      	ldr	r3, [r7, #28]
}
 80117b8:	4618      	mov	r0, r3
 80117ba:	3728      	adds	r7, #40	@ 0x28
 80117bc:	46bd      	mov	sp, r7
 80117be:	bd80      	pop	{r7, pc}
 80117c0:	20004650 	.word	0x20004650
 80117c4:	20004664 	.word	0x20004664
 80117c8:	20004654 	.word	0x20004654
 80117cc:	20004648 	.word	0x20004648
 80117d0:	20004658 	.word	0x20004658
 80117d4:	2000465c 	.word	0x2000465c

080117d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80117d8:	b580      	push	{r7, lr}
 80117da:	b086      	sub	sp, #24
 80117dc:	af00      	add	r7, sp, #0
 80117de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d04f      	beq.n	801188a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80117ea:	2308      	movs	r3, #8
 80117ec:	425b      	negs	r3, r3
 80117ee:	697a      	ldr	r2, [r7, #20]
 80117f0:	4413      	add	r3, r2
 80117f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80117f4:	697b      	ldr	r3, [r7, #20]
 80117f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80117f8:	693b      	ldr	r3, [r7, #16]
 80117fa:	685a      	ldr	r2, [r3, #4]
 80117fc:	4b25      	ldr	r3, [pc, #148]	@ (8011894 <vPortFree+0xbc>)
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	4013      	ands	r3, r2
 8011802:	2b00      	cmp	r3, #0
 8011804:	d10b      	bne.n	801181e <vPortFree+0x46>
	__asm volatile
 8011806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801180a:	f383 8811 	msr	BASEPRI, r3
 801180e:	f3bf 8f6f 	isb	sy
 8011812:	f3bf 8f4f 	dsb	sy
 8011816:	60fb      	str	r3, [r7, #12]
}
 8011818:	bf00      	nop
 801181a:	bf00      	nop
 801181c:	e7fd      	b.n	801181a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801181e:	693b      	ldr	r3, [r7, #16]
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	2b00      	cmp	r3, #0
 8011824:	d00b      	beq.n	801183e <vPortFree+0x66>
	__asm volatile
 8011826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801182a:	f383 8811 	msr	BASEPRI, r3
 801182e:	f3bf 8f6f 	isb	sy
 8011832:	f3bf 8f4f 	dsb	sy
 8011836:	60bb      	str	r3, [r7, #8]
}
 8011838:	bf00      	nop
 801183a:	bf00      	nop
 801183c:	e7fd      	b.n	801183a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801183e:	693b      	ldr	r3, [r7, #16]
 8011840:	685a      	ldr	r2, [r3, #4]
 8011842:	4b14      	ldr	r3, [pc, #80]	@ (8011894 <vPortFree+0xbc>)
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	4013      	ands	r3, r2
 8011848:	2b00      	cmp	r3, #0
 801184a:	d01e      	beq.n	801188a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801184c:	693b      	ldr	r3, [r7, #16]
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	2b00      	cmp	r3, #0
 8011852:	d11a      	bne.n	801188a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011854:	693b      	ldr	r3, [r7, #16]
 8011856:	685a      	ldr	r2, [r3, #4]
 8011858:	4b0e      	ldr	r3, [pc, #56]	@ (8011894 <vPortFree+0xbc>)
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	43db      	mvns	r3, r3
 801185e:	401a      	ands	r2, r3
 8011860:	693b      	ldr	r3, [r7, #16]
 8011862:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011864:	f7fe fea4 	bl	80105b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011868:	693b      	ldr	r3, [r7, #16]
 801186a:	685a      	ldr	r2, [r3, #4]
 801186c:	4b0a      	ldr	r3, [pc, #40]	@ (8011898 <vPortFree+0xc0>)
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	4413      	add	r3, r2
 8011872:	4a09      	ldr	r2, [pc, #36]	@ (8011898 <vPortFree+0xc0>)
 8011874:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011876:	6938      	ldr	r0, [r7, #16]
 8011878:	f000 f874 	bl	8011964 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801187c:	4b07      	ldr	r3, [pc, #28]	@ (801189c <vPortFree+0xc4>)
 801187e:	681b      	ldr	r3, [r3, #0]
 8011880:	3301      	adds	r3, #1
 8011882:	4a06      	ldr	r2, [pc, #24]	@ (801189c <vPortFree+0xc4>)
 8011884:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011886:	f7fe fea1 	bl	80105cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801188a:	bf00      	nop
 801188c:	3718      	adds	r7, #24
 801188e:	46bd      	mov	sp, r7
 8011890:	bd80      	pop	{r7, pc}
 8011892:	bf00      	nop
 8011894:	20004664 	.word	0x20004664
 8011898:	20004654 	.word	0x20004654
 801189c:	20004660 	.word	0x20004660

080118a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80118a0:	b480      	push	{r7}
 80118a2:	b085      	sub	sp, #20
 80118a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80118a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80118aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80118ac:	4b27      	ldr	r3, [pc, #156]	@ (801194c <prvHeapInit+0xac>)
 80118ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	f003 0307 	and.w	r3, r3, #7
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d00c      	beq.n	80118d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	3307      	adds	r3, #7
 80118be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	f023 0307 	bic.w	r3, r3, #7
 80118c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80118c8:	68ba      	ldr	r2, [r7, #8]
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	1ad3      	subs	r3, r2, r3
 80118ce:	4a1f      	ldr	r2, [pc, #124]	@ (801194c <prvHeapInit+0xac>)
 80118d0:	4413      	add	r3, r2
 80118d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80118d8:	4a1d      	ldr	r2, [pc, #116]	@ (8011950 <prvHeapInit+0xb0>)
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80118de:	4b1c      	ldr	r3, [pc, #112]	@ (8011950 <prvHeapInit+0xb0>)
 80118e0:	2200      	movs	r2, #0
 80118e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	68ba      	ldr	r2, [r7, #8]
 80118e8:	4413      	add	r3, r2
 80118ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80118ec:	2208      	movs	r2, #8
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	1a9b      	subs	r3, r3, r2
 80118f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80118f4:	68fb      	ldr	r3, [r7, #12]
 80118f6:	f023 0307 	bic.w	r3, r3, #7
 80118fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80118fc:	68fb      	ldr	r3, [r7, #12]
 80118fe:	4a15      	ldr	r2, [pc, #84]	@ (8011954 <prvHeapInit+0xb4>)
 8011900:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011902:	4b14      	ldr	r3, [pc, #80]	@ (8011954 <prvHeapInit+0xb4>)
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	2200      	movs	r2, #0
 8011908:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801190a:	4b12      	ldr	r3, [pc, #72]	@ (8011954 <prvHeapInit+0xb4>)
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	2200      	movs	r2, #0
 8011910:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011916:	683b      	ldr	r3, [r7, #0]
 8011918:	68fa      	ldr	r2, [r7, #12]
 801191a:	1ad2      	subs	r2, r2, r3
 801191c:	683b      	ldr	r3, [r7, #0]
 801191e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011920:	4b0c      	ldr	r3, [pc, #48]	@ (8011954 <prvHeapInit+0xb4>)
 8011922:	681a      	ldr	r2, [r3, #0]
 8011924:	683b      	ldr	r3, [r7, #0]
 8011926:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011928:	683b      	ldr	r3, [r7, #0]
 801192a:	685b      	ldr	r3, [r3, #4]
 801192c:	4a0a      	ldr	r2, [pc, #40]	@ (8011958 <prvHeapInit+0xb8>)
 801192e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011930:	683b      	ldr	r3, [r7, #0]
 8011932:	685b      	ldr	r3, [r3, #4]
 8011934:	4a09      	ldr	r2, [pc, #36]	@ (801195c <prvHeapInit+0xbc>)
 8011936:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011938:	4b09      	ldr	r3, [pc, #36]	@ (8011960 <prvHeapInit+0xc0>)
 801193a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801193e:	601a      	str	r2, [r3, #0]
}
 8011940:	bf00      	nop
 8011942:	3714      	adds	r7, #20
 8011944:	46bd      	mov	sp, r7
 8011946:	f85d 7b04 	ldr.w	r7, [sp], #4
 801194a:	4770      	bx	lr
 801194c:	20000a48 	.word	0x20000a48
 8011950:	20004648 	.word	0x20004648
 8011954:	20004650 	.word	0x20004650
 8011958:	20004658 	.word	0x20004658
 801195c:	20004654 	.word	0x20004654
 8011960:	20004664 	.word	0x20004664

08011964 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011964:	b480      	push	{r7}
 8011966:	b085      	sub	sp, #20
 8011968:	af00      	add	r7, sp, #0
 801196a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801196c:	4b28      	ldr	r3, [pc, #160]	@ (8011a10 <prvInsertBlockIntoFreeList+0xac>)
 801196e:	60fb      	str	r3, [r7, #12]
 8011970:	e002      	b.n	8011978 <prvInsertBlockIntoFreeList+0x14>
 8011972:	68fb      	ldr	r3, [r7, #12]
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	60fb      	str	r3, [r7, #12]
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	687a      	ldr	r2, [r7, #4]
 801197e:	429a      	cmp	r2, r3
 8011980:	d8f7      	bhi.n	8011972 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011986:	68fb      	ldr	r3, [r7, #12]
 8011988:	685b      	ldr	r3, [r3, #4]
 801198a:	68ba      	ldr	r2, [r7, #8]
 801198c:	4413      	add	r3, r2
 801198e:	687a      	ldr	r2, [r7, #4]
 8011990:	429a      	cmp	r2, r3
 8011992:	d108      	bne.n	80119a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	685a      	ldr	r2, [r3, #4]
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	685b      	ldr	r3, [r3, #4]
 801199c:	441a      	add	r2, r3
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	685b      	ldr	r3, [r3, #4]
 80119ae:	68ba      	ldr	r2, [r7, #8]
 80119b0:	441a      	add	r2, r3
 80119b2:	68fb      	ldr	r3, [r7, #12]
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	429a      	cmp	r2, r3
 80119b8:	d118      	bne.n	80119ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	681a      	ldr	r2, [r3, #0]
 80119be:	4b15      	ldr	r3, [pc, #84]	@ (8011a14 <prvInsertBlockIntoFreeList+0xb0>)
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	429a      	cmp	r2, r3
 80119c4:	d00d      	beq.n	80119e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	685a      	ldr	r2, [r3, #4]
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	685b      	ldr	r3, [r3, #4]
 80119d0:	441a      	add	r2, r3
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	681a      	ldr	r2, [r3, #0]
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	601a      	str	r2, [r3, #0]
 80119e0:	e008      	b.n	80119f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80119e2:	4b0c      	ldr	r3, [pc, #48]	@ (8011a14 <prvInsertBlockIntoFreeList+0xb0>)
 80119e4:	681a      	ldr	r2, [r3, #0]
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	601a      	str	r2, [r3, #0]
 80119ea:	e003      	b.n	80119f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80119ec:	68fb      	ldr	r3, [r7, #12]
 80119ee:	681a      	ldr	r2, [r3, #0]
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80119f4:	68fa      	ldr	r2, [r7, #12]
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	429a      	cmp	r2, r3
 80119fa:	d002      	beq.n	8011a02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	687a      	ldr	r2, [r7, #4]
 8011a00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011a02:	bf00      	nop
 8011a04:	3714      	adds	r7, #20
 8011a06:	46bd      	mov	sp, r7
 8011a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a0c:	4770      	bx	lr
 8011a0e:	bf00      	nop
 8011a10:	20004648 	.word	0x20004648
 8011a14:	20004650 	.word	0x20004650

08011a18 <srand>:
 8011a18:	b538      	push	{r3, r4, r5, lr}
 8011a1a:	4b10      	ldr	r3, [pc, #64]	@ (8011a5c <srand+0x44>)
 8011a1c:	681d      	ldr	r5, [r3, #0]
 8011a1e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8011a20:	4604      	mov	r4, r0
 8011a22:	b9b3      	cbnz	r3, 8011a52 <srand+0x3a>
 8011a24:	2018      	movs	r0, #24
 8011a26:	f000 fa7d 	bl	8011f24 <malloc>
 8011a2a:	4602      	mov	r2, r0
 8011a2c:	6328      	str	r0, [r5, #48]	@ 0x30
 8011a2e:	b920      	cbnz	r0, 8011a3a <srand+0x22>
 8011a30:	4b0b      	ldr	r3, [pc, #44]	@ (8011a60 <srand+0x48>)
 8011a32:	480c      	ldr	r0, [pc, #48]	@ (8011a64 <srand+0x4c>)
 8011a34:	2146      	movs	r1, #70	@ 0x46
 8011a36:	f000 fa0d 	bl	8011e54 <__assert_func>
 8011a3a:	490b      	ldr	r1, [pc, #44]	@ (8011a68 <srand+0x50>)
 8011a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8011a6c <srand+0x54>)
 8011a3e:	e9c0 1300 	strd	r1, r3, [r0]
 8011a42:	4b0b      	ldr	r3, [pc, #44]	@ (8011a70 <srand+0x58>)
 8011a44:	6083      	str	r3, [r0, #8]
 8011a46:	230b      	movs	r3, #11
 8011a48:	8183      	strh	r3, [r0, #12]
 8011a4a:	2100      	movs	r1, #0
 8011a4c:	2001      	movs	r0, #1
 8011a4e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8011a52:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8011a54:	2200      	movs	r2, #0
 8011a56:	611c      	str	r4, [r3, #16]
 8011a58:	615a      	str	r2, [r3, #20]
 8011a5a:	bd38      	pop	{r3, r4, r5, pc}
 8011a5c:	20000064 	.word	0x20000064
 8011a60:	08013ab4 	.word	0x08013ab4
 8011a64:	08013acb 	.word	0x08013acb
 8011a68:	abcd330e 	.word	0xabcd330e
 8011a6c:	e66d1234 	.word	0xe66d1234
 8011a70:	0005deec 	.word	0x0005deec

08011a74 <rand>:
 8011a74:	4b16      	ldr	r3, [pc, #88]	@ (8011ad0 <rand+0x5c>)
 8011a76:	b510      	push	{r4, lr}
 8011a78:	681c      	ldr	r4, [r3, #0]
 8011a7a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8011a7c:	b9b3      	cbnz	r3, 8011aac <rand+0x38>
 8011a7e:	2018      	movs	r0, #24
 8011a80:	f000 fa50 	bl	8011f24 <malloc>
 8011a84:	4602      	mov	r2, r0
 8011a86:	6320      	str	r0, [r4, #48]	@ 0x30
 8011a88:	b920      	cbnz	r0, 8011a94 <rand+0x20>
 8011a8a:	4b12      	ldr	r3, [pc, #72]	@ (8011ad4 <rand+0x60>)
 8011a8c:	4812      	ldr	r0, [pc, #72]	@ (8011ad8 <rand+0x64>)
 8011a8e:	2152      	movs	r1, #82	@ 0x52
 8011a90:	f000 f9e0 	bl	8011e54 <__assert_func>
 8011a94:	4911      	ldr	r1, [pc, #68]	@ (8011adc <rand+0x68>)
 8011a96:	4b12      	ldr	r3, [pc, #72]	@ (8011ae0 <rand+0x6c>)
 8011a98:	e9c0 1300 	strd	r1, r3, [r0]
 8011a9c:	4b11      	ldr	r3, [pc, #68]	@ (8011ae4 <rand+0x70>)
 8011a9e:	6083      	str	r3, [r0, #8]
 8011aa0:	230b      	movs	r3, #11
 8011aa2:	8183      	strh	r3, [r0, #12]
 8011aa4:	2100      	movs	r1, #0
 8011aa6:	2001      	movs	r0, #1
 8011aa8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8011aac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011aae:	480e      	ldr	r0, [pc, #56]	@ (8011ae8 <rand+0x74>)
 8011ab0:	690b      	ldr	r3, [r1, #16]
 8011ab2:	694c      	ldr	r4, [r1, #20]
 8011ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8011aec <rand+0x78>)
 8011ab6:	4358      	muls	r0, r3
 8011ab8:	fb02 0004 	mla	r0, r2, r4, r0
 8011abc:	fba3 3202 	umull	r3, r2, r3, r2
 8011ac0:	3301      	adds	r3, #1
 8011ac2:	eb40 0002 	adc.w	r0, r0, r2
 8011ac6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8011aca:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8011ace:	bd10      	pop	{r4, pc}
 8011ad0:	20000064 	.word	0x20000064
 8011ad4:	08013ab4 	.word	0x08013ab4
 8011ad8:	08013acb 	.word	0x08013acb
 8011adc:	abcd330e 	.word	0xabcd330e
 8011ae0:	e66d1234 	.word	0xe66d1234
 8011ae4:	0005deec 	.word	0x0005deec
 8011ae8:	5851f42d 	.word	0x5851f42d
 8011aec:	4c957f2d 	.word	0x4c957f2d

08011af0 <std>:
 8011af0:	2300      	movs	r3, #0
 8011af2:	b510      	push	{r4, lr}
 8011af4:	4604      	mov	r4, r0
 8011af6:	e9c0 3300 	strd	r3, r3, [r0]
 8011afa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011afe:	6083      	str	r3, [r0, #8]
 8011b00:	8181      	strh	r1, [r0, #12]
 8011b02:	6643      	str	r3, [r0, #100]	@ 0x64
 8011b04:	81c2      	strh	r2, [r0, #14]
 8011b06:	6183      	str	r3, [r0, #24]
 8011b08:	4619      	mov	r1, r3
 8011b0a:	2208      	movs	r2, #8
 8011b0c:	305c      	adds	r0, #92	@ 0x5c
 8011b0e:	f000 f916 	bl	8011d3e <memset>
 8011b12:	4b0d      	ldr	r3, [pc, #52]	@ (8011b48 <std+0x58>)
 8011b14:	6263      	str	r3, [r4, #36]	@ 0x24
 8011b16:	4b0d      	ldr	r3, [pc, #52]	@ (8011b4c <std+0x5c>)
 8011b18:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8011b50 <std+0x60>)
 8011b1c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8011b54 <std+0x64>)
 8011b20:	6323      	str	r3, [r4, #48]	@ 0x30
 8011b22:	4b0d      	ldr	r3, [pc, #52]	@ (8011b58 <std+0x68>)
 8011b24:	6224      	str	r4, [r4, #32]
 8011b26:	429c      	cmp	r4, r3
 8011b28:	d006      	beq.n	8011b38 <std+0x48>
 8011b2a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011b2e:	4294      	cmp	r4, r2
 8011b30:	d002      	beq.n	8011b38 <std+0x48>
 8011b32:	33d0      	adds	r3, #208	@ 0xd0
 8011b34:	429c      	cmp	r4, r3
 8011b36:	d105      	bne.n	8011b44 <std+0x54>
 8011b38:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011b40:	f000 b976 	b.w	8011e30 <__retarget_lock_init_recursive>
 8011b44:	bd10      	pop	{r4, pc}
 8011b46:	bf00      	nop
 8011b48:	08011cb9 	.word	0x08011cb9
 8011b4c:	08011cdb 	.word	0x08011cdb
 8011b50:	08011d13 	.word	0x08011d13
 8011b54:	08011d37 	.word	0x08011d37
 8011b58:	20004668 	.word	0x20004668

08011b5c <stdio_exit_handler>:
 8011b5c:	4a02      	ldr	r2, [pc, #8]	@ (8011b68 <stdio_exit_handler+0xc>)
 8011b5e:	4903      	ldr	r1, [pc, #12]	@ (8011b6c <stdio_exit_handler+0x10>)
 8011b60:	4803      	ldr	r0, [pc, #12]	@ (8011b70 <stdio_exit_handler+0x14>)
 8011b62:	f000 b869 	b.w	8011c38 <_fwalk_sglue>
 8011b66:	bf00      	nop
 8011b68:	20000058 	.word	0x20000058
 8011b6c:	08012761 	.word	0x08012761
 8011b70:	20000068 	.word	0x20000068

08011b74 <cleanup_stdio>:
 8011b74:	6841      	ldr	r1, [r0, #4]
 8011b76:	4b0c      	ldr	r3, [pc, #48]	@ (8011ba8 <cleanup_stdio+0x34>)
 8011b78:	4299      	cmp	r1, r3
 8011b7a:	b510      	push	{r4, lr}
 8011b7c:	4604      	mov	r4, r0
 8011b7e:	d001      	beq.n	8011b84 <cleanup_stdio+0x10>
 8011b80:	f000 fdee 	bl	8012760 <_fflush_r>
 8011b84:	68a1      	ldr	r1, [r4, #8]
 8011b86:	4b09      	ldr	r3, [pc, #36]	@ (8011bac <cleanup_stdio+0x38>)
 8011b88:	4299      	cmp	r1, r3
 8011b8a:	d002      	beq.n	8011b92 <cleanup_stdio+0x1e>
 8011b8c:	4620      	mov	r0, r4
 8011b8e:	f000 fde7 	bl	8012760 <_fflush_r>
 8011b92:	68e1      	ldr	r1, [r4, #12]
 8011b94:	4b06      	ldr	r3, [pc, #24]	@ (8011bb0 <cleanup_stdio+0x3c>)
 8011b96:	4299      	cmp	r1, r3
 8011b98:	d004      	beq.n	8011ba4 <cleanup_stdio+0x30>
 8011b9a:	4620      	mov	r0, r4
 8011b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011ba0:	f000 bdde 	b.w	8012760 <_fflush_r>
 8011ba4:	bd10      	pop	{r4, pc}
 8011ba6:	bf00      	nop
 8011ba8:	20004668 	.word	0x20004668
 8011bac:	200046d0 	.word	0x200046d0
 8011bb0:	20004738 	.word	0x20004738

08011bb4 <global_stdio_init.part.0>:
 8011bb4:	b510      	push	{r4, lr}
 8011bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8011be4 <global_stdio_init.part.0+0x30>)
 8011bb8:	4c0b      	ldr	r4, [pc, #44]	@ (8011be8 <global_stdio_init.part.0+0x34>)
 8011bba:	4a0c      	ldr	r2, [pc, #48]	@ (8011bec <global_stdio_init.part.0+0x38>)
 8011bbc:	601a      	str	r2, [r3, #0]
 8011bbe:	4620      	mov	r0, r4
 8011bc0:	2200      	movs	r2, #0
 8011bc2:	2104      	movs	r1, #4
 8011bc4:	f7ff ff94 	bl	8011af0 <std>
 8011bc8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011bcc:	2201      	movs	r2, #1
 8011bce:	2109      	movs	r1, #9
 8011bd0:	f7ff ff8e 	bl	8011af0 <std>
 8011bd4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011bd8:	2202      	movs	r2, #2
 8011bda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011bde:	2112      	movs	r1, #18
 8011be0:	f7ff bf86 	b.w	8011af0 <std>
 8011be4:	200047a0 	.word	0x200047a0
 8011be8:	20004668 	.word	0x20004668
 8011bec:	08011b5d 	.word	0x08011b5d

08011bf0 <__sfp_lock_acquire>:
 8011bf0:	4801      	ldr	r0, [pc, #4]	@ (8011bf8 <__sfp_lock_acquire+0x8>)
 8011bf2:	f000 b91e 	b.w	8011e32 <__retarget_lock_acquire_recursive>
 8011bf6:	bf00      	nop
 8011bf8:	200047a9 	.word	0x200047a9

08011bfc <__sfp_lock_release>:
 8011bfc:	4801      	ldr	r0, [pc, #4]	@ (8011c04 <__sfp_lock_release+0x8>)
 8011bfe:	f000 b919 	b.w	8011e34 <__retarget_lock_release_recursive>
 8011c02:	bf00      	nop
 8011c04:	200047a9 	.word	0x200047a9

08011c08 <__sinit>:
 8011c08:	b510      	push	{r4, lr}
 8011c0a:	4604      	mov	r4, r0
 8011c0c:	f7ff fff0 	bl	8011bf0 <__sfp_lock_acquire>
 8011c10:	6a23      	ldr	r3, [r4, #32]
 8011c12:	b11b      	cbz	r3, 8011c1c <__sinit+0x14>
 8011c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c18:	f7ff bff0 	b.w	8011bfc <__sfp_lock_release>
 8011c1c:	4b04      	ldr	r3, [pc, #16]	@ (8011c30 <__sinit+0x28>)
 8011c1e:	6223      	str	r3, [r4, #32]
 8011c20:	4b04      	ldr	r3, [pc, #16]	@ (8011c34 <__sinit+0x2c>)
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	d1f5      	bne.n	8011c14 <__sinit+0xc>
 8011c28:	f7ff ffc4 	bl	8011bb4 <global_stdio_init.part.0>
 8011c2c:	e7f2      	b.n	8011c14 <__sinit+0xc>
 8011c2e:	bf00      	nop
 8011c30:	08011b75 	.word	0x08011b75
 8011c34:	200047a0 	.word	0x200047a0

08011c38 <_fwalk_sglue>:
 8011c38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c3c:	4607      	mov	r7, r0
 8011c3e:	4688      	mov	r8, r1
 8011c40:	4614      	mov	r4, r2
 8011c42:	2600      	movs	r6, #0
 8011c44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011c48:	f1b9 0901 	subs.w	r9, r9, #1
 8011c4c:	d505      	bpl.n	8011c5a <_fwalk_sglue+0x22>
 8011c4e:	6824      	ldr	r4, [r4, #0]
 8011c50:	2c00      	cmp	r4, #0
 8011c52:	d1f7      	bne.n	8011c44 <_fwalk_sglue+0xc>
 8011c54:	4630      	mov	r0, r6
 8011c56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011c5a:	89ab      	ldrh	r3, [r5, #12]
 8011c5c:	2b01      	cmp	r3, #1
 8011c5e:	d907      	bls.n	8011c70 <_fwalk_sglue+0x38>
 8011c60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011c64:	3301      	adds	r3, #1
 8011c66:	d003      	beq.n	8011c70 <_fwalk_sglue+0x38>
 8011c68:	4629      	mov	r1, r5
 8011c6a:	4638      	mov	r0, r7
 8011c6c:	47c0      	blx	r8
 8011c6e:	4306      	orrs	r6, r0
 8011c70:	3568      	adds	r5, #104	@ 0x68
 8011c72:	e7e9      	b.n	8011c48 <_fwalk_sglue+0x10>

08011c74 <siprintf>:
 8011c74:	b40e      	push	{r1, r2, r3}
 8011c76:	b510      	push	{r4, lr}
 8011c78:	b09d      	sub	sp, #116	@ 0x74
 8011c7a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011c7c:	9002      	str	r0, [sp, #8]
 8011c7e:	9006      	str	r0, [sp, #24]
 8011c80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011c84:	480a      	ldr	r0, [pc, #40]	@ (8011cb0 <siprintf+0x3c>)
 8011c86:	9107      	str	r1, [sp, #28]
 8011c88:	9104      	str	r1, [sp, #16]
 8011c8a:	490a      	ldr	r1, [pc, #40]	@ (8011cb4 <siprintf+0x40>)
 8011c8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c90:	9105      	str	r1, [sp, #20]
 8011c92:	2400      	movs	r4, #0
 8011c94:	a902      	add	r1, sp, #8
 8011c96:	6800      	ldr	r0, [r0, #0]
 8011c98:	9301      	str	r3, [sp, #4]
 8011c9a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011c9c:	f000 fa54 	bl	8012148 <_svfiprintf_r>
 8011ca0:	9b02      	ldr	r3, [sp, #8]
 8011ca2:	701c      	strb	r4, [r3, #0]
 8011ca4:	b01d      	add	sp, #116	@ 0x74
 8011ca6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011caa:	b003      	add	sp, #12
 8011cac:	4770      	bx	lr
 8011cae:	bf00      	nop
 8011cb0:	20000064 	.word	0x20000064
 8011cb4:	ffff0208 	.word	0xffff0208

08011cb8 <__sread>:
 8011cb8:	b510      	push	{r4, lr}
 8011cba:	460c      	mov	r4, r1
 8011cbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011cc0:	f000 f868 	bl	8011d94 <_read_r>
 8011cc4:	2800      	cmp	r0, #0
 8011cc6:	bfab      	itete	ge
 8011cc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011cca:	89a3      	ldrhlt	r3, [r4, #12]
 8011ccc:	181b      	addge	r3, r3, r0
 8011cce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011cd2:	bfac      	ite	ge
 8011cd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011cd6:	81a3      	strhlt	r3, [r4, #12]
 8011cd8:	bd10      	pop	{r4, pc}

08011cda <__swrite>:
 8011cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011cde:	461f      	mov	r7, r3
 8011ce0:	898b      	ldrh	r3, [r1, #12]
 8011ce2:	05db      	lsls	r3, r3, #23
 8011ce4:	4605      	mov	r5, r0
 8011ce6:	460c      	mov	r4, r1
 8011ce8:	4616      	mov	r6, r2
 8011cea:	d505      	bpl.n	8011cf8 <__swrite+0x1e>
 8011cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011cf0:	2302      	movs	r3, #2
 8011cf2:	2200      	movs	r2, #0
 8011cf4:	f000 f83c 	bl	8011d70 <_lseek_r>
 8011cf8:	89a3      	ldrh	r3, [r4, #12]
 8011cfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011cfe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011d02:	81a3      	strh	r3, [r4, #12]
 8011d04:	4632      	mov	r2, r6
 8011d06:	463b      	mov	r3, r7
 8011d08:	4628      	mov	r0, r5
 8011d0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d0e:	f000 b853 	b.w	8011db8 <_write_r>

08011d12 <__sseek>:
 8011d12:	b510      	push	{r4, lr}
 8011d14:	460c      	mov	r4, r1
 8011d16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d1a:	f000 f829 	bl	8011d70 <_lseek_r>
 8011d1e:	1c43      	adds	r3, r0, #1
 8011d20:	89a3      	ldrh	r3, [r4, #12]
 8011d22:	bf15      	itete	ne
 8011d24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011d26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011d2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011d2e:	81a3      	strheq	r3, [r4, #12]
 8011d30:	bf18      	it	ne
 8011d32:	81a3      	strhne	r3, [r4, #12]
 8011d34:	bd10      	pop	{r4, pc}

08011d36 <__sclose>:
 8011d36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d3a:	f000 b809 	b.w	8011d50 <_close_r>

08011d3e <memset>:
 8011d3e:	4402      	add	r2, r0
 8011d40:	4603      	mov	r3, r0
 8011d42:	4293      	cmp	r3, r2
 8011d44:	d100      	bne.n	8011d48 <memset+0xa>
 8011d46:	4770      	bx	lr
 8011d48:	f803 1b01 	strb.w	r1, [r3], #1
 8011d4c:	e7f9      	b.n	8011d42 <memset+0x4>
	...

08011d50 <_close_r>:
 8011d50:	b538      	push	{r3, r4, r5, lr}
 8011d52:	4d06      	ldr	r5, [pc, #24]	@ (8011d6c <_close_r+0x1c>)
 8011d54:	2300      	movs	r3, #0
 8011d56:	4604      	mov	r4, r0
 8011d58:	4608      	mov	r0, r1
 8011d5a:	602b      	str	r3, [r5, #0]
 8011d5c:	f7f1 ff38 	bl	8003bd0 <_close>
 8011d60:	1c43      	adds	r3, r0, #1
 8011d62:	d102      	bne.n	8011d6a <_close_r+0x1a>
 8011d64:	682b      	ldr	r3, [r5, #0]
 8011d66:	b103      	cbz	r3, 8011d6a <_close_r+0x1a>
 8011d68:	6023      	str	r3, [r4, #0]
 8011d6a:	bd38      	pop	{r3, r4, r5, pc}
 8011d6c:	200047a4 	.word	0x200047a4

08011d70 <_lseek_r>:
 8011d70:	b538      	push	{r3, r4, r5, lr}
 8011d72:	4d07      	ldr	r5, [pc, #28]	@ (8011d90 <_lseek_r+0x20>)
 8011d74:	4604      	mov	r4, r0
 8011d76:	4608      	mov	r0, r1
 8011d78:	4611      	mov	r1, r2
 8011d7a:	2200      	movs	r2, #0
 8011d7c:	602a      	str	r2, [r5, #0]
 8011d7e:	461a      	mov	r2, r3
 8011d80:	f7f1 ff4d 	bl	8003c1e <_lseek>
 8011d84:	1c43      	adds	r3, r0, #1
 8011d86:	d102      	bne.n	8011d8e <_lseek_r+0x1e>
 8011d88:	682b      	ldr	r3, [r5, #0]
 8011d8a:	b103      	cbz	r3, 8011d8e <_lseek_r+0x1e>
 8011d8c:	6023      	str	r3, [r4, #0]
 8011d8e:	bd38      	pop	{r3, r4, r5, pc}
 8011d90:	200047a4 	.word	0x200047a4

08011d94 <_read_r>:
 8011d94:	b538      	push	{r3, r4, r5, lr}
 8011d96:	4d07      	ldr	r5, [pc, #28]	@ (8011db4 <_read_r+0x20>)
 8011d98:	4604      	mov	r4, r0
 8011d9a:	4608      	mov	r0, r1
 8011d9c:	4611      	mov	r1, r2
 8011d9e:	2200      	movs	r2, #0
 8011da0:	602a      	str	r2, [r5, #0]
 8011da2:	461a      	mov	r2, r3
 8011da4:	f7f1 fedb 	bl	8003b5e <_read>
 8011da8:	1c43      	adds	r3, r0, #1
 8011daa:	d102      	bne.n	8011db2 <_read_r+0x1e>
 8011dac:	682b      	ldr	r3, [r5, #0]
 8011dae:	b103      	cbz	r3, 8011db2 <_read_r+0x1e>
 8011db0:	6023      	str	r3, [r4, #0]
 8011db2:	bd38      	pop	{r3, r4, r5, pc}
 8011db4:	200047a4 	.word	0x200047a4

08011db8 <_write_r>:
 8011db8:	b538      	push	{r3, r4, r5, lr}
 8011dba:	4d07      	ldr	r5, [pc, #28]	@ (8011dd8 <_write_r+0x20>)
 8011dbc:	4604      	mov	r4, r0
 8011dbe:	4608      	mov	r0, r1
 8011dc0:	4611      	mov	r1, r2
 8011dc2:	2200      	movs	r2, #0
 8011dc4:	602a      	str	r2, [r5, #0]
 8011dc6:	461a      	mov	r2, r3
 8011dc8:	f7f1 fee6 	bl	8003b98 <_write>
 8011dcc:	1c43      	adds	r3, r0, #1
 8011dce:	d102      	bne.n	8011dd6 <_write_r+0x1e>
 8011dd0:	682b      	ldr	r3, [r5, #0]
 8011dd2:	b103      	cbz	r3, 8011dd6 <_write_r+0x1e>
 8011dd4:	6023      	str	r3, [r4, #0]
 8011dd6:	bd38      	pop	{r3, r4, r5, pc}
 8011dd8:	200047a4 	.word	0x200047a4

08011ddc <__errno>:
 8011ddc:	4b01      	ldr	r3, [pc, #4]	@ (8011de4 <__errno+0x8>)
 8011dde:	6818      	ldr	r0, [r3, #0]
 8011de0:	4770      	bx	lr
 8011de2:	bf00      	nop
 8011de4:	20000064 	.word	0x20000064

08011de8 <__libc_init_array>:
 8011de8:	b570      	push	{r4, r5, r6, lr}
 8011dea:	4d0d      	ldr	r5, [pc, #52]	@ (8011e20 <__libc_init_array+0x38>)
 8011dec:	4c0d      	ldr	r4, [pc, #52]	@ (8011e24 <__libc_init_array+0x3c>)
 8011dee:	1b64      	subs	r4, r4, r5
 8011df0:	10a4      	asrs	r4, r4, #2
 8011df2:	2600      	movs	r6, #0
 8011df4:	42a6      	cmp	r6, r4
 8011df6:	d109      	bne.n	8011e0c <__libc_init_array+0x24>
 8011df8:	4d0b      	ldr	r5, [pc, #44]	@ (8011e28 <__libc_init_array+0x40>)
 8011dfa:	4c0c      	ldr	r4, [pc, #48]	@ (8011e2c <__libc_init_array+0x44>)
 8011dfc:	f000 ffee 	bl	8012ddc <_init>
 8011e00:	1b64      	subs	r4, r4, r5
 8011e02:	10a4      	asrs	r4, r4, #2
 8011e04:	2600      	movs	r6, #0
 8011e06:	42a6      	cmp	r6, r4
 8011e08:	d105      	bne.n	8011e16 <__libc_init_array+0x2e>
 8011e0a:	bd70      	pop	{r4, r5, r6, pc}
 8011e0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011e10:	4798      	blx	r3
 8011e12:	3601      	adds	r6, #1
 8011e14:	e7ee      	b.n	8011df4 <__libc_init_array+0xc>
 8011e16:	f855 3b04 	ldr.w	r3, [r5], #4
 8011e1a:	4798      	blx	r3
 8011e1c:	3601      	adds	r6, #1
 8011e1e:	e7f2      	b.n	8011e06 <__libc_init_array+0x1e>
 8011e20:	08013b9c 	.word	0x08013b9c
 8011e24:	08013b9c 	.word	0x08013b9c
 8011e28:	08013b9c 	.word	0x08013b9c
 8011e2c:	08013ba0 	.word	0x08013ba0

08011e30 <__retarget_lock_init_recursive>:
 8011e30:	4770      	bx	lr

08011e32 <__retarget_lock_acquire_recursive>:
 8011e32:	4770      	bx	lr

08011e34 <__retarget_lock_release_recursive>:
 8011e34:	4770      	bx	lr

08011e36 <memcpy>:
 8011e36:	440a      	add	r2, r1
 8011e38:	4291      	cmp	r1, r2
 8011e3a:	f100 33ff 	add.w	r3, r0, #4294967295
 8011e3e:	d100      	bne.n	8011e42 <memcpy+0xc>
 8011e40:	4770      	bx	lr
 8011e42:	b510      	push	{r4, lr}
 8011e44:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011e48:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011e4c:	4291      	cmp	r1, r2
 8011e4e:	d1f9      	bne.n	8011e44 <memcpy+0xe>
 8011e50:	bd10      	pop	{r4, pc}
	...

08011e54 <__assert_func>:
 8011e54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011e56:	4614      	mov	r4, r2
 8011e58:	461a      	mov	r2, r3
 8011e5a:	4b09      	ldr	r3, [pc, #36]	@ (8011e80 <__assert_func+0x2c>)
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	4605      	mov	r5, r0
 8011e60:	68d8      	ldr	r0, [r3, #12]
 8011e62:	b14c      	cbz	r4, 8011e78 <__assert_func+0x24>
 8011e64:	4b07      	ldr	r3, [pc, #28]	@ (8011e84 <__assert_func+0x30>)
 8011e66:	9100      	str	r1, [sp, #0]
 8011e68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011e6c:	4906      	ldr	r1, [pc, #24]	@ (8011e88 <__assert_func+0x34>)
 8011e6e:	462b      	mov	r3, r5
 8011e70:	f000 fc9e 	bl	80127b0 <fiprintf>
 8011e74:	f000 fcd8 	bl	8012828 <abort>
 8011e78:	4b04      	ldr	r3, [pc, #16]	@ (8011e8c <__assert_func+0x38>)
 8011e7a:	461c      	mov	r4, r3
 8011e7c:	e7f3      	b.n	8011e66 <__assert_func+0x12>
 8011e7e:	bf00      	nop
 8011e80:	20000064 	.word	0x20000064
 8011e84:	08013b23 	.word	0x08013b23
 8011e88:	08013b30 	.word	0x08013b30
 8011e8c:	08013b5e 	.word	0x08013b5e

08011e90 <_free_r>:
 8011e90:	b538      	push	{r3, r4, r5, lr}
 8011e92:	4605      	mov	r5, r0
 8011e94:	2900      	cmp	r1, #0
 8011e96:	d041      	beq.n	8011f1c <_free_r+0x8c>
 8011e98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011e9c:	1f0c      	subs	r4, r1, #4
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	bfb8      	it	lt
 8011ea2:	18e4      	addlt	r4, r4, r3
 8011ea4:	f000 f8e8 	bl	8012078 <__malloc_lock>
 8011ea8:	4a1d      	ldr	r2, [pc, #116]	@ (8011f20 <_free_r+0x90>)
 8011eaa:	6813      	ldr	r3, [r2, #0]
 8011eac:	b933      	cbnz	r3, 8011ebc <_free_r+0x2c>
 8011eae:	6063      	str	r3, [r4, #4]
 8011eb0:	6014      	str	r4, [r2, #0]
 8011eb2:	4628      	mov	r0, r5
 8011eb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011eb8:	f000 b8e4 	b.w	8012084 <__malloc_unlock>
 8011ebc:	42a3      	cmp	r3, r4
 8011ebe:	d908      	bls.n	8011ed2 <_free_r+0x42>
 8011ec0:	6820      	ldr	r0, [r4, #0]
 8011ec2:	1821      	adds	r1, r4, r0
 8011ec4:	428b      	cmp	r3, r1
 8011ec6:	bf01      	itttt	eq
 8011ec8:	6819      	ldreq	r1, [r3, #0]
 8011eca:	685b      	ldreq	r3, [r3, #4]
 8011ecc:	1809      	addeq	r1, r1, r0
 8011ece:	6021      	streq	r1, [r4, #0]
 8011ed0:	e7ed      	b.n	8011eae <_free_r+0x1e>
 8011ed2:	461a      	mov	r2, r3
 8011ed4:	685b      	ldr	r3, [r3, #4]
 8011ed6:	b10b      	cbz	r3, 8011edc <_free_r+0x4c>
 8011ed8:	42a3      	cmp	r3, r4
 8011eda:	d9fa      	bls.n	8011ed2 <_free_r+0x42>
 8011edc:	6811      	ldr	r1, [r2, #0]
 8011ede:	1850      	adds	r0, r2, r1
 8011ee0:	42a0      	cmp	r0, r4
 8011ee2:	d10b      	bne.n	8011efc <_free_r+0x6c>
 8011ee4:	6820      	ldr	r0, [r4, #0]
 8011ee6:	4401      	add	r1, r0
 8011ee8:	1850      	adds	r0, r2, r1
 8011eea:	4283      	cmp	r3, r0
 8011eec:	6011      	str	r1, [r2, #0]
 8011eee:	d1e0      	bne.n	8011eb2 <_free_r+0x22>
 8011ef0:	6818      	ldr	r0, [r3, #0]
 8011ef2:	685b      	ldr	r3, [r3, #4]
 8011ef4:	6053      	str	r3, [r2, #4]
 8011ef6:	4408      	add	r0, r1
 8011ef8:	6010      	str	r0, [r2, #0]
 8011efa:	e7da      	b.n	8011eb2 <_free_r+0x22>
 8011efc:	d902      	bls.n	8011f04 <_free_r+0x74>
 8011efe:	230c      	movs	r3, #12
 8011f00:	602b      	str	r3, [r5, #0]
 8011f02:	e7d6      	b.n	8011eb2 <_free_r+0x22>
 8011f04:	6820      	ldr	r0, [r4, #0]
 8011f06:	1821      	adds	r1, r4, r0
 8011f08:	428b      	cmp	r3, r1
 8011f0a:	bf04      	itt	eq
 8011f0c:	6819      	ldreq	r1, [r3, #0]
 8011f0e:	685b      	ldreq	r3, [r3, #4]
 8011f10:	6063      	str	r3, [r4, #4]
 8011f12:	bf04      	itt	eq
 8011f14:	1809      	addeq	r1, r1, r0
 8011f16:	6021      	streq	r1, [r4, #0]
 8011f18:	6054      	str	r4, [r2, #4]
 8011f1a:	e7ca      	b.n	8011eb2 <_free_r+0x22>
 8011f1c:	bd38      	pop	{r3, r4, r5, pc}
 8011f1e:	bf00      	nop
 8011f20:	200047b0 	.word	0x200047b0

08011f24 <malloc>:
 8011f24:	4b02      	ldr	r3, [pc, #8]	@ (8011f30 <malloc+0xc>)
 8011f26:	4601      	mov	r1, r0
 8011f28:	6818      	ldr	r0, [r3, #0]
 8011f2a:	f000 b825 	b.w	8011f78 <_malloc_r>
 8011f2e:	bf00      	nop
 8011f30:	20000064 	.word	0x20000064

08011f34 <sbrk_aligned>:
 8011f34:	b570      	push	{r4, r5, r6, lr}
 8011f36:	4e0f      	ldr	r6, [pc, #60]	@ (8011f74 <sbrk_aligned+0x40>)
 8011f38:	460c      	mov	r4, r1
 8011f3a:	6831      	ldr	r1, [r6, #0]
 8011f3c:	4605      	mov	r5, r0
 8011f3e:	b911      	cbnz	r1, 8011f46 <sbrk_aligned+0x12>
 8011f40:	f000 fc62 	bl	8012808 <_sbrk_r>
 8011f44:	6030      	str	r0, [r6, #0]
 8011f46:	4621      	mov	r1, r4
 8011f48:	4628      	mov	r0, r5
 8011f4a:	f000 fc5d 	bl	8012808 <_sbrk_r>
 8011f4e:	1c43      	adds	r3, r0, #1
 8011f50:	d103      	bne.n	8011f5a <sbrk_aligned+0x26>
 8011f52:	f04f 34ff 	mov.w	r4, #4294967295
 8011f56:	4620      	mov	r0, r4
 8011f58:	bd70      	pop	{r4, r5, r6, pc}
 8011f5a:	1cc4      	adds	r4, r0, #3
 8011f5c:	f024 0403 	bic.w	r4, r4, #3
 8011f60:	42a0      	cmp	r0, r4
 8011f62:	d0f8      	beq.n	8011f56 <sbrk_aligned+0x22>
 8011f64:	1a21      	subs	r1, r4, r0
 8011f66:	4628      	mov	r0, r5
 8011f68:	f000 fc4e 	bl	8012808 <_sbrk_r>
 8011f6c:	3001      	adds	r0, #1
 8011f6e:	d1f2      	bne.n	8011f56 <sbrk_aligned+0x22>
 8011f70:	e7ef      	b.n	8011f52 <sbrk_aligned+0x1e>
 8011f72:	bf00      	nop
 8011f74:	200047ac 	.word	0x200047ac

08011f78 <_malloc_r>:
 8011f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f7c:	1ccd      	adds	r5, r1, #3
 8011f7e:	f025 0503 	bic.w	r5, r5, #3
 8011f82:	3508      	adds	r5, #8
 8011f84:	2d0c      	cmp	r5, #12
 8011f86:	bf38      	it	cc
 8011f88:	250c      	movcc	r5, #12
 8011f8a:	2d00      	cmp	r5, #0
 8011f8c:	4606      	mov	r6, r0
 8011f8e:	db01      	blt.n	8011f94 <_malloc_r+0x1c>
 8011f90:	42a9      	cmp	r1, r5
 8011f92:	d904      	bls.n	8011f9e <_malloc_r+0x26>
 8011f94:	230c      	movs	r3, #12
 8011f96:	6033      	str	r3, [r6, #0]
 8011f98:	2000      	movs	r0, #0
 8011f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012074 <_malloc_r+0xfc>
 8011fa2:	f000 f869 	bl	8012078 <__malloc_lock>
 8011fa6:	f8d8 3000 	ldr.w	r3, [r8]
 8011faa:	461c      	mov	r4, r3
 8011fac:	bb44      	cbnz	r4, 8012000 <_malloc_r+0x88>
 8011fae:	4629      	mov	r1, r5
 8011fb0:	4630      	mov	r0, r6
 8011fb2:	f7ff ffbf 	bl	8011f34 <sbrk_aligned>
 8011fb6:	1c43      	adds	r3, r0, #1
 8011fb8:	4604      	mov	r4, r0
 8011fba:	d158      	bne.n	801206e <_malloc_r+0xf6>
 8011fbc:	f8d8 4000 	ldr.w	r4, [r8]
 8011fc0:	4627      	mov	r7, r4
 8011fc2:	2f00      	cmp	r7, #0
 8011fc4:	d143      	bne.n	801204e <_malloc_r+0xd6>
 8011fc6:	2c00      	cmp	r4, #0
 8011fc8:	d04b      	beq.n	8012062 <_malloc_r+0xea>
 8011fca:	6823      	ldr	r3, [r4, #0]
 8011fcc:	4639      	mov	r1, r7
 8011fce:	4630      	mov	r0, r6
 8011fd0:	eb04 0903 	add.w	r9, r4, r3
 8011fd4:	f000 fc18 	bl	8012808 <_sbrk_r>
 8011fd8:	4581      	cmp	r9, r0
 8011fda:	d142      	bne.n	8012062 <_malloc_r+0xea>
 8011fdc:	6821      	ldr	r1, [r4, #0]
 8011fde:	1a6d      	subs	r5, r5, r1
 8011fe0:	4629      	mov	r1, r5
 8011fe2:	4630      	mov	r0, r6
 8011fe4:	f7ff ffa6 	bl	8011f34 <sbrk_aligned>
 8011fe8:	3001      	adds	r0, #1
 8011fea:	d03a      	beq.n	8012062 <_malloc_r+0xea>
 8011fec:	6823      	ldr	r3, [r4, #0]
 8011fee:	442b      	add	r3, r5
 8011ff0:	6023      	str	r3, [r4, #0]
 8011ff2:	f8d8 3000 	ldr.w	r3, [r8]
 8011ff6:	685a      	ldr	r2, [r3, #4]
 8011ff8:	bb62      	cbnz	r2, 8012054 <_malloc_r+0xdc>
 8011ffa:	f8c8 7000 	str.w	r7, [r8]
 8011ffe:	e00f      	b.n	8012020 <_malloc_r+0xa8>
 8012000:	6822      	ldr	r2, [r4, #0]
 8012002:	1b52      	subs	r2, r2, r5
 8012004:	d420      	bmi.n	8012048 <_malloc_r+0xd0>
 8012006:	2a0b      	cmp	r2, #11
 8012008:	d917      	bls.n	801203a <_malloc_r+0xc2>
 801200a:	1961      	adds	r1, r4, r5
 801200c:	42a3      	cmp	r3, r4
 801200e:	6025      	str	r5, [r4, #0]
 8012010:	bf18      	it	ne
 8012012:	6059      	strne	r1, [r3, #4]
 8012014:	6863      	ldr	r3, [r4, #4]
 8012016:	bf08      	it	eq
 8012018:	f8c8 1000 	streq.w	r1, [r8]
 801201c:	5162      	str	r2, [r4, r5]
 801201e:	604b      	str	r3, [r1, #4]
 8012020:	4630      	mov	r0, r6
 8012022:	f000 f82f 	bl	8012084 <__malloc_unlock>
 8012026:	f104 000b 	add.w	r0, r4, #11
 801202a:	1d23      	adds	r3, r4, #4
 801202c:	f020 0007 	bic.w	r0, r0, #7
 8012030:	1ac2      	subs	r2, r0, r3
 8012032:	bf1c      	itt	ne
 8012034:	1a1b      	subne	r3, r3, r0
 8012036:	50a3      	strne	r3, [r4, r2]
 8012038:	e7af      	b.n	8011f9a <_malloc_r+0x22>
 801203a:	6862      	ldr	r2, [r4, #4]
 801203c:	42a3      	cmp	r3, r4
 801203e:	bf0c      	ite	eq
 8012040:	f8c8 2000 	streq.w	r2, [r8]
 8012044:	605a      	strne	r2, [r3, #4]
 8012046:	e7eb      	b.n	8012020 <_malloc_r+0xa8>
 8012048:	4623      	mov	r3, r4
 801204a:	6864      	ldr	r4, [r4, #4]
 801204c:	e7ae      	b.n	8011fac <_malloc_r+0x34>
 801204e:	463c      	mov	r4, r7
 8012050:	687f      	ldr	r7, [r7, #4]
 8012052:	e7b6      	b.n	8011fc2 <_malloc_r+0x4a>
 8012054:	461a      	mov	r2, r3
 8012056:	685b      	ldr	r3, [r3, #4]
 8012058:	42a3      	cmp	r3, r4
 801205a:	d1fb      	bne.n	8012054 <_malloc_r+0xdc>
 801205c:	2300      	movs	r3, #0
 801205e:	6053      	str	r3, [r2, #4]
 8012060:	e7de      	b.n	8012020 <_malloc_r+0xa8>
 8012062:	230c      	movs	r3, #12
 8012064:	6033      	str	r3, [r6, #0]
 8012066:	4630      	mov	r0, r6
 8012068:	f000 f80c 	bl	8012084 <__malloc_unlock>
 801206c:	e794      	b.n	8011f98 <_malloc_r+0x20>
 801206e:	6005      	str	r5, [r0, #0]
 8012070:	e7d6      	b.n	8012020 <_malloc_r+0xa8>
 8012072:	bf00      	nop
 8012074:	200047b0 	.word	0x200047b0

08012078 <__malloc_lock>:
 8012078:	4801      	ldr	r0, [pc, #4]	@ (8012080 <__malloc_lock+0x8>)
 801207a:	f7ff beda 	b.w	8011e32 <__retarget_lock_acquire_recursive>
 801207e:	bf00      	nop
 8012080:	200047a8 	.word	0x200047a8

08012084 <__malloc_unlock>:
 8012084:	4801      	ldr	r0, [pc, #4]	@ (801208c <__malloc_unlock+0x8>)
 8012086:	f7ff bed5 	b.w	8011e34 <__retarget_lock_release_recursive>
 801208a:	bf00      	nop
 801208c:	200047a8 	.word	0x200047a8

08012090 <__ssputs_r>:
 8012090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012094:	688e      	ldr	r6, [r1, #8]
 8012096:	461f      	mov	r7, r3
 8012098:	42be      	cmp	r6, r7
 801209a:	680b      	ldr	r3, [r1, #0]
 801209c:	4682      	mov	sl, r0
 801209e:	460c      	mov	r4, r1
 80120a0:	4690      	mov	r8, r2
 80120a2:	d82d      	bhi.n	8012100 <__ssputs_r+0x70>
 80120a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80120a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80120ac:	d026      	beq.n	80120fc <__ssputs_r+0x6c>
 80120ae:	6965      	ldr	r5, [r4, #20]
 80120b0:	6909      	ldr	r1, [r1, #16]
 80120b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80120b6:	eba3 0901 	sub.w	r9, r3, r1
 80120ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80120be:	1c7b      	adds	r3, r7, #1
 80120c0:	444b      	add	r3, r9
 80120c2:	106d      	asrs	r5, r5, #1
 80120c4:	429d      	cmp	r5, r3
 80120c6:	bf38      	it	cc
 80120c8:	461d      	movcc	r5, r3
 80120ca:	0553      	lsls	r3, r2, #21
 80120cc:	d527      	bpl.n	801211e <__ssputs_r+0x8e>
 80120ce:	4629      	mov	r1, r5
 80120d0:	f7ff ff52 	bl	8011f78 <_malloc_r>
 80120d4:	4606      	mov	r6, r0
 80120d6:	b360      	cbz	r0, 8012132 <__ssputs_r+0xa2>
 80120d8:	6921      	ldr	r1, [r4, #16]
 80120da:	464a      	mov	r2, r9
 80120dc:	f7ff feab 	bl	8011e36 <memcpy>
 80120e0:	89a3      	ldrh	r3, [r4, #12]
 80120e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80120e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80120ea:	81a3      	strh	r3, [r4, #12]
 80120ec:	6126      	str	r6, [r4, #16]
 80120ee:	6165      	str	r5, [r4, #20]
 80120f0:	444e      	add	r6, r9
 80120f2:	eba5 0509 	sub.w	r5, r5, r9
 80120f6:	6026      	str	r6, [r4, #0]
 80120f8:	60a5      	str	r5, [r4, #8]
 80120fa:	463e      	mov	r6, r7
 80120fc:	42be      	cmp	r6, r7
 80120fe:	d900      	bls.n	8012102 <__ssputs_r+0x72>
 8012100:	463e      	mov	r6, r7
 8012102:	6820      	ldr	r0, [r4, #0]
 8012104:	4632      	mov	r2, r6
 8012106:	4641      	mov	r1, r8
 8012108:	f000 fb64 	bl	80127d4 <memmove>
 801210c:	68a3      	ldr	r3, [r4, #8]
 801210e:	1b9b      	subs	r3, r3, r6
 8012110:	60a3      	str	r3, [r4, #8]
 8012112:	6823      	ldr	r3, [r4, #0]
 8012114:	4433      	add	r3, r6
 8012116:	6023      	str	r3, [r4, #0]
 8012118:	2000      	movs	r0, #0
 801211a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801211e:	462a      	mov	r2, r5
 8012120:	f000 fb89 	bl	8012836 <_realloc_r>
 8012124:	4606      	mov	r6, r0
 8012126:	2800      	cmp	r0, #0
 8012128:	d1e0      	bne.n	80120ec <__ssputs_r+0x5c>
 801212a:	6921      	ldr	r1, [r4, #16]
 801212c:	4650      	mov	r0, sl
 801212e:	f7ff feaf 	bl	8011e90 <_free_r>
 8012132:	230c      	movs	r3, #12
 8012134:	f8ca 3000 	str.w	r3, [sl]
 8012138:	89a3      	ldrh	r3, [r4, #12]
 801213a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801213e:	81a3      	strh	r3, [r4, #12]
 8012140:	f04f 30ff 	mov.w	r0, #4294967295
 8012144:	e7e9      	b.n	801211a <__ssputs_r+0x8a>
	...

08012148 <_svfiprintf_r>:
 8012148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801214c:	4698      	mov	r8, r3
 801214e:	898b      	ldrh	r3, [r1, #12]
 8012150:	061b      	lsls	r3, r3, #24
 8012152:	b09d      	sub	sp, #116	@ 0x74
 8012154:	4607      	mov	r7, r0
 8012156:	460d      	mov	r5, r1
 8012158:	4614      	mov	r4, r2
 801215a:	d510      	bpl.n	801217e <_svfiprintf_r+0x36>
 801215c:	690b      	ldr	r3, [r1, #16]
 801215e:	b973      	cbnz	r3, 801217e <_svfiprintf_r+0x36>
 8012160:	2140      	movs	r1, #64	@ 0x40
 8012162:	f7ff ff09 	bl	8011f78 <_malloc_r>
 8012166:	6028      	str	r0, [r5, #0]
 8012168:	6128      	str	r0, [r5, #16]
 801216a:	b930      	cbnz	r0, 801217a <_svfiprintf_r+0x32>
 801216c:	230c      	movs	r3, #12
 801216e:	603b      	str	r3, [r7, #0]
 8012170:	f04f 30ff 	mov.w	r0, #4294967295
 8012174:	b01d      	add	sp, #116	@ 0x74
 8012176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801217a:	2340      	movs	r3, #64	@ 0x40
 801217c:	616b      	str	r3, [r5, #20]
 801217e:	2300      	movs	r3, #0
 8012180:	9309      	str	r3, [sp, #36]	@ 0x24
 8012182:	2320      	movs	r3, #32
 8012184:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012188:	f8cd 800c 	str.w	r8, [sp, #12]
 801218c:	2330      	movs	r3, #48	@ 0x30
 801218e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801232c <_svfiprintf_r+0x1e4>
 8012192:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012196:	f04f 0901 	mov.w	r9, #1
 801219a:	4623      	mov	r3, r4
 801219c:	469a      	mov	sl, r3
 801219e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80121a2:	b10a      	cbz	r2, 80121a8 <_svfiprintf_r+0x60>
 80121a4:	2a25      	cmp	r2, #37	@ 0x25
 80121a6:	d1f9      	bne.n	801219c <_svfiprintf_r+0x54>
 80121a8:	ebba 0b04 	subs.w	fp, sl, r4
 80121ac:	d00b      	beq.n	80121c6 <_svfiprintf_r+0x7e>
 80121ae:	465b      	mov	r3, fp
 80121b0:	4622      	mov	r2, r4
 80121b2:	4629      	mov	r1, r5
 80121b4:	4638      	mov	r0, r7
 80121b6:	f7ff ff6b 	bl	8012090 <__ssputs_r>
 80121ba:	3001      	adds	r0, #1
 80121bc:	f000 80a7 	beq.w	801230e <_svfiprintf_r+0x1c6>
 80121c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80121c2:	445a      	add	r2, fp
 80121c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80121c6:	f89a 3000 	ldrb.w	r3, [sl]
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	f000 809f 	beq.w	801230e <_svfiprintf_r+0x1c6>
 80121d0:	2300      	movs	r3, #0
 80121d2:	f04f 32ff 	mov.w	r2, #4294967295
 80121d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80121da:	f10a 0a01 	add.w	sl, sl, #1
 80121de:	9304      	str	r3, [sp, #16]
 80121e0:	9307      	str	r3, [sp, #28]
 80121e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80121e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80121e8:	4654      	mov	r4, sl
 80121ea:	2205      	movs	r2, #5
 80121ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80121f0:	484e      	ldr	r0, [pc, #312]	@ (801232c <_svfiprintf_r+0x1e4>)
 80121f2:	f7ed ffed 	bl	80001d0 <memchr>
 80121f6:	9a04      	ldr	r2, [sp, #16]
 80121f8:	b9d8      	cbnz	r0, 8012232 <_svfiprintf_r+0xea>
 80121fa:	06d0      	lsls	r0, r2, #27
 80121fc:	bf44      	itt	mi
 80121fe:	2320      	movmi	r3, #32
 8012200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012204:	0711      	lsls	r1, r2, #28
 8012206:	bf44      	itt	mi
 8012208:	232b      	movmi	r3, #43	@ 0x2b
 801220a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801220e:	f89a 3000 	ldrb.w	r3, [sl]
 8012212:	2b2a      	cmp	r3, #42	@ 0x2a
 8012214:	d015      	beq.n	8012242 <_svfiprintf_r+0xfa>
 8012216:	9a07      	ldr	r2, [sp, #28]
 8012218:	4654      	mov	r4, sl
 801221a:	2000      	movs	r0, #0
 801221c:	f04f 0c0a 	mov.w	ip, #10
 8012220:	4621      	mov	r1, r4
 8012222:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012226:	3b30      	subs	r3, #48	@ 0x30
 8012228:	2b09      	cmp	r3, #9
 801222a:	d94b      	bls.n	80122c4 <_svfiprintf_r+0x17c>
 801222c:	b1b0      	cbz	r0, 801225c <_svfiprintf_r+0x114>
 801222e:	9207      	str	r2, [sp, #28]
 8012230:	e014      	b.n	801225c <_svfiprintf_r+0x114>
 8012232:	eba0 0308 	sub.w	r3, r0, r8
 8012236:	fa09 f303 	lsl.w	r3, r9, r3
 801223a:	4313      	orrs	r3, r2
 801223c:	9304      	str	r3, [sp, #16]
 801223e:	46a2      	mov	sl, r4
 8012240:	e7d2      	b.n	80121e8 <_svfiprintf_r+0xa0>
 8012242:	9b03      	ldr	r3, [sp, #12]
 8012244:	1d19      	adds	r1, r3, #4
 8012246:	681b      	ldr	r3, [r3, #0]
 8012248:	9103      	str	r1, [sp, #12]
 801224a:	2b00      	cmp	r3, #0
 801224c:	bfbb      	ittet	lt
 801224e:	425b      	neglt	r3, r3
 8012250:	f042 0202 	orrlt.w	r2, r2, #2
 8012254:	9307      	strge	r3, [sp, #28]
 8012256:	9307      	strlt	r3, [sp, #28]
 8012258:	bfb8      	it	lt
 801225a:	9204      	strlt	r2, [sp, #16]
 801225c:	7823      	ldrb	r3, [r4, #0]
 801225e:	2b2e      	cmp	r3, #46	@ 0x2e
 8012260:	d10a      	bne.n	8012278 <_svfiprintf_r+0x130>
 8012262:	7863      	ldrb	r3, [r4, #1]
 8012264:	2b2a      	cmp	r3, #42	@ 0x2a
 8012266:	d132      	bne.n	80122ce <_svfiprintf_r+0x186>
 8012268:	9b03      	ldr	r3, [sp, #12]
 801226a:	1d1a      	adds	r2, r3, #4
 801226c:	681b      	ldr	r3, [r3, #0]
 801226e:	9203      	str	r2, [sp, #12]
 8012270:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012274:	3402      	adds	r4, #2
 8012276:	9305      	str	r3, [sp, #20]
 8012278:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801233c <_svfiprintf_r+0x1f4>
 801227c:	7821      	ldrb	r1, [r4, #0]
 801227e:	2203      	movs	r2, #3
 8012280:	4650      	mov	r0, sl
 8012282:	f7ed ffa5 	bl	80001d0 <memchr>
 8012286:	b138      	cbz	r0, 8012298 <_svfiprintf_r+0x150>
 8012288:	9b04      	ldr	r3, [sp, #16]
 801228a:	eba0 000a 	sub.w	r0, r0, sl
 801228e:	2240      	movs	r2, #64	@ 0x40
 8012290:	4082      	lsls	r2, r0
 8012292:	4313      	orrs	r3, r2
 8012294:	3401      	adds	r4, #1
 8012296:	9304      	str	r3, [sp, #16]
 8012298:	f814 1b01 	ldrb.w	r1, [r4], #1
 801229c:	4824      	ldr	r0, [pc, #144]	@ (8012330 <_svfiprintf_r+0x1e8>)
 801229e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80122a2:	2206      	movs	r2, #6
 80122a4:	f7ed ff94 	bl	80001d0 <memchr>
 80122a8:	2800      	cmp	r0, #0
 80122aa:	d036      	beq.n	801231a <_svfiprintf_r+0x1d2>
 80122ac:	4b21      	ldr	r3, [pc, #132]	@ (8012334 <_svfiprintf_r+0x1ec>)
 80122ae:	bb1b      	cbnz	r3, 80122f8 <_svfiprintf_r+0x1b0>
 80122b0:	9b03      	ldr	r3, [sp, #12]
 80122b2:	3307      	adds	r3, #7
 80122b4:	f023 0307 	bic.w	r3, r3, #7
 80122b8:	3308      	adds	r3, #8
 80122ba:	9303      	str	r3, [sp, #12]
 80122bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80122be:	4433      	add	r3, r6
 80122c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80122c2:	e76a      	b.n	801219a <_svfiprintf_r+0x52>
 80122c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80122c8:	460c      	mov	r4, r1
 80122ca:	2001      	movs	r0, #1
 80122cc:	e7a8      	b.n	8012220 <_svfiprintf_r+0xd8>
 80122ce:	2300      	movs	r3, #0
 80122d0:	3401      	adds	r4, #1
 80122d2:	9305      	str	r3, [sp, #20]
 80122d4:	4619      	mov	r1, r3
 80122d6:	f04f 0c0a 	mov.w	ip, #10
 80122da:	4620      	mov	r0, r4
 80122dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80122e0:	3a30      	subs	r2, #48	@ 0x30
 80122e2:	2a09      	cmp	r2, #9
 80122e4:	d903      	bls.n	80122ee <_svfiprintf_r+0x1a6>
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d0c6      	beq.n	8012278 <_svfiprintf_r+0x130>
 80122ea:	9105      	str	r1, [sp, #20]
 80122ec:	e7c4      	b.n	8012278 <_svfiprintf_r+0x130>
 80122ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80122f2:	4604      	mov	r4, r0
 80122f4:	2301      	movs	r3, #1
 80122f6:	e7f0      	b.n	80122da <_svfiprintf_r+0x192>
 80122f8:	ab03      	add	r3, sp, #12
 80122fa:	9300      	str	r3, [sp, #0]
 80122fc:	462a      	mov	r2, r5
 80122fe:	4b0e      	ldr	r3, [pc, #56]	@ (8012338 <_svfiprintf_r+0x1f0>)
 8012300:	a904      	add	r1, sp, #16
 8012302:	4638      	mov	r0, r7
 8012304:	f3af 8000 	nop.w
 8012308:	1c42      	adds	r2, r0, #1
 801230a:	4606      	mov	r6, r0
 801230c:	d1d6      	bne.n	80122bc <_svfiprintf_r+0x174>
 801230e:	89ab      	ldrh	r3, [r5, #12]
 8012310:	065b      	lsls	r3, r3, #25
 8012312:	f53f af2d 	bmi.w	8012170 <_svfiprintf_r+0x28>
 8012316:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012318:	e72c      	b.n	8012174 <_svfiprintf_r+0x2c>
 801231a:	ab03      	add	r3, sp, #12
 801231c:	9300      	str	r3, [sp, #0]
 801231e:	462a      	mov	r2, r5
 8012320:	4b05      	ldr	r3, [pc, #20]	@ (8012338 <_svfiprintf_r+0x1f0>)
 8012322:	a904      	add	r1, sp, #16
 8012324:	4638      	mov	r0, r7
 8012326:	f000 f879 	bl	801241c <_printf_i>
 801232a:	e7ed      	b.n	8012308 <_svfiprintf_r+0x1c0>
 801232c:	08013b5f 	.word	0x08013b5f
 8012330:	08013b69 	.word	0x08013b69
 8012334:	00000000 	.word	0x00000000
 8012338:	08012091 	.word	0x08012091
 801233c:	08013b65 	.word	0x08013b65

08012340 <_printf_common>:
 8012340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012344:	4616      	mov	r6, r2
 8012346:	4698      	mov	r8, r3
 8012348:	688a      	ldr	r2, [r1, #8]
 801234a:	690b      	ldr	r3, [r1, #16]
 801234c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012350:	4293      	cmp	r3, r2
 8012352:	bfb8      	it	lt
 8012354:	4613      	movlt	r3, r2
 8012356:	6033      	str	r3, [r6, #0]
 8012358:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801235c:	4607      	mov	r7, r0
 801235e:	460c      	mov	r4, r1
 8012360:	b10a      	cbz	r2, 8012366 <_printf_common+0x26>
 8012362:	3301      	adds	r3, #1
 8012364:	6033      	str	r3, [r6, #0]
 8012366:	6823      	ldr	r3, [r4, #0]
 8012368:	0699      	lsls	r1, r3, #26
 801236a:	bf42      	ittt	mi
 801236c:	6833      	ldrmi	r3, [r6, #0]
 801236e:	3302      	addmi	r3, #2
 8012370:	6033      	strmi	r3, [r6, #0]
 8012372:	6825      	ldr	r5, [r4, #0]
 8012374:	f015 0506 	ands.w	r5, r5, #6
 8012378:	d106      	bne.n	8012388 <_printf_common+0x48>
 801237a:	f104 0a19 	add.w	sl, r4, #25
 801237e:	68e3      	ldr	r3, [r4, #12]
 8012380:	6832      	ldr	r2, [r6, #0]
 8012382:	1a9b      	subs	r3, r3, r2
 8012384:	42ab      	cmp	r3, r5
 8012386:	dc26      	bgt.n	80123d6 <_printf_common+0x96>
 8012388:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801238c:	6822      	ldr	r2, [r4, #0]
 801238e:	3b00      	subs	r3, #0
 8012390:	bf18      	it	ne
 8012392:	2301      	movne	r3, #1
 8012394:	0692      	lsls	r2, r2, #26
 8012396:	d42b      	bmi.n	80123f0 <_printf_common+0xb0>
 8012398:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801239c:	4641      	mov	r1, r8
 801239e:	4638      	mov	r0, r7
 80123a0:	47c8      	blx	r9
 80123a2:	3001      	adds	r0, #1
 80123a4:	d01e      	beq.n	80123e4 <_printf_common+0xa4>
 80123a6:	6823      	ldr	r3, [r4, #0]
 80123a8:	6922      	ldr	r2, [r4, #16]
 80123aa:	f003 0306 	and.w	r3, r3, #6
 80123ae:	2b04      	cmp	r3, #4
 80123b0:	bf02      	ittt	eq
 80123b2:	68e5      	ldreq	r5, [r4, #12]
 80123b4:	6833      	ldreq	r3, [r6, #0]
 80123b6:	1aed      	subeq	r5, r5, r3
 80123b8:	68a3      	ldr	r3, [r4, #8]
 80123ba:	bf0c      	ite	eq
 80123bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80123c0:	2500      	movne	r5, #0
 80123c2:	4293      	cmp	r3, r2
 80123c4:	bfc4      	itt	gt
 80123c6:	1a9b      	subgt	r3, r3, r2
 80123c8:	18ed      	addgt	r5, r5, r3
 80123ca:	2600      	movs	r6, #0
 80123cc:	341a      	adds	r4, #26
 80123ce:	42b5      	cmp	r5, r6
 80123d0:	d11a      	bne.n	8012408 <_printf_common+0xc8>
 80123d2:	2000      	movs	r0, #0
 80123d4:	e008      	b.n	80123e8 <_printf_common+0xa8>
 80123d6:	2301      	movs	r3, #1
 80123d8:	4652      	mov	r2, sl
 80123da:	4641      	mov	r1, r8
 80123dc:	4638      	mov	r0, r7
 80123de:	47c8      	blx	r9
 80123e0:	3001      	adds	r0, #1
 80123e2:	d103      	bne.n	80123ec <_printf_common+0xac>
 80123e4:	f04f 30ff 	mov.w	r0, #4294967295
 80123e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123ec:	3501      	adds	r5, #1
 80123ee:	e7c6      	b.n	801237e <_printf_common+0x3e>
 80123f0:	18e1      	adds	r1, r4, r3
 80123f2:	1c5a      	adds	r2, r3, #1
 80123f4:	2030      	movs	r0, #48	@ 0x30
 80123f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80123fa:	4422      	add	r2, r4
 80123fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012400:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012404:	3302      	adds	r3, #2
 8012406:	e7c7      	b.n	8012398 <_printf_common+0x58>
 8012408:	2301      	movs	r3, #1
 801240a:	4622      	mov	r2, r4
 801240c:	4641      	mov	r1, r8
 801240e:	4638      	mov	r0, r7
 8012410:	47c8      	blx	r9
 8012412:	3001      	adds	r0, #1
 8012414:	d0e6      	beq.n	80123e4 <_printf_common+0xa4>
 8012416:	3601      	adds	r6, #1
 8012418:	e7d9      	b.n	80123ce <_printf_common+0x8e>
	...

0801241c <_printf_i>:
 801241c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012420:	7e0f      	ldrb	r7, [r1, #24]
 8012422:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012424:	2f78      	cmp	r7, #120	@ 0x78
 8012426:	4691      	mov	r9, r2
 8012428:	4680      	mov	r8, r0
 801242a:	460c      	mov	r4, r1
 801242c:	469a      	mov	sl, r3
 801242e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012432:	d807      	bhi.n	8012444 <_printf_i+0x28>
 8012434:	2f62      	cmp	r7, #98	@ 0x62
 8012436:	d80a      	bhi.n	801244e <_printf_i+0x32>
 8012438:	2f00      	cmp	r7, #0
 801243a:	f000 80d1 	beq.w	80125e0 <_printf_i+0x1c4>
 801243e:	2f58      	cmp	r7, #88	@ 0x58
 8012440:	f000 80b8 	beq.w	80125b4 <_printf_i+0x198>
 8012444:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012448:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801244c:	e03a      	b.n	80124c4 <_printf_i+0xa8>
 801244e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012452:	2b15      	cmp	r3, #21
 8012454:	d8f6      	bhi.n	8012444 <_printf_i+0x28>
 8012456:	a101      	add	r1, pc, #4	@ (adr r1, 801245c <_printf_i+0x40>)
 8012458:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801245c:	080124b5 	.word	0x080124b5
 8012460:	080124c9 	.word	0x080124c9
 8012464:	08012445 	.word	0x08012445
 8012468:	08012445 	.word	0x08012445
 801246c:	08012445 	.word	0x08012445
 8012470:	08012445 	.word	0x08012445
 8012474:	080124c9 	.word	0x080124c9
 8012478:	08012445 	.word	0x08012445
 801247c:	08012445 	.word	0x08012445
 8012480:	08012445 	.word	0x08012445
 8012484:	08012445 	.word	0x08012445
 8012488:	080125c7 	.word	0x080125c7
 801248c:	080124f3 	.word	0x080124f3
 8012490:	08012581 	.word	0x08012581
 8012494:	08012445 	.word	0x08012445
 8012498:	08012445 	.word	0x08012445
 801249c:	080125e9 	.word	0x080125e9
 80124a0:	08012445 	.word	0x08012445
 80124a4:	080124f3 	.word	0x080124f3
 80124a8:	08012445 	.word	0x08012445
 80124ac:	08012445 	.word	0x08012445
 80124b0:	08012589 	.word	0x08012589
 80124b4:	6833      	ldr	r3, [r6, #0]
 80124b6:	1d1a      	adds	r2, r3, #4
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	6032      	str	r2, [r6, #0]
 80124bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80124c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80124c4:	2301      	movs	r3, #1
 80124c6:	e09c      	b.n	8012602 <_printf_i+0x1e6>
 80124c8:	6833      	ldr	r3, [r6, #0]
 80124ca:	6820      	ldr	r0, [r4, #0]
 80124cc:	1d19      	adds	r1, r3, #4
 80124ce:	6031      	str	r1, [r6, #0]
 80124d0:	0606      	lsls	r6, r0, #24
 80124d2:	d501      	bpl.n	80124d8 <_printf_i+0xbc>
 80124d4:	681d      	ldr	r5, [r3, #0]
 80124d6:	e003      	b.n	80124e0 <_printf_i+0xc4>
 80124d8:	0645      	lsls	r5, r0, #25
 80124da:	d5fb      	bpl.n	80124d4 <_printf_i+0xb8>
 80124dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80124e0:	2d00      	cmp	r5, #0
 80124e2:	da03      	bge.n	80124ec <_printf_i+0xd0>
 80124e4:	232d      	movs	r3, #45	@ 0x2d
 80124e6:	426d      	negs	r5, r5
 80124e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80124ec:	4858      	ldr	r0, [pc, #352]	@ (8012650 <_printf_i+0x234>)
 80124ee:	230a      	movs	r3, #10
 80124f0:	e011      	b.n	8012516 <_printf_i+0xfa>
 80124f2:	6821      	ldr	r1, [r4, #0]
 80124f4:	6833      	ldr	r3, [r6, #0]
 80124f6:	0608      	lsls	r0, r1, #24
 80124f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80124fc:	d402      	bmi.n	8012504 <_printf_i+0xe8>
 80124fe:	0649      	lsls	r1, r1, #25
 8012500:	bf48      	it	mi
 8012502:	b2ad      	uxthmi	r5, r5
 8012504:	2f6f      	cmp	r7, #111	@ 0x6f
 8012506:	4852      	ldr	r0, [pc, #328]	@ (8012650 <_printf_i+0x234>)
 8012508:	6033      	str	r3, [r6, #0]
 801250a:	bf14      	ite	ne
 801250c:	230a      	movne	r3, #10
 801250e:	2308      	moveq	r3, #8
 8012510:	2100      	movs	r1, #0
 8012512:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012516:	6866      	ldr	r6, [r4, #4]
 8012518:	60a6      	str	r6, [r4, #8]
 801251a:	2e00      	cmp	r6, #0
 801251c:	db05      	blt.n	801252a <_printf_i+0x10e>
 801251e:	6821      	ldr	r1, [r4, #0]
 8012520:	432e      	orrs	r6, r5
 8012522:	f021 0104 	bic.w	r1, r1, #4
 8012526:	6021      	str	r1, [r4, #0]
 8012528:	d04b      	beq.n	80125c2 <_printf_i+0x1a6>
 801252a:	4616      	mov	r6, r2
 801252c:	fbb5 f1f3 	udiv	r1, r5, r3
 8012530:	fb03 5711 	mls	r7, r3, r1, r5
 8012534:	5dc7      	ldrb	r7, [r0, r7]
 8012536:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801253a:	462f      	mov	r7, r5
 801253c:	42bb      	cmp	r3, r7
 801253e:	460d      	mov	r5, r1
 8012540:	d9f4      	bls.n	801252c <_printf_i+0x110>
 8012542:	2b08      	cmp	r3, #8
 8012544:	d10b      	bne.n	801255e <_printf_i+0x142>
 8012546:	6823      	ldr	r3, [r4, #0]
 8012548:	07df      	lsls	r7, r3, #31
 801254a:	d508      	bpl.n	801255e <_printf_i+0x142>
 801254c:	6923      	ldr	r3, [r4, #16]
 801254e:	6861      	ldr	r1, [r4, #4]
 8012550:	4299      	cmp	r1, r3
 8012552:	bfde      	ittt	le
 8012554:	2330      	movle	r3, #48	@ 0x30
 8012556:	f806 3c01 	strble.w	r3, [r6, #-1]
 801255a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801255e:	1b92      	subs	r2, r2, r6
 8012560:	6122      	str	r2, [r4, #16]
 8012562:	f8cd a000 	str.w	sl, [sp]
 8012566:	464b      	mov	r3, r9
 8012568:	aa03      	add	r2, sp, #12
 801256a:	4621      	mov	r1, r4
 801256c:	4640      	mov	r0, r8
 801256e:	f7ff fee7 	bl	8012340 <_printf_common>
 8012572:	3001      	adds	r0, #1
 8012574:	d14a      	bne.n	801260c <_printf_i+0x1f0>
 8012576:	f04f 30ff 	mov.w	r0, #4294967295
 801257a:	b004      	add	sp, #16
 801257c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012580:	6823      	ldr	r3, [r4, #0]
 8012582:	f043 0320 	orr.w	r3, r3, #32
 8012586:	6023      	str	r3, [r4, #0]
 8012588:	4832      	ldr	r0, [pc, #200]	@ (8012654 <_printf_i+0x238>)
 801258a:	2778      	movs	r7, #120	@ 0x78
 801258c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012590:	6823      	ldr	r3, [r4, #0]
 8012592:	6831      	ldr	r1, [r6, #0]
 8012594:	061f      	lsls	r7, r3, #24
 8012596:	f851 5b04 	ldr.w	r5, [r1], #4
 801259a:	d402      	bmi.n	80125a2 <_printf_i+0x186>
 801259c:	065f      	lsls	r7, r3, #25
 801259e:	bf48      	it	mi
 80125a0:	b2ad      	uxthmi	r5, r5
 80125a2:	6031      	str	r1, [r6, #0]
 80125a4:	07d9      	lsls	r1, r3, #31
 80125a6:	bf44      	itt	mi
 80125a8:	f043 0320 	orrmi.w	r3, r3, #32
 80125ac:	6023      	strmi	r3, [r4, #0]
 80125ae:	b11d      	cbz	r5, 80125b8 <_printf_i+0x19c>
 80125b0:	2310      	movs	r3, #16
 80125b2:	e7ad      	b.n	8012510 <_printf_i+0xf4>
 80125b4:	4826      	ldr	r0, [pc, #152]	@ (8012650 <_printf_i+0x234>)
 80125b6:	e7e9      	b.n	801258c <_printf_i+0x170>
 80125b8:	6823      	ldr	r3, [r4, #0]
 80125ba:	f023 0320 	bic.w	r3, r3, #32
 80125be:	6023      	str	r3, [r4, #0]
 80125c0:	e7f6      	b.n	80125b0 <_printf_i+0x194>
 80125c2:	4616      	mov	r6, r2
 80125c4:	e7bd      	b.n	8012542 <_printf_i+0x126>
 80125c6:	6833      	ldr	r3, [r6, #0]
 80125c8:	6825      	ldr	r5, [r4, #0]
 80125ca:	6961      	ldr	r1, [r4, #20]
 80125cc:	1d18      	adds	r0, r3, #4
 80125ce:	6030      	str	r0, [r6, #0]
 80125d0:	062e      	lsls	r6, r5, #24
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	d501      	bpl.n	80125da <_printf_i+0x1be>
 80125d6:	6019      	str	r1, [r3, #0]
 80125d8:	e002      	b.n	80125e0 <_printf_i+0x1c4>
 80125da:	0668      	lsls	r0, r5, #25
 80125dc:	d5fb      	bpl.n	80125d6 <_printf_i+0x1ba>
 80125de:	8019      	strh	r1, [r3, #0]
 80125e0:	2300      	movs	r3, #0
 80125e2:	6123      	str	r3, [r4, #16]
 80125e4:	4616      	mov	r6, r2
 80125e6:	e7bc      	b.n	8012562 <_printf_i+0x146>
 80125e8:	6833      	ldr	r3, [r6, #0]
 80125ea:	1d1a      	adds	r2, r3, #4
 80125ec:	6032      	str	r2, [r6, #0]
 80125ee:	681e      	ldr	r6, [r3, #0]
 80125f0:	6862      	ldr	r2, [r4, #4]
 80125f2:	2100      	movs	r1, #0
 80125f4:	4630      	mov	r0, r6
 80125f6:	f7ed fdeb 	bl	80001d0 <memchr>
 80125fa:	b108      	cbz	r0, 8012600 <_printf_i+0x1e4>
 80125fc:	1b80      	subs	r0, r0, r6
 80125fe:	6060      	str	r0, [r4, #4]
 8012600:	6863      	ldr	r3, [r4, #4]
 8012602:	6123      	str	r3, [r4, #16]
 8012604:	2300      	movs	r3, #0
 8012606:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801260a:	e7aa      	b.n	8012562 <_printf_i+0x146>
 801260c:	6923      	ldr	r3, [r4, #16]
 801260e:	4632      	mov	r2, r6
 8012610:	4649      	mov	r1, r9
 8012612:	4640      	mov	r0, r8
 8012614:	47d0      	blx	sl
 8012616:	3001      	adds	r0, #1
 8012618:	d0ad      	beq.n	8012576 <_printf_i+0x15a>
 801261a:	6823      	ldr	r3, [r4, #0]
 801261c:	079b      	lsls	r3, r3, #30
 801261e:	d413      	bmi.n	8012648 <_printf_i+0x22c>
 8012620:	68e0      	ldr	r0, [r4, #12]
 8012622:	9b03      	ldr	r3, [sp, #12]
 8012624:	4298      	cmp	r0, r3
 8012626:	bfb8      	it	lt
 8012628:	4618      	movlt	r0, r3
 801262a:	e7a6      	b.n	801257a <_printf_i+0x15e>
 801262c:	2301      	movs	r3, #1
 801262e:	4632      	mov	r2, r6
 8012630:	4649      	mov	r1, r9
 8012632:	4640      	mov	r0, r8
 8012634:	47d0      	blx	sl
 8012636:	3001      	adds	r0, #1
 8012638:	d09d      	beq.n	8012576 <_printf_i+0x15a>
 801263a:	3501      	adds	r5, #1
 801263c:	68e3      	ldr	r3, [r4, #12]
 801263e:	9903      	ldr	r1, [sp, #12]
 8012640:	1a5b      	subs	r3, r3, r1
 8012642:	42ab      	cmp	r3, r5
 8012644:	dcf2      	bgt.n	801262c <_printf_i+0x210>
 8012646:	e7eb      	b.n	8012620 <_printf_i+0x204>
 8012648:	2500      	movs	r5, #0
 801264a:	f104 0619 	add.w	r6, r4, #25
 801264e:	e7f5      	b.n	801263c <_printf_i+0x220>
 8012650:	08013b70 	.word	0x08013b70
 8012654:	08013b81 	.word	0x08013b81

08012658 <__sflush_r>:
 8012658:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801265c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012660:	0716      	lsls	r6, r2, #28
 8012662:	4605      	mov	r5, r0
 8012664:	460c      	mov	r4, r1
 8012666:	d454      	bmi.n	8012712 <__sflush_r+0xba>
 8012668:	684b      	ldr	r3, [r1, #4]
 801266a:	2b00      	cmp	r3, #0
 801266c:	dc02      	bgt.n	8012674 <__sflush_r+0x1c>
 801266e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012670:	2b00      	cmp	r3, #0
 8012672:	dd48      	ble.n	8012706 <__sflush_r+0xae>
 8012674:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012676:	2e00      	cmp	r6, #0
 8012678:	d045      	beq.n	8012706 <__sflush_r+0xae>
 801267a:	2300      	movs	r3, #0
 801267c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012680:	682f      	ldr	r7, [r5, #0]
 8012682:	6a21      	ldr	r1, [r4, #32]
 8012684:	602b      	str	r3, [r5, #0]
 8012686:	d030      	beq.n	80126ea <__sflush_r+0x92>
 8012688:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801268a:	89a3      	ldrh	r3, [r4, #12]
 801268c:	0759      	lsls	r1, r3, #29
 801268e:	d505      	bpl.n	801269c <__sflush_r+0x44>
 8012690:	6863      	ldr	r3, [r4, #4]
 8012692:	1ad2      	subs	r2, r2, r3
 8012694:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012696:	b10b      	cbz	r3, 801269c <__sflush_r+0x44>
 8012698:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801269a:	1ad2      	subs	r2, r2, r3
 801269c:	2300      	movs	r3, #0
 801269e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80126a0:	6a21      	ldr	r1, [r4, #32]
 80126a2:	4628      	mov	r0, r5
 80126a4:	47b0      	blx	r6
 80126a6:	1c43      	adds	r3, r0, #1
 80126a8:	89a3      	ldrh	r3, [r4, #12]
 80126aa:	d106      	bne.n	80126ba <__sflush_r+0x62>
 80126ac:	6829      	ldr	r1, [r5, #0]
 80126ae:	291d      	cmp	r1, #29
 80126b0:	d82b      	bhi.n	801270a <__sflush_r+0xb2>
 80126b2:	4a2a      	ldr	r2, [pc, #168]	@ (801275c <__sflush_r+0x104>)
 80126b4:	40ca      	lsrs	r2, r1
 80126b6:	07d6      	lsls	r6, r2, #31
 80126b8:	d527      	bpl.n	801270a <__sflush_r+0xb2>
 80126ba:	2200      	movs	r2, #0
 80126bc:	6062      	str	r2, [r4, #4]
 80126be:	04d9      	lsls	r1, r3, #19
 80126c0:	6922      	ldr	r2, [r4, #16]
 80126c2:	6022      	str	r2, [r4, #0]
 80126c4:	d504      	bpl.n	80126d0 <__sflush_r+0x78>
 80126c6:	1c42      	adds	r2, r0, #1
 80126c8:	d101      	bne.n	80126ce <__sflush_r+0x76>
 80126ca:	682b      	ldr	r3, [r5, #0]
 80126cc:	b903      	cbnz	r3, 80126d0 <__sflush_r+0x78>
 80126ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80126d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80126d2:	602f      	str	r7, [r5, #0]
 80126d4:	b1b9      	cbz	r1, 8012706 <__sflush_r+0xae>
 80126d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80126da:	4299      	cmp	r1, r3
 80126dc:	d002      	beq.n	80126e4 <__sflush_r+0x8c>
 80126de:	4628      	mov	r0, r5
 80126e0:	f7ff fbd6 	bl	8011e90 <_free_r>
 80126e4:	2300      	movs	r3, #0
 80126e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80126e8:	e00d      	b.n	8012706 <__sflush_r+0xae>
 80126ea:	2301      	movs	r3, #1
 80126ec:	4628      	mov	r0, r5
 80126ee:	47b0      	blx	r6
 80126f0:	4602      	mov	r2, r0
 80126f2:	1c50      	adds	r0, r2, #1
 80126f4:	d1c9      	bne.n	801268a <__sflush_r+0x32>
 80126f6:	682b      	ldr	r3, [r5, #0]
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d0c6      	beq.n	801268a <__sflush_r+0x32>
 80126fc:	2b1d      	cmp	r3, #29
 80126fe:	d001      	beq.n	8012704 <__sflush_r+0xac>
 8012700:	2b16      	cmp	r3, #22
 8012702:	d11e      	bne.n	8012742 <__sflush_r+0xea>
 8012704:	602f      	str	r7, [r5, #0]
 8012706:	2000      	movs	r0, #0
 8012708:	e022      	b.n	8012750 <__sflush_r+0xf8>
 801270a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801270e:	b21b      	sxth	r3, r3
 8012710:	e01b      	b.n	801274a <__sflush_r+0xf2>
 8012712:	690f      	ldr	r7, [r1, #16]
 8012714:	2f00      	cmp	r7, #0
 8012716:	d0f6      	beq.n	8012706 <__sflush_r+0xae>
 8012718:	0793      	lsls	r3, r2, #30
 801271a:	680e      	ldr	r6, [r1, #0]
 801271c:	bf08      	it	eq
 801271e:	694b      	ldreq	r3, [r1, #20]
 8012720:	600f      	str	r7, [r1, #0]
 8012722:	bf18      	it	ne
 8012724:	2300      	movne	r3, #0
 8012726:	eba6 0807 	sub.w	r8, r6, r7
 801272a:	608b      	str	r3, [r1, #8]
 801272c:	f1b8 0f00 	cmp.w	r8, #0
 8012730:	dde9      	ble.n	8012706 <__sflush_r+0xae>
 8012732:	6a21      	ldr	r1, [r4, #32]
 8012734:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012736:	4643      	mov	r3, r8
 8012738:	463a      	mov	r2, r7
 801273a:	4628      	mov	r0, r5
 801273c:	47b0      	blx	r6
 801273e:	2800      	cmp	r0, #0
 8012740:	dc08      	bgt.n	8012754 <__sflush_r+0xfc>
 8012742:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801274a:	81a3      	strh	r3, [r4, #12]
 801274c:	f04f 30ff 	mov.w	r0, #4294967295
 8012750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012754:	4407      	add	r7, r0
 8012756:	eba8 0800 	sub.w	r8, r8, r0
 801275a:	e7e7      	b.n	801272c <__sflush_r+0xd4>
 801275c:	20400001 	.word	0x20400001

08012760 <_fflush_r>:
 8012760:	b538      	push	{r3, r4, r5, lr}
 8012762:	690b      	ldr	r3, [r1, #16]
 8012764:	4605      	mov	r5, r0
 8012766:	460c      	mov	r4, r1
 8012768:	b913      	cbnz	r3, 8012770 <_fflush_r+0x10>
 801276a:	2500      	movs	r5, #0
 801276c:	4628      	mov	r0, r5
 801276e:	bd38      	pop	{r3, r4, r5, pc}
 8012770:	b118      	cbz	r0, 801277a <_fflush_r+0x1a>
 8012772:	6a03      	ldr	r3, [r0, #32]
 8012774:	b90b      	cbnz	r3, 801277a <_fflush_r+0x1a>
 8012776:	f7ff fa47 	bl	8011c08 <__sinit>
 801277a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801277e:	2b00      	cmp	r3, #0
 8012780:	d0f3      	beq.n	801276a <_fflush_r+0xa>
 8012782:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012784:	07d0      	lsls	r0, r2, #31
 8012786:	d404      	bmi.n	8012792 <_fflush_r+0x32>
 8012788:	0599      	lsls	r1, r3, #22
 801278a:	d402      	bmi.n	8012792 <_fflush_r+0x32>
 801278c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801278e:	f7ff fb50 	bl	8011e32 <__retarget_lock_acquire_recursive>
 8012792:	4628      	mov	r0, r5
 8012794:	4621      	mov	r1, r4
 8012796:	f7ff ff5f 	bl	8012658 <__sflush_r>
 801279a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801279c:	07da      	lsls	r2, r3, #31
 801279e:	4605      	mov	r5, r0
 80127a0:	d4e4      	bmi.n	801276c <_fflush_r+0xc>
 80127a2:	89a3      	ldrh	r3, [r4, #12]
 80127a4:	059b      	lsls	r3, r3, #22
 80127a6:	d4e1      	bmi.n	801276c <_fflush_r+0xc>
 80127a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80127aa:	f7ff fb43 	bl	8011e34 <__retarget_lock_release_recursive>
 80127ae:	e7dd      	b.n	801276c <_fflush_r+0xc>

080127b0 <fiprintf>:
 80127b0:	b40e      	push	{r1, r2, r3}
 80127b2:	b503      	push	{r0, r1, lr}
 80127b4:	4601      	mov	r1, r0
 80127b6:	ab03      	add	r3, sp, #12
 80127b8:	4805      	ldr	r0, [pc, #20]	@ (80127d0 <fiprintf+0x20>)
 80127ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80127be:	6800      	ldr	r0, [r0, #0]
 80127c0:	9301      	str	r3, [sp, #4]
 80127c2:	f000 f88f 	bl	80128e4 <_vfiprintf_r>
 80127c6:	b002      	add	sp, #8
 80127c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80127cc:	b003      	add	sp, #12
 80127ce:	4770      	bx	lr
 80127d0:	20000064 	.word	0x20000064

080127d4 <memmove>:
 80127d4:	4288      	cmp	r0, r1
 80127d6:	b510      	push	{r4, lr}
 80127d8:	eb01 0402 	add.w	r4, r1, r2
 80127dc:	d902      	bls.n	80127e4 <memmove+0x10>
 80127de:	4284      	cmp	r4, r0
 80127e0:	4623      	mov	r3, r4
 80127e2:	d807      	bhi.n	80127f4 <memmove+0x20>
 80127e4:	1e43      	subs	r3, r0, #1
 80127e6:	42a1      	cmp	r1, r4
 80127e8:	d008      	beq.n	80127fc <memmove+0x28>
 80127ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80127ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80127f2:	e7f8      	b.n	80127e6 <memmove+0x12>
 80127f4:	4402      	add	r2, r0
 80127f6:	4601      	mov	r1, r0
 80127f8:	428a      	cmp	r2, r1
 80127fa:	d100      	bne.n	80127fe <memmove+0x2a>
 80127fc:	bd10      	pop	{r4, pc}
 80127fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012802:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012806:	e7f7      	b.n	80127f8 <memmove+0x24>

08012808 <_sbrk_r>:
 8012808:	b538      	push	{r3, r4, r5, lr}
 801280a:	4d06      	ldr	r5, [pc, #24]	@ (8012824 <_sbrk_r+0x1c>)
 801280c:	2300      	movs	r3, #0
 801280e:	4604      	mov	r4, r0
 8012810:	4608      	mov	r0, r1
 8012812:	602b      	str	r3, [r5, #0]
 8012814:	f7f1 fa10 	bl	8003c38 <_sbrk>
 8012818:	1c43      	adds	r3, r0, #1
 801281a:	d102      	bne.n	8012822 <_sbrk_r+0x1a>
 801281c:	682b      	ldr	r3, [r5, #0]
 801281e:	b103      	cbz	r3, 8012822 <_sbrk_r+0x1a>
 8012820:	6023      	str	r3, [r4, #0]
 8012822:	bd38      	pop	{r3, r4, r5, pc}
 8012824:	200047a4 	.word	0x200047a4

08012828 <abort>:
 8012828:	b508      	push	{r3, lr}
 801282a:	2006      	movs	r0, #6
 801282c:	f000 fa2e 	bl	8012c8c <raise>
 8012830:	2001      	movs	r0, #1
 8012832:	f7f1 f989 	bl	8003b48 <_exit>

08012836 <_realloc_r>:
 8012836:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801283a:	4607      	mov	r7, r0
 801283c:	4614      	mov	r4, r2
 801283e:	460d      	mov	r5, r1
 8012840:	b921      	cbnz	r1, 801284c <_realloc_r+0x16>
 8012842:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012846:	4611      	mov	r1, r2
 8012848:	f7ff bb96 	b.w	8011f78 <_malloc_r>
 801284c:	b92a      	cbnz	r2, 801285a <_realloc_r+0x24>
 801284e:	f7ff fb1f 	bl	8011e90 <_free_r>
 8012852:	4625      	mov	r5, r4
 8012854:	4628      	mov	r0, r5
 8012856:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801285a:	f000 fa33 	bl	8012cc4 <_malloc_usable_size_r>
 801285e:	4284      	cmp	r4, r0
 8012860:	4606      	mov	r6, r0
 8012862:	d802      	bhi.n	801286a <_realloc_r+0x34>
 8012864:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012868:	d8f4      	bhi.n	8012854 <_realloc_r+0x1e>
 801286a:	4621      	mov	r1, r4
 801286c:	4638      	mov	r0, r7
 801286e:	f7ff fb83 	bl	8011f78 <_malloc_r>
 8012872:	4680      	mov	r8, r0
 8012874:	b908      	cbnz	r0, 801287a <_realloc_r+0x44>
 8012876:	4645      	mov	r5, r8
 8012878:	e7ec      	b.n	8012854 <_realloc_r+0x1e>
 801287a:	42b4      	cmp	r4, r6
 801287c:	4622      	mov	r2, r4
 801287e:	4629      	mov	r1, r5
 8012880:	bf28      	it	cs
 8012882:	4632      	movcs	r2, r6
 8012884:	f7ff fad7 	bl	8011e36 <memcpy>
 8012888:	4629      	mov	r1, r5
 801288a:	4638      	mov	r0, r7
 801288c:	f7ff fb00 	bl	8011e90 <_free_r>
 8012890:	e7f1      	b.n	8012876 <_realloc_r+0x40>

08012892 <__sfputc_r>:
 8012892:	6893      	ldr	r3, [r2, #8]
 8012894:	3b01      	subs	r3, #1
 8012896:	2b00      	cmp	r3, #0
 8012898:	b410      	push	{r4}
 801289a:	6093      	str	r3, [r2, #8]
 801289c:	da08      	bge.n	80128b0 <__sfputc_r+0x1e>
 801289e:	6994      	ldr	r4, [r2, #24]
 80128a0:	42a3      	cmp	r3, r4
 80128a2:	db01      	blt.n	80128a8 <__sfputc_r+0x16>
 80128a4:	290a      	cmp	r1, #10
 80128a6:	d103      	bne.n	80128b0 <__sfputc_r+0x1e>
 80128a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80128ac:	f000 b932 	b.w	8012b14 <__swbuf_r>
 80128b0:	6813      	ldr	r3, [r2, #0]
 80128b2:	1c58      	adds	r0, r3, #1
 80128b4:	6010      	str	r0, [r2, #0]
 80128b6:	7019      	strb	r1, [r3, #0]
 80128b8:	4608      	mov	r0, r1
 80128ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80128be:	4770      	bx	lr

080128c0 <__sfputs_r>:
 80128c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128c2:	4606      	mov	r6, r0
 80128c4:	460f      	mov	r7, r1
 80128c6:	4614      	mov	r4, r2
 80128c8:	18d5      	adds	r5, r2, r3
 80128ca:	42ac      	cmp	r4, r5
 80128cc:	d101      	bne.n	80128d2 <__sfputs_r+0x12>
 80128ce:	2000      	movs	r0, #0
 80128d0:	e007      	b.n	80128e2 <__sfputs_r+0x22>
 80128d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128d6:	463a      	mov	r2, r7
 80128d8:	4630      	mov	r0, r6
 80128da:	f7ff ffda 	bl	8012892 <__sfputc_r>
 80128de:	1c43      	adds	r3, r0, #1
 80128e0:	d1f3      	bne.n	80128ca <__sfputs_r+0xa>
 80128e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080128e4 <_vfiprintf_r>:
 80128e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128e8:	460d      	mov	r5, r1
 80128ea:	b09d      	sub	sp, #116	@ 0x74
 80128ec:	4614      	mov	r4, r2
 80128ee:	4698      	mov	r8, r3
 80128f0:	4606      	mov	r6, r0
 80128f2:	b118      	cbz	r0, 80128fc <_vfiprintf_r+0x18>
 80128f4:	6a03      	ldr	r3, [r0, #32]
 80128f6:	b90b      	cbnz	r3, 80128fc <_vfiprintf_r+0x18>
 80128f8:	f7ff f986 	bl	8011c08 <__sinit>
 80128fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80128fe:	07d9      	lsls	r1, r3, #31
 8012900:	d405      	bmi.n	801290e <_vfiprintf_r+0x2a>
 8012902:	89ab      	ldrh	r3, [r5, #12]
 8012904:	059a      	lsls	r2, r3, #22
 8012906:	d402      	bmi.n	801290e <_vfiprintf_r+0x2a>
 8012908:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801290a:	f7ff fa92 	bl	8011e32 <__retarget_lock_acquire_recursive>
 801290e:	89ab      	ldrh	r3, [r5, #12]
 8012910:	071b      	lsls	r3, r3, #28
 8012912:	d501      	bpl.n	8012918 <_vfiprintf_r+0x34>
 8012914:	692b      	ldr	r3, [r5, #16]
 8012916:	b99b      	cbnz	r3, 8012940 <_vfiprintf_r+0x5c>
 8012918:	4629      	mov	r1, r5
 801291a:	4630      	mov	r0, r6
 801291c:	f000 f938 	bl	8012b90 <__swsetup_r>
 8012920:	b170      	cbz	r0, 8012940 <_vfiprintf_r+0x5c>
 8012922:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012924:	07dc      	lsls	r4, r3, #31
 8012926:	d504      	bpl.n	8012932 <_vfiprintf_r+0x4e>
 8012928:	f04f 30ff 	mov.w	r0, #4294967295
 801292c:	b01d      	add	sp, #116	@ 0x74
 801292e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012932:	89ab      	ldrh	r3, [r5, #12]
 8012934:	0598      	lsls	r0, r3, #22
 8012936:	d4f7      	bmi.n	8012928 <_vfiprintf_r+0x44>
 8012938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801293a:	f7ff fa7b 	bl	8011e34 <__retarget_lock_release_recursive>
 801293e:	e7f3      	b.n	8012928 <_vfiprintf_r+0x44>
 8012940:	2300      	movs	r3, #0
 8012942:	9309      	str	r3, [sp, #36]	@ 0x24
 8012944:	2320      	movs	r3, #32
 8012946:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801294a:	f8cd 800c 	str.w	r8, [sp, #12]
 801294e:	2330      	movs	r3, #48	@ 0x30
 8012950:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012b00 <_vfiprintf_r+0x21c>
 8012954:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012958:	f04f 0901 	mov.w	r9, #1
 801295c:	4623      	mov	r3, r4
 801295e:	469a      	mov	sl, r3
 8012960:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012964:	b10a      	cbz	r2, 801296a <_vfiprintf_r+0x86>
 8012966:	2a25      	cmp	r2, #37	@ 0x25
 8012968:	d1f9      	bne.n	801295e <_vfiprintf_r+0x7a>
 801296a:	ebba 0b04 	subs.w	fp, sl, r4
 801296e:	d00b      	beq.n	8012988 <_vfiprintf_r+0xa4>
 8012970:	465b      	mov	r3, fp
 8012972:	4622      	mov	r2, r4
 8012974:	4629      	mov	r1, r5
 8012976:	4630      	mov	r0, r6
 8012978:	f7ff ffa2 	bl	80128c0 <__sfputs_r>
 801297c:	3001      	adds	r0, #1
 801297e:	f000 80a7 	beq.w	8012ad0 <_vfiprintf_r+0x1ec>
 8012982:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012984:	445a      	add	r2, fp
 8012986:	9209      	str	r2, [sp, #36]	@ 0x24
 8012988:	f89a 3000 	ldrb.w	r3, [sl]
 801298c:	2b00      	cmp	r3, #0
 801298e:	f000 809f 	beq.w	8012ad0 <_vfiprintf_r+0x1ec>
 8012992:	2300      	movs	r3, #0
 8012994:	f04f 32ff 	mov.w	r2, #4294967295
 8012998:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801299c:	f10a 0a01 	add.w	sl, sl, #1
 80129a0:	9304      	str	r3, [sp, #16]
 80129a2:	9307      	str	r3, [sp, #28]
 80129a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80129a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80129aa:	4654      	mov	r4, sl
 80129ac:	2205      	movs	r2, #5
 80129ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80129b2:	4853      	ldr	r0, [pc, #332]	@ (8012b00 <_vfiprintf_r+0x21c>)
 80129b4:	f7ed fc0c 	bl	80001d0 <memchr>
 80129b8:	9a04      	ldr	r2, [sp, #16]
 80129ba:	b9d8      	cbnz	r0, 80129f4 <_vfiprintf_r+0x110>
 80129bc:	06d1      	lsls	r1, r2, #27
 80129be:	bf44      	itt	mi
 80129c0:	2320      	movmi	r3, #32
 80129c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80129c6:	0713      	lsls	r3, r2, #28
 80129c8:	bf44      	itt	mi
 80129ca:	232b      	movmi	r3, #43	@ 0x2b
 80129cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80129d0:	f89a 3000 	ldrb.w	r3, [sl]
 80129d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80129d6:	d015      	beq.n	8012a04 <_vfiprintf_r+0x120>
 80129d8:	9a07      	ldr	r2, [sp, #28]
 80129da:	4654      	mov	r4, sl
 80129dc:	2000      	movs	r0, #0
 80129de:	f04f 0c0a 	mov.w	ip, #10
 80129e2:	4621      	mov	r1, r4
 80129e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80129e8:	3b30      	subs	r3, #48	@ 0x30
 80129ea:	2b09      	cmp	r3, #9
 80129ec:	d94b      	bls.n	8012a86 <_vfiprintf_r+0x1a2>
 80129ee:	b1b0      	cbz	r0, 8012a1e <_vfiprintf_r+0x13a>
 80129f0:	9207      	str	r2, [sp, #28]
 80129f2:	e014      	b.n	8012a1e <_vfiprintf_r+0x13a>
 80129f4:	eba0 0308 	sub.w	r3, r0, r8
 80129f8:	fa09 f303 	lsl.w	r3, r9, r3
 80129fc:	4313      	orrs	r3, r2
 80129fe:	9304      	str	r3, [sp, #16]
 8012a00:	46a2      	mov	sl, r4
 8012a02:	e7d2      	b.n	80129aa <_vfiprintf_r+0xc6>
 8012a04:	9b03      	ldr	r3, [sp, #12]
 8012a06:	1d19      	adds	r1, r3, #4
 8012a08:	681b      	ldr	r3, [r3, #0]
 8012a0a:	9103      	str	r1, [sp, #12]
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	bfbb      	ittet	lt
 8012a10:	425b      	neglt	r3, r3
 8012a12:	f042 0202 	orrlt.w	r2, r2, #2
 8012a16:	9307      	strge	r3, [sp, #28]
 8012a18:	9307      	strlt	r3, [sp, #28]
 8012a1a:	bfb8      	it	lt
 8012a1c:	9204      	strlt	r2, [sp, #16]
 8012a1e:	7823      	ldrb	r3, [r4, #0]
 8012a20:	2b2e      	cmp	r3, #46	@ 0x2e
 8012a22:	d10a      	bne.n	8012a3a <_vfiprintf_r+0x156>
 8012a24:	7863      	ldrb	r3, [r4, #1]
 8012a26:	2b2a      	cmp	r3, #42	@ 0x2a
 8012a28:	d132      	bne.n	8012a90 <_vfiprintf_r+0x1ac>
 8012a2a:	9b03      	ldr	r3, [sp, #12]
 8012a2c:	1d1a      	adds	r2, r3, #4
 8012a2e:	681b      	ldr	r3, [r3, #0]
 8012a30:	9203      	str	r2, [sp, #12]
 8012a32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012a36:	3402      	adds	r4, #2
 8012a38:	9305      	str	r3, [sp, #20]
 8012a3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012b10 <_vfiprintf_r+0x22c>
 8012a3e:	7821      	ldrb	r1, [r4, #0]
 8012a40:	2203      	movs	r2, #3
 8012a42:	4650      	mov	r0, sl
 8012a44:	f7ed fbc4 	bl	80001d0 <memchr>
 8012a48:	b138      	cbz	r0, 8012a5a <_vfiprintf_r+0x176>
 8012a4a:	9b04      	ldr	r3, [sp, #16]
 8012a4c:	eba0 000a 	sub.w	r0, r0, sl
 8012a50:	2240      	movs	r2, #64	@ 0x40
 8012a52:	4082      	lsls	r2, r0
 8012a54:	4313      	orrs	r3, r2
 8012a56:	3401      	adds	r4, #1
 8012a58:	9304      	str	r3, [sp, #16]
 8012a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a5e:	4829      	ldr	r0, [pc, #164]	@ (8012b04 <_vfiprintf_r+0x220>)
 8012a60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012a64:	2206      	movs	r2, #6
 8012a66:	f7ed fbb3 	bl	80001d0 <memchr>
 8012a6a:	2800      	cmp	r0, #0
 8012a6c:	d03f      	beq.n	8012aee <_vfiprintf_r+0x20a>
 8012a6e:	4b26      	ldr	r3, [pc, #152]	@ (8012b08 <_vfiprintf_r+0x224>)
 8012a70:	bb1b      	cbnz	r3, 8012aba <_vfiprintf_r+0x1d6>
 8012a72:	9b03      	ldr	r3, [sp, #12]
 8012a74:	3307      	adds	r3, #7
 8012a76:	f023 0307 	bic.w	r3, r3, #7
 8012a7a:	3308      	adds	r3, #8
 8012a7c:	9303      	str	r3, [sp, #12]
 8012a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a80:	443b      	add	r3, r7
 8012a82:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a84:	e76a      	b.n	801295c <_vfiprintf_r+0x78>
 8012a86:	fb0c 3202 	mla	r2, ip, r2, r3
 8012a8a:	460c      	mov	r4, r1
 8012a8c:	2001      	movs	r0, #1
 8012a8e:	e7a8      	b.n	80129e2 <_vfiprintf_r+0xfe>
 8012a90:	2300      	movs	r3, #0
 8012a92:	3401      	adds	r4, #1
 8012a94:	9305      	str	r3, [sp, #20]
 8012a96:	4619      	mov	r1, r3
 8012a98:	f04f 0c0a 	mov.w	ip, #10
 8012a9c:	4620      	mov	r0, r4
 8012a9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012aa2:	3a30      	subs	r2, #48	@ 0x30
 8012aa4:	2a09      	cmp	r2, #9
 8012aa6:	d903      	bls.n	8012ab0 <_vfiprintf_r+0x1cc>
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	d0c6      	beq.n	8012a3a <_vfiprintf_r+0x156>
 8012aac:	9105      	str	r1, [sp, #20]
 8012aae:	e7c4      	b.n	8012a3a <_vfiprintf_r+0x156>
 8012ab0:	fb0c 2101 	mla	r1, ip, r1, r2
 8012ab4:	4604      	mov	r4, r0
 8012ab6:	2301      	movs	r3, #1
 8012ab8:	e7f0      	b.n	8012a9c <_vfiprintf_r+0x1b8>
 8012aba:	ab03      	add	r3, sp, #12
 8012abc:	9300      	str	r3, [sp, #0]
 8012abe:	462a      	mov	r2, r5
 8012ac0:	4b12      	ldr	r3, [pc, #72]	@ (8012b0c <_vfiprintf_r+0x228>)
 8012ac2:	a904      	add	r1, sp, #16
 8012ac4:	4630      	mov	r0, r6
 8012ac6:	f3af 8000 	nop.w
 8012aca:	4607      	mov	r7, r0
 8012acc:	1c78      	adds	r0, r7, #1
 8012ace:	d1d6      	bne.n	8012a7e <_vfiprintf_r+0x19a>
 8012ad0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012ad2:	07d9      	lsls	r1, r3, #31
 8012ad4:	d405      	bmi.n	8012ae2 <_vfiprintf_r+0x1fe>
 8012ad6:	89ab      	ldrh	r3, [r5, #12]
 8012ad8:	059a      	lsls	r2, r3, #22
 8012ada:	d402      	bmi.n	8012ae2 <_vfiprintf_r+0x1fe>
 8012adc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012ade:	f7ff f9a9 	bl	8011e34 <__retarget_lock_release_recursive>
 8012ae2:	89ab      	ldrh	r3, [r5, #12]
 8012ae4:	065b      	lsls	r3, r3, #25
 8012ae6:	f53f af1f 	bmi.w	8012928 <_vfiprintf_r+0x44>
 8012aea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012aec:	e71e      	b.n	801292c <_vfiprintf_r+0x48>
 8012aee:	ab03      	add	r3, sp, #12
 8012af0:	9300      	str	r3, [sp, #0]
 8012af2:	462a      	mov	r2, r5
 8012af4:	4b05      	ldr	r3, [pc, #20]	@ (8012b0c <_vfiprintf_r+0x228>)
 8012af6:	a904      	add	r1, sp, #16
 8012af8:	4630      	mov	r0, r6
 8012afa:	f7ff fc8f 	bl	801241c <_printf_i>
 8012afe:	e7e4      	b.n	8012aca <_vfiprintf_r+0x1e6>
 8012b00:	08013b5f 	.word	0x08013b5f
 8012b04:	08013b69 	.word	0x08013b69
 8012b08:	00000000 	.word	0x00000000
 8012b0c:	080128c1 	.word	0x080128c1
 8012b10:	08013b65 	.word	0x08013b65

08012b14 <__swbuf_r>:
 8012b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b16:	460e      	mov	r6, r1
 8012b18:	4614      	mov	r4, r2
 8012b1a:	4605      	mov	r5, r0
 8012b1c:	b118      	cbz	r0, 8012b26 <__swbuf_r+0x12>
 8012b1e:	6a03      	ldr	r3, [r0, #32]
 8012b20:	b90b      	cbnz	r3, 8012b26 <__swbuf_r+0x12>
 8012b22:	f7ff f871 	bl	8011c08 <__sinit>
 8012b26:	69a3      	ldr	r3, [r4, #24]
 8012b28:	60a3      	str	r3, [r4, #8]
 8012b2a:	89a3      	ldrh	r3, [r4, #12]
 8012b2c:	071a      	lsls	r2, r3, #28
 8012b2e:	d501      	bpl.n	8012b34 <__swbuf_r+0x20>
 8012b30:	6923      	ldr	r3, [r4, #16]
 8012b32:	b943      	cbnz	r3, 8012b46 <__swbuf_r+0x32>
 8012b34:	4621      	mov	r1, r4
 8012b36:	4628      	mov	r0, r5
 8012b38:	f000 f82a 	bl	8012b90 <__swsetup_r>
 8012b3c:	b118      	cbz	r0, 8012b46 <__swbuf_r+0x32>
 8012b3e:	f04f 37ff 	mov.w	r7, #4294967295
 8012b42:	4638      	mov	r0, r7
 8012b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012b46:	6823      	ldr	r3, [r4, #0]
 8012b48:	6922      	ldr	r2, [r4, #16]
 8012b4a:	1a98      	subs	r0, r3, r2
 8012b4c:	6963      	ldr	r3, [r4, #20]
 8012b4e:	b2f6      	uxtb	r6, r6
 8012b50:	4283      	cmp	r3, r0
 8012b52:	4637      	mov	r7, r6
 8012b54:	dc05      	bgt.n	8012b62 <__swbuf_r+0x4e>
 8012b56:	4621      	mov	r1, r4
 8012b58:	4628      	mov	r0, r5
 8012b5a:	f7ff fe01 	bl	8012760 <_fflush_r>
 8012b5e:	2800      	cmp	r0, #0
 8012b60:	d1ed      	bne.n	8012b3e <__swbuf_r+0x2a>
 8012b62:	68a3      	ldr	r3, [r4, #8]
 8012b64:	3b01      	subs	r3, #1
 8012b66:	60a3      	str	r3, [r4, #8]
 8012b68:	6823      	ldr	r3, [r4, #0]
 8012b6a:	1c5a      	adds	r2, r3, #1
 8012b6c:	6022      	str	r2, [r4, #0]
 8012b6e:	701e      	strb	r6, [r3, #0]
 8012b70:	6962      	ldr	r2, [r4, #20]
 8012b72:	1c43      	adds	r3, r0, #1
 8012b74:	429a      	cmp	r2, r3
 8012b76:	d004      	beq.n	8012b82 <__swbuf_r+0x6e>
 8012b78:	89a3      	ldrh	r3, [r4, #12]
 8012b7a:	07db      	lsls	r3, r3, #31
 8012b7c:	d5e1      	bpl.n	8012b42 <__swbuf_r+0x2e>
 8012b7e:	2e0a      	cmp	r6, #10
 8012b80:	d1df      	bne.n	8012b42 <__swbuf_r+0x2e>
 8012b82:	4621      	mov	r1, r4
 8012b84:	4628      	mov	r0, r5
 8012b86:	f7ff fdeb 	bl	8012760 <_fflush_r>
 8012b8a:	2800      	cmp	r0, #0
 8012b8c:	d0d9      	beq.n	8012b42 <__swbuf_r+0x2e>
 8012b8e:	e7d6      	b.n	8012b3e <__swbuf_r+0x2a>

08012b90 <__swsetup_r>:
 8012b90:	b538      	push	{r3, r4, r5, lr}
 8012b92:	4b29      	ldr	r3, [pc, #164]	@ (8012c38 <__swsetup_r+0xa8>)
 8012b94:	4605      	mov	r5, r0
 8012b96:	6818      	ldr	r0, [r3, #0]
 8012b98:	460c      	mov	r4, r1
 8012b9a:	b118      	cbz	r0, 8012ba4 <__swsetup_r+0x14>
 8012b9c:	6a03      	ldr	r3, [r0, #32]
 8012b9e:	b90b      	cbnz	r3, 8012ba4 <__swsetup_r+0x14>
 8012ba0:	f7ff f832 	bl	8011c08 <__sinit>
 8012ba4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ba8:	0719      	lsls	r1, r3, #28
 8012baa:	d422      	bmi.n	8012bf2 <__swsetup_r+0x62>
 8012bac:	06da      	lsls	r2, r3, #27
 8012bae:	d407      	bmi.n	8012bc0 <__swsetup_r+0x30>
 8012bb0:	2209      	movs	r2, #9
 8012bb2:	602a      	str	r2, [r5, #0]
 8012bb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012bb8:	81a3      	strh	r3, [r4, #12]
 8012bba:	f04f 30ff 	mov.w	r0, #4294967295
 8012bbe:	e033      	b.n	8012c28 <__swsetup_r+0x98>
 8012bc0:	0758      	lsls	r0, r3, #29
 8012bc2:	d512      	bpl.n	8012bea <__swsetup_r+0x5a>
 8012bc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012bc6:	b141      	cbz	r1, 8012bda <__swsetup_r+0x4a>
 8012bc8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012bcc:	4299      	cmp	r1, r3
 8012bce:	d002      	beq.n	8012bd6 <__swsetup_r+0x46>
 8012bd0:	4628      	mov	r0, r5
 8012bd2:	f7ff f95d 	bl	8011e90 <_free_r>
 8012bd6:	2300      	movs	r3, #0
 8012bd8:	6363      	str	r3, [r4, #52]	@ 0x34
 8012bda:	89a3      	ldrh	r3, [r4, #12]
 8012bdc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012be0:	81a3      	strh	r3, [r4, #12]
 8012be2:	2300      	movs	r3, #0
 8012be4:	6063      	str	r3, [r4, #4]
 8012be6:	6923      	ldr	r3, [r4, #16]
 8012be8:	6023      	str	r3, [r4, #0]
 8012bea:	89a3      	ldrh	r3, [r4, #12]
 8012bec:	f043 0308 	orr.w	r3, r3, #8
 8012bf0:	81a3      	strh	r3, [r4, #12]
 8012bf2:	6923      	ldr	r3, [r4, #16]
 8012bf4:	b94b      	cbnz	r3, 8012c0a <__swsetup_r+0x7a>
 8012bf6:	89a3      	ldrh	r3, [r4, #12]
 8012bf8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012bfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012c00:	d003      	beq.n	8012c0a <__swsetup_r+0x7a>
 8012c02:	4621      	mov	r1, r4
 8012c04:	4628      	mov	r0, r5
 8012c06:	f000 f88b 	bl	8012d20 <__smakebuf_r>
 8012c0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c0e:	f013 0201 	ands.w	r2, r3, #1
 8012c12:	d00a      	beq.n	8012c2a <__swsetup_r+0x9a>
 8012c14:	2200      	movs	r2, #0
 8012c16:	60a2      	str	r2, [r4, #8]
 8012c18:	6962      	ldr	r2, [r4, #20]
 8012c1a:	4252      	negs	r2, r2
 8012c1c:	61a2      	str	r2, [r4, #24]
 8012c1e:	6922      	ldr	r2, [r4, #16]
 8012c20:	b942      	cbnz	r2, 8012c34 <__swsetup_r+0xa4>
 8012c22:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012c26:	d1c5      	bne.n	8012bb4 <__swsetup_r+0x24>
 8012c28:	bd38      	pop	{r3, r4, r5, pc}
 8012c2a:	0799      	lsls	r1, r3, #30
 8012c2c:	bf58      	it	pl
 8012c2e:	6962      	ldrpl	r2, [r4, #20]
 8012c30:	60a2      	str	r2, [r4, #8]
 8012c32:	e7f4      	b.n	8012c1e <__swsetup_r+0x8e>
 8012c34:	2000      	movs	r0, #0
 8012c36:	e7f7      	b.n	8012c28 <__swsetup_r+0x98>
 8012c38:	20000064 	.word	0x20000064

08012c3c <_raise_r>:
 8012c3c:	291f      	cmp	r1, #31
 8012c3e:	b538      	push	{r3, r4, r5, lr}
 8012c40:	4605      	mov	r5, r0
 8012c42:	460c      	mov	r4, r1
 8012c44:	d904      	bls.n	8012c50 <_raise_r+0x14>
 8012c46:	2316      	movs	r3, #22
 8012c48:	6003      	str	r3, [r0, #0]
 8012c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8012c4e:	bd38      	pop	{r3, r4, r5, pc}
 8012c50:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012c52:	b112      	cbz	r2, 8012c5a <_raise_r+0x1e>
 8012c54:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012c58:	b94b      	cbnz	r3, 8012c6e <_raise_r+0x32>
 8012c5a:	4628      	mov	r0, r5
 8012c5c:	f000 f830 	bl	8012cc0 <_getpid_r>
 8012c60:	4622      	mov	r2, r4
 8012c62:	4601      	mov	r1, r0
 8012c64:	4628      	mov	r0, r5
 8012c66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012c6a:	f000 b817 	b.w	8012c9c <_kill_r>
 8012c6e:	2b01      	cmp	r3, #1
 8012c70:	d00a      	beq.n	8012c88 <_raise_r+0x4c>
 8012c72:	1c59      	adds	r1, r3, #1
 8012c74:	d103      	bne.n	8012c7e <_raise_r+0x42>
 8012c76:	2316      	movs	r3, #22
 8012c78:	6003      	str	r3, [r0, #0]
 8012c7a:	2001      	movs	r0, #1
 8012c7c:	e7e7      	b.n	8012c4e <_raise_r+0x12>
 8012c7e:	2100      	movs	r1, #0
 8012c80:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012c84:	4620      	mov	r0, r4
 8012c86:	4798      	blx	r3
 8012c88:	2000      	movs	r0, #0
 8012c8a:	e7e0      	b.n	8012c4e <_raise_r+0x12>

08012c8c <raise>:
 8012c8c:	4b02      	ldr	r3, [pc, #8]	@ (8012c98 <raise+0xc>)
 8012c8e:	4601      	mov	r1, r0
 8012c90:	6818      	ldr	r0, [r3, #0]
 8012c92:	f7ff bfd3 	b.w	8012c3c <_raise_r>
 8012c96:	bf00      	nop
 8012c98:	20000064 	.word	0x20000064

08012c9c <_kill_r>:
 8012c9c:	b538      	push	{r3, r4, r5, lr}
 8012c9e:	4d07      	ldr	r5, [pc, #28]	@ (8012cbc <_kill_r+0x20>)
 8012ca0:	2300      	movs	r3, #0
 8012ca2:	4604      	mov	r4, r0
 8012ca4:	4608      	mov	r0, r1
 8012ca6:	4611      	mov	r1, r2
 8012ca8:	602b      	str	r3, [r5, #0]
 8012caa:	f7f0 ff3d 	bl	8003b28 <_kill>
 8012cae:	1c43      	adds	r3, r0, #1
 8012cb0:	d102      	bne.n	8012cb8 <_kill_r+0x1c>
 8012cb2:	682b      	ldr	r3, [r5, #0]
 8012cb4:	b103      	cbz	r3, 8012cb8 <_kill_r+0x1c>
 8012cb6:	6023      	str	r3, [r4, #0]
 8012cb8:	bd38      	pop	{r3, r4, r5, pc}
 8012cba:	bf00      	nop
 8012cbc:	200047a4 	.word	0x200047a4

08012cc0 <_getpid_r>:
 8012cc0:	f7f0 bf2a 	b.w	8003b18 <_getpid>

08012cc4 <_malloc_usable_size_r>:
 8012cc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012cc8:	1f18      	subs	r0, r3, #4
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	bfbc      	itt	lt
 8012cce:	580b      	ldrlt	r3, [r1, r0]
 8012cd0:	18c0      	addlt	r0, r0, r3
 8012cd2:	4770      	bx	lr

08012cd4 <__swhatbuf_r>:
 8012cd4:	b570      	push	{r4, r5, r6, lr}
 8012cd6:	460c      	mov	r4, r1
 8012cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012cdc:	2900      	cmp	r1, #0
 8012cde:	b096      	sub	sp, #88	@ 0x58
 8012ce0:	4615      	mov	r5, r2
 8012ce2:	461e      	mov	r6, r3
 8012ce4:	da0d      	bge.n	8012d02 <__swhatbuf_r+0x2e>
 8012ce6:	89a3      	ldrh	r3, [r4, #12]
 8012ce8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012cec:	f04f 0100 	mov.w	r1, #0
 8012cf0:	bf14      	ite	ne
 8012cf2:	2340      	movne	r3, #64	@ 0x40
 8012cf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012cf8:	2000      	movs	r0, #0
 8012cfa:	6031      	str	r1, [r6, #0]
 8012cfc:	602b      	str	r3, [r5, #0]
 8012cfe:	b016      	add	sp, #88	@ 0x58
 8012d00:	bd70      	pop	{r4, r5, r6, pc}
 8012d02:	466a      	mov	r2, sp
 8012d04:	f000 f848 	bl	8012d98 <_fstat_r>
 8012d08:	2800      	cmp	r0, #0
 8012d0a:	dbec      	blt.n	8012ce6 <__swhatbuf_r+0x12>
 8012d0c:	9901      	ldr	r1, [sp, #4]
 8012d0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012d12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012d16:	4259      	negs	r1, r3
 8012d18:	4159      	adcs	r1, r3
 8012d1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012d1e:	e7eb      	b.n	8012cf8 <__swhatbuf_r+0x24>

08012d20 <__smakebuf_r>:
 8012d20:	898b      	ldrh	r3, [r1, #12]
 8012d22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012d24:	079d      	lsls	r5, r3, #30
 8012d26:	4606      	mov	r6, r0
 8012d28:	460c      	mov	r4, r1
 8012d2a:	d507      	bpl.n	8012d3c <__smakebuf_r+0x1c>
 8012d2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012d30:	6023      	str	r3, [r4, #0]
 8012d32:	6123      	str	r3, [r4, #16]
 8012d34:	2301      	movs	r3, #1
 8012d36:	6163      	str	r3, [r4, #20]
 8012d38:	b003      	add	sp, #12
 8012d3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012d3c:	ab01      	add	r3, sp, #4
 8012d3e:	466a      	mov	r2, sp
 8012d40:	f7ff ffc8 	bl	8012cd4 <__swhatbuf_r>
 8012d44:	9f00      	ldr	r7, [sp, #0]
 8012d46:	4605      	mov	r5, r0
 8012d48:	4639      	mov	r1, r7
 8012d4a:	4630      	mov	r0, r6
 8012d4c:	f7ff f914 	bl	8011f78 <_malloc_r>
 8012d50:	b948      	cbnz	r0, 8012d66 <__smakebuf_r+0x46>
 8012d52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d56:	059a      	lsls	r2, r3, #22
 8012d58:	d4ee      	bmi.n	8012d38 <__smakebuf_r+0x18>
 8012d5a:	f023 0303 	bic.w	r3, r3, #3
 8012d5e:	f043 0302 	orr.w	r3, r3, #2
 8012d62:	81a3      	strh	r3, [r4, #12]
 8012d64:	e7e2      	b.n	8012d2c <__smakebuf_r+0xc>
 8012d66:	89a3      	ldrh	r3, [r4, #12]
 8012d68:	6020      	str	r0, [r4, #0]
 8012d6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012d6e:	81a3      	strh	r3, [r4, #12]
 8012d70:	9b01      	ldr	r3, [sp, #4]
 8012d72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012d76:	b15b      	cbz	r3, 8012d90 <__smakebuf_r+0x70>
 8012d78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012d7c:	4630      	mov	r0, r6
 8012d7e:	f000 f81d 	bl	8012dbc <_isatty_r>
 8012d82:	b128      	cbz	r0, 8012d90 <__smakebuf_r+0x70>
 8012d84:	89a3      	ldrh	r3, [r4, #12]
 8012d86:	f023 0303 	bic.w	r3, r3, #3
 8012d8a:	f043 0301 	orr.w	r3, r3, #1
 8012d8e:	81a3      	strh	r3, [r4, #12]
 8012d90:	89a3      	ldrh	r3, [r4, #12]
 8012d92:	431d      	orrs	r5, r3
 8012d94:	81a5      	strh	r5, [r4, #12]
 8012d96:	e7cf      	b.n	8012d38 <__smakebuf_r+0x18>

08012d98 <_fstat_r>:
 8012d98:	b538      	push	{r3, r4, r5, lr}
 8012d9a:	4d07      	ldr	r5, [pc, #28]	@ (8012db8 <_fstat_r+0x20>)
 8012d9c:	2300      	movs	r3, #0
 8012d9e:	4604      	mov	r4, r0
 8012da0:	4608      	mov	r0, r1
 8012da2:	4611      	mov	r1, r2
 8012da4:	602b      	str	r3, [r5, #0]
 8012da6:	f7f0 ff1f 	bl	8003be8 <_fstat>
 8012daa:	1c43      	adds	r3, r0, #1
 8012dac:	d102      	bne.n	8012db4 <_fstat_r+0x1c>
 8012dae:	682b      	ldr	r3, [r5, #0]
 8012db0:	b103      	cbz	r3, 8012db4 <_fstat_r+0x1c>
 8012db2:	6023      	str	r3, [r4, #0]
 8012db4:	bd38      	pop	{r3, r4, r5, pc}
 8012db6:	bf00      	nop
 8012db8:	200047a4 	.word	0x200047a4

08012dbc <_isatty_r>:
 8012dbc:	b538      	push	{r3, r4, r5, lr}
 8012dbe:	4d06      	ldr	r5, [pc, #24]	@ (8012dd8 <_isatty_r+0x1c>)
 8012dc0:	2300      	movs	r3, #0
 8012dc2:	4604      	mov	r4, r0
 8012dc4:	4608      	mov	r0, r1
 8012dc6:	602b      	str	r3, [r5, #0]
 8012dc8:	f7f0 ff1e 	bl	8003c08 <_isatty>
 8012dcc:	1c43      	adds	r3, r0, #1
 8012dce:	d102      	bne.n	8012dd6 <_isatty_r+0x1a>
 8012dd0:	682b      	ldr	r3, [r5, #0]
 8012dd2:	b103      	cbz	r3, 8012dd6 <_isatty_r+0x1a>
 8012dd4:	6023      	str	r3, [r4, #0]
 8012dd6:	bd38      	pop	{r3, r4, r5, pc}
 8012dd8:	200047a4 	.word	0x200047a4

08012ddc <_init>:
 8012ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012dde:	bf00      	nop
 8012de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012de2:	bc08      	pop	{r3}
 8012de4:	469e      	mov	lr, r3
 8012de6:	4770      	bx	lr

08012de8 <_fini>:
 8012de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012dea:	bf00      	nop
 8012dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012dee:	bc08      	pop	{r3}
 8012df0:	469e      	mov	lr, r3
 8012df2:	4770      	bx	lr
