
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009389                       # Number of seconds simulated
sim_ticks                                  9389398431                       # Number of ticks simulated
final_tick                               521998601319                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196081                       # Simulator instruction rate (inst/s)
host_op_rate                                   250312                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 236935                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345584                       # Number of bytes of host memory used
host_seconds                                 39628.64                       # Real time elapsed on the host
sim_insts                                  7770429960                       # Number of instructions simulated
sim_ops                                    9919516220                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       331392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       267776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       127744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       198144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       330624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       333056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       199680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       264448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2088832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       500608                       # Number of bytes written to this memory
system.physmem.bytes_written::total            500608                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2589                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2092                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          998                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1548                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2583                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2602                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1560                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2066                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16319                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3911                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3911                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       504399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     35294274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       477134                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     28518973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       531663                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13605131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       408972                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21102949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       477134                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     35212480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       504399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     35471495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       422604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     21266538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       504399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     28164531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               222467074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       504399                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       477134                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       531663                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       408972                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       477134                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       504399                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       422604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       504399                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3830703                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53316302                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53316302                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53316302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       504399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     35294274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       477134                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     28518973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       531663                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13605131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       408972                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21102949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       477134                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     35212480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       504399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     35471495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       422604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     21266538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       504399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     28164531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              275783376                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                22516544                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1757075                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1585037                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        93941                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       654432                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          627460                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96872                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4162                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18615388                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11055091                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1757075                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       724332                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2185598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295116                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        411660                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1070361                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94282                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     21411462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.934501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        19225864     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77828      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160673      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           65923      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362989      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          322312      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62948      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131184      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1001741      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     21411462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078035                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490976                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18511298                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       517145                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2177265                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7172                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        198576                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154409                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12962100                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1470                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        198576                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18530846                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         359260                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        97791                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2166032                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        58951                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12954190                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24657                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        21476                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          444                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15214729                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61014733                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61014733                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1741992                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1519                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          775                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           150485                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3053962                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544594                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13896                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        75132                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12927496                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1523                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12424441                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         6611                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1008745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2416436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     21411462                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580271                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.377743                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16997400     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1321965      6.17%     85.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1084985      5.07%     90.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       467986      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594637      2.78%     95.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       575136      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       327417      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25670      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16266      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     21411462                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31526     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        244857     86.35%     97.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7172      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7797397     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108423      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2977161     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540716     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12424441                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.551792                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             283555                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022822                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     46550510                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13938119                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12317436                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12707996                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22218                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       119619                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          357                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10279                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1103                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        198576                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         326532                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16341                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12929030                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          156                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3053962                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544594                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          775                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11097                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          357                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        54241                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        55744                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       109985                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12336829                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967145                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        87612                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507672                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616017                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540527                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.547901                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12317908                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12317436                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653841                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13114615                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547039                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507361                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1178833                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95800                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     21212886                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.553977                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.377746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     16952289     79.92%     79.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1554341      7.33%     87.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       729655      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       720959      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       195798      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       838567      3.95%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62768      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45784      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       112725      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     21212886                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       112725                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34030419                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26059178                       # The number of ROB writes
system.switch_cpus0.timesIdled                 410036                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1105082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.251654                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.251654                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444118                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444118                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60986663                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14308564                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15430272                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                22516544                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1835739                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1501289                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       180787                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       753029                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          721241                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          188367                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8074                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17798205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10421915                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1835739                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       909608                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2182565                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         528331                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        309813                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1096039                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       182044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     20634137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        18451572     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          118272      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          186012      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          297339      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          122889      0.60%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          137451      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          147034      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95737      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1077831      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     20634137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081528                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462856                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17636278                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       473400                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2175493                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         5679                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        343284                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       300829                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12725545                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1611                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        343284                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17664188                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         149822                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       245341                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2153681                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        77818                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12716926                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1617                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         21423                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        30070                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2862                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     17649623                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     59157351                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     59157351                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15020591                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2629006                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3223                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1767                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           237352                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1213790                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       651321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19240                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       148388                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12696792                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3230                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11999612                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        15414                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1644493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3675303                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          300                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     20634137                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581542                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.274118                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     15579406     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2026713      9.82%     85.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1108498      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       755987      3.66%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       709060      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       203477      0.99%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       159888      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        53875      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        37233      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     20634137                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2872     12.58%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          9002     39.44%     52.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10950     47.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10051298     83.76%     83.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189870      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1452      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1109789      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       647203      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11999612                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532924                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              22824                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001902                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     44671599                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14344667                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11803001                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12022436                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        35812                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       222238                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        21013                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          778                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        343284                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         104942                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10547                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12700047                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         3751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1213790                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       651321                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1767                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7761                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       103851                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       208619                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11826277                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1043197                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       173335                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1690062                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1662779                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            646865                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525226                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11803220                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11803001                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6901436                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18038270                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524192                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382600                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8823659                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10815607                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1884457                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2930                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       184398                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     20290853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.385956                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     15897037     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2128730     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       829982      4.09%     92.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       444934      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       333761      1.64%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       186502      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       115937      0.57%     98.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102825      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       251145      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     20290853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8823659                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10815607                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1621860                       # Number of memory references committed
system.switch_cpus1.commit.loads               991552                       # Number of loads committed
system.switch_cpus1.commit.membars               1462                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1552497                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9745697                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       219718                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       251145                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            32739707                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           25743453                       # The number of ROB writes
system.switch_cpus1.timesIdled                 288961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1882407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8823659                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10815607                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8823659                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.551838                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.551838                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.391874                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.391874                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        53329618                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16359213                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       11867030                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2926                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                22516537                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1863106                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1524594                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       183685                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       765858                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          731620                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          191779                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8335                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     17931269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10418280                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1863106                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       923399                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2172987                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         502190                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        390450                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1098692                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       183755                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     20810834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18637847     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          100687      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          160458      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          216939      1.04%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          223940      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          190167      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          105988      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          158644      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1016164      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     20810834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082744                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462695                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17748756                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       574805                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2168924                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2445                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        315901                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       306292                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12782770                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        315901                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17797363                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         123012                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       340484                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2123474                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       110597                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12777840                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         14912                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        48299                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     17828980                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     59439353                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     59439353                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15430372                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2398608                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3171                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1653                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           332329                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1196426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       647416                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         7658                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       239220                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12762428                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3181                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12109720                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1828                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1427298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3429773                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          122                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     20810834                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581895                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267591                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     15620721     75.06%     75.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2186215     10.51%     85.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1091143      5.24%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       781531      3.76%     94.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       620460      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       255647      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       160165      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        84055      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        10897      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     20810834                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2559     12.70%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7556     37.49%     50.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10039     49.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10185773     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       180813      1.49%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1517      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1096403      9.05%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       645214      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12109720                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.537814                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              20154                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     45052256                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14192968                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11927596                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12129874                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        24035                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       194044                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         9752                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        315901                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          97746                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11299                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12765634                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1196426                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       647416                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1654                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9600                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       106613                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       103725                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       210338                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11942749                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1031894                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       166971                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1677057                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1696311                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            645163                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.530399                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11927724                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11927596                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6847545                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18452898                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.529726                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371082                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8994904                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11067964                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1697681                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3059                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       185792                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     20494933                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540034                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378115                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     15899330     77.58%     77.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2305203     11.25%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       844778      4.12%     92.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       405062      1.98%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       373990      1.82%     96.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       197385      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       150035      0.73%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        78276      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       240874      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     20494933                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8994904                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11067964                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1640046                       # Number of memory references committed
system.switch_cpus2.commit.loads              1002382                       # Number of loads committed
system.switch_cpus2.commit.membars               1526                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1596016                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9972070                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       227887                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       240874                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            33019639                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           25847206                       # The number of ROB writes
system.switch_cpus2.timesIdled                 273679                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1705703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8994904                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11067964                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8994904                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.503255                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.503255                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.399480                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.399480                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        53745664                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16616044                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11848574                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3056                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                22516544                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1703758                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1529455                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       135440                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1153474                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1136046                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           97036                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         3988                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     18135715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               9693058                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1703758                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1233082                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2162750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         450019                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        254448                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1097165                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       132650                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     20866762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.517665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.754052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        18704012     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          338671      1.62%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          161121      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          334224      1.60%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           98076      0.47%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          310788      1.49%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           46416      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           73972      0.35%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          799482      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     20866762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075667                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.430486                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17850554                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       543992                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2158265                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1825                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        312122                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       153383                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1727                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      10782126                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4246                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        312122                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17882326                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         347999                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       102559                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2130675                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        91077                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      10765190                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          8343                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        76465                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     14046475                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     48691243                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     48691243                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     11339468                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2707007                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1393                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          715                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           184153                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1998024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       300818                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1792                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        66649                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          10709287                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1399                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         10011699                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         6430                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1972624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4049147                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     20866762                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.479792                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.088609                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16466857     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1367031      6.55%     85.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1498875      7.18%     92.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       865222      4.15%     96.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       430581      2.06%     98.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       108198      0.52%     99.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       124563      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2920      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2515      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     20866762                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          16072     57.04%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          6670     23.67%     80.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         5435     19.29%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      7815250     78.06%     78.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        74783      0.75%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          679      0.01%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1822970     18.21%     97.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       298017      2.98%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      10011699                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.444637                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              28177                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002814                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     40924767                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     12683340                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      9756378                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      10039876                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         7670                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       411519                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         8056                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        312122                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         216360                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11465                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     10710693                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1215                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1998024                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       300818                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          713                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3658                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          200                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        91139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        51980                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       143119                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      9889144                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1798422                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       122555                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2096409                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1508492                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            297987                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.439195                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               9758764                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              9756378                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          5917285                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         12651272                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.433298                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.467723                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      7792786                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      8723869                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1987275                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       134420                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     20554640                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.424423                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297449                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17331732     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1248457      6.07%     90.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       820197      3.99%     94.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       254867      1.24%     95.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       433662      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        80704      0.39%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        50988      0.25%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        45943      0.22%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       288090      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     20554640                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      7792786                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       8723869                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1879267                       # Number of memory references committed
system.switch_cpus3.commit.loads              1586505                       # Number of loads committed
system.switch_cpus3.commit.membars                684                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1343336                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          7608475                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       104229                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       288090                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            30977668                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           21734681                       # The number of ROB writes
system.switch_cpus3.timesIdled                 407446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1649782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            7792786                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              8723869                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      7792786                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.889409                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.889409                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.346092                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.346092                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        46052607                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       12659365                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       11541277                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1372                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                22516544                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1757933                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1585806                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        94033                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       656710                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          627086                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           96985                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4190                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18615834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11059059                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1757933                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       724071                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2185851                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         295053                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        410985                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1070571                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        94383                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     21411345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.934988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19225494     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           77936      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          160149      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           66092      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          362695      1.69%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          322322      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           62688      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          131637      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1002332      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     21411345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078073                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491153                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18512600                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       515604                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2177581                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         7116                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        198438                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       154540                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12966831                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1460                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        198438                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18531949                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         358284                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        97584                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2166489                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        58595                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12959034                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         24628                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        21466                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          342                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     15222963                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     61035167                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     61035167                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     13479462                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         1743478                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1519                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          775                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           149093                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3054229                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1544645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        13968                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        74953                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12932313                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1523                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12429294                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         6540                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1007913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      2416021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     21411345                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580500                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.378078                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16997669     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1319388      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1085417      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       468853      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       595163      2.78%     95.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       575600      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       327246      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        25687      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        16322      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     21411345                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          31401     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        244938     86.40%     97.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         7162      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      7801665     62.77%     62.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       108518      0.87%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2977500     23.96%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1540867     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12429294                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.552007                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             283501                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022809                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     46559974                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     13942103                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12321769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12712795                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        22475                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       119452                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10072                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1104                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        198438                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         326026                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        16268                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12933847                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          159                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3054229                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1544645                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          775                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         11037                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        54068                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        56010                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       110078                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12341075                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      2967464                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        88219                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             4508169                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1616934                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1540705                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548089                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12322226                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12321769                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6656780                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         13121385                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.547232                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507323                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10003890                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11756270                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1178768                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        95877                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     21212907                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554204                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.377967                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     16951027     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1554066      7.33%     87.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       730040      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       721799      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       195598      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       839133      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        62794      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        45694      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       112756      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     21212907                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10003890                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11756270                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               4469348                       # Number of memory references committed
system.switch_cpus4.commit.loads              2934775                       # Number of loads committed
system.switch_cpus4.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1552703                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10454019                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       113910                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       112756                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            34035163                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           26068556                       # The number of ROB writes
system.switch_cpus4.timesIdled                 409943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1105199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10003890                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11756270                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10003890                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.250779                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.250779                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.444291                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.444291                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        61003548                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       14315422                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       15434703                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                22516544                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1756937                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1584884                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        94301                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       652762                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          626838                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           96994                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4179                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     18613409                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11056450                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1756937                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       723832                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2185719                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         295980                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        409557                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1070658                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        94606                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     21408014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.934831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        19222295     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           78134      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          160183      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           66082      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          362726      1.69%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          322445      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           62925      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          131146      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1002078      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     21408014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078029                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491037                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        18509898                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       514470                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2177476                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7074                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        199090                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       154432                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12963643                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1442                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        199090                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        18529262                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         357445                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        97613                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2166354                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        58244                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12955798                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24544                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        21296                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          255                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     15217469                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     61021905                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     61021905                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     13468767                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1748702                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1555                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          811                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           149043                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3054185                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1544444                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        14100                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        75308                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12928900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12425468                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         6567                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1011051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2420268                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     21408014                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580412                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378039                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16995704     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1319593      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1084408      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       468393      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       595156      2.78%     95.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       575660      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       327025      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        25794      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        16281      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     21408014                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31524     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        244911     86.36%     97.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7155      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      7798650     62.76%     62.76% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       108502      0.87%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          743      0.01%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2977005     23.96%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1540568     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12425468                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.551837                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             283590                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022823                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46549107                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     13941869                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12317403                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12709058                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        22453                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       120135                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10316                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1102                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        199090                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         324968                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        16265                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12930472                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3054185                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1544444                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          812                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         11049                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          358                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        54260                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        56192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       110452                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12336923                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2966861                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        88545                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             4507257                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1615891                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1540396                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.547905                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12317852                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12317403                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6653981                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         13116185                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547038                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507311                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9997653                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11748499                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1183101                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1499                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        96152                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     21208924                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.553941                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.377763                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     16949927     79.92%     79.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1553319      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       729497      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       720814      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       195442      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       838691      3.95%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        62861      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        45629      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       112744      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     21208924                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9997653                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11748499                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4468178                       # Number of memory references committed
system.switch_cpus5.commit.loads              2934050                       # Number of loads committed
system.switch_cpus5.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1551530                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10447026                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       113733                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       112744                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34027754                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           26062320                       # The number of ROB writes
system.switch_cpus5.timesIdled                 410132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1108530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9997653                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11748499                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9997653                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.252183                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.252183                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.444014                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.444014                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60985062                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14308868                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       15431136                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1498                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                22516544                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1704359                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1529634                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       135319                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1153594                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1135635                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           96855                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         3941                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18128731                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               9695966                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1704359                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1232490                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2162306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         449998                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        261968                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1096596                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       132507                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     20866963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.517828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.754584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        18704657     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          338707      1.62%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          160181      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          333812      1.60%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           98227      0.47%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          310615      1.49%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           46256      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           74586      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          799922      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     20866963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.075694                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.430615                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        17846057                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       548996                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2157908                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1764                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        312234                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       153869                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1724                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      10785770                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4216                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        312234                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        17877742                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         349162                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       106871                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2130147                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        90803                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      10768628                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8352                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        76127                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     14050930                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     48704035                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     48704035                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     11338232                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2712681                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1376                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          699                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           184317                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1997889                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       300657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         2530                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        67815                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          10712165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         10012697                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         6406                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1976453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4056364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     20866963                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.479835                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.088601                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16467492     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1365279      6.54%     85.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1499298      7.19%     92.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       866337      4.15%     96.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       430715      2.06%     98.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       107984      0.52%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       124452      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         2929      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2477      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     20866963                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          15962     56.64%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     56.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          6757     23.98%     80.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         5463     19.38%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      7816592     78.07%     78.07% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        74855      0.75%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          679      0.01%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1822535     18.20%     97.02% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       298036      2.98%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      10012697                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.444682                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28182                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002815                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     40926942                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     12690025                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      9757698                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      10040879                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         7916                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       411473                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         7957                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        312234                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         218831                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        11366                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     10713551                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          425                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1997889                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       300657                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          696                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          3629                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        90894                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        52202                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       143096                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      9890236                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1798123                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       122458                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2096133                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1508789                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            298010                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.439243                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               9760039                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              9757698                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          5918013                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         12656206                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.433357                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.467598                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      7792043                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      8722959                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1991030                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       134297                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20554729                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.424377                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.297519                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17332966     84.33%     84.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1247710      6.07%     90.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       819735      3.99%     94.38% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       254600      1.24%     95.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       434138      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        80137      0.39%     98.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        51416      0.25%     98.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        45970      0.22%     98.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       288057      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20554729                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      7792043                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       8722959                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1879114                       # Number of memory references committed
system.switch_cpus6.commit.loads              1586414                       # Number of loads committed
system.switch_cpus6.commit.membars                684                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1343209                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          7607657                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       104212                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       288057                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            30980635                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           21740484                       # The number of ROB writes
system.switch_cpus6.timesIdled                 407175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1649581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            7792043                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              8722959                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      7792043                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.889684                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.889684                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.346059                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.346059                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        46056308                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       12660724                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       11544151                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1368                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                22516544                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1835815                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1501719                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       181112                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       753034                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          721909                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          187696                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         7994                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17795279                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10418725                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1835815                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       909605                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2182353                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         528064                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        308639                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1096275                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       182379                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     20629269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.969567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        18446916     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          118264      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          185987      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          297377      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          123429      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          137196      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          146582      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           96036      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1077482      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     20629269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081532                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462714                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17634141                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       471445                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2175153                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         5800                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        342727                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       300459                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12723209                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1610                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        342727                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17662019                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         147292                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       245079                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2153520                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        78629                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12714128                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1425                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         21424                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        30065                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         3737                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     17644758                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     59141167                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     59141167                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15022150                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2622608                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3259                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1805                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           238090                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1213583                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       651029                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        19259                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       148509                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12694363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3270                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         11997728                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15199                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1640078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3668356                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          339                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     20629269                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581588                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.274101                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     15575228     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2026626      9.82%     85.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1107927      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       756026      3.66%     94.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       709070      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       203556      0.99%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       159738      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        54102      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        36996      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     20629269                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2874     12.49%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9171     39.85%     52.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        10966     47.66%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10051600     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       189708      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1452      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1108079      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       646889      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      11997728                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532841                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              23011                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001918                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     44662935                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14337865                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     11802257                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12020739                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        35902                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       221929                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        20665                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          771                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        342727                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         102909                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        10595                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12697652                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         2415                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1213583                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       651029                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1806                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          7782                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       105168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       104064                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       209232                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11825299                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1042540                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       172429                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1689114                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1662926                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            646574                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525183                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11802463                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11802257                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6901061                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18040175                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524159                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382538                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8824559                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     10816709                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1880965                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         2931                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       184684                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     20286542                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533196                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386466                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     15893506     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2128451     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       829050      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       445050      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       333887      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       186213      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       116004      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       102677      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       251704      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     20286542                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8824559                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      10816709                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1622018                       # Number of memory references committed
system.switch_cpus7.commit.loads               991654                       # Number of loads committed
system.switch_cpus7.commit.membars               1462                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1552646                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9746694                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       219739                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       251704                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            32732447                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           25738104                       # The number of ROB writes
system.switch_cpus7.timesIdled                 289111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1887275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8824559                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             10816709                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8824559                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.551577                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.551577                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.391914                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.391914                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        53321182                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16358625                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       11863083                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          2928                       # number of misc regfile writes
system.l2.replacements                          16319                       # number of replacements
system.l2.tagsinuse                      32766.030767                       # Cycle average of tags in use
system.l2.total_refs                          1412386                       # Total number of references to valid blocks.
system.l2.sampled_refs                          49083                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.775462                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           181.267074                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     30.793013                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1295.645109                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     27.814134                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1010.704987                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     33.168153                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    479.767853                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     22.651725                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    800.918750                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     29.032997                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1298.694267                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     31.045281                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1302.456644                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     22.452229                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    805.060067                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     28.760250                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1005.839478                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3386.197566                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3065.169208                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2114.933096                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3010.426308                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3382.562513                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3363.275050                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3009.751769                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3027.643244                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005532                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000940                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.039540                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000849                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.030844                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001012                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.014641                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000691                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.024442                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000886                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.039633                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000947                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.039748                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000685                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.024568                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000878                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.030696                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.103339                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.093542                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.064543                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.091871                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.103228                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.102639                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.091850                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.092396                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999940                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4636                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4339                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2743                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3450                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4633                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4613                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         3420                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4347                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32189                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9623                       # number of Writeback hits
system.l2.Writeback_hits::total                  9623                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    75                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4642                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4354                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2758                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3456                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4639                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4619                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3426                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4362                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32264                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4642                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4354                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2758                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3456                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4639                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4619                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3426                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4362                       # number of overall hits
system.l2.overall_hits::total                   32264                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2589                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2092                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          998                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1548                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2583                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2602                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1560                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2066                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 16319                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2589                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2092                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          998                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1548                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2583                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2602                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1560                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2066                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16319                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2589                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2092                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          998                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1548                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2583                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2602                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1560                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2066                       # number of overall misses
system.l2.overall_misses::total                 16319                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5566103                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    391901758                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5345117                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    314950599                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5869168                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    150661431                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4478679                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    232983676                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5411814                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    390667510                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5523207                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    393864489                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4739674                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    234791532                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5573284                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    311192993                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2463521034                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5566103                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    391901758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5345117                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    314950599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5869168                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    150661431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4478679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    232983676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5411814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    390667510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5523207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    393864489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4739674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    234791532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5573284                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    311192993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2463521034                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5566103                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    391901758                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5345117                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    314950599                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5869168                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    150661431                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4478679                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    232983676                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5411814                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    390667510                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5523207                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    393864489                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4739674                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    234791532                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5573284                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    311192993                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2463521034                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6431                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         7216                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7215                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         4980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         6413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               48508                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9623                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9623                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                75                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7231                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6446                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3756                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5004                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         7222                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7221                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         4986                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         6428                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48583                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7231                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6446                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3756                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5004                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         7222                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7221                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         4986                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         6428                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48583                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.358339                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.325299                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.266774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.309724                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.357955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.360638                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.313253                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.322158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.336419                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.358042                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.324542                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.265708                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.309353                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.357657                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.360338                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.312876                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.321406                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.335899                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.358042                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.324542                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.265708                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.309353                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.357657                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.360338                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.312876                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.321406                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.335899                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150435.216216                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151371.864813                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152717.628571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150549.999522                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150491.487179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150963.357715                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149289.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150506.250646                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 154623.257143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151245.648471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149275.864865                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151369.903536                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152892.709677                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150507.392308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150629.297297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150625.843659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150960.293768                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150435.216216                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151371.864813                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152717.628571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150549.999522                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150491.487179                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150963.357715                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149289.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150506.250646                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 154623.257143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151245.648471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149275.864865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151369.903536                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152892.709677                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150507.392308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150629.297297                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150625.843659                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150960.293768                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150435.216216                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151371.864813                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152717.628571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150549.999522                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150491.487179                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150963.357715                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149289.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150506.250646                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 154623.257143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151245.648471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149275.864865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151369.903536                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152892.709677                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150507.392308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150629.297297                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150625.843659                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150960.293768                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3911                       # number of writebacks
system.l2.writebacks::total                      3911                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2589                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2092                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          998                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1548                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2583                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2602                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1560                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2066                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            16319                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16319                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16319                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3413432                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    241189794                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3307524                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    193114743                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3597469                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     92532457                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2729295                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    142788474                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3378166                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    240337073                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3371048                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    242427689                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2935476                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    143909590                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3416847                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    190844329                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1513293406                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3413432                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    241189794                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3307524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    193114743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3597469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     92532457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2729295                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    142788474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3378166                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    240337073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3371048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    242427689                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2935476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    143909590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3416847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    190844329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1513293406                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3413432                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    241189794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3307524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    193114743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3597469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     92532457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2729295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    142788474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3378166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    240337073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3371048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    242427689                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2935476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    143909590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3416847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    190844329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1513293406                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.358339                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.325299                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266774                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.309724                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.357955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.360638                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.313253                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.322158                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.336419                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.358042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.324542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.265708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.309353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.357657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.360338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.312876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.321406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.335899                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.358042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.324542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.265708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.309353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.357657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.360338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.312876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.321406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.335899                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92254.918919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93159.441483                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94500.685714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92311.062620                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92242.794872                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92717.892786                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90976.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92240.616279                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 96519.028571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93045.711576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91109.405405                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93169.749808                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94692.774194                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92249.737179                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92347.216216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92373.828170                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92731.993750                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92254.918919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93159.441483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94500.685714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92311.062620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92242.794872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92717.892786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90976.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92240.616279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 96519.028571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93045.711576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91109.405405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93169.749808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94692.774194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92249.737179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92347.216216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92373.828170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92731.993750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92254.918919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93159.441483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94500.685714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92311.062620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92242.794872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92717.892786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90976.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92240.616279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 96519.028571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93045.711576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91109.405405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93169.749808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94692.774194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92249.737179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92347.216216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92373.828170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92731.993750                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               573.937840                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001078200                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1723026.161790                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    32.211016                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.726824                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.051620                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.868152                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.919772                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1070310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1070310                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1070310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1070310                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1070310                       # number of overall hits
system.cpu0.icache.overall_hits::total        1070310                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8497634                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8497634                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8497634                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8497634                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8497634                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8497634                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1070361                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1070361                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1070361                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1070361                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1070361                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1070361                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000048                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000048                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 166620.274510                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 166620.274510                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 166620.274510                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 166620.274510                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 166620.274510                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 166620.274510                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6790852                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6790852                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6790852                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6790852                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6790852                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6790852                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178706.631579                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178706.631579                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178706.631579                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178706.631579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178706.631579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178706.631579                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7231                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393103719                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7487                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52504.837585                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.784976                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.215024                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432754                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567246                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2800216                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2800216                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4332993                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4332993                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4332993                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4332993                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        25594                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        25594                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           19                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25613                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25613                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25613                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25613                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2875866245                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2875866245                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1438617                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1438617                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2877304862                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2877304862                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2877304862                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2877304862                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825810                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825810                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358606                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358606                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358606                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358606                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009057                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009057                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005876                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005876                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005876                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005876                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112364.860710                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112364.860710                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 75716.684211                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75716.684211                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112337.674696                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112337.674696                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112337.674696                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112337.674696                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1669                       # number of writebacks
system.cpu0.dcache.writebacks::total             1669                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        18369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18369                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18382                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18382                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18382                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18382                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7225                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7225                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7231                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7231                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7231                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7231                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    741845391                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    741845391                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    742229991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    742229991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    742229991                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    742229991                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001659                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001659                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001659                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001659                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102677.562768                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102677.562768                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102645.552621                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102645.552621                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102645.552621                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102645.552621                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               519.417627                       # Cycle average of tags in use
system.cpu1.icache.total_refs               977199507                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1857793.739544                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.417627                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.047144                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.832400                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1095992                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1095992                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1095992                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1095992                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1095992                       # number of overall hits
system.cpu1.icache.overall_hits::total        1095992                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7061560                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7061560                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7061560                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7061560                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7061560                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7061560                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1096039                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1096039                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1096039                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1096039                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1096039                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1096039                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 150245.957447                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 150245.957447                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 150245.957447                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 150245.957447                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 150245.957447                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 150245.957447                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5844361                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5844361                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5844361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5844361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5844361                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5844361                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162343.361111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162343.361111                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162343.361111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162343.361111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162343.361111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162343.361111                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6446                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162701432                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6702                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24276.549090                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   228.029132                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    27.970868                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.890739                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.109261                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       759370                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         759370                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       627264                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        627264                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1710                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1710                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1463                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1463                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1386634                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1386634                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1386634                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1386634                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16458                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16458                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           84                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16542                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16542                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16542                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16542                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1831809467                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1831809467                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7013157                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7013157                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1838822624                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1838822624                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1838822624                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1838822624                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       775828                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       775828                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       627348                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       627348                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1463                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1463                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1403176                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1403176                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1403176                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1403176                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021213                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021213                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000134                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000134                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011789                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011789                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011789                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011789                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111302.069936                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111302.069936                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83489.964286                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83489.964286                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111160.840527                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111160.840527                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111160.840527                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111160.840527                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1275                       # number of writebacks
system.cpu1.dcache.writebacks::total             1275                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10027                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10027                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           69                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10096                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10096                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10096                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10096                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6431                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6446                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6446                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6446                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6446                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    624423414                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    624423414                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       988507                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       988507                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    625411921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    625411921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    625411921                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    625411921                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008289                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008289                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004594                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004594                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97095.850412                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97095.850412                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65900.466667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65900.466667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97023.257989                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97023.257989                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97023.257989                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97023.257989                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               509.435538                       # Cycle average of tags in use
system.cpu2.icache.total_refs               971549008                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1886502.928155                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.435538                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055185                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.816403                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1098646                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1098646                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1098646                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1098646                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1098646                       # number of overall hits
system.cpu2.icache.overall_hits::total        1098646                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total           46                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7304040                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7304040                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7304040                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7304040                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7304040                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7304040                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1098692                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1098692                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1098692                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1098692                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1098692                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1098692                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158783.478261                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158783.478261                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158783.478261                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158783.478261                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158783.478261                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158783.478261                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6303471                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6303471                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6303471                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6303471                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6303471                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6303471                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157586.775000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157586.775000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157586.775000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157586.775000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157586.775000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157586.775000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3756                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148004234                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4012                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36890.387338                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.492121                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.507879                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.869110                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.130890                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       755119                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         755119                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       634638                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        634638                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1632                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1632                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1528                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1528                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1389757                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1389757                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1389757                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1389757                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11883                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11883                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           86                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11969                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11969                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11969                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11969                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1334534766                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1334534766                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7240730                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7240730                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1341775496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1341775496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1341775496                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1341775496                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       767002                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       767002                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       634724                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       634724                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1528                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1528                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1401726                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1401726                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1401726                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1401726                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015493                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015493                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000135                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000135                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008539                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008539                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008539                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008539                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112306.216107                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112306.216107                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84194.534884                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84194.534884                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112104.227254                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112104.227254                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112104.227254                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112104.227254                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          807                       # number of writebacks
system.cpu2.dcache.writebacks::total              807                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8142                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8142                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           71                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8213                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8213                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8213                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8213                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3741                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3741                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3756                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3756                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3756                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3756                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    341708370                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    341708370                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       980125                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       980125                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    342688495                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    342688495                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    342688495                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    342688495                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004877                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004877                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002680                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002680                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002680                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002680                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91341.451484                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91341.451484                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65341.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65341.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91237.618477                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91237.618477                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91237.618477                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91237.618477                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               549.885439                       # Cycle average of tags in use
system.cpu3.icache.total_refs               888912975                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1593034.005376                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    23.556411                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.329028                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.037751                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843476                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.881227                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1097128                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1097128                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1097128                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1097128                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1097128                       # number of overall hits
system.cpu3.icache.overall_hits::total        1097128                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.cpu3.icache.overall_misses::total           37                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5649043                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5649043                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5649043                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5649043                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5649043                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5649043                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1097165                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1097165                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1097165                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1097165                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1097165                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1097165                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 152676.837838                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 152676.837838                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 152676.837838                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 152676.837838                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 152676.837838                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 152676.837838                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           31                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           31                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           31                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4881093                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4881093                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4881093                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4881093                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4881093                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4881093                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157454.612903                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157454.612903                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157454.612903                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157454.612903                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157454.612903                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157454.612903                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5004                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               199355225                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5260                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              37900.232890                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   184.266235                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    71.733765                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.719790                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.280210                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1651339                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1651339                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       291349                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        291349                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          701                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          701                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          686                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          686                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1942688                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1942688                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1942688                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1942688                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        17475                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        17475                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        17505                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         17505                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        17505                       # number of overall misses
system.cpu3.dcache.overall_misses::total        17505                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1816518050                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1816518050                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2730566                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2730566                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1819248616                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1819248616                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1819248616                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1819248616                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1668814                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1668814                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       291379                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       291379                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          686                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          686                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1960193                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1960193                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1960193                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1960193                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010472                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010472                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000103                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008930                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008930                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008930                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008930                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 103949.530758                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103949.530758                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 91018.866667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 91018.866667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 103927.370237                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 103927.370237                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 103927.370237                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 103927.370237                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          600                       # number of writebacks
system.cpu3.dcache.writebacks::total              600                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        12477                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        12477                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        12501                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12501                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        12501                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12501                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4998                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4998                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5004                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5004                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5004                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5004                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    477154899                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    477154899                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       416081                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       416081                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    477570980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    477570980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    477570980                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    477570980                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002995                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002995                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002553                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002553                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002553                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002553                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 95469.167467                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 95469.167467                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69346.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69346.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 95437.845723                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95437.845723                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 95437.845723                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95437.845723                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               572.675314                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001078412                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1728978.259067                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    30.948229                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.727085                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.049597                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868152                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.917749                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1070522                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1070522                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1070522                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1070522                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1070522                       # number of overall hits
system.cpu4.icache.overall_hits::total        1070522                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7855648                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7855648                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7855648                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7855648                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7855648                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7855648                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1070571                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1070571                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1070571                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1070571                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1070571                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1070571                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000046                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000046                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 160319.346939                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 160319.346939                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 160319.346939                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 160319.346939                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 160319.346939                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 160319.346939                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6085471                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6085471                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6085471                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6085471                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6085471                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6085471                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 169040.861111                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169040.861111                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 169040.861111                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169040.861111                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 169040.861111                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169040.861111                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  7222                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               393104009                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  7478                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              52568.067531                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   110.785078                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   145.214922                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.432754                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.567246                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      2800246                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2800246                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1533036                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1533036                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          753                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          753                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          748                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      4333282                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4333282                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      4333282                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4333282                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        25517                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        25517                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           18                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        25535                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         25535                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        25535                       # number of overall misses
system.cpu4.dcache.overall_misses::total        25535                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2865009093                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2865009093                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1535519                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1535519                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2866544612                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2866544612                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2866544612                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2866544612                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      2825763                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2825763                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1533054                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1533054                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      4358817                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      4358817                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      4358817                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      4358817                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009030                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009030                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000012                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005858                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005858                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005858                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005858                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112278.445468                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112278.445468                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85306.611111                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85306.611111                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112259.432622                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112259.432622                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112259.432622                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112259.432622                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1728                       # number of writebacks
system.cpu4.dcache.writebacks::total             1728                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        18301                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        18301                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        18313                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        18313                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        18313                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        18313                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         7216                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         7216                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         7222                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7222                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         7222                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7222                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    739342052                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    739342052                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       418417                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       418417                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    739760469                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    739760469                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    739760469                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    739760469                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001657                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001657                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 102458.710089                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 102458.710089                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69736.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69736.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 102431.524370                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 102431.524370                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 102431.524370                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 102431.524370                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     3                       # number of replacements
system.cpu5.icache.tagsinuse               572.629077                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001078500                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1723026.678141                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    32.182802                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   540.446275                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.051575                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.866100                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.917675                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1070610                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1070610                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1070610                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1070610                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1070610                       # number of overall hits
system.cpu5.icache.overall_hits::total        1070610                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           48                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           48                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           48                       # number of overall misses
system.cpu5.icache.overall_misses::total           48                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8120840                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8120840                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8120840                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8120840                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8120840                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8120840                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1070658                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1070658                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1070658                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1070658                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1070658                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1070658                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 169184.166667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 169184.166667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 169184.166667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 169184.166667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 169184.166667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 169184.166667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6659499                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6659499                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6659499                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6659499                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6659499                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6659499                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 175249.973684                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 175249.973684                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 175249.973684                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 175249.973684                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 175249.973684                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 175249.973684                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7221                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               393103180                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7477                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              52574.987294                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   110.782177                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   145.217823                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.432743                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.567257                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      2799823                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2799823                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1532589                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1532589                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          793                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          793                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          749                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          749                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4332412                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4332412                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4332412                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4332412                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        25499                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        25499                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           20                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        25519                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         25519                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        25519                       # number of overall misses
system.cpu5.dcache.overall_misses::total        25519                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2867182488                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2867182488                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1971511                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1971511                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2869153999                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2869153999                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2869153999                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2869153999                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      2825322                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2825322                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1532609                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1532609                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4357931                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4357931                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4357931                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4357931                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009025                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009025                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000013                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005856                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005856                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005856                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005856                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112442.938468                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112442.938468                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 98575.550000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 98575.550000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112432.070183                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112432.070183                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112432.070183                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112432.070183                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1689                       # number of writebacks
system.cpu5.dcache.writebacks::total             1689                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        18284                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        18284                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        18298                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        18298                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        18298                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        18298                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7215                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7215                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7221                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7221                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7221                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7221                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    741029584                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    741029584                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       587382                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       587382                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    741616966                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    741616966                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    741616966                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    741616966                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001657                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001657                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 102706.803049                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 102706.803049                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        97897                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        97897                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 102702.806536                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 102702.806536                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 102702.806536                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 102702.806536                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               549.328624                       # Cycle average of tags in use
system.cpu6.icache.total_refs               888912403                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1590183.189624                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    23.212483                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   526.116142                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.037199                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.843135                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.880334                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1096556                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1096556                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1096556                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1096556                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1096556                       # number of overall hits
system.cpu6.icache.overall_hits::total        1096556                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.cpu6.icache.overall_misses::total           40                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6270451                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6270451                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6270451                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6270451                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6270451                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6270451                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1096596                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1096596                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1096596                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1096596                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1096596                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1096596                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 156761.275000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 156761.275000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 156761.275000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 156761.275000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 156761.275000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 156761.275000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           32                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           32                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           32                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5195934                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5195934                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5195934                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5195934                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5195934                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5195934                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162372.937500                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162372.937500                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162372.937500                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162372.937500                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162372.937500                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162372.937500                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4986                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               199354648                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5242                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              38030.264784                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   184.972500                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    71.027500                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.722549                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.277451                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1650838                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1650838                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       291290                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        291290                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          686                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          686                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          684                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          684                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1942128                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1942128                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1942128                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1942128                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17509                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17509                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        17539                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         17539                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        17539                       # number of overall misses
system.cpu6.dcache.overall_misses::total        17539                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1824557784                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1824557784                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2538754                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2538754                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1827096538                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1827096538                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1827096538                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1827096538                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1668347                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1668347                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       291320                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       291320                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          684                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          684                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1959667                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1959667                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1959667                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1959667                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010495                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010495                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008950                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008950                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008950                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008950                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 104206.852704                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 104206.852704                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84625.133333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84625.133333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 104173.358686                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 104173.358686                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 104173.358686                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 104173.358686                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          589                       # number of writebacks
system.cpu6.dcache.writebacks::total              589                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12529                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12529                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12553                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12553                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12553                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12553                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4980                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4980                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4986                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4986                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4986                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4986                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    476848649                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    476848649                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       393659                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       393659                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    477242308                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    477242308                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    477242308                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    477242308                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002985                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002985                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002544                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002544                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002544                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002544                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 95752.740763                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 95752.740763                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65609.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65609.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 95716.467710                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 95716.467710                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 95716.467710                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 95716.467710                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               520.325749                       # Cycle average of tags in use
system.cpu7.icache.total_refs               977199740                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1850757.083333                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.325749                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.048599                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.833855                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1096225                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1096225                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1096225                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1096225                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1096225                       # number of overall hits
system.cpu7.icache.overall_hits::total        1096225                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7568511                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7568511                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7568511                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7568511                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7568511                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7568511                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1096275                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1096275                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1096275                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1096275                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1096275                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1096275                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 151370.220000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 151370.220000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 151370.220000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 151370.220000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 151370.220000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 151370.220000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6079292                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6079292                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6079292                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6079292                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6079292                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6079292                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 159981.368421                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 159981.368421                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 159981.368421                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 159981.368421                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 159981.368421                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 159981.368421                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6428                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               162700767                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6684                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              24341.826302                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   228.065551                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    27.934449                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.890881                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.109119                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       758609                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         758609                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       627312                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        627312                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1757                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1464                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1464                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1385921                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1385921                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1385921                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1385921                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        16398                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        16398                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           91                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        16489                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         16489                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        16489                       # number of overall misses
system.cpu7.dcache.overall_misses::total        16489                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1824145772                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1824145772                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7478762                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7478762                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1831624534                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1831624534                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1831624534                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1831624534                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       775007                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       775007                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       627403                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       627403                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1464                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1464                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1402410                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1402410                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1402410                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1402410                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021159                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021159                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000145                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000145                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011758                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011758                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011758                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011758                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111241.966825                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111241.966825                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82184.197802                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82184.197802                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111081.601916                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111081.601916                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111081.601916                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111081.601916                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1266                       # number of writebacks
system.cpu7.dcache.writebacks::total             1266                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         9985                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         9985                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           76                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10061                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10061                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10061                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10061                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6413                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6413                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6428                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6428                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6428                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6428                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    621551113                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    621551113                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       983879                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       983879                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    622534992                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    622534992                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    622534992                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    622534992                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008275                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008275                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004584                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004584                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004584                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004584                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 96920.491658                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 96920.491658                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65591.933333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65591.933333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 96847.385190                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 96847.385190                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 96847.385190                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 96847.385190                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
