
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip'.
Command: link_design -top system_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.dcp' for cell 'system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/constrs_1/new/PL_pins.xdc]
Finished Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/constrs_1/new/PL_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1698.527 ; gain = 400.238 ; free physical = 85100 ; free virtual = 93936
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1778.555 ; gain = 80.016 ; free physical = 85088 ; free virtual = 93925
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1176e47ed

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2230.047 ; gain = 0.000 ; free physical = 84717 ; free virtual = 93554
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17cba8061

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2230.047 ; gain = 0.000 ; free physical = 84717 ; free virtual = 93554
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 125610a1a

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2230.047 ; gain = 0.000 ; free physical = 84718 ; free virtual = 93555
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 255 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst to drive 1001 load(s) on clock net FCLK_CLK0
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 18565a069

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2230.051 ; gain = 0.004 ; free physical = 84718 ; free virtual = 93555
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18565a069

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2230.051 ; gain = 0.004 ; free physical = 84714 ; free virtual = 93551
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2230.051 ; gain = 0.000 ; free physical = 84714 ; free virtual = 93551
Ending Logic Optimization Task | Checksum: 1bb29f8e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2230.051 ; gain = 0.004 ; free physical = 84712 ; free virtual = 93549

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1dc782a59

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2230.051 ; gain = 0.000 ; free physical = 84709 ; free virtual = 93546
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 2230.051 ; gain = 531.512 ; free physical = 84709 ; free virtual = 93546
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2260.062 ; gain = 0.004 ; free physical = 84712 ; free virtual = 93550
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_0 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_1 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_10 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_11 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_12 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_13 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_14 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_15 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_16 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_17 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_18 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_19 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_2 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_20 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_21 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_22 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_23 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_24 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_25 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_26 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_27 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_28 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_29 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_3 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_30 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_31 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_4 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_5 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_6 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_7 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_8 pin IO drives one or more invalid loads.
ERROR: [DRC REQP-1582] iobuf_io_loaded: IOBUF LED_DutyCycle_tri_iobuf_9 pin IO drives one or more invalid loads.
INFO: [Vivado_Tcl 4-198] DRC finished with 32 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 33 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Jan 16 19:24:11 2018...
