// Seed: 1999932154
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input reg id_4
);
  reg   id_5;
  logic id_6;
  always @(posedge 1) begin
    id_5 <= 1;
    id_3 = 1;
    SystemTFIdentifier(1);
    id_3 <= id_4;
  end
endmodule
