--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml reflex.twx reflex.ncd -o reflex.twr reflex.pcf

Design file:              reflex.ncd
Physical constraint file: reflex.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2580 paths analyzed, 520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.689ns.
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd2 (SLICE_X18Y24.BX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_status_2 (FF)
  Destination:          state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.232 - 0.245)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_status_2 to state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.BMUX    Tshcko                0.461   delay_status<7>
                                                       delay_status_2
    SLICE_X14Y23.A1      net (fanout=2)        0.965   delay_status<2>
    SLICE_X14Y23.COUT    Topcya                0.395   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<0>1
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.BMUX    Tcinb                 0.222   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X14Y34.B3      net (fanout=2)        1.003   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X14Y34.B       Tilo                  0.205   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X18Y24.BX      net (fanout=3)        1.093   state_FSM_FFd2-In
    SLICE_X18Y24.CLK     Tdick                 0.136   state_FSM_FFd1_1
                                                       state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (1.495ns logic, 3.146ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_status_10 (FF)
  Destination:          state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.232 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_status_10 to state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.BMUX    Tshcko                0.461   delay_status<27>
                                                       delay_status_10
    SLICE_X14Y23.D2      net (fanout=2)        1.015   delay_status<10>
    SLICE_X14Y23.COUT    Topcyd                0.260   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.BMUX    Tcinb                 0.222   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X14Y34.B3      net (fanout=2)        1.003   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X14Y34.B       Tilo                  0.205   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X18Y24.BX      net (fanout=3)        1.093   state_FSM_FFd2-In
    SLICE_X18Y24.CLK     Tdick                 0.136   state_FSM_FFd1_1
                                                       state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (1.360ns logic, 3.196ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_status_0 (FF)
  Destination:          state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.437ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.232 - 0.245)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_status_0 to state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AMUX    Tshcko                0.461   delay_status<7>
                                                       delay_status_0
    SLICE_X14Y23.A2      net (fanout=2)        0.761   delay_status<0>
    SLICE_X14Y23.COUT    Topcya                0.395   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<0>1
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.BMUX    Tcinb                 0.222   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X14Y34.B3      net (fanout=2)        1.003   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X14Y34.B       Tilo                  0.205   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X18Y24.BX      net (fanout=3)        1.093   state_FSM_FFd2-In
    SLICE_X18Y24.CLK     Tdick                 0.136   state_FSM_FFd1_1
                                                       state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (1.495ns logic, 2.942ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd2_1 (SLICE_X14Y31.DX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_status_2 (FF)
  Destination:          state_FSM_FFd2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.148ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.244 - 0.245)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_status_2 to state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.BMUX    Tshcko                0.461   delay_status<7>
                                                       delay_status_2
    SLICE_X14Y23.A1      net (fanout=2)        0.965   delay_status<2>
    SLICE_X14Y23.COUT    Topcya                0.395   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<0>1
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.BMUX    Tcinb                 0.222   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X14Y34.B3      net (fanout=2)        1.003   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X14Y34.B       Tilo                  0.205   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X14Y31.DX      net (fanout=3)        0.600   state_FSM_FFd2-In
    SLICE_X14Y31.CLK     Tdick                 0.136   state_FSM_FFd2_1
                                                       state_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.148ns (1.495ns logic, 2.653ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_status_10 (FF)
  Destination:          state_FSM_FFd2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.244 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_status_10 to state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.BMUX    Tshcko                0.461   delay_status<27>
                                                       delay_status_10
    SLICE_X14Y23.D2      net (fanout=2)        1.015   delay_status<10>
    SLICE_X14Y23.COUT    Topcyd                0.260   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.BMUX    Tcinb                 0.222   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X14Y34.B3      net (fanout=2)        1.003   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X14Y34.B       Tilo                  0.205   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X14Y31.DX      net (fanout=3)        0.600   state_FSM_FFd2-In
    SLICE_X14Y31.CLK     Tdick                 0.136   state_FSM_FFd2_1
                                                       state_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.360ns logic, 2.703ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_status_0 (FF)
  Destination:          state_FSM_FFd2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.944ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.244 - 0.245)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_status_0 to state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AMUX    Tshcko                0.461   delay_status<7>
                                                       delay_status_0
    SLICE_X14Y23.A2      net (fanout=2)        0.761   delay_status<0>
    SLICE_X14Y23.COUT    Topcya                0.395   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<0>1
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.BMUX    Tcinb                 0.222   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X14Y34.B3      net (fanout=2)        1.003   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X14Y34.B       Tilo                  0.205   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X14Y31.DX      net (fanout=3)        0.600   state_FSM_FFd2-In
    SLICE_X14Y31.CLK     Tdick                 0.136   state_FSM_FFd2_1
                                                       state_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.944ns (1.495ns logic, 2.449ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd2_2 (SLICE_X14Y31.CX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_status_2 (FF)
  Destination:          state_FSM_FFd2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.139ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.244 - 0.245)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_status_2 to state_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.BMUX    Tshcko                0.461   delay_status<7>
                                                       delay_status_2
    SLICE_X14Y23.A1      net (fanout=2)        0.965   delay_status<2>
    SLICE_X14Y23.COUT    Topcya                0.395   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<0>1
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.BMUX    Tcinb                 0.222   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X14Y34.B3      net (fanout=2)        1.003   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X14Y34.B       Tilo                  0.205   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X14Y31.CX      net (fanout=3)        0.591   state_FSM_FFd2-In
    SLICE_X14Y31.CLK     Tdick                 0.136   state_FSM_FFd2_1
                                                       state_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (1.495ns logic, 2.644ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_status_10 (FF)
  Destination:          state_FSM_FFd2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.244 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_status_10 to state_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.BMUX    Tshcko                0.461   delay_status<27>
                                                       delay_status_10
    SLICE_X14Y23.D2      net (fanout=2)        1.015   delay_status<10>
    SLICE_X14Y23.COUT    Topcyd                0.260   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.BMUX    Tcinb                 0.222   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X14Y34.B3      net (fanout=2)        1.003   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X14Y34.B       Tilo                  0.205   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X14Y31.CX      net (fanout=3)        0.591   state_FSM_FFd2-In
    SLICE_X14Y31.CLK     Tdick                 0.136   state_FSM_FFd2_1
                                                       state_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (1.360ns logic, 2.694ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_status_0 (FF)
  Destination:          state_FSM_FFd2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.244 - 0.245)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_status_0 to state_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AMUX    Tshcko                0.461   delay_status<7>
                                                       delay_status_0
    SLICE_X14Y23.A2      net (fanout=2)        0.761   delay_status<0>
    SLICE_X14Y23.COUT    Topcya                0.395   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<0>1
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y25.BMUX    Tcinb                 0.222   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X14Y34.B3      net (fanout=2)        1.003   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X14Y34.B       Tilo                  0.205   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X14Y31.CX      net (fanout=3)        0.591   state_FSM_FFd2-In
    SLICE_X14Y31.CLK     Tdick                 0.136   state_FSM_FFd2_1
                                                       state_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (1.495ns logic, 2.440ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point outleds_0 (SLICE_X17Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               outleds_0 (FF)
  Destination:          outleds_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: outleds_0 to outleds_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.AQ      Tcko                  0.198   outleds_2
                                                       outleds_0
    SLICE_X17Y20.A6      net (fanout=2)        0.027   outleds_0
    SLICE_X17Y20.CLK     Tah         (-Th)    -0.215   outleds_2
                                                       Mmux_state[2]_outleds[7]_wide_mux_29_OUT11
                                                       outleds_0
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point nsTimer_3 (SLICE_X15Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nsTimer_3 (FF)
  Destination:          nsTimer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nsTimer_3 to nsTimer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.DQ      Tcko                  0.198   nsTimer<3>
                                                       nsTimer_3
    SLICE_X15Y29.D6      net (fanout=3)        0.029   nsTimer<3>
    SLICE_X15Y29.CLK     Tah         (-Th)    -0.215   nsTimer<3>
                                                       state[2]_GND_1_o_select_57_OUT<3>1
                                                       nsTimer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point nsTimer_8 (SLICE_X15Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nsTimer_8 (FF)
  Destination:          nsTimer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nsTimer_8 to nsTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.AQ      Tcko                  0.198   nsTimer<11>
                                                       nsTimer_8
    SLICE_X15Y31.A6      net (fanout=3)        0.029   nsTimer<8>
    SLICE_X15Y31.CLK     Tah         (-Th)    -0.215   nsTimer<11>
                                                       state[2]_GND_1_o_select_57_OUT<8>1
                                                       nsTimer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Mmult_n0100_12/CLK
  Logical resource: Mmult_n0100_15/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Mmult_n0100_12/CLK
  Logical resource: Mmult_n0100_14/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.689|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2580 paths, 0 nets, and 759 connections

Design statistics:
   Minimum period:   4.689ns{1}   (Maximum frequency: 213.265MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct  9 00:13:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



