
NRF_TR_Temp_stts751_Nucleo64_L476.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b90  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b8  08006d20  08006d20  00016d20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070d8  080070d8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080070d8  080070d8  000170d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070e0  080070e0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070e0  080070e0  000170e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080070e4  080070e4  000170e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080070e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e4  200001dc  080072c4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  200003c0  080072c4  000203c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000198ed  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003322  00000000  00000000  00039af9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000ae8d  00000000  00000000  0003ce1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000ef8  00000000  00000000  00047ca8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001128  00000000  00000000  00048ba0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000286ab  00000000  00000000  00049cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000e39e  00000000  00000000  00072373  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000eeb84  00000000  00000000  00080711  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0016f295  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b38  00000000  00000000  0016f310  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006d08 	.word	0x08006d08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08006d08 	.word	0x08006d08

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea8:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8000eaa:	4b0f      	ldr	r3, [pc, #60]	; (8000ee8 <HAL_InitTick+0x40>)
{
 8000eac:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 8000eae:	6818      	ldr	r0, [r3, #0]
 8000eb0:	b908      	cbnz	r0, 8000eb6 <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000eb2:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000eb4:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000eb6:	4a0d      	ldr	r2, [pc, #52]	; (8000eec <HAL_InitTick+0x44>)
 8000eb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ebc:	fbb3 f3f0 	udiv	r3, r3, r0
 8000ec0:	6810      	ldr	r0, [r2, #0]
 8000ec2:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ec6:	f000 f89f 	bl	8001008 <HAL_SYSTICK_Config>
 8000eca:	4604      	mov	r4, r0
 8000ecc:	2800      	cmp	r0, #0
 8000ece:	d1f0      	bne.n	8000eb2 <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed0:	2d0f      	cmp	r5, #15
 8000ed2:	d8ee      	bhi.n	8000eb2 <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	4629      	mov	r1, r5
 8000ed8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000edc:	f000 f852 	bl	8000f84 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ee0:	4b03      	ldr	r3, [pc, #12]	; (8000ef0 <HAL_InitTick+0x48>)
 8000ee2:	4620      	mov	r0, r4
 8000ee4:	601d      	str	r5, [r3, #0]
 8000ee6:	e7e5      	b.n	8000eb4 <HAL_InitTick+0xc>
 8000ee8:	20000000 	.word	0x20000000
 8000eec:	20000008 	.word	0x20000008
 8000ef0:	20000004 	.word	0x20000004

08000ef4 <HAL_Init>:
{
 8000ef4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ef6:	2003      	movs	r0, #3
 8000ef8:	f000 f832 	bl	8000f60 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000efc:	2000      	movs	r0, #0
 8000efe:	f7ff ffd3 	bl	8000ea8 <HAL_InitTick>
 8000f02:	4604      	mov	r4, r0
 8000f04:	b918      	cbnz	r0, 8000f0e <HAL_Init+0x1a>
    HAL_MspInit();
 8000f06:	f003 f889 	bl	800401c <HAL_MspInit>
}
 8000f0a:	4620      	mov	r0, r4
 8000f0c:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000f0e:	2401      	movs	r4, #1
 8000f10:	e7fb      	b.n	8000f0a <HAL_Init+0x16>
	...

08000f14 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f14:	4a03      	ldr	r2, [pc, #12]	; (8000f24 <HAL_IncTick+0x10>)
 8000f16:	4904      	ldr	r1, [pc, #16]	; (8000f28 <HAL_IncTick+0x14>)
 8000f18:	6813      	ldr	r3, [r2, #0]
 8000f1a:	6809      	ldr	r1, [r1, #0]
 8000f1c:	440b      	add	r3, r1
 8000f1e:	6013      	str	r3, [r2, #0]
}
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	20000210 	.word	0x20000210
 8000f28:	20000000 	.word	0x20000000

08000f2c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f2c:	4b01      	ldr	r3, [pc, #4]	; (8000f34 <HAL_GetTick+0x8>)
 8000f2e:	6818      	ldr	r0, [r3, #0]
}
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	20000210 	.word	0x20000210

08000f38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f38:	b538      	push	{r3, r4, r5, lr}
 8000f3a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f3c:	f7ff fff6 	bl	8000f2c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f40:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000f42:	bf1c      	itt	ne
 8000f44:	4b05      	ldrne	r3, [pc, #20]	; (8000f5c <HAL_Delay+0x24>)
 8000f46:	681b      	ldrne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000f48:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000f4a:	bf18      	it	ne
 8000f4c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f4e:	f7ff ffed 	bl	8000f2c <HAL_GetTick>
 8000f52:	1b40      	subs	r0, r0, r5
 8000f54:	42a0      	cmp	r0, r4
 8000f56:	d3fa      	bcc.n	8000f4e <HAL_Delay+0x16>
  {
  }
}
 8000f58:	bd38      	pop	{r3, r4, r5, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000000 	.word	0x20000000

08000f60 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f60:	4a07      	ldr	r2, [pc, #28]	; (8000f80 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000f62:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f64:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f68:	041b      	lsls	r3, r3, #16
 8000f6a:	0c1b      	lsrs	r3, r3, #16
 8000f6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f70:	0200      	lsls	r0, r0, #8
 8000f72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f76:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000f7a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000f7c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000f7e:	4770      	bx	lr
 8000f80:	e000ed00 	.word	0xe000ed00

08000f84 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f84:	4b17      	ldr	r3, [pc, #92]	; (8000fe4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f86:	b570      	push	{r4, r5, r6, lr}
 8000f88:	68dc      	ldr	r4, [r3, #12]
 8000f8a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f8e:	f1c4 0507 	rsb	r5, r4, #7
 8000f92:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f94:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f98:	bf28      	it	cs
 8000f9a:	2504      	movcs	r5, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f9c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fa0:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa2:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fa6:	bf8c      	ite	hi
 8000fa8:	3c03      	subhi	r4, #3
 8000faa:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fac:	ea21 0303 	bic.w	r3, r1, r3
 8000fb0:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fb2:	fa06 f404 	lsl.w	r4, r6, r4
 8000fb6:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000fba:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fbc:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc0:	bfa8      	it	ge
 8000fc2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8000fc6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fca:	bfbc      	itt	lt
 8000fcc:	f000 000f 	andlt.w	r0, r0, #15
 8000fd0:	4a05      	ldrlt	r2, [pc, #20]	; (8000fe8 <HAL_NVIC_SetPriority+0x64>)
 8000fd2:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd4:	bfaa      	itet	ge
 8000fd6:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fda:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fdc:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000fe0:	bd70      	pop	{r4, r5, r6, pc}
 8000fe2:	bf00      	nop
 8000fe4:	e000ed00 	.word	0xe000ed00
 8000fe8:	e000ed14 	.word	0xe000ed14

08000fec <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000fec:	2800      	cmp	r0, #0
 8000fee:	db08      	blt.n	8001002 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff0:	0942      	lsrs	r2, r0, #5
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	f000 001f 	and.w	r0, r0, #31
 8000ff8:	fa03 f000 	lsl.w	r0, r3, r0
 8000ffc:	4b01      	ldr	r3, [pc, #4]	; (8001004 <HAL_NVIC_EnableIRQ+0x18>)
 8000ffe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001002:	4770      	bx	lr
 8001004:	e000e100 	.word	0xe000e100

08001008 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001008:	3801      	subs	r0, #1
 800100a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800100e:	d20a      	bcs.n	8001026 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001010:	4b06      	ldr	r3, [pc, #24]	; (800102c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001012:	4a07      	ldr	r2, [pc, #28]	; (8001030 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001014:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001016:	21f0      	movs	r1, #240	; 0xf0
 8001018:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800101c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800101e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001020:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001026:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	e000e010 	.word	0xe000e010
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001038:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800103a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800103c:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80011e8 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001040:	4c67      	ldr	r4, [pc, #412]	; (80011e0 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001042:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8001044:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001046:	9a01      	ldr	r2, [sp, #4]
 8001048:	40da      	lsrs	r2, r3
 800104a:	d102      	bne.n	8001052 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 800104c:	b005      	add	sp, #20
 800104e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001052:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8001054:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001056:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8001058:	ea16 0c02 	ands.w	ip, r6, r2
 800105c:	f000 80b1 	beq.w	80011c2 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001060:	684a      	ldr	r2, [r1, #4]
 8001062:	f022 0710 	bic.w	r7, r2, #16
 8001066:	2f02      	cmp	r7, #2
 8001068:	d116      	bne.n	8001098 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 800106a:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800106e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001072:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001076:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800107a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800107e:	f04f 0e0f 	mov.w	lr, #15
 8001082:	fa0e fe0a 	lsl.w	lr, lr, sl
 8001086:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800108a:	690d      	ldr	r5, [r1, #16]
 800108c:	fa05 f50a 	lsl.w	r5, r5, sl
 8001090:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3u] = temp;
 8001094:	f8c9 5020 	str.w	r5, [r9, #32]
 8001098:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800109c:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800109e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010a2:	fa05 f50e 	lsl.w	r5, r5, lr
 80010a6:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010a8:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010ac:	ea05 0b0b 	and.w	fp, r5, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010b0:	fa0a f90e 	lsl.w	r9, sl, lr
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010b4:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010b6:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010ba:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80010bc:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c0:	d811      	bhi.n	80010e6 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 80010c2:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80010c4:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010c8:	68cf      	ldr	r7, [r1, #12]
 80010ca:	fa07 f70e 	lsl.w	r7, r7, lr
 80010ce:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 80010d2:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80010d4:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010d6:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80010da:	f3c2 1700 	ubfx	r7, r2, #4, #1
 80010de:	409f      	lsls	r7, r3
 80010e0:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 80010e4:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80010e6:	f1ba 0f03 	cmp.w	sl, #3
 80010ea:	d107      	bne.n	80010fc <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 80010ec:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80010ee:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80010f2:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 80010f6:	409f      	lsls	r7, r3
 80010f8:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 80010fa:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 80010fc:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80010fe:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001100:	688e      	ldr	r6, [r1, #8]
 8001102:	fa06 f60e 	lsl.w	r6, r6, lr
 8001106:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001108:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800110a:	00d5      	lsls	r5, r2, #3
 800110c:	d559      	bpl.n	80011c2 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800110e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001112:	f045 0501 	orr.w	r5, r5, #1
 8001116:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 800111a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800111e:	f023 0603 	bic.w	r6, r3, #3
 8001122:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001126:	f005 0501 	and.w	r5, r5, #1
 800112a:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 800112e:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001130:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001134:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001136:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001138:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800113c:	270f      	movs	r7, #15
 800113e:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001142:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001146:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800114a:	d03c      	beq.n	80011c6 <HAL_GPIO_Init+0x192>
 800114c:	4d25      	ldr	r5, [pc, #148]	; (80011e4 <HAL_GPIO_Init+0x1b0>)
 800114e:	42a8      	cmp	r0, r5
 8001150:	d03b      	beq.n	80011ca <HAL_GPIO_Init+0x196>
 8001152:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001156:	42a8      	cmp	r0, r5
 8001158:	d039      	beq.n	80011ce <HAL_GPIO_Init+0x19a>
 800115a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800115e:	42a8      	cmp	r0, r5
 8001160:	d037      	beq.n	80011d2 <HAL_GPIO_Init+0x19e>
 8001162:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001166:	42a8      	cmp	r0, r5
 8001168:	d035      	beq.n	80011d6 <HAL_GPIO_Init+0x1a2>
 800116a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800116e:	42a8      	cmp	r0, r5
 8001170:	d033      	beq.n	80011da <HAL_GPIO_Init+0x1a6>
 8001172:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001176:	42a8      	cmp	r0, r5
 8001178:	bf14      	ite	ne
 800117a:	2507      	movne	r5, #7
 800117c:	2506      	moveq	r5, #6
 800117e:	fa05 f50e 	lsl.w	r5, r5, lr
 8001182:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001184:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8001186:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001188:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800118c:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 800118e:	bf54      	ite	pl
 8001190:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001192:	ea4c 0505 	orrmi.w	r5, ip, r5
        EXTI->IMR1 = temp;
 8001196:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8001198:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800119a:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 800119c:	bf54      	ite	pl
 800119e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80011a0:	ea4c 0505 	orrmi.w	r5, ip, r5
        EXTI->EMR1 = temp;
 80011a4:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 80011a6:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011a8:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 80011aa:	bf54      	ite	pl
 80011ac:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80011ae:	ea4c 0505 	orrmi.w	r5, ip, r5
        EXTI->RTSR1 = temp;
 80011b2:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 80011b4:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011b6:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 80011b8:	bf54      	ite	pl
 80011ba:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80011bc:	ea4c 0505 	orrmi.w	r5, ip, r5
        EXTI->FTSR1 = temp;
 80011c0:	60e5      	str	r5, [r4, #12]
    position++;
 80011c2:	3301      	adds	r3, #1
 80011c4:	e73f      	b.n	8001046 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011c6:	2500      	movs	r5, #0
 80011c8:	e7d9      	b.n	800117e <HAL_GPIO_Init+0x14a>
 80011ca:	2501      	movs	r5, #1
 80011cc:	e7d7      	b.n	800117e <HAL_GPIO_Init+0x14a>
 80011ce:	2502      	movs	r5, #2
 80011d0:	e7d5      	b.n	800117e <HAL_GPIO_Init+0x14a>
 80011d2:	2503      	movs	r5, #3
 80011d4:	e7d3      	b.n	800117e <HAL_GPIO_Init+0x14a>
 80011d6:	2504      	movs	r5, #4
 80011d8:	e7d1      	b.n	800117e <HAL_GPIO_Init+0x14a>
 80011da:	2505      	movs	r5, #5
 80011dc:	e7cf      	b.n	800117e <HAL_GPIO_Init+0x14a>
 80011de:	bf00      	nop
 80011e0:	40010400 	.word	0x40010400
 80011e4:	48000400 	.word	0x48000400
 80011e8:	40021000 	.word	0x40021000

080011ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011ec:	b10a      	cbz	r2, 80011f2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011ee:	6181      	str	r1, [r0, #24]
 80011f0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011f2:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80011f4:	4770      	bx	lr
	...

080011f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80011f8:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80011fa:	4b04      	ldr	r3, [pc, #16]	; (800120c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80011fc:	6959      	ldr	r1, [r3, #20]
 80011fe:	4201      	tst	r1, r0
 8001200:	d002      	beq.n	8001208 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001202:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001204:	f002 fea4 	bl	8003f50 <HAL_GPIO_EXTI_Callback>
  }
}
 8001208:	bd08      	pop	{r3, pc}
 800120a:	bf00      	nop
 800120c:	40010400 	.word	0x40010400

08001210 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001210:	6803      	ldr	r3, [r0, #0]
 8001212:	699a      	ldr	r2, [r3, #24]
 8001214:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001216:	bf44      	itt	mi
 8001218:	2200      	movmi	r2, #0
 800121a:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800121c:	699a      	ldr	r2, [r3, #24]
 800121e:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001220:	bf5e      	ittt	pl
 8001222:	699a      	ldrpl	r2, [r3, #24]
 8001224:	f042 0201 	orrpl.w	r2, r2, #1
 8001228:	619a      	strpl	r2, [r3, #24]
  }
}
 800122a:	4770      	bx	lr

0800122c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800122c:	b530      	push	{r4, r5, lr}
 800122e:	9d03      	ldr	r5, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001230:	6804      	ldr	r4, [r0, #0]
 8001232:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 8001236:	4313      	orrs	r3, r2
 8001238:	f3c1 0209 	ubfx	r2, r1, #0, #10
 800123c:	431a      	orrs	r2, r3
 800123e:	4b04      	ldr	r3, [pc, #16]	; (8001250 <I2C_TransferConfig+0x24>)
 8001240:	6860      	ldr	r0, [r4, #4]
 8001242:	ea43 5355 	orr.w	r3, r3, r5, lsr #21
 8001246:	ea20 0003 	bic.w	r0, r0, r3
 800124a:	4302      	orrs	r2, r0
 800124c:	6062      	str	r2, [r4, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800124e:	bd30      	pop	{r4, r5, pc}
 8001250:	03ff63ff 	.word	0x03ff63ff

08001254 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001254:	6803      	ldr	r3, [r0, #0]
{
 8001256:	b570      	push	{r4, r5, r6, lr}
 8001258:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800125a:	6998      	ldr	r0, [r3, #24]
 800125c:	f010 0010 	ands.w	r0, r0, #16
{
 8001260:	460d      	mov	r5, r1
 8001262:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001264:	d116      	bne.n	8001294 <I2C_IsAcknowledgeFailed+0x40>
}
 8001266:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8001268:	1c69      	adds	r1, r5, #1
 800126a:	d014      	beq.n	8001296 <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800126c:	f7ff fe5e 	bl	8000f2c <HAL_GetTick>
 8001270:	1b80      	subs	r0, r0, r6
 8001272:	42a8      	cmp	r0, r5
 8001274:	d800      	bhi.n	8001278 <I2C_IsAcknowledgeFailed+0x24>
 8001276:	b96d      	cbnz	r5, 8001294 <I2C_IsAcknowledgeFailed+0x40>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001278:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800127a:	f043 0320 	orr.w	r3, r3, #32
 800127e:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001280:	2320      	movs	r3, #32
 8001282:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001286:	2300      	movs	r3, #0
 8001288:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 800128c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8001290:	2001      	movs	r0, #1
 8001292:	e7e8      	b.n	8001266 <I2C_IsAcknowledgeFailed+0x12>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001294:	6823      	ldr	r3, [r4, #0]
 8001296:	6999      	ldr	r1, [r3, #24]
 8001298:	068a      	lsls	r2, r1, #26
 800129a:	d5e5      	bpl.n	8001268 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800129c:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800129e:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012a0:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80012a2:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80012a4:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80012a6:	f7ff ffb3 	bl	8001210 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80012aa:	6822      	ldr	r2, [r4, #0]
 80012ac:	6853      	ldr	r3, [r2, #4]
 80012ae:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80012b2:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80012b6:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80012ba:	f023 0301 	bic.w	r3, r3, #1
 80012be:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80012c0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80012c2:	f043 0304 	orr.w	r3, r3, #4
 80012c6:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80012c8:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 80012cc:	e7db      	b.n	8001286 <I2C_IsAcknowledgeFailed+0x32>

080012ce <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80012ce:	b570      	push	{r4, r5, r6, lr}
 80012d0:	4604      	mov	r4, r0
 80012d2:	460d      	mov	r5, r1
 80012d4:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80012d6:	6823      	ldr	r3, [r4, #0]
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	069b      	lsls	r3, r3, #26
 80012dc:	d501      	bpl.n	80012e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 80012de:	2000      	movs	r0, #0
}
 80012e0:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80012e2:	4632      	mov	r2, r6
 80012e4:	4629      	mov	r1, r5
 80012e6:	4620      	mov	r0, r4
 80012e8:	f7ff ffb4 	bl	8001254 <I2C_IsAcknowledgeFailed>
 80012ec:	b990      	cbnz	r0, 8001314 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80012ee:	f7ff fe1d 	bl	8000f2c <HAL_GetTick>
 80012f2:	1b80      	subs	r0, r0, r6
 80012f4:	42a8      	cmp	r0, r5
 80012f6:	d801      	bhi.n	80012fc <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 80012f8:	2d00      	cmp	r5, #0
 80012fa:	d1ec      	bne.n	80012d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80012fc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80012fe:	f043 0320 	orr.w	r3, r3, #32
 8001302:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001304:	2320      	movs	r3, #32
 8001306:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800130a:	2300      	movs	r3, #0
 800130c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8001310:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8001314:	2001      	movs	r0, #1
 8001316:	e7e3      	b.n	80012e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x12>

08001318 <I2C_WaitOnFlagUntilTimeout>:
{
 8001318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800131c:	9f06      	ldr	r7, [sp, #24]
 800131e:	4604      	mov	r4, r0
 8001320:	4688      	mov	r8, r1
 8001322:	4616      	mov	r6, r2
 8001324:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001326:	6822      	ldr	r2, [r4, #0]
 8001328:	6993      	ldr	r3, [r2, #24]
 800132a:	ea38 0303 	bics.w	r3, r8, r3
 800132e:	bf0c      	ite	eq
 8001330:	2301      	moveq	r3, #1
 8001332:	2300      	movne	r3, #0
 8001334:	42b3      	cmp	r3, r6
 8001336:	d001      	beq.n	800133c <I2C_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 8001338:	2000      	movs	r0, #0
 800133a:	e015      	b.n	8001368 <I2C_WaitOnFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 800133c:	1c6b      	adds	r3, r5, #1
 800133e:	d0f3      	beq.n	8001328 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001340:	f7ff fdf4 	bl	8000f2c <HAL_GetTick>
 8001344:	1bc0      	subs	r0, r0, r7
 8001346:	42a8      	cmp	r0, r5
 8001348:	d801      	bhi.n	800134e <I2C_WaitOnFlagUntilTimeout+0x36>
 800134a:	2d00      	cmp	r5, #0
 800134c:	d1eb      	bne.n	8001326 <I2C_WaitOnFlagUntilTimeout+0xe>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800134e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001350:	f043 0320 	orr.w	r3, r3, #32
 8001354:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001356:	2320      	movs	r3, #32
 8001358:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800135c:	2300      	movs	r3, #0
 800135e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8001362:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001366:	2001      	movs	r0, #1
}
 8001368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800136c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800136c:	b570      	push	{r4, r5, r6, lr}
 800136e:	4604      	mov	r4, r0
 8001370:	460d      	mov	r5, r1
 8001372:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001374:	6823      	ldr	r3, [r4, #0]
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	079b      	lsls	r3, r3, #30
 800137a:	d501      	bpl.n	8001380 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 800137c:	2000      	movs	r0, #0
}
 800137e:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001380:	4632      	mov	r2, r6
 8001382:	4629      	mov	r1, r5
 8001384:	4620      	mov	r0, r4
 8001386:	f7ff ff65 	bl	8001254 <I2C_IsAcknowledgeFailed>
 800138a:	b9a0      	cbnz	r0, 80013b6 <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 800138c:	1c6a      	adds	r2, r5, #1
 800138e:	d0f1      	beq.n	8001374 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001390:	f7ff fdcc 	bl	8000f2c <HAL_GetTick>
 8001394:	1b80      	subs	r0, r0, r6
 8001396:	42a8      	cmp	r0, r5
 8001398:	d801      	bhi.n	800139e <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 800139a:	2d00      	cmp	r5, #0
 800139c:	d1ea      	bne.n	8001374 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800139e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80013a0:	f043 0320 	orr.w	r3, r3, #32
 80013a4:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80013a6:	2320      	movs	r3, #32
 80013a8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 80013b2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80013b6:	2001      	movs	r0, #1
 80013b8:	e7e1      	b.n	800137e <I2C_WaitOnTXISFlagUntilTimeout+0x12>
	...

080013bc <I2C_RequestMemoryWrite>:
{
 80013bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80013be:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80013c0:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80013c2:	4b16      	ldr	r3, [pc, #88]	; (800141c <I2C_RequestMemoryWrite+0x60>)
 80013c4:	9300      	str	r3, [sp, #0]
{
 80013c6:	4605      	mov	r5, r0
 80013c8:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80013ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013ce:	b2fa      	uxtb	r2, r7
 80013d0:	f7ff ff2c 	bl	800122c <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80013d4:	4632      	mov	r2, r6
 80013d6:	9908      	ldr	r1, [sp, #32]
 80013d8:	4628      	mov	r0, r5
 80013da:	f7ff ffc7 	bl	800136c <I2C_WaitOnTXISFlagUntilTimeout>
 80013de:	b110      	cbz	r0, 80013e6 <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 80013e0:	2001      	movs	r0, #1
}
 80013e2:	b003      	add	sp, #12
 80013e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80013e6:	2f01      	cmp	r7, #1
 80013e8:	682b      	ldr	r3, [r5, #0]
 80013ea:	d10c      	bne.n	8001406 <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80013ec:	b2e4      	uxtb	r4, r4
 80013ee:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80013f0:	9b08      	ldr	r3, [sp, #32]
 80013f2:	9600      	str	r6, [sp, #0]
 80013f4:	2200      	movs	r2, #0
 80013f6:	2180      	movs	r1, #128	; 0x80
 80013f8:	4628      	mov	r0, r5
 80013fa:	f7ff ff8d 	bl	8001318 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 80013fe:	3000      	adds	r0, #0
 8001400:	bf18      	it	ne
 8001402:	2001      	movne	r0, #1
 8001404:	e7ed      	b.n	80013e2 <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001406:	0a22      	lsrs	r2, r4, #8
 8001408:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800140a:	9908      	ldr	r1, [sp, #32]
 800140c:	4632      	mov	r2, r6
 800140e:	4628      	mov	r0, r5
 8001410:	f7ff ffac 	bl	800136c <I2C_WaitOnTXISFlagUntilTimeout>
 8001414:	2800      	cmp	r0, #0
 8001416:	d1e3      	bne.n	80013e0 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001418:	682b      	ldr	r3, [r5, #0]
 800141a:	e7e7      	b.n	80013ec <I2C_RequestMemoryWrite+0x30>
 800141c:	80002000 	.word	0x80002000

08001420 <I2C_RequestMemoryRead>:
{
 8001420:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001422:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001424:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001426:	4b16      	ldr	r3, [pc, #88]	; (8001480 <I2C_RequestMemoryRead+0x60>)
 8001428:	9300      	str	r3, [sp, #0]
{
 800142a:	4605      	mov	r5, r0
 800142c:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800142e:	2300      	movs	r3, #0
 8001430:	b2fa      	uxtb	r2, r7
 8001432:	f7ff fefb 	bl	800122c <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001436:	4632      	mov	r2, r6
 8001438:	9908      	ldr	r1, [sp, #32]
 800143a:	4628      	mov	r0, r5
 800143c:	f7ff ff96 	bl	800136c <I2C_WaitOnTXISFlagUntilTimeout>
 8001440:	b110      	cbz	r0, 8001448 <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 8001442:	2001      	movs	r0, #1
}
 8001444:	b003      	add	sp, #12
 8001446:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001448:	2f01      	cmp	r7, #1
 800144a:	682b      	ldr	r3, [r5, #0]
 800144c:	d10c      	bne.n	8001468 <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800144e:	b2e4      	uxtb	r4, r4
 8001450:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001452:	9b08      	ldr	r3, [sp, #32]
 8001454:	9600      	str	r6, [sp, #0]
 8001456:	2200      	movs	r2, #0
 8001458:	2140      	movs	r1, #64	; 0x40
 800145a:	4628      	mov	r0, r5
 800145c:	f7ff ff5c 	bl	8001318 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001460:	3000      	adds	r0, #0
 8001462:	bf18      	it	ne
 8001464:	2001      	movne	r0, #1
 8001466:	e7ed      	b.n	8001444 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001468:	0a22      	lsrs	r2, r4, #8
 800146a:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800146c:	9908      	ldr	r1, [sp, #32]
 800146e:	4632      	mov	r2, r6
 8001470:	4628      	mov	r0, r5
 8001472:	f7ff ff7b 	bl	800136c <I2C_WaitOnTXISFlagUntilTimeout>
 8001476:	2800      	cmp	r0, #0
 8001478:	d1e3      	bne.n	8001442 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800147a:	682b      	ldr	r3, [r5, #0]
 800147c:	e7e7      	b.n	800144e <I2C_RequestMemoryRead+0x2e>
 800147e:	bf00      	nop
 8001480:	80002000 	.word	0x80002000

08001484 <HAL_I2C_Init>:
{
 8001484:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8001486:	4604      	mov	r4, r0
 8001488:	2800      	cmp	r0, #0
 800148a:	d04a      	beq.n	8001522 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800148c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001490:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001494:	b91b      	cbnz	r3, 800149e <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001496:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 800149a:	f002 fbd7 	bl	8003c4c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800149e:	2324      	movs	r3, #36	; 0x24
 80014a0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80014a4:	6823      	ldr	r3, [r4, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	f022 0201 	bic.w	r2, r2, #1
 80014ac:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80014ae:	6862      	ldr	r2, [r4, #4]
 80014b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014b4:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80014b6:	689a      	ldr	r2, [r3, #8]
 80014b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80014bc:	609a      	str	r2, [r3, #8]
 80014be:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80014c2:	2901      	cmp	r1, #1
 80014c4:	d124      	bne.n	8001510 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80014c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80014ca:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80014cc:	685a      	ldr	r2, [r3, #4]
 80014ce:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80014d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80014d6:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80014d8:	68da      	ldr	r2, [r3, #12]
 80014da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80014de:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80014e0:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 80014e4:	430a      	orrs	r2, r1
 80014e6:	69a1      	ldr	r1, [r4, #24]
 80014e8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80014ec:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80014ee:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 80014f2:	430a      	orrs	r2, r1
 80014f4:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	f042 0201 	orr.w	r2, r2, #1
 80014fc:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014fe:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001500:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001502:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001504:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001508:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800150a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 800150e:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001510:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001514:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001516:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001518:	bf04      	itt	eq
 800151a:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 800151e:	605a      	streq	r2, [r3, #4]
 8001520:	e7d4      	b.n	80014cc <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001522:	2001      	movs	r0, #1
 8001524:	e7f3      	b.n	800150e <HAL_I2C_Init+0x8a>

08001526 <HAL_I2C_Mem_Write>:
{
 8001526:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800152a:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800152c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001530:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001532:	2b20      	cmp	r3, #32
{
 8001534:	4604      	mov	r4, r0
 8001536:	460f      	mov	r7, r1
 8001538:	9203      	str	r2, [sp, #12]
 800153a:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 800153e:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001542:	f040 80a2 	bne.w	800168a <HAL_I2C_Mem_Write+0x164>
    if ((pData == NULL) || (Size == 0U))
 8001546:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001548:	b113      	cbz	r3, 8001550 <HAL_I2C_Mem_Write+0x2a>
 800154a:	f1ba 0f00 	cmp.w	sl, #0
 800154e:	d106      	bne.n	800155e <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001550:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001554:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8001556:	2001      	movs	r0, #1
}
 8001558:	b005      	add	sp, #20
 800155a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 800155e:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001562:	2b01      	cmp	r3, #1
 8001564:	f000 8091 	beq.w	800168a <HAL_I2C_Mem_Write+0x164>
 8001568:	2501      	movs	r5, #1
 800156a:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800156e:	f7ff fcdd 	bl	8000f2c <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001572:	2319      	movs	r3, #25
 8001574:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001576:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001578:	462a      	mov	r2, r5
 800157a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800157e:	4620      	mov	r0, r4
 8001580:	f7ff feca 	bl	8001318 <I2C_WaitOnFlagUntilTimeout>
 8001584:	4681      	mov	r9, r0
 8001586:	2800      	cmp	r0, #0
 8001588:	d1e5      	bne.n	8001556 <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800158a:	2321      	movs	r3, #33	; 0x21
 800158c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001590:	2340      	movs	r3, #64	; 0x40
 8001592:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001596:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001598:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800159a:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800159c:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 800159e:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80015a2:	e9cd 8600 	strd	r8, r6, [sp]
 80015a6:	465b      	mov	r3, fp
 80015a8:	9a03      	ldr	r2, [sp, #12]
 80015aa:	4639      	mov	r1, r7
 80015ac:	4620      	mov	r0, r4
 80015ae:	f7ff ff05 	bl	80013bc <I2C_RequestMemoryWrite>
 80015b2:	b110      	cbz	r0, 80015ba <HAL_I2C_Mem_Write+0x94>
      __HAL_UNLOCK(hi2c);
 80015b4:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 80015b8:	e7cd      	b.n	8001556 <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80015ba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80015bc:	2bff      	cmp	r3, #255	; 0xff
 80015be:	d954      	bls.n	800166a <HAL_I2C_Mem_Write+0x144>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80015c0:	22ff      	movs	r2, #255	; 0xff
 80015c2:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80015c4:	9000      	str	r0, [sp, #0]
 80015c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80015ca:	4639      	mov	r1, r7
 80015cc:	4620      	mov	r0, r4
 80015ce:	f7ff fe2d 	bl	800122c <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80015d2:	4632      	mov	r2, r6
 80015d4:	4641      	mov	r1, r8
 80015d6:	4620      	mov	r0, r4
 80015d8:	f7ff fec8 	bl	800136c <I2C_WaitOnTXISFlagUntilTimeout>
 80015dc:	2800      	cmp	r0, #0
 80015de:	d1ba      	bne.n	8001556 <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80015e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80015e2:	6822      	ldr	r2, [r4, #0]
 80015e4:	f813 1b01 	ldrb.w	r1, [r3], #1
 80015e8:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 80015ea:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80015ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80015ee:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80015f0:	3b01      	subs	r3, #1
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80015f6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80015f8:	3a01      	subs	r2, #1
 80015fa:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80015fc:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80015fe:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001600:	b1a3      	cbz	r3, 800162c <HAL_I2C_Mem_Write+0x106>
 8001602:	b99a      	cbnz	r2, 800162c <HAL_I2C_Mem_Write+0x106>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001604:	9600      	str	r6, [sp, #0]
 8001606:	4643      	mov	r3, r8
 8001608:	2180      	movs	r1, #128	; 0x80
 800160a:	4620      	mov	r0, r4
 800160c:	f7ff fe84 	bl	8001318 <I2C_WaitOnFlagUntilTimeout>
 8001610:	2800      	cmp	r0, #0
 8001612:	d1a0      	bne.n	8001556 <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001614:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001616:	2bff      	cmp	r3, #255	; 0xff
 8001618:	d92f      	bls.n	800167a <HAL_I2C_Mem_Write+0x154>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800161a:	22ff      	movs	r2, #255	; 0xff
 800161c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800161e:	9000      	str	r0, [sp, #0]
 8001620:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001624:	4639      	mov	r1, r7
 8001626:	4620      	mov	r0, r4
 8001628:	f7ff fe00 	bl	800122c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 800162c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800162e:	b29b      	uxth	r3, r3
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1ce      	bne.n	80015d2 <HAL_I2C_Mem_Write+0xac>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001634:	4632      	mov	r2, r6
 8001636:	4641      	mov	r1, r8
 8001638:	4620      	mov	r0, r4
 800163a:	f7ff fe48 	bl	80012ce <I2C_WaitOnSTOPFlagUntilTimeout>
 800163e:	2800      	cmp	r0, #0
 8001640:	d189      	bne.n	8001556 <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001642:	6823      	ldr	r3, [r4, #0]
 8001644:	2120      	movs	r1, #32
 8001646:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001648:	685a      	ldr	r2, [r3, #4]
 800164a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800164e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001652:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001656:	f022 0201 	bic.w	r2, r2, #1
 800165a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800165c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001660:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001664:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001668:	e776      	b.n	8001558 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 800166a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800166c:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800166e:	b292      	uxth	r2, r2
 8001670:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001672:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	e7a7      	b.n	80015ca <HAL_I2C_Mem_Write+0xa4>
          hi2c->XferSize = hi2c->XferCount;
 800167a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800167c:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800167e:	b292      	uxth	r2, r2
 8001680:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001682:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001686:	b2d2      	uxtb	r2, r2
 8001688:	e7cc      	b.n	8001624 <HAL_I2C_Mem_Write+0xfe>
    return HAL_BUSY;
 800168a:	2002      	movs	r0, #2
 800168c:	e764      	b.n	8001558 <HAL_I2C_Mem_Write+0x32>
	...

08001690 <HAL_I2C_Mem_Read>:
{
 8001690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001694:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001696:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800169a:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 800169c:	2b20      	cmp	r3, #32
{
 800169e:	4604      	mov	r4, r0
 80016a0:	460f      	mov	r7, r1
 80016a2:	9203      	str	r2, [sp, #12]
 80016a4:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 80016a8:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 80016ac:	f040 80a6 	bne.w	80017fc <HAL_I2C_Mem_Read+0x16c>
    if ((pData == NULL) || (Size == 0U))
 80016b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80016b2:	b113      	cbz	r3, 80016ba <HAL_I2C_Mem_Read+0x2a>
 80016b4:	f1ba 0f00 	cmp.w	sl, #0
 80016b8:	d106      	bne.n	80016c8 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80016ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016be:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 80016c0:	2001      	movs	r0, #1
}
 80016c2:	b005      	add	sp, #20
 80016c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 80016c8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	f000 8095 	beq.w	80017fc <HAL_I2C_Mem_Read+0x16c>
 80016d2:	2501      	movs	r5, #1
 80016d4:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80016d8:	f7ff fc28 	bl	8000f2c <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80016dc:	2319      	movs	r3, #25
 80016de:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80016e0:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80016e2:	462a      	mov	r2, r5
 80016e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016e8:	4620      	mov	r0, r4
 80016ea:	f7ff fe15 	bl	8001318 <I2C_WaitOnFlagUntilTimeout>
 80016ee:	4681      	mov	r9, r0
 80016f0:	2800      	cmp	r0, #0
 80016f2:	d1e5      	bne.n	80016c0 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80016f4:	2322      	movs	r3, #34	; 0x22
 80016f6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80016fa:	2340      	movs	r3, #64	; 0x40
 80016fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001700:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001702:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8001704:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8001706:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8001708:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800170c:	e9cd 8600 	strd	r8, r6, [sp]
 8001710:	465b      	mov	r3, fp
 8001712:	9a03      	ldr	r2, [sp, #12]
 8001714:	4639      	mov	r1, r7
 8001716:	4620      	mov	r0, r4
 8001718:	f7ff fe82 	bl	8001420 <I2C_RequestMemoryRead>
 800171c:	b110      	cbz	r0, 8001724 <HAL_I2C_Mem_Read+0x94>
      __HAL_UNLOCK(hi2c);
 800171e:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8001722:	e7cd      	b.n	80016c0 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001724:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001726:	2bff      	cmp	r3, #255	; 0xff
 8001728:	4b35      	ldr	r3, [pc, #212]	; (8001800 <HAL_I2C_Mem_Read+0x170>)
 800172a:	d957      	bls.n	80017dc <HAL_I2C_Mem_Read+0x14c>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800172c:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800172e:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001730:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001732:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001736:	4639      	mov	r1, r7
 8001738:	4620      	mov	r0, r4
 800173a:	f7ff fd77 	bl	800122c <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800173e:	9600      	str	r6, [sp, #0]
 8001740:	4643      	mov	r3, r8
 8001742:	2200      	movs	r2, #0
 8001744:	2104      	movs	r1, #4
 8001746:	4620      	mov	r0, r4
 8001748:	f7ff fde6 	bl	8001318 <I2C_WaitOnFlagUntilTimeout>
 800174c:	2800      	cmp	r0, #0
 800174e:	d1b7      	bne.n	80016c0 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001750:	6823      	ldr	r3, [r4, #0]
 8001752:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001754:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001756:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8001758:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800175a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 800175c:	3301      	adds	r3, #1
 800175e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001760:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001762:	3b01      	subs	r3, #1
 8001764:	b29b      	uxth	r3, r3
 8001766:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001768:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800176a:	3a01      	subs	r2, #1
 800176c:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800176e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001770:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001772:	b1a3      	cbz	r3, 800179e <HAL_I2C_Mem_Read+0x10e>
 8001774:	b99a      	cbnz	r2, 800179e <HAL_I2C_Mem_Read+0x10e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001776:	9600      	str	r6, [sp, #0]
 8001778:	4643      	mov	r3, r8
 800177a:	2180      	movs	r1, #128	; 0x80
 800177c:	4620      	mov	r0, r4
 800177e:	f7ff fdcb 	bl	8001318 <I2C_WaitOnFlagUntilTimeout>
 8001782:	2800      	cmp	r0, #0
 8001784:	d19c      	bne.n	80016c0 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001786:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001788:	2bff      	cmp	r3, #255	; 0xff
 800178a:	d92f      	bls.n	80017ec <HAL_I2C_Mem_Read+0x15c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800178c:	22ff      	movs	r2, #255	; 0xff
 800178e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001790:	9000      	str	r0, [sp, #0]
 8001792:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001796:	4639      	mov	r1, r7
 8001798:	4620      	mov	r0, r4
 800179a:	f7ff fd47 	bl	800122c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 800179e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d1cb      	bne.n	800173e <HAL_I2C_Mem_Read+0xae>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017a6:	4632      	mov	r2, r6
 80017a8:	4641      	mov	r1, r8
 80017aa:	4620      	mov	r0, r4
 80017ac:	f7ff fd8f 	bl	80012ce <I2C_WaitOnSTOPFlagUntilTimeout>
 80017b0:	2800      	cmp	r0, #0
 80017b2:	d185      	bne.n	80016c0 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80017b4:	6823      	ldr	r3, [r4, #0]
 80017b6:	2120      	movs	r1, #32
 80017b8:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80017ba:	685a      	ldr	r2, [r3, #4]
 80017bc:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80017c0:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80017c4:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80017c8:	f022 0201 	bic.w	r2, r2, #1
 80017cc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80017ce:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80017d2:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80017d6:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80017da:	e772      	b.n	80016c2 <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 80017dc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80017de:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80017e0:	b292      	uxth	r2, r2
 80017e2:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80017e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017e8:	b2d2      	uxtb	r2, r2
 80017ea:	e7a4      	b.n	8001736 <HAL_I2C_Mem_Read+0xa6>
          hi2c->XferSize = hi2c->XferCount;
 80017ec:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80017ee:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80017f0:	b292      	uxth	r2, r2
 80017f2:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80017f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017f8:	b2d2      	uxtb	r2, r2
 80017fa:	e7cc      	b.n	8001796 <HAL_I2C_Mem_Read+0x106>
    return HAL_BUSY;
 80017fc:	2002      	movs	r0, #2
 80017fe:	e760      	b.n	80016c2 <HAL_I2C_Mem_Read+0x32>
 8001800:	80002400 	.word	0x80002400

08001804 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001804:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001808:	b2d2      	uxtb	r2, r2
 800180a:	2a20      	cmp	r2, #32
{
 800180c:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800180e:	d11d      	bne.n	800184c <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001810:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001814:	2b01      	cmp	r3, #1
 8001816:	d019      	beq.n	800184c <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001818:	2324      	movs	r3, #36	; 0x24
 800181a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800181e:	6803      	ldr	r3, [r0, #0]
 8001820:	681c      	ldr	r4, [r3, #0]
 8001822:	f024 0401 	bic.w	r4, r4, #1
 8001826:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001828:	681c      	ldr	r4, [r3, #0]
 800182a:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800182e:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001830:	681c      	ldr	r4, [r3, #0]
 8001832:	4321      	orrs	r1, r4
 8001834:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001836:	6819      	ldr	r1, [r3, #0]
 8001838:	f041 0101 	orr.w	r1, r1, #1
 800183c:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800183e:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001840:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001844:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001848:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 800184a:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 800184c:	2002      	movs	r0, #2
 800184e:	e7fc      	b.n	800184a <HAL_I2CEx_ConfigAnalogFilter+0x46>

08001850 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001850:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001852:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001856:	b2e4      	uxtb	r4, r4
 8001858:	2c20      	cmp	r4, #32
 800185a:	d11c      	bne.n	8001896 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800185c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001860:	2b01      	cmp	r3, #1
 8001862:	d018      	beq.n	8001896 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001864:	2324      	movs	r3, #36	; 0x24
 8001866:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800186a:	6803      	ldr	r3, [r0, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	f022 0201 	bic.w	r2, r2, #1
 8001872:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001874:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001876:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800187a:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800187e:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	f042 0201 	orr.w	r2, r2, #1
 8001886:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001888:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800188a:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800188e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001892:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001894:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 8001896:	2002      	movs	r0, #2
 8001898:	e7fc      	b.n	8001894 <HAL_I2CEx_ConfigDigitalFilter+0x44>
	...

0800189c <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800189c:	4b02      	ldr	r3, [pc, #8]	; (80018a8 <HAL_PWREx_GetVoltageRange+0xc>)
 800189e:	6818      	ldr	r0, [r3, #0]
#endif
}
 80018a0:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	40007000 	.word	0x40007000

080018ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80018ac:	4b17      	ldr	r3, [pc, #92]	; (800190c <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80018ae:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018b0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80018b4:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018b8:	d11c      	bne.n	80018f4 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80018ba:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80018be:	d015      	beq.n	80018ec <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80018c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018ca:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018cc:	4a10      	ldr	r2, [pc, #64]	; (8001910 <HAL_PWREx_ControlVoltageScaling+0x64>)
 80018ce:	6811      	ldr	r1, [r2, #0]
 80018d0:	2232      	movs	r2, #50	; 0x32
 80018d2:	434a      	muls	r2, r1
 80018d4:	490f      	ldr	r1, [pc, #60]	; (8001914 <HAL_PWREx_ControlVoltageScaling+0x68>)
 80018d6:	fbb2 f2f1 	udiv	r2, r2, r1
 80018da:	4619      	mov	r1, r3
 80018dc:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018de:	6958      	ldr	r0, [r3, #20]
 80018e0:	0540      	lsls	r0, r0, #21
 80018e2:	d500      	bpl.n	80018e6 <HAL_PWREx_ControlVoltageScaling+0x3a>
 80018e4:	b922      	cbnz	r2, 80018f0 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018e6:	694b      	ldr	r3, [r1, #20]
 80018e8:	055b      	lsls	r3, r3, #21
 80018ea:	d40d      	bmi.n	8001908 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80018ec:	2000      	movs	r0, #0
 80018ee:	4770      	bx	lr
        wait_loop_index--;
 80018f0:	3a01      	subs	r2, #1
 80018f2:	e7f4      	b.n	80018de <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80018f4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80018f8:	bf1f      	itttt	ne
 80018fa:	681a      	ldrne	r2, [r3, #0]
 80018fc:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001900:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001904:	601a      	strne	r2, [r3, #0]
 8001906:	e7f1      	b.n	80018ec <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8001908:	2003      	movs	r0, #3
}
 800190a:	4770      	bx	lr
 800190c:	40007000 	.word	0x40007000
 8001910:	20000008 	.word	0x20000008
 8001914:	000f4240 	.word	0x000f4240

08001918 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001918:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800191a:	4d1e      	ldr	r5, [pc, #120]	; (8001994 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 800191c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800191e:	00da      	lsls	r2, r3, #3
{
 8001920:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001922:	d518      	bpl.n	8001956 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001924:	f7ff ffba 	bl	800189c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001928:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800192c:	d123      	bne.n	8001976 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 800192e:	2c80      	cmp	r4, #128	; 0x80
 8001930:	d929      	bls.n	8001986 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001932:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001934:	bf8c      	ite	hi
 8001936:	2002      	movhi	r0, #2
 8001938:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800193a:	4a17      	ldr	r2, [pc, #92]	; (8001998 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 800193c:	6813      	ldr	r3, [r2, #0]
 800193e:	f023 0307 	bic.w	r3, r3, #7
 8001942:	4303      	orrs	r3, r0
 8001944:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001946:	6813      	ldr	r3, [r2, #0]
 8001948:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 800194c:	1a18      	subs	r0, r3, r0
 800194e:	bf18      	it	ne
 8001950:	2001      	movne	r0, #1
 8001952:	b003      	add	sp, #12
 8001954:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001956:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800195c:	65ab      	str	r3, [r5, #88]	; 0x58
 800195e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001964:	9301      	str	r3, [sp, #4]
 8001966:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001968:	f7ff ff98 	bl	800189c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800196c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800196e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001972:	65ab      	str	r3, [r5, #88]	; 0x58
 8001974:	e7d8      	b.n	8001928 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8001976:	2c80      	cmp	r4, #128	; 0x80
 8001978:	d807      	bhi.n	800198a <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 800197a:	d008      	beq.n	800198e <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 800197c:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8001980:	4258      	negs	r0, r3
 8001982:	4158      	adcs	r0, r3
 8001984:	e7d9      	b.n	800193a <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001986:	2000      	movs	r0, #0
 8001988:	e7d7      	b.n	800193a <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 800198a:	2003      	movs	r0, #3
 800198c:	e7d5      	b.n	800193a <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 800198e:	2002      	movs	r0, #2
 8001990:	e7d3      	b.n	800193a <RCC_SetFlashLatencyFromMSIRange+0x22>
 8001992:	bf00      	nop
 8001994:	40021000 	.word	0x40021000
 8001998:	40022000 	.word	0x40022000

0800199c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800199c:	4b22      	ldr	r3, [pc, #136]	; (8001a28 <HAL_RCC_GetSysClockFreq+0x8c>)
 800199e:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019a0:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80019a2:	f012 020c 	ands.w	r2, r2, #12
 80019a6:	d005      	beq.n	80019b4 <HAL_RCC_GetSysClockFreq+0x18>
 80019a8:	2a0c      	cmp	r2, #12
 80019aa:	d115      	bne.n	80019d8 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019ac:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80019b0:	2901      	cmp	r1, #1
 80019b2:	d118      	bne.n	80019e6 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80019b4:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 80019b6:	481d      	ldr	r0, [pc, #116]	; (8001a2c <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80019b8:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80019ba:	bf55      	itete	pl
 80019bc:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80019c0:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80019c2:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80019c6:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 80019ca:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019ce:	b34a      	cbz	r2, 8001a24 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80019d0:	2a0c      	cmp	r2, #12
 80019d2:	d009      	beq.n	80019e8 <HAL_RCC_GetSysClockFreq+0x4c>
 80019d4:	2000      	movs	r0, #0
  return sysclockfreq;
 80019d6:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80019d8:	2a04      	cmp	r2, #4
 80019da:	d022      	beq.n	8001a22 <HAL_RCC_GetSysClockFreq+0x86>
 80019dc:	2a08      	cmp	r2, #8
 80019de:	4814      	ldr	r0, [pc, #80]	; (8001a30 <HAL_RCC_GetSysClockFreq+0x94>)
 80019e0:	bf18      	it	ne
 80019e2:	2000      	movne	r0, #0
 80019e4:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80019e6:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80019e8:	68da      	ldr	r2, [r3, #12]
 80019ea:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 80019ee:	2a02      	cmp	r2, #2
 80019f0:	d015      	beq.n	8001a1e <HAL_RCC_GetSysClockFreq+0x82>
      pllvco = HSE_VALUE;
 80019f2:	490f      	ldr	r1, [pc, #60]	; (8001a30 <HAL_RCC_GetSysClockFreq+0x94>)
 80019f4:	2a03      	cmp	r2, #3
 80019f6:	bf08      	it	eq
 80019f8:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80019fa:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80019fc:	68d9      	ldr	r1, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a04:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a08:	f3c2 1202 	ubfx	r2, r2, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a0c:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a0e:	4348      	muls	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a10:	3201      	adds	r2, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a12:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a14:	fbb0 f0f2 	udiv	r0, r0, r2
    sysclockfreq = pllvco / pllr;
 8001a18:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a1c:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8001a1e:	4805      	ldr	r0, [pc, #20]	; (8001a34 <HAL_RCC_GetSysClockFreq+0x98>)
 8001a20:	e7eb      	b.n	80019fa <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8001a22:	4804      	ldr	r0, [pc, #16]	; (8001a34 <HAL_RCC_GetSysClockFreq+0x98>)
}
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	08006de4 	.word	0x08006de4
 8001a30:	007a1200 	.word	0x007a1200
 8001a34:	00f42400 	.word	0x00f42400

08001a38 <HAL_RCC_OscConfig>:
{
 8001a38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001a3c:	4605      	mov	r5, r0
 8001a3e:	b908      	cbnz	r0, 8001a44 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001a40:	2001      	movs	r0, #1
 8001a42:	e047      	b.n	8001ad4 <HAL_RCC_OscConfig+0x9c>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a44:	4ca6      	ldr	r4, [pc, #664]	; (8001ce0 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a46:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a48:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a4a:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a4c:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a4e:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a52:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a56:	d573      	bpl.n	8001b40 <HAL_RCC_OscConfig+0x108>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a58:	b11e      	cbz	r6, 8001a62 <HAL_RCC_OscConfig+0x2a>
 8001a5a:	2e0c      	cmp	r6, #12
 8001a5c:	d152      	bne.n	8001b04 <HAL_RCC_OscConfig+0xcc>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001a5e:	2f01      	cmp	r7, #1
 8001a60:	d150      	bne.n	8001b04 <HAL_RCC_OscConfig+0xcc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a62:	6823      	ldr	r3, [r4, #0]
 8001a64:	0798      	lsls	r0, r3, #30
 8001a66:	d502      	bpl.n	8001a6e <HAL_RCC_OscConfig+0x36>
 8001a68:	69ab      	ldr	r3, [r5, #24]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d0e8      	beq.n	8001a40 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a6e:	6823      	ldr	r3, [r4, #0]
 8001a70:	6a28      	ldr	r0, [r5, #32]
 8001a72:	0719      	lsls	r1, r3, #28
 8001a74:	bf56      	itet	pl
 8001a76:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001a7a:	6823      	ldrmi	r3, [r4, #0]
 8001a7c:	091b      	lsrpl	r3, r3, #4
 8001a7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a82:	4298      	cmp	r0, r3
 8001a84:	d929      	bls.n	8001ada <HAL_RCC_OscConfig+0xa2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a86:	f7ff ff47 	bl	8001918 <RCC_SetFlashLatencyFromMSIRange>
 8001a8a:	2800      	cmp	r0, #0
 8001a8c:	d1d8      	bne.n	8001a40 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a8e:	6823      	ldr	r3, [r4, #0]
 8001a90:	f043 0308 	orr.w	r3, r3, #8
 8001a94:	6023      	str	r3, [r4, #0]
 8001a96:	6823      	ldr	r3, [r4, #0]
 8001a98:	6a2a      	ldr	r2, [r5, #32]
 8001a9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001aa2:	6863      	ldr	r3, [r4, #4]
 8001aa4:	69ea      	ldr	r2, [r5, #28]
 8001aa6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001aaa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001aae:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ab0:	f7ff ff74 	bl	800199c <HAL_RCC_GetSysClockFreq>
 8001ab4:	68a3      	ldr	r3, [r4, #8]
 8001ab6:	4a8b      	ldr	r2, [pc, #556]	; (8001ce4 <HAL_RCC_OscConfig+0x2ac>)
 8001ab8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001abc:	5cd3      	ldrb	r3, [r2, r3]
 8001abe:	f003 031f 	and.w	r3, r3, #31
 8001ac2:	40d8      	lsrs	r0, r3
 8001ac4:	4b88      	ldr	r3, [pc, #544]	; (8001ce8 <HAL_RCC_OscConfig+0x2b0>)
 8001ac6:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8001ac8:	4b88      	ldr	r3, [pc, #544]	; (8001cec <HAL_RCC_OscConfig+0x2b4>)
 8001aca:	6818      	ldr	r0, [r3, #0]
 8001acc:	f7ff f9ec 	bl	8000ea8 <HAL_InitTick>
        if(status != HAL_OK)
 8001ad0:	2800      	cmp	r0, #0
 8001ad2:	d035      	beq.n	8001b40 <HAL_RCC_OscConfig+0x108>
}
 8001ad4:	b003      	add	sp, #12
 8001ad6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ada:	6823      	ldr	r3, [r4, #0]
 8001adc:	f043 0308 	orr.w	r3, r3, #8
 8001ae0:	6023      	str	r3, [r4, #0]
 8001ae2:	6823      	ldr	r3, [r4, #0]
 8001ae4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ae8:	4303      	orrs	r3, r0
 8001aea:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001aec:	6863      	ldr	r3, [r4, #4]
 8001aee:	69ea      	ldr	r2, [r5, #28]
 8001af0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001af4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001af8:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001afa:	f7ff ff0d 	bl	8001918 <RCC_SetFlashLatencyFromMSIRange>
 8001afe:	2800      	cmp	r0, #0
 8001b00:	d0d6      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x78>
 8001b02:	e79d      	b.n	8001a40 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b04:	69ab      	ldr	r3, [r5, #24]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d036      	beq.n	8001b78 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_MSI_ENABLE();
 8001b0a:	6823      	ldr	r3, [r4, #0]
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b12:	f7ff fa0b 	bl	8000f2c <HAL_GetTick>
 8001b16:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b18:	6823      	ldr	r3, [r4, #0]
 8001b1a:	079a      	lsls	r2, r3, #30
 8001b1c:	d524      	bpl.n	8001b68 <HAL_RCC_OscConfig+0x130>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b1e:	6823      	ldr	r3, [r4, #0]
 8001b20:	f043 0308 	orr.w	r3, r3, #8
 8001b24:	6023      	str	r3, [r4, #0]
 8001b26:	6823      	ldr	r3, [r4, #0]
 8001b28:	6a2a      	ldr	r2, [r5, #32]
 8001b2a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b32:	6863      	ldr	r3, [r4, #4]
 8001b34:	69ea      	ldr	r2, [r5, #28]
 8001b36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001b3a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001b3e:	6063      	str	r3, [r4, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b40:	682b      	ldr	r3, [r5, #0]
 8001b42:	07d8      	lsls	r0, r3, #31
 8001b44:	d429      	bmi.n	8001b9a <HAL_RCC_OscConfig+0x162>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b46:	682b      	ldr	r3, [r5, #0]
 8001b48:	0799      	lsls	r1, r3, #30
 8001b4a:	d467      	bmi.n	8001c1c <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b4c:	682b      	ldr	r3, [r5, #0]
 8001b4e:	0718      	lsls	r0, r3, #28
 8001b50:	f100 809c 	bmi.w	8001c8c <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b54:	682b      	ldr	r3, [r5, #0]
 8001b56:	0759      	lsls	r1, r3, #29
 8001b58:	f100 80ca 	bmi.w	8001cf0 <HAL_RCC_OscConfig+0x2b8>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b5c:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8001b5e:	2800      	cmp	r0, #0
 8001b60:	f040 8133 	bne.w	8001dca <HAL_RCC_OscConfig+0x392>
  return HAL_OK;
 8001b64:	2000      	movs	r0, #0
 8001b66:	e7b5      	b.n	8001ad4 <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b68:	f7ff f9e0 	bl	8000f2c <HAL_GetTick>
 8001b6c:	eba0 0008 	sub.w	r0, r0, r8
 8001b70:	2802      	cmp	r0, #2
 8001b72:	d9d1      	bls.n	8001b18 <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
 8001b74:	2003      	movs	r0, #3
 8001b76:	e7ad      	b.n	8001ad4 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_MSI_DISABLE();
 8001b78:	6823      	ldr	r3, [r4, #0]
 8001b7a:	f023 0301 	bic.w	r3, r3, #1
 8001b7e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b80:	f7ff f9d4 	bl	8000f2c <HAL_GetTick>
 8001b84:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b86:	6823      	ldr	r3, [r4, #0]
 8001b88:	079b      	lsls	r3, r3, #30
 8001b8a:	d5d9      	bpl.n	8001b40 <HAL_RCC_OscConfig+0x108>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b8c:	f7ff f9ce 	bl	8000f2c <HAL_GetTick>
 8001b90:	eba0 0008 	sub.w	r0, r0, r8
 8001b94:	2802      	cmp	r0, #2
 8001b96:	d9f6      	bls.n	8001b86 <HAL_RCC_OscConfig+0x14e>
 8001b98:	e7ec      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001b9a:	2e08      	cmp	r6, #8
 8001b9c:	d003      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x16e>
 8001b9e:	2e0c      	cmp	r6, #12
 8001ba0:	d108      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x17c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ba2:	2f03      	cmp	r7, #3
 8001ba4:	d106      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x17c>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ba6:	6823      	ldr	r3, [r4, #0]
 8001ba8:	039a      	lsls	r2, r3, #14
 8001baa:	d5cc      	bpl.n	8001b46 <HAL_RCC_OscConfig+0x10e>
 8001bac:	686b      	ldr	r3, [r5, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d1c9      	bne.n	8001b46 <HAL_RCC_OscConfig+0x10e>
 8001bb2:	e745      	b.n	8001a40 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bb4:	686b      	ldr	r3, [r5, #4]
 8001bb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bba:	d110      	bne.n	8001bde <HAL_RCC_OscConfig+0x1a6>
 8001bbc:	6823      	ldr	r3, [r4, #0]
 8001bbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bc2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001bc4:	f7ff f9b2 	bl	8000f2c <HAL_GetTick>
 8001bc8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bca:	6823      	ldr	r3, [r4, #0]
 8001bcc:	039b      	lsls	r3, r3, #14
 8001bce:	d4ba      	bmi.n	8001b46 <HAL_RCC_OscConfig+0x10e>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd0:	f7ff f9ac 	bl	8000f2c <HAL_GetTick>
 8001bd4:	eba0 0008 	sub.w	r0, r0, r8
 8001bd8:	2864      	cmp	r0, #100	; 0x64
 8001bda:	d9f6      	bls.n	8001bca <HAL_RCC_OscConfig+0x192>
 8001bdc:	e7ca      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bde:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001be2:	d104      	bne.n	8001bee <HAL_RCC_OscConfig+0x1b6>
 8001be4:	6823      	ldr	r3, [r4, #0]
 8001be6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bea:	6023      	str	r3, [r4, #0]
 8001bec:	e7e6      	b.n	8001bbc <HAL_RCC_OscConfig+0x184>
 8001bee:	6822      	ldr	r2, [r4, #0]
 8001bf0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001bf4:	6022      	str	r2, [r4, #0]
 8001bf6:	6822      	ldr	r2, [r4, #0]
 8001bf8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001bfc:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1e0      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x18c>
        tickstart = HAL_GetTick();
 8001c02:	f7ff f993 	bl	8000f2c <HAL_GetTick>
 8001c06:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c08:	6823      	ldr	r3, [r4, #0]
 8001c0a:	0398      	lsls	r0, r3, #14
 8001c0c:	d59b      	bpl.n	8001b46 <HAL_RCC_OscConfig+0x10e>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c0e:	f7ff f98d 	bl	8000f2c <HAL_GetTick>
 8001c12:	eba0 0008 	sub.w	r0, r0, r8
 8001c16:	2864      	cmp	r0, #100	; 0x64
 8001c18:	d9f6      	bls.n	8001c08 <HAL_RCC_OscConfig+0x1d0>
 8001c1a:	e7ab      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001c1c:	2e04      	cmp	r6, #4
 8001c1e:	d003      	beq.n	8001c28 <HAL_RCC_OscConfig+0x1f0>
 8001c20:	2e0c      	cmp	r6, #12
 8001c22:	d110      	bne.n	8001c46 <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c24:	2f02      	cmp	r7, #2
 8001c26:	d10e      	bne.n	8001c46 <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c28:	6823      	ldr	r3, [r4, #0]
 8001c2a:	0559      	lsls	r1, r3, #21
 8001c2c:	d503      	bpl.n	8001c36 <HAL_RCC_OscConfig+0x1fe>
 8001c2e:	68eb      	ldr	r3, [r5, #12]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	f43f af05 	beq.w	8001a40 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c36:	6863      	ldr	r3, [r4, #4]
 8001c38:	692a      	ldr	r2, [r5, #16]
 8001c3a:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001c3e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001c42:	6063      	str	r3, [r4, #4]
 8001c44:	e782      	b.n	8001b4c <HAL_RCC_OscConfig+0x114>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c46:	68eb      	ldr	r3, [r5, #12]
 8001c48:	b17b      	cbz	r3, 8001c6a <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8001c4a:	6823      	ldr	r3, [r4, #0]
 8001c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c50:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001c52:	f7ff f96b 	bl	8000f2c <HAL_GetTick>
 8001c56:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c58:	6823      	ldr	r3, [r4, #0]
 8001c5a:	055a      	lsls	r2, r3, #21
 8001c5c:	d4eb      	bmi.n	8001c36 <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c5e:	f7ff f965 	bl	8000f2c <HAL_GetTick>
 8001c62:	1bc0      	subs	r0, r0, r7
 8001c64:	2802      	cmp	r0, #2
 8001c66:	d9f7      	bls.n	8001c58 <HAL_RCC_OscConfig+0x220>
 8001c68:	e784      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_DISABLE();
 8001c6a:	6823      	ldr	r3, [r4, #0]
 8001c6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c70:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001c72:	f7ff f95b 	bl	8000f2c <HAL_GetTick>
 8001c76:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c78:	6823      	ldr	r3, [r4, #0]
 8001c7a:	055b      	lsls	r3, r3, #21
 8001c7c:	f57f af66 	bpl.w	8001b4c <HAL_RCC_OscConfig+0x114>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c80:	f7ff f954 	bl	8000f2c <HAL_GetTick>
 8001c84:	1bc0      	subs	r0, r0, r7
 8001c86:	2802      	cmp	r0, #2
 8001c88:	d9f6      	bls.n	8001c78 <HAL_RCC_OscConfig+0x240>
 8001c8a:	e773      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c8c:	696b      	ldr	r3, [r5, #20]
 8001c8e:	b19b      	cbz	r3, 8001cb8 <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8001c90:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001c9c:	f7ff f946 	bl	8000f2c <HAL_GetTick>
 8001ca0:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ca2:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001ca6:	079a      	lsls	r2, r3, #30
 8001ca8:	f53f af54 	bmi.w	8001b54 <HAL_RCC_OscConfig+0x11c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cac:	f7ff f93e 	bl	8000f2c <HAL_GetTick>
 8001cb0:	1bc0      	subs	r0, r0, r7
 8001cb2:	2802      	cmp	r0, #2
 8001cb4:	d9f5      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x26a>
 8001cb6:	e75d      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
      __HAL_RCC_LSI_DISABLE();
 8001cb8:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001cbc:	f023 0301 	bic.w	r3, r3, #1
 8001cc0:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001cc4:	f7ff f932 	bl	8000f2c <HAL_GetTick>
 8001cc8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cca:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001cce:	079b      	lsls	r3, r3, #30
 8001cd0:	f57f af40 	bpl.w	8001b54 <HAL_RCC_OscConfig+0x11c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cd4:	f7ff f92a 	bl	8000f2c <HAL_GetTick>
 8001cd8:	1bc0      	subs	r0, r0, r7
 8001cda:	2802      	cmp	r0, #2
 8001cdc:	d9f5      	bls.n	8001cca <HAL_RCC_OscConfig+0x292>
 8001cde:	e749      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	08006dca 	.word	0x08006dca
 8001ce8:	20000008 	.word	0x20000008
 8001cec:	20000004 	.word	0x20000004
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001cf0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001cf2:	00d8      	lsls	r0, r3, #3
 8001cf4:	d429      	bmi.n	8001d4a <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cf6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001cf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cfc:	65a3      	str	r3, [r4, #88]	; 0x58
 8001cfe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001d00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d04:	9301      	str	r3, [sp, #4]
 8001d06:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001d08:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d0c:	4f79      	ldr	r7, [pc, #484]	; (8001ef4 <HAL_RCC_OscConfig+0x4bc>)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	05d9      	lsls	r1, r3, #23
 8001d12:	d51d      	bpl.n	8001d50 <HAL_RCC_OscConfig+0x318>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d14:	68ab      	ldr	r3, [r5, #8]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d12b      	bne.n	8001d72 <HAL_RCC_OscConfig+0x33a>
 8001d1a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001d1e:	f043 0301 	orr.w	r3, r3, #1
 8001d22:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8001d26:	f7ff f901 	bl	8000f2c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d2a:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001d2e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d30:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001d34:	079b      	lsls	r3, r3, #30
 8001d36:	d542      	bpl.n	8001dbe <HAL_RCC_OscConfig+0x386>
    if(pwrclkchanged == SET)
 8001d38:	f1b8 0f00 	cmp.w	r8, #0
 8001d3c:	f43f af0e 	beq.w	8001b5c <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d40:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001d42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d46:	65a3      	str	r3, [r4, #88]	; 0x58
 8001d48:	e708      	b.n	8001b5c <HAL_RCC_OscConfig+0x124>
    FlagStatus       pwrclkchanged = RESET;
 8001d4a:	f04f 0800 	mov.w	r8, #0
 8001d4e:	e7dd      	b.n	8001d0c <HAL_RCC_OscConfig+0x2d4>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d56:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001d58:	f7ff f8e8 	bl	8000f2c <HAL_GetTick>
 8001d5c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	05da      	lsls	r2, r3, #23
 8001d62:	d4d7      	bmi.n	8001d14 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d64:	f7ff f8e2 	bl	8000f2c <HAL_GetTick>
 8001d68:	eba0 0009 	sub.w	r0, r0, r9
 8001d6c:	2802      	cmp	r0, #2
 8001d6e:	d9f6      	bls.n	8001d5e <HAL_RCC_OscConfig+0x326>
 8001d70:	e700      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d72:	2b05      	cmp	r3, #5
 8001d74:	d106      	bne.n	8001d84 <HAL_RCC_OscConfig+0x34c>
 8001d76:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001d7a:	f043 0304 	orr.w	r3, r3, #4
 8001d7e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8001d82:	e7ca      	b.n	8001d1a <HAL_RCC_OscConfig+0x2e2>
 8001d84:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001d88:	f022 0201 	bic.w	r2, r2, #1
 8001d8c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8001d90:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001d94:	f022 0204 	bic.w	r2, r2, #4
 8001d98:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d1c2      	bne.n	8001d26 <HAL_RCC_OscConfig+0x2ee>
      tickstart = HAL_GetTick();
 8001da0:	f7ff f8c4 	bl	8000f2c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001da4:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001da8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001daa:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001dae:	0798      	lsls	r0, r3, #30
 8001db0:	d5c2      	bpl.n	8001d38 <HAL_RCC_OscConfig+0x300>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001db2:	f7ff f8bb 	bl	8000f2c <HAL_GetTick>
 8001db6:	1bc0      	subs	r0, r0, r7
 8001db8:	4548      	cmp	r0, r9
 8001dba:	d9f6      	bls.n	8001daa <HAL_RCC_OscConfig+0x372>
 8001dbc:	e6da      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dbe:	f7ff f8b5 	bl	8000f2c <HAL_GetTick>
 8001dc2:	1bc0      	subs	r0, r0, r7
 8001dc4:	4548      	cmp	r0, r9
 8001dc6:	d9b3      	bls.n	8001d30 <HAL_RCC_OscConfig+0x2f8>
 8001dc8:	e6d4      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001dca:	2e0c      	cmp	r6, #12
 8001dcc:	d05c      	beq.n	8001e88 <HAL_RCC_OscConfig+0x450>
        __HAL_RCC_PLL_DISABLE();
 8001dce:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001dd0:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001dd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001dd6:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001dd8:	d13b      	bne.n	8001e52 <HAL_RCC_OscConfig+0x41a>
        tickstart = HAL_GetTick();
 8001dda:	f7ff f8a7 	bl	8000f2c <HAL_GetTick>
 8001dde:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001de0:	6823      	ldr	r3, [r4, #0]
 8001de2:	0199      	lsls	r1, r3, #6
 8001de4:	d42f      	bmi.n	8001e46 <HAL_RCC_OscConfig+0x40e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001de6:	68e2      	ldr	r2, [r4, #12]
 8001de8:	4b43      	ldr	r3, [pc, #268]	; (8001ef8 <HAL_RCC_OscConfig+0x4c0>)
 8001dea:	4013      	ands	r3, r2
 8001dec:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001dee:	4313      	orrs	r3, r2
 8001df0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001df2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001df6:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001df8:	3a01      	subs	r2, #1
 8001dfa:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001dfe:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001e00:	0912      	lsrs	r2, r2, #4
 8001e02:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001e06:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001e08:	0852      	lsrs	r2, r2, #1
 8001e0a:	3a01      	subs	r2, #1
 8001e0c:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8001e10:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001e12:	0852      	lsrs	r2, r2, #1
 8001e14:	3a01      	subs	r2, #1
 8001e16:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001e1a:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001e1c:	6823      	ldr	r3, [r4, #0]
 8001e1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e22:	6023      	str	r3, [r4, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e24:	68e3      	ldr	r3, [r4, #12]
 8001e26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e2a:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001e2c:	f7ff f87e 	bl	8000f2c <HAL_GetTick>
 8001e30:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e32:	6823      	ldr	r3, [r4, #0]
 8001e34:	019a      	lsls	r2, r3, #6
 8001e36:	f53f ae95 	bmi.w	8001b64 <HAL_RCC_OscConfig+0x12c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e3a:	f7ff f877 	bl	8000f2c <HAL_GetTick>
 8001e3e:	1b40      	subs	r0, r0, r5
 8001e40:	2802      	cmp	r0, #2
 8001e42:	d9f6      	bls.n	8001e32 <HAL_RCC_OscConfig+0x3fa>
 8001e44:	e696      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e46:	f7ff f871 	bl	8000f2c <HAL_GetTick>
 8001e4a:	1b80      	subs	r0, r0, r6
 8001e4c:	2802      	cmp	r0, #2
 8001e4e:	d9c7      	bls.n	8001de0 <HAL_RCC_OscConfig+0x3a8>
 8001e50:	e690      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001e52:	6823      	ldr	r3, [r4, #0]
 8001e54:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001e58:	bf02      	ittt	eq
 8001e5a:	68e3      	ldreq	r3, [r4, #12]
 8001e5c:	f023 0303 	biceq.w	r3, r3, #3
 8001e60:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001e62:	68e3      	ldr	r3, [r4, #12]
 8001e64:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001e68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e6c:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001e6e:	f7ff f85d 	bl	8000f2c <HAL_GetTick>
 8001e72:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e74:	6823      	ldr	r3, [r4, #0]
 8001e76:	019b      	lsls	r3, r3, #6
 8001e78:	f57f ae74 	bpl.w	8001b64 <HAL_RCC_OscConfig+0x12c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e7c:	f7ff f856 	bl	8000f2c <HAL_GetTick>
 8001e80:	1b40      	subs	r0, r0, r5
 8001e82:	2802      	cmp	r0, #2
 8001e84:	d9f6      	bls.n	8001e74 <HAL_RCC_OscConfig+0x43c>
 8001e86:	e675      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e88:	2801      	cmp	r0, #1
 8001e8a:	f43f ae23 	beq.w	8001ad4 <HAL_RCC_OscConfig+0x9c>
        pll_config = RCC->PLLCFGR;
 8001e8e:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e90:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001e92:	f003 0103 	and.w	r1, r3, #3
 8001e96:	4291      	cmp	r1, r2
 8001e98:	f47f add2 	bne.w	8001a40 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e9c:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8001e9e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001ea2:	3901      	subs	r1, #1
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ea4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8001ea8:	f47f adca 	bne.w	8001a40 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001eac:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8001eae:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001eb2:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8001eb6:	f47f adc3 	bne.w	8001a40 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001eba:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001ebc:	3a07      	subs	r2, #7
 8001ebe:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 8001ec2:	bf18      	it	ne
 8001ec4:	2201      	movne	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ec6:	4291      	cmp	r1, r2
 8001ec8:	f47f adba 	bne.w	8001a40 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ecc:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001ece:	0852      	lsrs	r2, r2, #1
 8001ed0:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8001ed4:	3a01      	subs	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ed6:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8001eda:	f47f adb1 	bne.w	8001a40 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ede:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001ee0:	0852      	lsrs	r2, r2, #1
 8001ee2:	3a01      	subs	r2, #1
 8001ee4:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ee8:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 8001eec:	bf14      	ite	ne
 8001eee:	2001      	movne	r0, #1
 8001ef0:	2000      	moveq	r0, #0
 8001ef2:	e5ef      	b.n	8001ad4 <HAL_RCC_OscConfig+0x9c>
 8001ef4:	40007000 	.word	0x40007000
 8001ef8:	f99d808c 	.word	0xf99d808c

08001efc <HAL_RCC_ClockConfig>:
{
 8001efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f00:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8001f02:	4604      	mov	r4, r0
 8001f04:	b910      	cbnz	r0, 8001f0c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001f06:	2001      	movs	r0, #1
}
 8001f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f0c:	4a40      	ldr	r2, [pc, #256]	; (8002010 <HAL_RCC_ClockConfig+0x114>)
 8001f0e:	6813      	ldr	r3, [r2, #0]
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	428b      	cmp	r3, r1
 8001f16:	d32a      	bcc.n	8001f6e <HAL_RCC_ClockConfig+0x72>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f18:	6823      	ldr	r3, [r4, #0]
 8001f1a:	07d9      	lsls	r1, r3, #31
 8001f1c:	d432      	bmi.n	8001f84 <HAL_RCC_ClockConfig+0x88>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f1e:	6821      	ldr	r1, [r4, #0]
 8001f20:	078a      	lsls	r2, r1, #30
 8001f22:	d45b      	bmi.n	8001fdc <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f24:	4a3a      	ldr	r2, [pc, #232]	; (8002010 <HAL_RCC_ClockConfig+0x114>)
 8001f26:	6813      	ldr	r3, [r2, #0]
 8001f28:	f003 0307 	and.w	r3, r3, #7
 8001f2c:	42b3      	cmp	r3, r6
 8001f2e:	d85d      	bhi.n	8001fec <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f30:	f011 0f04 	tst.w	r1, #4
 8001f34:	4d37      	ldr	r5, [pc, #220]	; (8002014 <HAL_RCC_ClockConfig+0x118>)
 8001f36:	d164      	bne.n	8002002 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f38:	070b      	lsls	r3, r1, #28
 8001f3a:	d506      	bpl.n	8001f4a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f3c:	68ab      	ldr	r3, [r5, #8]
 8001f3e:	6922      	ldr	r2, [r4, #16]
 8001f40:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001f44:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001f48:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f4a:	f7ff fd27 	bl	800199c <HAL_RCC_GetSysClockFreq>
 8001f4e:	68ab      	ldr	r3, [r5, #8]
 8001f50:	4a31      	ldr	r2, [pc, #196]	; (8002018 <HAL_RCC_ClockConfig+0x11c>)
 8001f52:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8001f56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f5a:	5cd3      	ldrb	r3, [r2, r3]
 8001f5c:	f003 031f 	and.w	r3, r3, #31
 8001f60:	40d8      	lsrs	r0, r3
 8001f62:	4b2e      	ldr	r3, [pc, #184]	; (800201c <HAL_RCC_ClockConfig+0x120>)
 8001f64:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8001f66:	4b2e      	ldr	r3, [pc, #184]	; (8002020 <HAL_RCC_ClockConfig+0x124>)
 8001f68:	6818      	ldr	r0, [r3, #0]
 8001f6a:	f7fe bf9d 	b.w	8000ea8 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f6e:	6813      	ldr	r3, [r2, #0]
 8001f70:	f023 0307 	bic.w	r3, r3, #7
 8001f74:	430b      	orrs	r3, r1
 8001f76:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f78:	6813      	ldr	r3, [r2, #0]
 8001f7a:	f003 0307 	and.w	r3, r3, #7
 8001f7e:	428b      	cmp	r3, r1
 8001f80:	d1c1      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xa>
 8001f82:	e7c9      	b.n	8001f18 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f84:	6862      	ldr	r2, [r4, #4]
 8001f86:	4d23      	ldr	r5, [pc, #140]	; (8002014 <HAL_RCC_ClockConfig+0x118>)
 8001f88:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f8a:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f8c:	d11a      	bne.n	8001fc4 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f8e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f92:	d0b8      	beq.n	8001f06 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f94:	68ab      	ldr	r3, [r5, #8]
 8001f96:	f023 0303 	bic.w	r3, r3, #3
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8001f9e:	f7fe ffc5 	bl	8000f2c <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa2:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001fa6:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fa8:	68ab      	ldr	r3, [r5, #8]
 8001faa:	6862      	ldr	r2, [r4, #4]
 8001fac:	f003 030c 	and.w	r3, r3, #12
 8001fb0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001fb4:	d0b3      	beq.n	8001f1e <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fb6:	f7fe ffb9 	bl	8000f2c <HAL_GetTick>
 8001fba:	1bc0      	subs	r0, r0, r7
 8001fbc:	4540      	cmp	r0, r8
 8001fbe:	d9f3      	bls.n	8001fa8 <HAL_RCC_ClockConfig+0xac>
        return HAL_TIMEOUT;
 8001fc0:	2003      	movs	r0, #3
 8001fc2:	e7a1      	b.n	8001f08 <HAL_RCC_ClockConfig+0xc>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fc4:	2a02      	cmp	r2, #2
 8001fc6:	d102      	bne.n	8001fce <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fc8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001fcc:	e7e1      	b.n	8001f92 <HAL_RCC_ClockConfig+0x96>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001fce:	b912      	cbnz	r2, 8001fd6 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fd0:	f013 0f02 	tst.w	r3, #2
 8001fd4:	e7dd      	b.n	8001f92 <HAL_RCC_ClockConfig+0x96>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fd6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001fda:	e7da      	b.n	8001f92 <HAL_RCC_ClockConfig+0x96>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fdc:	4a0d      	ldr	r2, [pc, #52]	; (8002014 <HAL_RCC_ClockConfig+0x118>)
 8001fde:	68a0      	ldr	r0, [r4, #8]
 8001fe0:	6893      	ldr	r3, [r2, #8]
 8001fe2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fe6:	4303      	orrs	r3, r0
 8001fe8:	6093      	str	r3, [r2, #8]
 8001fea:	e79b      	b.n	8001f24 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fec:	6813      	ldr	r3, [r2, #0]
 8001fee:	f023 0307 	bic.w	r3, r3, #7
 8001ff2:	4333      	orrs	r3, r6
 8001ff4:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ff6:	6813      	ldr	r3, [r2, #0]
 8001ff8:	f003 0307 	and.w	r3, r3, #7
 8001ffc:	42b3      	cmp	r3, r6
 8001ffe:	d182      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xa>
 8002000:	e796      	b.n	8001f30 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002002:	68ab      	ldr	r3, [r5, #8]
 8002004:	68e2      	ldr	r2, [r4, #12]
 8002006:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800200a:	4313      	orrs	r3, r2
 800200c:	60ab      	str	r3, [r5, #8]
 800200e:	e793      	b.n	8001f38 <HAL_RCC_ClockConfig+0x3c>
 8002010:	40022000 	.word	0x40022000
 8002014:	40021000 	.word	0x40021000
 8002018:	08006dca 	.word	0x08006dca
 800201c:	20000008 	.word	0x20000008
 8002020:	20000004 	.word	0x20000004

08002024 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002024:	4b05      	ldr	r3, [pc, #20]	; (800203c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002026:	4a06      	ldr	r2, [pc, #24]	; (8002040 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800202e:	5cd3      	ldrb	r3, [r2, r3]
 8002030:	4a04      	ldr	r2, [pc, #16]	; (8002044 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002032:	6810      	ldr	r0, [r2, #0]
 8002034:	f003 031f 	and.w	r3, r3, #31
}
 8002038:	40d8      	lsrs	r0, r3
 800203a:	4770      	bx	lr
 800203c:	40021000 	.word	0x40021000
 8002040:	08006dda 	.word	0x08006dda
 8002044:	20000008 	.word	0x20000008

08002048 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002048:	4b05      	ldr	r3, [pc, #20]	; (8002060 <HAL_RCC_GetPCLK2Freq+0x18>)
 800204a:	4a06      	ldr	r2, [pc, #24]	; (8002064 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002052:	5cd3      	ldrb	r3, [r2, r3]
 8002054:	4a04      	ldr	r2, [pc, #16]	; (8002068 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002056:	6810      	ldr	r0, [r2, #0]
 8002058:	f003 031f 	and.w	r3, r3, #31
}
 800205c:	40d8      	lsrs	r0, r3
 800205e:	4770      	bx	lr
 8002060:	40021000 	.word	0x40021000
 8002064:	08006dda 	.word	0x08006dda
 8002068:	20000008 	.word	0x20000008

0800206c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800206c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800206e:	4b44      	ldr	r3, [pc, #272]	; (8002180 <RCCEx_PLLSAI1_Config+0x114>)
 8002070:	68da      	ldr	r2, [r3, #12]
 8002072:	f012 0f03 	tst.w	r2, #3
{
 8002076:	4605      	mov	r5, r0
 8002078:	460e      	mov	r6, r1
 800207a:	6800      	ldr	r0, [r0, #0]
 800207c:	461c      	mov	r4, r3
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800207e:	d02a      	beq.n	80020d6 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002080:	68da      	ldr	r2, [r3, #12]
 8002082:	f002 0203 	and.w	r2, r2, #3
 8002086:	4282      	cmp	r2, r0
 8002088:	d13c      	bne.n	8002104 <RCCEx_PLLSAI1_Config+0x98>
       ||
 800208a:	2a00      	cmp	r2, #0
 800208c:	d03a      	beq.n	8002104 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800208e:	68db      	ldr	r3, [r3, #12]
       ||
 8002090:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002092:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002096:	3301      	adds	r3, #1
       ||
 8002098:	4293      	cmp	r3, r2
 800209a:	d133      	bne.n	8002104 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800209c:	6823      	ldr	r3, [r4, #0]
 800209e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80020a2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020a4:	f7fe ff42 	bl	8000f2c <HAL_GetTick>
 80020a8:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80020aa:	6823      	ldr	r3, [r4, #0]
 80020ac:	011a      	lsls	r2, r3, #4
 80020ae:	d432      	bmi.n	8002116 <RCCEx_PLLSAI1_Config+0xaa>
 80020b0:	68ab      	ldr	r3, [r5, #8]
 80020b2:	021f      	lsls	r7, r3, #8
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 80020b4:	2e00      	cmp	r6, #0
 80020b6:	d035      	beq.n	8002124 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80020b8:	2e01      	cmp	r6, #1
 80020ba:	d14e      	bne.n	800215a <RCCEx_PLLSAI1_Config+0xee>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80020bc:	692a      	ldr	r2, [r5, #16]
 80020be:	6921      	ldr	r1, [r4, #16]
 80020c0:	0852      	lsrs	r2, r2, #1
 80020c2:	1e53      	subs	r3, r2, #1
 80020c4:	f421 02c0 	bic.w	r2, r1, #6291456	; 0x600000
 80020c8:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 80020cc:	433a      	orrs	r2, r7
 80020ce:	ea42 5243 	orr.w	r2, r2, r3, lsl #21
 80020d2:	6122      	str	r2, [r4, #16]
 80020d4:	e031      	b.n	800213a <RCCEx_PLLSAI1_Config+0xce>
    switch(PllSai1->PLLSAI1Source)
 80020d6:	2802      	cmp	r0, #2
 80020d8:	d010      	beq.n	80020fc <RCCEx_PLLSAI1_Config+0x90>
 80020da:	2803      	cmp	r0, #3
 80020dc:	d014      	beq.n	8002108 <RCCEx_PLLSAI1_Config+0x9c>
 80020de:	2801      	cmp	r0, #1
 80020e0:	d110      	bne.n	8002104 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	079f      	lsls	r7, r3, #30
 80020e6:	d51c      	bpl.n	8002122 <RCCEx_PLLSAI1_Config+0xb6>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80020e8:	68e3      	ldr	r3, [r4, #12]
 80020ea:	686a      	ldr	r2, [r5, #4]
 80020ec:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80020f0:	3a01      	subs	r2, #1
 80020f2:	4318      	orrs	r0, r3
 80020f4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80020f8:	60e0      	str	r0, [r4, #12]
 80020fa:	e7cf      	b.n	800209c <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002102:	d1f1      	bne.n	80020e8 <RCCEx_PLLSAI1_Config+0x7c>
 8002104:	2001      	movs	r0, #1
 8002106:	e00c      	b.n	8002122 <RCCEx_PLLSAI1_Config+0xb6>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	0391      	lsls	r1, r2, #14
 800210c:	d4ec      	bmi.n	80020e8 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002114:	e7f5      	b.n	8002102 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002116:	f7fe ff09 	bl	8000f2c <HAL_GetTick>
 800211a:	1bc0      	subs	r0, r0, r7
 800211c:	2802      	cmp	r0, #2
 800211e:	d9c4      	bls.n	80020aa <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8002120:	2003      	movs	r0, #3
      }
    }
  }

  return status;
}
 8002122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002124:	6921      	ldr	r1, [r4, #16]
 8002126:	68eb      	ldr	r3, [r5, #12]
 8002128:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 800212c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8002130:	091b      	lsrs	r3, r3, #4
 8002132:	4339      	orrs	r1, r7
 8002134:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8002138:	6121      	str	r1, [r4, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800213a:	6823      	ldr	r3, [r4, #0]
 800213c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002140:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8002142:	f7fe fef3 	bl	8000f2c <HAL_GetTick>
 8002146:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002148:	6823      	ldr	r3, [r4, #0]
 800214a:	011b      	lsls	r3, r3, #4
 800214c:	d512      	bpl.n	8002174 <RCCEx_PLLSAI1_Config+0x108>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800214e:	6923      	ldr	r3, [r4, #16]
 8002150:	69aa      	ldr	r2, [r5, #24]
 8002152:	4313      	orrs	r3, r2
 8002154:	6123      	str	r3, [r4, #16]
 8002156:	2000      	movs	r0, #0
  return status;
 8002158:	e7e3      	b.n	8002122 <RCCEx_PLLSAI1_Config+0xb6>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800215a:	696b      	ldr	r3, [r5, #20]
 800215c:	6922      	ldr	r2, [r4, #16]
 800215e:	085b      	lsrs	r3, r3, #1
 8002160:	1e59      	subs	r1, r3, #1
 8002162:	f022 63c0 	bic.w	r3, r2, #100663296	; 0x6000000
 8002166:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800216a:	433b      	orrs	r3, r7
 800216c:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8002170:	6123      	str	r3, [r4, #16]
 8002172:	e7e2      	b.n	800213a <RCCEx_PLLSAI1_Config+0xce>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002174:	f7fe feda 	bl	8000f2c <HAL_GetTick>
 8002178:	1b80      	subs	r0, r0, r6
 800217a:	2802      	cmp	r0, #2
 800217c:	d9e4      	bls.n	8002148 <RCCEx_PLLSAI1_Config+0xdc>
 800217e:	e7cf      	b.n	8002120 <RCCEx_PLLSAI1_Config+0xb4>
 8002180:	40021000 	.word	0x40021000

08002184 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002186:	4b3c      	ldr	r3, [pc, #240]	; (8002278 <RCCEx_PLLSAI2_Config+0xf4>)
 8002188:	68da      	ldr	r2, [r3, #12]
 800218a:	f012 0f03 	tst.w	r2, #3
{
 800218e:	4605      	mov	r5, r0
 8002190:	460e      	mov	r6, r1
 8002192:	6800      	ldr	r0, [r0, #0]
 8002194:	461c      	mov	r4, r3
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002196:	d027      	beq.n	80021e8 <RCCEx_PLLSAI2_Config+0x64>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002198:	68da      	ldr	r2, [r3, #12]
 800219a:	f002 0203 	and.w	r2, r2, #3
 800219e:	4282      	cmp	r2, r0
 80021a0:	d139      	bne.n	8002216 <RCCEx_PLLSAI2_Config+0x92>
       ||
 80021a2:	2a00      	cmp	r2, #0
 80021a4:	d037      	beq.n	8002216 <RCCEx_PLLSAI2_Config+0x92>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80021a6:	68db      	ldr	r3, [r3, #12]
       ||
 80021a8:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80021aa:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80021ae:	3301      	adds	r3, #1
       ||
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d130      	bne.n	8002216 <RCCEx_PLLSAI2_Config+0x92>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80021b4:	6823      	ldr	r3, [r4, #0]
 80021b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021ba:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021bc:	f7fe feb6 	bl	8000f2c <HAL_GetTick>
 80021c0:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80021c2:	6823      	ldr	r3, [r4, #0]
 80021c4:	009a      	lsls	r2, r3, #2
 80021c6:	d42f      	bmi.n	8002228 <RCCEx_PLLSAI2_Config+0xa4>
 80021c8:	68ab      	ldr	r3, [r5, #8]
 80021ca:	0218      	lsls	r0, r3, #8
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 80021cc:	b39e      	cbz	r6, 8002236 <RCCEx_PLLSAI2_Config+0xb2>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80021ce:	6963      	ldr	r3, [r4, #20]
 80021d0:	6929      	ldr	r1, [r5, #16]
 80021d2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80021d6:	0849      	lsrs	r1, r1, #1
 80021d8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80021dc:	3901      	subs	r1, #1
 80021de:	4303      	orrs	r3, r0
 80021e0:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 80021e4:	6163      	str	r3, [r4, #20]
 80021e6:	e031      	b.n	800224c <RCCEx_PLLSAI2_Config+0xc8>
    switch(PllSai2->PLLSAI2Source)
 80021e8:	2802      	cmp	r0, #2
 80021ea:	d010      	beq.n	800220e <RCCEx_PLLSAI2_Config+0x8a>
 80021ec:	2803      	cmp	r0, #3
 80021ee:	d014      	beq.n	800221a <RCCEx_PLLSAI2_Config+0x96>
 80021f0:	2801      	cmp	r0, #1
 80021f2:	d110      	bne.n	8002216 <RCCEx_PLLSAI2_Config+0x92>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	079f      	lsls	r7, r3, #30
 80021f8:	d51c      	bpl.n	8002234 <RCCEx_PLLSAI2_Config+0xb0>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80021fa:	68e3      	ldr	r3, [r4, #12]
 80021fc:	686a      	ldr	r2, [r5, #4]
 80021fe:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002202:	3a01      	subs	r2, #1
 8002204:	4318      	orrs	r0, r3
 8002206:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800220a:	60e0      	str	r0, [r4, #12]
 800220c:	e7d2      	b.n	80021b4 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002214:	d1f1      	bne.n	80021fa <RCCEx_PLLSAI2_Config+0x76>
 8002216:	2001      	movs	r0, #1
 8002218:	e00c      	b.n	8002234 <RCCEx_PLLSAI2_Config+0xb0>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	0391      	lsls	r1, r2, #14
 800221e:	d4ec      	bmi.n	80021fa <RCCEx_PLLSAI2_Config+0x76>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002226:	e7f5      	b.n	8002214 <RCCEx_PLLSAI2_Config+0x90>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002228:	f7fe fe80 	bl	8000f2c <HAL_GetTick>
 800222c:	1bc0      	subs	r0, r0, r7
 800222e:	2802      	cmp	r0, #2
 8002230:	d9c7      	bls.n	80021c2 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8002232:	2003      	movs	r0, #3
      }
    }
  }

  return status;
}
 8002234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002236:	6962      	ldr	r2, [r4, #20]
 8002238:	68eb      	ldr	r3, [r5, #12]
 800223a:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 800223e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002242:	091b      	lsrs	r3, r3, #4
 8002244:	4302      	orrs	r2, r0
 8002246:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 800224a:	6162      	str	r2, [r4, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 800224c:	6823      	ldr	r3, [r4, #0]
 800224e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002252:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8002254:	f7fe fe6a 	bl	8000f2c <HAL_GetTick>
 8002258:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800225a:	6823      	ldr	r3, [r4, #0]
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	d505      	bpl.n	800226c <RCCEx_PLLSAI2_Config+0xe8>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002260:	6963      	ldr	r3, [r4, #20]
 8002262:	696a      	ldr	r2, [r5, #20]
 8002264:	4313      	orrs	r3, r2
 8002266:	6163      	str	r3, [r4, #20]
 8002268:	2000      	movs	r0, #0
  return status;
 800226a:	e7e3      	b.n	8002234 <RCCEx_PLLSAI2_Config+0xb0>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800226c:	f7fe fe5e 	bl	8000f2c <HAL_GetTick>
 8002270:	1b80      	subs	r0, r0, r6
 8002272:	2802      	cmp	r0, #2
 8002274:	d9f1      	bls.n	800225a <RCCEx_PLLSAI2_Config+0xd6>
 8002276:	e7dc      	b.n	8002232 <RCCEx_PLLSAI2_Config+0xae>
 8002278:	40021000 	.word	0x40021000

0800227c <HAL_RCCEx_PeriphCLKConfig>:
{
 800227c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002280:	6806      	ldr	r6, [r0, #0]
 8002282:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8002286:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002288:	d024      	beq.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800228a:	6e41      	ldr	r1, [r0, #100]	; 0x64
 800228c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8002290:	d02c      	beq.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x70>
 8002292:	d802      	bhi.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002294:	b1c1      	cbz	r1, 80022c8 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8002296:	2601      	movs	r6, #1
 8002298:	e01c      	b.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800229a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800229e:	d00d      	beq.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80022a0:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80022a4:	d1f7      	bne.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80022a6:	4a4e      	ldr	r2, [pc, #312]	; (80023e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022a8:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80022aa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80022ae:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80022b2:	430b      	orrs	r3, r1
 80022b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80022b8:	2600      	movs	r6, #0
 80022ba:	e00b      	b.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80022bc:	4a48      	ldr	r2, [pc, #288]	; (80023e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022be:	68d3      	ldr	r3, [r2, #12]
 80022c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022c4:	60d3      	str	r3, [r2, #12]
 80022c6:	e7ee      	b.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80022c8:	3004      	adds	r0, #4
 80022ca:	f7ff fecf 	bl	800206c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80022ce:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80022d0:	2800      	cmp	r0, #0
 80022d2:	d0e8      	beq.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80022d4:	6823      	ldr	r3, [r4, #0]
 80022d6:	04d8      	lsls	r0, r3, #19
 80022d8:	d506      	bpl.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 80022da:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80022dc:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80022e0:	d073      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80022e2:	d808      	bhi.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80022e4:	b1a9      	cbz	r1, 8002312 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 80022e6:	2601      	movs	r6, #1
 80022e8:	4635      	mov	r5, r6
 80022ea:	e021      	b.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80022ec:	2100      	movs	r1, #0
 80022ee:	3020      	adds	r0, #32
 80022f0:	f7ff ff48 	bl	8002184 <RCCEx_PLLSAI2_Config>
 80022f4:	e7eb      	b.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 80022f6:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80022fa:	d004      	beq.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 80022fc:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8002300:	d1f1      	bne.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002302:	4635      	mov	r5, r6
 8002304:	e009      	b.n	800231a <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002306:	4a36      	ldr	r2, [pc, #216]	; (80023e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002308:	68d3      	ldr	r3, [r2, #12]
 800230a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800230e:	60d3      	str	r3, [r2, #12]
 8002310:	e7f7      	b.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002312:	1d20      	adds	r0, r4, #4
 8002314:	f7ff feaa 	bl	800206c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002318:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800231a:	2d00      	cmp	r5, #0
 800231c:	d15b      	bne.n	80023d6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800231e:	4a30      	ldr	r2, [pc, #192]	; (80023e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002320:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002322:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002326:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800232a:	430b      	orrs	r3, r1
 800232c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002330:	6823      	ldr	r3, [r4, #0]
 8002332:	0399      	lsls	r1, r3, #14
 8002334:	f140 815a 	bpl.w	80025ec <HAL_RCCEx_PeriphCLKConfig+0x370>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002338:	4f29      	ldr	r7, [pc, #164]	; (80023e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800233a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800233c:	00da      	lsls	r2, r3, #3
 800233e:	d44c      	bmi.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x15e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002340:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002342:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002346:	65bb      	str	r3, [r7, #88]	; 0x58
 8002348:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800234a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800234e:	9301      	str	r3, [sp, #4]
 8002350:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002352:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002356:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80023e4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800235a:	f8d9 3000 	ldr.w	r3, [r9]
 800235e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002362:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8002366:	f7fe fde1 	bl	8000f2c <HAL_GetTick>
 800236a:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800236c:	f8d9 3000 	ldr.w	r3, [r9]
 8002370:	05db      	lsls	r3, r3, #23
 8002372:	d539      	bpl.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    if(ret == HAL_OK)
 8002374:	2d00      	cmp	r5, #0
 8002376:	d13e      	bne.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002378:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800237c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002380:	d015      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x132>
 8002382:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002386:	429a      	cmp	r2, r3
 8002388:	d011      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x132>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800238a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 800238e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002392:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002396:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800239a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800239e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 80023a2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80023a6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80023aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80023ae:	07d8      	lsls	r0, r3, #31
 80023b0:	f100 810c 	bmi.w	80025cc <HAL_RCCEx_PeriphCLKConfig+0x350>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80023b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80023b8:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80023bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023c0:	4313      	orrs	r3, r2
 80023c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80023c6:	4635      	mov	r5, r6
 80023c8:	e015      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80023ca:	2100      	movs	r1, #0
 80023cc:	f104 0020 	add.w	r0, r4, #32
 80023d0:	f7ff fed8 	bl	8002184 <RCCEx_PLLSAI2_Config>
 80023d4:	e7a0      	b.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80023d6:	462e      	mov	r6, r5
 80023d8:	e7aa      	b.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0xb4>
    FlagStatus       pwrclkchanged = RESET;
 80023da:	f04f 0800 	mov.w	r8, #0
 80023de:	e7ba      	b.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0xda>
 80023e0:	40021000 	.word	0x40021000
 80023e4:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023e8:	f7fe fda0 	bl	8000f2c <HAL_GetTick>
 80023ec:	eba0 000a 	sub.w	r0, r0, sl
 80023f0:	2802      	cmp	r0, #2
 80023f2:	d9bb      	bls.n	800236c <HAL_RCCEx_PeriphCLKConfig+0xf0>
        ret = HAL_TIMEOUT;
 80023f4:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80023f6:	f1b8 0f00 	cmp.w	r8, #0
 80023fa:	d003      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x188>
      __HAL_RCC_PWR_CLK_DISABLE();
 80023fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80023fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002402:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002404:	6823      	ldr	r3, [r4, #0]
 8002406:	07da      	lsls	r2, r3, #31
 8002408:	d508      	bpl.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800240a:	498e      	ldr	r1, [pc, #568]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 800240c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800240e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002412:	f022 0203 	bic.w	r2, r2, #3
 8002416:	4302      	orrs	r2, r0
 8002418:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800241c:	079f      	lsls	r7, r3, #30
 800241e:	d508      	bpl.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002420:	4988      	ldr	r1, [pc, #544]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8002422:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002424:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002428:	f022 020c 	bic.w	r2, r2, #12
 800242c:	4302      	orrs	r2, r0
 800242e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002432:	075e      	lsls	r6, r3, #29
 8002434:	d508      	bpl.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002436:	4983      	ldr	r1, [pc, #524]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8002438:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800243a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800243e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002442:	4302      	orrs	r2, r0
 8002444:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002448:	0718      	lsls	r0, r3, #28
 800244a:	d508      	bpl.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800244c:	497d      	ldr	r1, [pc, #500]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 800244e:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002450:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002454:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002458:	4302      	orrs	r2, r0
 800245a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800245e:	06d9      	lsls	r1, r3, #27
 8002460:	d508      	bpl.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002462:	4978      	ldr	r1, [pc, #480]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8002464:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002466:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800246a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800246e:	4302      	orrs	r2, r0
 8002470:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002474:	069a      	lsls	r2, r3, #26
 8002476:	d508      	bpl.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002478:	4972      	ldr	r1, [pc, #456]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 800247a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800247c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002480:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002484:	4302      	orrs	r2, r0
 8002486:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800248a:	059f      	lsls	r7, r3, #22
 800248c:	d508      	bpl.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x224>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800248e:	496d      	ldr	r1, [pc, #436]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8002490:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002492:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002496:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800249a:	4302      	orrs	r2, r0
 800249c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80024a0:	055e      	lsls	r6, r3, #21
 80024a2:	d508      	bpl.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80024a4:	4967      	ldr	r1, [pc, #412]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80024a6:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80024a8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80024ac:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80024b0:	4302      	orrs	r2, r0
 80024b2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024b6:	0658      	lsls	r0, r3, #25
 80024b8:	d508      	bpl.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x250>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024ba:	4962      	ldr	r1, [pc, #392]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80024bc:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80024be:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80024c2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80024c6:	4302      	orrs	r2, r0
 80024c8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024cc:	0619      	lsls	r1, r3, #24
 80024ce:	d508      	bpl.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x266>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024d0:	495c      	ldr	r1, [pc, #368]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80024d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80024d4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80024d8:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80024dc:	4302      	orrs	r2, r0
 80024de:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024e2:	05da      	lsls	r2, r3, #23
 80024e4:	d508      	bpl.n	80024f8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024e6:	4957      	ldr	r1, [pc, #348]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80024e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80024ea:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80024ee:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80024f2:	4302      	orrs	r2, r0
 80024f4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80024f8:	049b      	lsls	r3, r3, #18
 80024fa:	d50f      	bpl.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024fc:	4a51      	ldr	r2, [pc, #324]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80024fe:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002500:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002504:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002508:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800250a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800250e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002512:	d16d      	bne.n	80025f0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002514:	68d3      	ldr	r3, [r2, #12]
 8002516:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800251a:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800251c:	6823      	ldr	r3, [r4, #0]
 800251e:	031f      	lsls	r7, r3, #12
 8002520:	d50f      	bpl.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002522:	4a48      	ldr	r2, [pc, #288]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8002524:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8002526:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800252a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800252e:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002530:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002534:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002538:	d165      	bne.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800253a:	68d3      	ldr	r3, [r2, #12]
 800253c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002540:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002542:	6823      	ldr	r3, [r4, #0]
 8002544:	035e      	lsls	r6, r3, #13
 8002546:	d50f      	bpl.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002548:	4a3e      	ldr	r2, [pc, #248]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 800254a:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800254c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002550:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002554:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002556:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800255a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800255e:	d15d      	bne.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002560:	68d3      	ldr	r3, [r2, #12]
 8002562:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002566:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002568:	6823      	ldr	r3, [r4, #0]
 800256a:	0458      	lsls	r0, r3, #17
 800256c:	d512      	bpl.n	8002594 <HAL_RCCEx_PeriphCLKConfig+0x318>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800256e:	4935      	ldr	r1, [pc, #212]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8002570:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8002572:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002576:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800257a:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800257c:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002580:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002584:	d155      	bne.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002586:	2102      	movs	r1, #2
 8002588:	1d20      	adds	r0, r4, #4
 800258a:	f7ff fd6f 	bl	800206c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800258e:	2800      	cmp	r0, #0
 8002590:	bf18      	it	ne
 8002592:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002594:	6822      	ldr	r2, [r4, #0]
 8002596:	0411      	lsls	r1, r2, #16
 8002598:	d508      	bpl.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x330>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800259a:	492a      	ldr	r1, [pc, #168]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 800259c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800259e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80025a2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80025a6:	4303      	orrs	r3, r0
 80025a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80025ac:	03d3      	lsls	r3, r2, #15
 80025ae:	d509      	bpl.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x348>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80025b0:	4a24      	ldr	r2, [pc, #144]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80025b2:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80025b6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80025ba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80025be:	430b      	orrs	r3, r1
 80025c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80025c4:	4628      	mov	r0, r5
 80025c6:	b002      	add	sp, #8
 80025c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        tickstart = HAL_GetTick();
 80025cc:	f7fe fcae 	bl	8000f2c <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025d0:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80025d4:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025da:	0799      	lsls	r1, r3, #30
 80025dc:	f53f aeea 	bmi.w	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x138>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025e0:	f7fe fca4 	bl	8000f2c <HAL_GetTick>
 80025e4:	1b40      	subs	r0, r0, r5
 80025e6:	4548      	cmp	r0, r9
 80025e8:	d9f5      	bls.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80025ea:	e703      	b.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80025ec:	4635      	mov	r5, r6
 80025ee:	e709      	b.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x188>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80025f0:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80025f4:	d192      	bne.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025f6:	2101      	movs	r1, #1
 80025f8:	1d20      	adds	r0, r4, #4
 80025fa:	f7ff fd37 	bl	800206c <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80025fe:	2800      	cmp	r0, #0
 8002600:	bf18      	it	ne
 8002602:	4605      	movne	r5, r0
 8002604:	e78a      	b.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002606:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800260a:	d19a      	bne.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800260c:	2101      	movs	r1, #1
 800260e:	1d20      	adds	r0, r4, #4
 8002610:	f7ff fd2c 	bl	800206c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002614:	2800      	cmp	r0, #0
 8002616:	bf18      	it	ne
 8002618:	4605      	movne	r5, r0
 800261a:	e792      	b.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800261c:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002620:	d1a2      	bne.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002622:	2101      	movs	r1, #1
 8002624:	1d20      	adds	r0, r4, #4
 8002626:	f7ff fd21 	bl	800206c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800262a:	2800      	cmp	r0, #0
 800262c:	bf18      	it	ne
 800262e:	4605      	movne	r5, r0
 8002630:	e79a      	b.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002632:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8002636:	d1ad      	bne.n	8002594 <HAL_RCCEx_PeriphCLKConfig+0x318>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002638:	2102      	movs	r1, #2
 800263a:	f104 0020 	add.w	r0, r4, #32
 800263e:	f7ff fda1 	bl	8002184 <RCCEx_PLLSAI2_Config>
 8002642:	e7a4      	b.n	800258e <HAL_RCCEx_PeriphCLKConfig+0x312>
 8002644:	40021000 	.word	0x40021000

08002648 <SPI_WaitFifoStateUntilTimeout.part.1>:
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002648:	6803      	ldr	r3, [r0, #0]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002650:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002652:	6842      	ldr	r2, [r0, #4]
 8002654:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002658:	d10a      	bne.n	8002670 <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
 800265a:	6882      	ldr	r2, [r0, #8]
 800265c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002660:	d002      	beq.n	8002668 <SPI_WaitFifoStateUntilTimeout.part.1+0x20>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002662:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002666:	d103      	bne.n	8002670 <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800266e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002670:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8002672:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002676:	d107      	bne.n	8002688 <SPI_WaitFifoStateUntilTimeout.part.1+0x40>
        {
          SPI_RESET_CRC(hspi);
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002686:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002688:	2301      	movs	r3, #1
 800268a:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800268e:	2300      	movs	r3, #0
 8002690:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      }
    }
  }

  return HAL_OK;
}
 8002694:	2003      	movs	r0, #3
 8002696:	4770      	bx	lr

08002698 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002698:	b570      	push	{r4, r5, r6, lr}
 800269a:	4604      	mov	r4, r0
 800269c:	460d      	mov	r5, r1
 800269e:	4616      	mov	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026a0:	6823      	ldr	r3, [r4, #0]
 80026a2:	6898      	ldr	r0, [r3, #8]
 80026a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80026a8:	d100      	bne.n	80026ac <SPI_WaitFlagStateUntilTimeout.constprop.9+0x14>
}
 80026aa:	bd70      	pop	{r4, r5, r6, pc}
    if (Timeout != HAL_MAX_DELAY)
 80026ac:	1c6a      	adds	r2, r5, #1
 80026ae:	d0f8      	beq.n	80026a2 <SPI_WaitFlagStateUntilTimeout.constprop.9+0xa>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80026b0:	f7fe fc3c 	bl	8000f2c <HAL_GetTick>
 80026b4:	1b80      	subs	r0, r0, r6
 80026b6:	4285      	cmp	r5, r0
 80026b8:	d8f2      	bhi.n	80026a0 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x8>
 80026ba:	4620      	mov	r0, r4
}
 80026bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80026c0:	f7ff bfc2 	b.w	8002648 <SPI_WaitFifoStateUntilTimeout.part.1>

080026c4 <SPI_WaitFifoStateUntilTimeout.constprop.10>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80026c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026c6:	4605      	mov	r5, r0
 80026c8:	460c      	mov	r4, r1
 80026ca:	4616      	mov	r6, r2
 80026cc:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((hspi->Instance->SR & Fifo) != State)
 80026ce:	6829      	ldr	r1, [r5, #0]
 80026d0:	6888      	ldr	r0, [r1, #8]
 80026d2:	4020      	ands	r0, r4
 80026d4:	d100      	bne.n	80026d8 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x14>
      }
    }
  }

  return HAL_OK;
}
 80026d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80026d8:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80026dc:	bf08      	it	eq
 80026de:	7b0b      	ldrbeq	r3, [r1, #12]
    if (Timeout != HAL_MAX_DELAY)
 80026e0:	1c73      	adds	r3, r6, #1
 80026e2:	d0f5      	beq.n	80026d0 <SPI_WaitFifoStateUntilTimeout.constprop.10+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80026e4:	f7fe fc22 	bl	8000f2c <HAL_GetTick>
 80026e8:	1bc0      	subs	r0, r0, r7
 80026ea:	4286      	cmp	r6, r0
 80026ec:	d8ef      	bhi.n	80026ce <SPI_WaitFifoStateUntilTimeout.constprop.10+0xa>
 80026ee:	4628      	mov	r0, r5
}
 80026f0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80026f4:	f7ff bfa8 	b.w	8002648 <SPI_WaitFifoStateUntilTimeout.part.1>

080026f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80026f8:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80026fa:	4613      	mov	r3, r2
{
 80026fc:	460d      	mov	r5, r1
 80026fe:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002700:	460a      	mov	r2, r1
 8002702:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
{
 8002706:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002708:	f7ff ffdc 	bl	80026c4 <SPI_WaitFifoStateUntilTimeout.constprop.10>
 800270c:	b128      	cbz	r0, 800271a <SPI_EndRxTxTransaction+0x22>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800270e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002710:	f043 0320 	orr.w	r3, r3, #32
 8002714:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002716:	2003      	movs	r0, #3
 8002718:	e00f      	b.n	800273a <SPI_EndRxTxTransaction+0x42>
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800271a:	4632      	mov	r2, r6
 800271c:	4629      	mov	r1, r5
 800271e:	4620      	mov	r0, r4
 8002720:	f7ff ffba 	bl	8002698 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8002724:	2800      	cmp	r0, #0
 8002726:	d1f2      	bne.n	800270e <SPI_EndRxTxTransaction+0x16>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002728:	4633      	mov	r3, r6
 800272a:	462a      	mov	r2, r5
 800272c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002730:	4620      	mov	r0, r4
 8002732:	f7ff ffc7 	bl	80026c4 <SPI_WaitFifoStateUntilTimeout.constprop.10>
 8002736:	2800      	cmp	r0, #0
 8002738:	d1e9      	bne.n	800270e <SPI_EndRxTxTransaction+0x16>
  }

  return HAL_OK;
}
 800273a:	bd70      	pop	{r4, r5, r6, pc}

0800273c <HAL_SPI_Init>:
{
 800273c:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 800273e:	4604      	mov	r4, r0
 8002740:	2800      	cmp	r0, #0
 8002742:	d046      	beq.n	80027d2 <HAL_SPI_Init+0x96>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002744:	2300      	movs	r3, #0
 8002746:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002748:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 800274c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002750:	b91b      	cbnz	r3, 800275a <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8002752:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8002756:	f001 fc2f 	bl	8003fb8 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 800275a:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800275c:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800275e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8002762:	6813      	ldr	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002764:	68e5      	ldr	r5, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8002766:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800276a:	f5b5 6fe0 	cmp.w	r5, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800276e:	6013      	str	r3, [r2, #0]
 8002770:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002774:	d82f      	bhi.n	80027d6 <HAL_SPI_Init+0x9a>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002776:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800277a:	d000      	beq.n	800277e <HAL_SPI_Init+0x42>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800277c:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800277e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002780:	b92b      	cbnz	r3, 800278e <HAL_SPI_Init+0x52>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002782:	f5b5 6fe0 	cmp.w	r5, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002786:	bf8c      	ite	hi
 8002788:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800278a:	2301      	movls	r3, #1
 800278c:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800278e:	e9d4 3601 	ldrd	r3, r6, [r4, #4]
 8002792:	4333      	orrs	r3, r6
 8002794:	6926      	ldr	r6, [r4, #16]
 8002796:	69a0      	ldr	r0, [r4, #24]
 8002798:	4333      	orrs	r3, r6
 800279a:	6966      	ldr	r6, [r4, #20]
 800279c:	4333      	orrs	r3, r6
 800279e:	69e6      	ldr	r6, [r4, #28]
 80027a0:	4333      	orrs	r3, r6
 80027a2:	6a26      	ldr	r6, [r4, #32]
 80027a4:	4333      	orrs	r3, r6
 80027a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80027a8:	4333      	orrs	r3, r6
 80027aa:	f400 7600 	and.w	r6, r0, #512	; 0x200
 80027ae:	4333      	orrs	r3, r6
 80027b0:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80027b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80027b4:	432b      	orrs	r3, r5
 80027b6:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80027b8:	0c00      	lsrs	r0, r0, #16
 80027ba:	f000 0004 	and.w	r0, r0, #4
 80027be:	432b      	orrs	r3, r5
 80027c0:	4303      	orrs	r3, r0
 80027c2:	430b      	orrs	r3, r1
 80027c4:	6053      	str	r3, [r2, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80027c6:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80027c8:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80027ca:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80027cc:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 80027d0:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80027d2:	2001      	movs	r0, #1
 80027d4:	e7fc      	b.n	80027d0 <HAL_SPI_Init+0x94>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80027d6:	4619      	mov	r1, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80027d8:	f5b5 6f70 	cmp.w	r5, #3840	; 0xf00
 80027dc:	e7cd      	b.n	800277a <HAL_SPI_Init+0x3e>

080027de <HAL_SPI_TransmitReceive>:
{
 80027de:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80027e2:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80027e4:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
{
 80027e8:	9f08      	ldr	r7, [sp, #32]
  __HAL_LOCK(hspi);
 80027ea:	2b01      	cmp	r3, #1
{
 80027ec:	4604      	mov	r4, r0
 80027ee:	460d      	mov	r5, r1
 80027f0:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 80027f2:	f000 8111 	beq.w	8002a18 <HAL_SPI_TransmitReceive+0x23a>
 80027f6:	2301      	movs	r3, #1
 80027f8:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 80027fc:	f7fe fb96 	bl	8000f2c <HAL_GetTick>
  tmp_state           = hspi->State;
 8002800:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 8002804:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8002806:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002808:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800280a:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800280c:	d00a      	beq.n	8002824 <HAL_SPI_TransmitReceive+0x46>
 800280e:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8002812:	f040 80ff 	bne.w	8002a14 <HAL_SPI_TransmitReceive+0x236>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002816:	68a0      	ldr	r0, [r4, #8]
 8002818:	2800      	cmp	r0, #0
 800281a:	f040 80fb 	bne.w	8002a14 <HAL_SPI_TransmitReceive+0x236>
 800281e:	2b04      	cmp	r3, #4
 8002820:	f040 80f8 	bne.w	8002a14 <HAL_SPI_TransmitReceive+0x236>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002824:	2d00      	cmp	r5, #0
 8002826:	d049      	beq.n	80028bc <HAL_SPI_TransmitReceive+0xde>
 8002828:	f1b9 0f00 	cmp.w	r9, #0
 800282c:	d046      	beq.n	80028bc <HAL_SPI_TransmitReceive+0xde>
 800282e:	2e00      	cmp	r6, #0
 8002830:	d044      	beq.n	80028bc <HAL_SPI_TransmitReceive+0xde>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002832:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002836:	68e2      	ldr	r2, [r4, #12]
 8002838:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800283a:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800283e:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002840:	bf1c      	itt	ne
 8002842:	2305      	movne	r3, #5
 8002844:	f884 305d 	strbne.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002848:	2300      	movs	r3, #0
 800284a:	6623      	str	r3, [r4, #96]	; 0x60
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800284c:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  hspi->RxXferCount = Size;
 8002850:	f8a4 6046 	strh.w	r6, [r4, #70]	; 0x46
  hspi->TxXferCount = Size;
 8002854:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002856:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
  hspi->RxXferSize  = Size;
 800285a:	f8a4 6044 	strh.w	r6, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800285e:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002860:	87a6      	strh	r6, [r4, #60]	; 0x3c
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002862:	6843      	ldr	r3, [r0, #4]
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002864:	d801      	bhi.n	800286a <HAL_SPI_TransmitReceive+0x8c>
 8002866:	2e01      	cmp	r6, #1
 8002868:	d92a      	bls.n	80028c0 <HAL_SPI_TransmitReceive+0xe2>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800286a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800286e:	6043      	str	r3, [r0, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002870:	6803      	ldr	r3, [r0, #0]
 8002872:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8002874:	bf5e      	ittt	pl
 8002876:	6803      	ldrpl	r3, [r0, #0]
 8002878:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 800287c:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800287e:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 8002882:	d956      	bls.n	8002932 <HAL_SPI_TransmitReceive+0x154>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002884:	b109      	cbz	r1, 800288a <HAL_SPI_TransmitReceive+0xac>
 8002886:	2e01      	cmp	r6, #1
 8002888:	d107      	bne.n	800289a <HAL_SPI_TransmitReceive+0xbc>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800288a:	f835 3b02 	ldrh.w	r3, [r5], #2
 800288e:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 8002890:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002892:	63a5      	str	r5, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8002894:	3b01      	subs	r3, #1
 8002896:	b29b      	uxth	r3, r3
 8002898:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800289a:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800289c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800289e:	b29b      	uxth	r3, r3
 80028a0:	b98b      	cbnz	r3, 80028c6 <HAL_SPI_TransmitReceive+0xe8>
 80028a2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	b96b      	cbnz	r3, 80028c6 <HAL_SPI_TransmitReceive+0xe8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80028aa:	4642      	mov	r2, r8
 80028ac:	4639      	mov	r1, r7
 80028ae:	4620      	mov	r0, r4
 80028b0:	f7ff ff22 	bl	80026f8 <SPI_EndRxTxTransaction>
 80028b4:	2800      	cmp	r0, #0
 80028b6:	d034      	beq.n	8002922 <HAL_SPI_TransmitReceive+0x144>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80028b8:	2320      	movs	r3, #32
 80028ba:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 80028bc:	2001      	movs	r0, #1
 80028be:	e030      	b.n	8002922 <HAL_SPI_TransmitReceive+0x144>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80028c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80028c4:	e7d3      	b.n	800286e <HAL_SPI_TransmitReceive+0x90>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80028c6:	6822      	ldr	r2, [r4, #0]
 80028c8:	6893      	ldr	r3, [r2, #8]
 80028ca:	0799      	lsls	r1, r3, #30
 80028cc:	d50d      	bpl.n	80028ea <HAL_SPI_TransmitReceive+0x10c>
 80028ce:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	b153      	cbz	r3, 80028ea <HAL_SPI_TransmitReceive+0x10c>
 80028d4:	b14d      	cbz	r5, 80028ea <HAL_SPI_TransmitReceive+0x10c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80028d8:	f833 1b02 	ldrh.w	r1, [r3], #2
 80028dc:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80028de:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80028e0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80028e2:	3b01      	subs	r3, #1
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 80028e8:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80028ea:	6893      	ldr	r3, [r2, #8]
 80028ec:	07db      	lsls	r3, r3, #31
 80028ee:	d50f      	bpl.n	8002910 <HAL_SPI_TransmitReceive+0x132>
 80028f0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	b15b      	cbz	r3, 8002910 <HAL_SPI_TransmitReceive+0x132>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80028f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028fa:	68d2      	ldr	r2, [r2, #12]
 80028fc:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002900:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8002902:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002906:	3b01      	subs	r3, #1
 8002908:	b29b      	uxth	r3, r3
 800290a:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 800290e:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002910:	f7fe fb0c 	bl	8000f2c <HAL_GetTick>
 8002914:	eba0 0008 	sub.w	r0, r0, r8
 8002918:	4287      	cmp	r7, r0
 800291a:	d8bf      	bhi.n	800289c <HAL_SPI_TransmitReceive+0xbe>
 800291c:	1c7e      	adds	r6, r7, #1
 800291e:	d0bd      	beq.n	800289c <HAL_SPI_TransmitReceive+0xbe>
        errorcode = HAL_TIMEOUT;
 8002920:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002922:	2301      	movs	r3, #1
 8002924:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002928:	2300      	movs	r3, #0
 800292a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800292e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002932:	b109      	cbz	r1, 8002938 <HAL_SPI_TransmitReceive+0x15a>
 8002934:	2e01      	cmp	r6, #1
 8002936:	d10a      	bne.n	800294e <HAL_SPI_TransmitReceive+0x170>
      if (hspi->TxXferCount > 1U)
 8002938:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800293a:	2b01      	cmp	r3, #1
 800293c:	d94e      	bls.n	80029dc <HAL_SPI_TransmitReceive+0x1fe>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800293e:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002942:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount -= 2U;
 8002944:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002946:	63a5      	str	r5, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002948:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 800294a:	b29b      	uxth	r3, r3
 800294c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800294e:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002950:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002952:	b29b      	uxth	r3, r3
 8002954:	b923      	cbnz	r3, 8002960 <HAL_SPI_TransmitReceive+0x182>
 8002956:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800295a:	b29b      	uxth	r3, r3
 800295c:	2b00      	cmp	r3, #0
 800295e:	d0a4      	beq.n	80028aa <HAL_SPI_TransmitReceive+0xcc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002960:	6822      	ldr	r2, [r4, #0]
 8002962:	6893      	ldr	r3, [r2, #8]
 8002964:	0798      	lsls	r0, r3, #30
 8002966:	d510      	bpl.n	800298a <HAL_SPI_TransmitReceive+0x1ac>
 8002968:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800296a:	b29b      	uxth	r3, r3
 800296c:	b16b      	cbz	r3, 800298a <HAL_SPI_TransmitReceive+0x1ac>
 800296e:	b165      	cbz	r5, 800298a <HAL_SPI_TransmitReceive+0x1ac>
        if (hspi->TxXferCount > 1U)
 8002970:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8002972:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002974:	2901      	cmp	r1, #1
 8002976:	d939      	bls.n	80029ec <HAL_SPI_TransmitReceive+0x20e>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002978:	f833 1b02 	ldrh.w	r1, [r3], #2
 800297c:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800297e:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002980:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002982:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8002984:	b29b      	uxth	r3, r3
 8002986:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8002988:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800298a:	6822      	ldr	r2, [r4, #0]
 800298c:	6893      	ldr	r3, [r2, #8]
 800298e:	07d9      	lsls	r1, r3, #31
 8002990:	d51b      	bpl.n	80029ca <HAL_SPI_TransmitReceive+0x1ec>
 8002992:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002996:	b29b      	uxth	r3, r3
 8002998:	b1bb      	cbz	r3, 80029ca <HAL_SPI_TransmitReceive+0x1ec>
        if (hspi->RxXferCount > 1U)
 800299a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 800299e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80029a0:	2901      	cmp	r1, #1
 80029a2:	d92b      	bls.n	80029fc <HAL_SPI_TransmitReceive+0x21e>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80029a4:	68d1      	ldr	r1, [r2, #12]
 80029a6:	f823 1b02 	strh.w	r1, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80029aa:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80029ac:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80029b0:	3b02      	subs	r3, #2
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80029b8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d803      	bhi.n	80029c8 <HAL_SPI_TransmitReceive+0x1ea>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80029c0:	6853      	ldr	r3, [r2, #4]
 80029c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80029c6:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 80029c8:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80029ca:	f7fe faaf 	bl	8000f2c <HAL_GetTick>
 80029ce:	eba0 0008 	sub.w	r0, r0, r8
 80029d2:	4287      	cmp	r7, r0
 80029d4:	d8bc      	bhi.n	8002950 <HAL_SPI_TransmitReceive+0x172>
 80029d6:	1c7b      	adds	r3, r7, #1
 80029d8:	d0ba      	beq.n	8002950 <HAL_SPI_TransmitReceive+0x172>
 80029da:	e7a1      	b.n	8002920 <HAL_SPI_TransmitReceive+0x142>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80029dc:	782b      	ldrb	r3, [r5, #0]
 80029de:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr++;
 80029e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80029e2:	3301      	adds	r3, #1
 80029e4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80029e6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80029e8:	3b01      	subs	r3, #1
 80029ea:	e7ae      	b.n	800294a <HAL_SPI_TransmitReceive+0x16c>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 80029f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80029f2:	3301      	adds	r3, #1
 80029f4:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 80029f6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80029f8:	3b01      	subs	r3, #1
 80029fa:	e7c3      	b.n	8002984 <HAL_SPI_TransmitReceive+0x1a6>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80029fc:	7b12      	ldrb	r2, [r2, #12]
 80029fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002a00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002a02:	3301      	adds	r3, #1
 8002a04:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8002a06:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8002a12:	e7d9      	b.n	80029c8 <HAL_SPI_TransmitReceive+0x1ea>
    errorcode = HAL_BUSY;
 8002a14:	2002      	movs	r0, #2
 8002a16:	e784      	b.n	8002922 <HAL_SPI_TransmitReceive+0x144>
  __HAL_LOCK(hspi);
 8002a18:	2002      	movs	r0, #2
 8002a1a:	e788      	b.n	800292e <HAL_SPI_TransmitReceive+0x150>

08002a1c <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8002a1c:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a1e:	69c1      	ldr	r1, [r0, #28]
{
 8002a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a22:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a24:	6883      	ldr	r3, [r0, #8]
 8002a26:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a28:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a2a:	4303      	orrs	r3, r0
 8002a2c:	6960      	ldr	r0, [r4, #20]
 8002a2e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a30:	48ba      	ldr	r0, [pc, #744]	; (8002d1c <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a32:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a34:	4028      	ands	r0, r5
 8002a36:	4303      	orrs	r3, r0
 8002a38:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a3a:	6853      	ldr	r3, [r2, #4]
 8002a3c:	68e0      	ldr	r0, [r4, #12]
 8002a3e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a42:	4303      	orrs	r3, r0
 8002a44:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a46:	4bb6      	ldr	r3, [pc, #728]	; (8002d20 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a48:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a4a:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002a4c:	bf1c      	itt	ne
 8002a4e:	6a23      	ldrne	r3, [r4, #32]
 8002a50:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a52:	6893      	ldr	r3, [r2, #8]
 8002a54:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002a58:	4303      	orrs	r3, r0
 8002a5a:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a5c:	4bb1      	ldr	r3, [pc, #708]	; (8002d24 <UART_SetConfig+0x308>)
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d119      	bne.n	8002a96 <UART_SetConfig+0x7a>
 8002a62:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002a66:	4ab0      	ldr	r2, [pc, #704]	; (8002d28 <UART_SetConfig+0x30c>)
 8002a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a6c:	f003 0303 	and.w	r3, r3, #3
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a70:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002a74:	5cd3      	ldrb	r3, [r2, r3]
 8002a76:	f040 8139 	bne.w	8002cec <UART_SetConfig+0x2d0>
  {
    switch (clocksource)
 8002a7a:	2b08      	cmp	r3, #8
 8002a7c:	f200 80d5 	bhi.w	8002c2a <UART_SetConfig+0x20e>
 8002a80:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002a84:	00d0011b 	.word	0x00d0011b
 8002a88:	00d30102 	.word	0x00d30102
 8002a8c:	00d30115 	.word	0x00d30115
 8002a90:	00d300d3 	.word	0x00d300d3
 8002a94:	0039      	.short	0x0039
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a96:	4ba5      	ldr	r3, [pc, #660]	; (8002d2c <UART_SetConfig+0x310>)
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d107      	bne.n	8002aac <UART_SetConfig+0x90>
 8002a9c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002aa0:	4aa3      	ldr	r2, [pc, #652]	; (8002d30 <UART_SetConfig+0x314>)
 8002aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aa6:	f003 030c 	and.w	r3, r3, #12
 8002aaa:	e7e1      	b.n	8002a70 <UART_SetConfig+0x54>
 8002aac:	4ba1      	ldr	r3, [pc, #644]	; (8002d34 <UART_SetConfig+0x318>)
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d126      	bne.n	8002b00 <UART_SetConfig+0xe4>
 8002ab2:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8002ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aba:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002abe:	2b10      	cmp	r3, #16
 8002ac0:	f000 80eb 	beq.w	8002c9a <UART_SetConfig+0x27e>
 8002ac4:	d80b      	bhi.n	8002ade <UART_SetConfig+0xc2>
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d056      	beq.n	8002b78 <UART_SetConfig+0x15c>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002aca:	4b95      	ldr	r3, [pc, #596]	; (8002d20 <UART_SetConfig+0x304>)
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d064      	beq.n	8002b9a <UART_SetConfig+0x17e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ad0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002ad4:	f000 80a9 	beq.w	8002c2a <UART_SetConfig+0x20e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002ad8:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002ada:	2300      	movs	r3, #0
 8002adc:	e0b1      	b.n	8002c42 <UART_SetConfig+0x226>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002ade:	2b20      	cmp	r3, #32
 8002ae0:	f000 80cc 	beq.w	8002c7c <UART_SetConfig+0x260>
 8002ae4:	2b30      	cmp	r3, #48	; 0x30
 8002ae6:	d1f0      	bne.n	8002aca <UART_SetConfig+0xae>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002ae8:	4b8d      	ldr	r3, [pc, #564]	; (8002d20 <UART_SetConfig+0x304>)
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d05b      	beq.n	8002ba6 <UART_SetConfig+0x18a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002aee:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002af2:	f040 80be 	bne.w	8002c72 <UART_SetConfig+0x256>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002af6:	6860      	ldr	r0, [r4, #4]
 8002af8:	0843      	lsrs	r3, r0, #1
 8002afa:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002afe:	e0c9      	b.n	8002c94 <UART_SetConfig+0x278>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b00:	4b8d      	ldr	r3, [pc, #564]	; (8002d38 <UART_SetConfig+0x31c>)
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d10e      	bne.n	8002b24 <UART_SetConfig+0x108>
 8002b06:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8002b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b0e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002b12:	2b40      	cmp	r3, #64	; 0x40
 8002b14:	f000 80c1 	beq.w	8002c9a <UART_SetConfig+0x27e>
 8002b18:	d9d5      	bls.n	8002ac6 <UART_SetConfig+0xaa>
 8002b1a:	2b80      	cmp	r3, #128	; 0x80
 8002b1c:	f000 80ae 	beq.w	8002c7c <UART_SetConfig+0x260>
 8002b20:	2bc0      	cmp	r3, #192	; 0xc0
 8002b22:	e7e0      	b.n	8002ae6 <UART_SetConfig+0xca>
 8002b24:	4b85      	ldr	r3, [pc, #532]	; (8002d3c <UART_SetConfig+0x320>)
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d111      	bne.n	8002b4e <UART_SetConfig+0x132>
 8002b2a:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8002b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b3a:	f000 80ae 	beq.w	8002c9a <UART_SetConfig+0x27e>
 8002b3e:	d9c2      	bls.n	8002ac6 <UART_SetConfig+0xaa>
 8002b40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b44:	f000 809a 	beq.w	8002c7c <UART_SetConfig+0x260>
 8002b48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b4c:	e7cb      	b.n	8002ae6 <UART_SetConfig+0xca>
 8002b4e:	4b74      	ldr	r3, [pc, #464]	; (8002d20 <UART_SetConfig+0x304>)
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d1bd      	bne.n	8002ad0 <UART_SetConfig+0xb4>
 8002b54:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8002b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b5c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b64:	f000 8099 	beq.w	8002c9a <UART_SetConfig+0x27e>
 8002b68:	d9ad      	bls.n	8002ac6 <UART_SetConfig+0xaa>
 8002b6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b6e:	f000 8085 	beq.w	8002c7c <UART_SetConfig+0x260>
 8002b72:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002b76:	e7b6      	b.n	8002ae6 <UART_SetConfig+0xca>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b78:	4b69      	ldr	r3, [pc, #420]	; (8002d20 <UART_SetConfig+0x304>)
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	f040 809a 	bne.w	8002cb4 <UART_SetConfig+0x298>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002b80:	f7ff fa50 	bl	8002024 <HAL_RCC_GetPCLK1Freq>
        break;
 8002b84:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8002b86:	b918      	cbnz	r0, 8002b90 <UART_SetConfig+0x174>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	e007      	b.n	8002b9c <UART_SetConfig+0x180>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002b8c:	486c      	ldr	r0, [pc, #432]	; (8002d40 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b8e:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b90:	6862      	ldr	r2, [r4, #4]
 8002b92:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8002b96:	4281      	cmp	r1, r0
 8002b98:	d909      	bls.n	8002bae <UART_SetConfig+0x192>
        ret = HAL_ERROR;
 8002b9a:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002b9c:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8002b9e:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60

  return ret;
}
 8002ba2:	4610      	mov	r0, r2
 8002ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (UART_INSTANCE_LOWPOWER(huart))
 8002ba6:	2308      	movs	r3, #8
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002ba8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002bac:	e7f0      	b.n	8002b90 <UART_SetConfig+0x174>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002bae:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8002bb2:	d8f2      	bhi.n	8002b9a <UART_SetConfig+0x17e>
        switch (clocksource)
 8002bb4:	2b08      	cmp	r3, #8
 8002bb6:	d832      	bhi.n	8002c1e <UART_SetConfig+0x202>
 8002bb8:	e8df f003 	tbb	[pc, r3]
 8002bbc:	31123105 	.word	0x31123105
 8002bc0:	31313125 	.word	0x31313125
 8002bc4:	28          	.byte	0x28
 8002bc5:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002bc6:	f7ff fa2d 	bl	8002024 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002bca:	6862      	ldr	r2, [r4, #4]
 8002bcc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bd0:	0856      	lsrs	r6, r2, #1
 8002bd2:	2700      	movs	r7, #0
 8002bd4:	fbe1 6700 	umlal	r6, r7, r1, r0
 8002bd8:	2300      	movs	r3, #0
 8002bda:	4630      	mov	r0, r6
 8002bdc:	4639      	mov	r1, r7
 8002bde:	e007      	b.n	8002bf0 <UART_SetConfig+0x1d4>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002be0:	4e58      	ldr	r6, [pc, #352]	; (8002d44 <UART_SetConfig+0x328>)
 8002be2:	0855      	lsrs	r5, r2, #1
 8002be4:	2700      	movs	r7, #0
 8002be6:	1970      	adds	r0, r6, r5
 8002be8:	f04f 0300 	mov.w	r3, #0
 8002bec:	f147 0100 	adc.w	r1, r7, #0
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002bf0:	f7fd ffda 	bl	8000ba8 <__aeabi_uldivmod>
            break;
 8002bf4:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002bf6:	4b54      	ldr	r3, [pc, #336]	; (8002d48 <UART_SetConfig+0x32c>)
 8002bf8:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002bfc:	4299      	cmp	r1, r3
 8002bfe:	d8cc      	bhi.n	8002b9a <UART_SetConfig+0x17e>
          huart->Instance->BRR = usartdiv;
 8002c00:	6823      	ldr	r3, [r4, #0]
 8002c02:	60d8      	str	r0, [r3, #12]
 8002c04:	e7ca      	b.n	8002b9c <UART_SetConfig+0x180>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002c06:	f7fe fec9 	bl	800199c <HAL_RCC_GetSysClockFreq>
 8002c0a:	e7de      	b.n	8002bca <UART_SetConfig+0x1ae>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002c0c:	0850      	lsrs	r0, r2, #1
 8002c0e:	2600      	movs	r6, #0
 8002c10:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8002c14:	f04f 0300 	mov.w	r3, #0
 8002c18:	f146 0100 	adc.w	r1, r6, #0
 8002c1c:	e7e8      	b.n	8002bf0 <UART_SetConfig+0x1d4>
            ret = HAL_ERROR;
 8002c1e:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002c20:	2000      	movs	r0, #0
 8002c22:	e7e8      	b.n	8002bf6 <UART_SetConfig+0x1da>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002c24:	f7ff fa10 	bl	8002048 <HAL_RCC_GetPCLK2Freq>
 8002c28:	e049      	b.n	8002cbe <UART_SetConfig+0x2a2>
        ret = HAL_ERROR;
 8002c2a:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	e04e      	b.n	8002cce <UART_SetConfig+0x2b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002c30:	f7ff f9f8 	bl	8002024 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002c34:	6862      	ldr	r2, [r4, #4]
 8002c36:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002c3a:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c3e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c40:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c42:	f1a3 0010 	sub.w	r0, r3, #16
 8002c46:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002c4a:	4288      	cmp	r0, r1
 8002c4c:	d8a5      	bhi.n	8002b9a <UART_SetConfig+0x17e>
      huart->Instance->BRR = usartdiv;
 8002c4e:	6821      	ldr	r1, [r4, #0]
 8002c50:	60cb      	str	r3, [r1, #12]
 8002c52:	e7a3      	b.n	8002b9c <UART_SetConfig+0x180>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002c54:	f7ff f9f8 	bl	8002048 <HAL_RCC_GetPCLK2Freq>
 8002c58:	e7ec      	b.n	8002c34 <UART_SetConfig+0x218>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002c5a:	6860      	ldr	r0, [r4, #4]
 8002c5c:	0843      	lsrs	r3, r0, #1
 8002c5e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002c62:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002c66:	fbb3 f3f0 	udiv	r3, r3, r0
 8002c6a:	e7e8      	b.n	8002c3e <UART_SetConfig+0x222>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002c6c:	f7fe fe96 	bl	800199c <HAL_RCC_GetSysClockFreq>
 8002c70:	e7e0      	b.n	8002c34 <UART_SetConfig+0x218>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002c72:	6860      	ldr	r0, [r4, #4]
 8002c74:	0843      	lsrs	r3, r0, #1
 8002c76:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002c7a:	e7f4      	b.n	8002c66 <UART_SetConfig+0x24a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c7c:	4b28      	ldr	r3, [pc, #160]	; (8002d20 <UART_SetConfig+0x304>)
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d084      	beq.n	8002b8c <UART_SetConfig+0x170>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c82:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002c86:	d1e8      	bne.n	8002c5a <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002c88:	6860      	ldr	r0, [r4, #4]
 8002c8a:	0843      	lsrs	r3, r0, #1
 8002c8c:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002c90:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002c94:	fbb3 f3f0 	udiv	r3, r3, r0
 8002c98:	e017      	b.n	8002cca <UART_SetConfig+0x2ae>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c9a:	4b21      	ldr	r3, [pc, #132]	; (8002d20 <UART_SetConfig+0x304>)
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d103      	bne.n	8002ca8 <UART_SetConfig+0x28c>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002ca0:	f7fe fe7c 	bl	800199c <HAL_RCC_GetSysClockFreq>
        break;
 8002ca4:	2304      	movs	r3, #4
 8002ca6:	e76e      	b.n	8002b86 <UART_SetConfig+0x16a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ca8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002cac:	d1de      	bne.n	8002c6c <UART_SetConfig+0x250>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002cae:	f7fe fe75 	bl	800199c <HAL_RCC_GetSysClockFreq>
 8002cb2:	e004      	b.n	8002cbe <UART_SetConfig+0x2a2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cb4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002cb8:	d1ba      	bne.n	8002c30 <UART_SetConfig+0x214>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002cba:	f7ff f9b3 	bl	8002024 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002cbe:	6861      	ldr	r1, [r4, #4]
 8002cc0:	084a      	lsrs	r2, r1, #1
 8002cc2:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002cc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cca:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ccc:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002cce:	f1a3 0010 	sub.w	r0, r3, #16
 8002cd2:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002cd6:	4288      	cmp	r0, r1
 8002cd8:	f63f af5f 	bhi.w	8002b9a <UART_SetConfig+0x17e>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002cdc:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8002ce0:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ce2:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002ce6:	430b      	orrs	r3, r1
 8002ce8:	60c3      	str	r3, [r0, #12]
 8002cea:	e757      	b.n	8002b9c <UART_SetConfig+0x180>
    switch (clocksource)
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	f63f af54 	bhi.w	8002b9a <UART_SetConfig+0x17e>
 8002cf2:	a201      	add	r2, pc, #4	; (adr r2, 8002cf8 <UART_SetConfig+0x2dc>)
 8002cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf8:	08002c31 	.word	0x08002c31
 8002cfc:	08002c55 	.word	0x08002c55
 8002d00:	08002c5b 	.word	0x08002c5b
 8002d04:	08002b9b 	.word	0x08002b9b
 8002d08:	08002c6d 	.word	0x08002c6d
 8002d0c:	08002b9b 	.word	0x08002b9b
 8002d10:	08002b9b 	.word	0x08002b9b
 8002d14:	08002b9b 	.word	0x08002b9b
 8002d18:	08002c73 	.word	0x08002c73
 8002d1c:	efff69f3 	.word	0xefff69f3
 8002d20:	40008000 	.word	0x40008000
 8002d24:	40013800 	.word	0x40013800
 8002d28:	08006d20 	.word	0x08006d20
 8002d2c:	40004400 	.word	0x40004400
 8002d30:	08006d24 	.word	0x08006d24
 8002d34:	40004800 	.word	0x40004800
 8002d38:	40004c00 	.word	0x40004c00
 8002d3c:	40005000 	.word	0x40005000
 8002d40:	00f42400 	.word	0x00f42400
 8002d44:	f4240000 	.word	0xf4240000
 8002d48:	000ffcff 	.word	0x000ffcff

08002d4c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d4c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002d4e:	07da      	lsls	r2, r3, #31
{
 8002d50:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d52:	d506      	bpl.n	8002d62 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d54:	6801      	ldr	r1, [r0, #0]
 8002d56:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002d58:	684a      	ldr	r2, [r1, #4]
 8002d5a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002d5e:	4322      	orrs	r2, r4
 8002d60:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d62:	079c      	lsls	r4, r3, #30
 8002d64:	d506      	bpl.n	8002d74 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002d66:	6801      	ldr	r1, [r0, #0]
 8002d68:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002d6a:	684a      	ldr	r2, [r1, #4]
 8002d6c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002d70:	4322      	orrs	r2, r4
 8002d72:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d74:	0759      	lsls	r1, r3, #29
 8002d76:	d506      	bpl.n	8002d86 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d78:	6801      	ldr	r1, [r0, #0]
 8002d7a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002d7c:	684a      	ldr	r2, [r1, #4]
 8002d7e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d82:	4322      	orrs	r2, r4
 8002d84:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002d86:	071a      	lsls	r2, r3, #28
 8002d88:	d506      	bpl.n	8002d98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002d8a:	6801      	ldr	r1, [r0, #0]
 8002d8c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002d8e:	684a      	ldr	r2, [r1, #4]
 8002d90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d94:	4322      	orrs	r2, r4
 8002d96:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d98:	06dc      	lsls	r4, r3, #27
 8002d9a:	d506      	bpl.n	8002daa <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d9c:	6801      	ldr	r1, [r0, #0]
 8002d9e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002da0:	688a      	ldr	r2, [r1, #8]
 8002da2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002da6:	4322      	orrs	r2, r4
 8002da8:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002daa:	0699      	lsls	r1, r3, #26
 8002dac:	d506      	bpl.n	8002dbc <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002dae:	6801      	ldr	r1, [r0, #0]
 8002db0:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002db2:	688a      	ldr	r2, [r1, #8]
 8002db4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002db8:	4322      	orrs	r2, r4
 8002dba:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002dbc:	065a      	lsls	r2, r3, #25
 8002dbe:	d50f      	bpl.n	8002de0 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002dc0:	6801      	ldr	r1, [r0, #0]
 8002dc2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002dc4:	684a      	ldr	r2, [r1, #4]
 8002dc6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002dca:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002dcc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002dd0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002dd2:	d105      	bne.n	8002de0 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002dd4:	684a      	ldr	r2, [r1, #4]
 8002dd6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002dd8:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002ddc:	4322      	orrs	r2, r4
 8002dde:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002de0:	061b      	lsls	r3, r3, #24
 8002de2:	d506      	bpl.n	8002df2 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002de4:	6802      	ldr	r2, [r0, #0]
 8002de6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002de8:	6853      	ldr	r3, [r2, #4]
 8002dea:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002dee:	430b      	orrs	r3, r1
 8002df0:	6053      	str	r3, [r2, #4]
  }
}
 8002df2:	bd10      	pop	{r4, pc}

08002df4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002df8:	9d06      	ldr	r5, [sp, #24]
 8002dfa:	4604      	mov	r4, r0
 8002dfc:	460f      	mov	r7, r1
 8002dfe:	4616      	mov	r6, r2
 8002e00:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e02:	6821      	ldr	r1, [r4, #0]
 8002e04:	69ca      	ldr	r2, [r1, #28]
 8002e06:	ea37 0302 	bics.w	r3, r7, r2
 8002e0a:	bf0c      	ite	eq
 8002e0c:	2201      	moveq	r2, #1
 8002e0e:	2200      	movne	r2, #0
 8002e10:	42b2      	cmp	r2, r6
 8002e12:	d001      	beq.n	8002e18 <UART_WaitOnFlagUntilTimeout+0x24>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002e14:	2000      	movs	r0, #0
 8002e16:	e019      	b.n	8002e4c <UART_WaitOnFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8002e18:	1c6b      	adds	r3, r5, #1
 8002e1a:	d0f3      	beq.n	8002e04 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e1c:	f7fe f886 	bl	8000f2c <HAL_GetTick>
 8002e20:	eba0 0008 	sub.w	r0, r0, r8
 8002e24:	42a8      	cmp	r0, r5
 8002e26:	d801      	bhi.n	8002e2c <UART_WaitOnFlagUntilTimeout+0x38>
 8002e28:	2d00      	cmp	r5, #0
 8002e2a:	d1ea      	bne.n	8002e02 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e2c:	6823      	ldr	r3, [r4, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002e34:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	f022 0201 	bic.w	r2, r2, #1
 8002e3c:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002e3e:	2320      	movs	r3, #32
 8002e40:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002e42:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8002e44:	2300      	movs	r3, #0
 8002e46:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8002e4a:	2003      	movs	r0, #3
}
 8002e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002e50 <HAL_UART_Transmit>:
{
 8002e50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002e54:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002e56:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002e58:	2b20      	cmp	r3, #32
{
 8002e5a:	4604      	mov	r4, r0
 8002e5c:	460e      	mov	r6, r1
 8002e5e:	4691      	mov	r9, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002e60:	d14b      	bne.n	8002efa <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8002e62:	2900      	cmp	r1, #0
 8002e64:	d047      	beq.n	8002ef6 <HAL_UART_Transmit+0xa6>
 8002e66:	2a00      	cmp	r2, #0
 8002e68:	d045      	beq.n	8002ef6 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8002e6a:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d043      	beq.n	8002efa <HAL_UART_Transmit+0xaa>
 8002e72:	2301      	movs	r3, #1
 8002e74:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e78:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e7a:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e7c:	67c5      	str	r5, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e7e:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 8002e80:	f7fe f854 	bl	8000f2c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e84:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8002e86:	f8a4 9050 	strh.w	r9, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8002e8e:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 8002e90:	f8a4 9052 	strh.w	r9, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e94:	d103      	bne.n	8002e9e <HAL_UART_Transmit+0x4e>
 8002e96:	6923      	ldr	r3, [r4, #16]
 8002e98:	b90b      	cbnz	r3, 8002e9e <HAL_UART_Transmit+0x4e>
 8002e9a:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8002e9c:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8002e9e:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ea2:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8002ea6:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ea8:	463b      	mov	r3, r7
    while (huart->TxXferCount > 0U)
 8002eaa:	b94a      	cbnz	r2, 8002ec0 <HAL_UART_Transmit+0x70>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002eac:	2140      	movs	r1, #64	; 0x40
 8002eae:	4620      	mov	r0, r4
 8002eb0:	f7ff ffa0 	bl	8002df4 <UART_WaitOnFlagUntilTimeout>
 8002eb4:	b950      	cbnz	r0, 8002ecc <HAL_UART_Transmit+0x7c>
    huart->gState = HAL_UART_STATE_READY;
 8002eb6:	2320      	movs	r3, #32
 8002eb8:	6763      	str	r3, [r4, #116]	; 0x74
    __HAL_UNLOCK(huart);
 8002eba:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8002ebe:	e006      	b.n	8002ece <HAL_UART_Transmit+0x7e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	2180      	movs	r1, #128	; 0x80
 8002ec4:	4620      	mov	r0, r4
 8002ec6:	f7ff ff95 	bl	8002df4 <UART_WaitOnFlagUntilTimeout>
 8002eca:	b118      	cbz	r0, 8002ed4 <HAL_UART_Transmit+0x84>
        return HAL_TIMEOUT;
 8002ecc:	2003      	movs	r0, #3
}
 8002ece:	b003      	add	sp, #12
 8002ed0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002ed4:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8002ed6:	b95e      	cbnz	r6, 8002ef0 <HAL_UART_Transmit+0xa0>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ed8:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002edc:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ee0:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002ee2:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8002eee:	e7d6      	b.n	8002e9e <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ef0:	f816 3b01 	ldrb.w	r3, [r6], #1
 8002ef4:	e7f4      	b.n	8002ee0 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8002ef6:	2001      	movs	r0, #1
 8002ef8:	e7e9      	b.n	8002ece <HAL_UART_Transmit+0x7e>
    return HAL_BUSY;
 8002efa:	2002      	movs	r0, #2
 8002efc:	e7e7      	b.n	8002ece <HAL_UART_Transmit+0x7e>

08002efe <UART_CheckIdleState>:
{
 8002efe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002f00:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f02:	2600      	movs	r6, #0
 8002f04:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8002f06:	f7fe f811 	bl	8000f2c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f0a:	6823      	ldr	r3, [r4, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8002f10:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f12:	d415      	bmi.n	8002f40 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f14:	6823      	ldr	r3, [r4, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	075b      	lsls	r3, r3, #29
 8002f1a:	d50a      	bpl.n	8002f32 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002f20:	9300      	str	r3, [sp, #0]
 8002f22:	2200      	movs	r2, #0
 8002f24:	462b      	mov	r3, r5
 8002f26:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002f2a:	4620      	mov	r0, r4
 8002f2c:	f7ff ff62 	bl	8002df4 <UART_WaitOnFlagUntilTimeout>
 8002f30:	b990      	cbnz	r0, 8002f58 <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 8002f32:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002f34:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002f36:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 8002f38:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8002f3c:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 8002f3e:	e00c      	b.n	8002f5a <UART_CheckIdleState+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f40:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	4632      	mov	r2, r6
 8002f48:	4603      	mov	r3, r0
 8002f4a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002f4e:	4620      	mov	r0, r4
 8002f50:	f7ff ff50 	bl	8002df4 <UART_WaitOnFlagUntilTimeout>
 8002f54:	2800      	cmp	r0, #0
 8002f56:	d0dd      	beq.n	8002f14 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002f58:	2003      	movs	r0, #3
}
 8002f5a:	b002      	add	sp, #8
 8002f5c:	bd70      	pop	{r4, r5, r6, pc}

08002f5e <HAL_UART_Init>:
{
 8002f5e:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002f60:	4604      	mov	r4, r0
 8002f62:	b340      	cbz	r0, 8002fb6 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002f64:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002f66:	b91b      	cbnz	r3, 8002f70 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8002f68:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8002f6c:	f001 f8fa 	bl	8004164 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002f70:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002f72:	2324      	movs	r3, #36	; 0x24
 8002f74:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002f76:	6813      	ldr	r3, [r2, #0]
 8002f78:	f023 0301 	bic.w	r3, r3, #1
 8002f7c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f7e:	4620      	mov	r0, r4
 8002f80:	f7ff fd4c 	bl	8002a1c <UART_SetConfig>
 8002f84:	2801      	cmp	r0, #1
 8002f86:	d016      	beq.n	8002fb6 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f8a:	b113      	cbz	r3, 8002f92 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8002f8c:	4620      	mov	r0, r4
 8002f8e:	f7ff fedd 	bl	8002d4c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f92:	6823      	ldr	r3, [r4, #0]
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fa2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002faa:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002fac:	601a      	str	r2, [r3, #0]
}
 8002fae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002fb2:	f7ff bfa4 	b.w	8002efe <UART_CheckIdleState>
}
 8002fb6:	2001      	movs	r0, #1
 8002fb8:	bd10      	pop	{r4, pc}

08002fba <HAL_nRF24L01P_nSS_High>:
	return HAL_OK;
}

void HAL_nRF24L01P_nSS_High(nRF24L01P *nRF)
{
	HAL_GPIO_WritePin(nRF->nRF_nSS_GPIO_PORT, nRF->nRF_nSS_GPIO_PIN, GPIO_PIN_SET);
 8002fba:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8002fbc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f7fe b914 	b.w	80011ec <HAL_GPIO_WritePin>

08002fc4 <HAL_nRF24L01P_nSS_Low>:
}
void HAL_nRF24L01P_nSS_Low(nRF24L01P *nRF)
{
	HAL_GPIO_WritePin(nRF->nRF_nSS_GPIO_PORT, nRF->nRF_nSS_GPIO_PIN, GPIO_PIN_RESET);
 8002fc4:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8002fc6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f7fe b90f 	b.w	80011ec <HAL_GPIO_WritePin>

08002fce <HAL_nRF24L01P_SendCommand>:
{
 8002fce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af02      	add	r7, sp, #8
 8002fd6:	461c      	mov	r4, r3
 8002fd8:	f897 3020 	ldrb.w	r3, [r7, #32]
	uint8_t tempTxBuffer[Size + 1];
 8002fdc:	1c5e      	adds	r6, r3, #1
 8002fde:	3308      	adds	r3, #8
 8002fe0:	f403 73fc 	and.w	r3, r3, #504	; 0x1f8
 8002fe4:	ebad 0d03 	sub.w	sp, sp, r3
 8002fe8:	f10d 0908 	add.w	r9, sp, #8
{
 8002fec:	4605      	mov	r5, r0
	uint8_t tempRxBuffer[Size + 1];
 8002fee:	ebad 0d03 	sub.w	sp, sp, r3
	tempTxBuffer[0] = Command;
 8002ff2:	4648      	mov	r0, r9
	tempRxBuffer[0] = 0x00;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	f10d 0a09 	add.w	sl, sp, #9
	tempTxBuffer[0] = Command;
 8002ffa:	f800 1b01 	strb.w	r1, [r0], #1
	uint8_t tempRxBuffer[Size + 1];
 8002ffe:	f10d 0808 	add.w	r8, sp, #8
	tempRxBuffer[0] = 0x00;
 8003002:	f88d 3008 	strb.w	r3, [sp, #8]
 8003006:	3a01      	subs	r2, #1
 8003008:	eb09 0c06 	add.w	ip, r9, r6
	for(uint8_t i = 0; i < Size; i++)
 800300c:	4651      	mov	r1, sl
 800300e:	4560      	cmp	r0, ip
 8003010:	d118      	bne.n	8003044 <HAL_nRF24L01P_SendCommand+0x76>
	HAL_nRF24L01P_nSS_Low(nRF); // notSlaveSelect pin is Low
 8003012:	4628      	mov	r0, r5
 8003014:	f7ff ffd6 	bl	8002fc4 <HAL_nRF24L01P_nSS_Low>
	if(HAL_SPI_TransmitReceive(nRF->hspi, tempTxBuffer, tempRxBuffer, Size + 1, nRF_SPI_TIMEOUT) != HAL_OK)
 8003018:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800301c:	9300      	str	r3, [sp, #0]
 800301e:	4649      	mov	r1, r9
 8003020:	4633      	mov	r3, r6
 8003022:	4642      	mov	r2, r8
 8003024:	6828      	ldr	r0, [r5, #0]
 8003026:	f7ff fbda 	bl	80027de <HAL_SPI_TransmitReceive>
 800302a:	4681      	mov	r9, r0
 800302c:	b9b0      	cbnz	r0, 800305c <HAL_nRF24L01P_SendCommand+0x8e>
 800302e:	3c01      	subs	r4, #1
 8003030:	4446      	add	r6, r8
	for(uint8_t i = 0; i < Size; i++)
 8003032:	45b2      	cmp	sl, r6
 8003034:	d10d      	bne.n	8003052 <HAL_nRF24L01P_SendCommand+0x84>
	HAL_nRF24L01P_nSS_High(nRF); // notSlaveSelect pin is High
 8003036:	4628      	mov	r0, r5
 8003038:	f7ff ffbf 	bl	8002fba <HAL_nRF24L01P_nSS_High>
}
 800303c:	4648      	mov	r0, r9
 800303e:	46bd      	mov	sp, r7
 8003040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		tempTxBuffer[i + 1] = TxBuffer[i]; // Fill tempTxBuffer with Command + All of TxBuffer
 8003044:	f812 ef01 	ldrb.w	lr, [r2, #1]!
 8003048:	f800 eb01 	strb.w	lr, [r0], #1
		tempRxBuffer[i + 1] = 0x00;
 800304c:	f801 3b01 	strb.w	r3, [r1], #1
 8003050:	e7dd      	b.n	800300e <HAL_nRF24L01P_SendCommand+0x40>
		RxBuffer[i] = tempRxBuffer[i + 1];
 8003052:	f81a 3b01 	ldrb.w	r3, [sl], #1
 8003056:	f804 3f01 	strb.w	r3, [r4, #1]!
 800305a:	e7ea      	b.n	8003032 <HAL_nRF24L01P_SendCommand+0x64>
		return HAL_ERROR;
 800305c:	f04f 0901 	mov.w	r9, #1
 8003060:	e7ec      	b.n	800303c <HAL_nRF24L01P_SendCommand+0x6e>

08003062 <HAL_nRF24L01P_SetPTXAddress>:
{
 8003062:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if(HAL_nRF24L01P_SendCommand(nRF, nRF_CMD_W_REGISTER + nRF_TX_ADDR, pRegData, Zero, 5) != HAL_OK)
 8003064:	2305      	movs	r3, #5
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	460a      	mov	r2, r1
 800306a:	ab02      	add	r3, sp, #8
 800306c:	2130      	movs	r1, #48	; 0x30
 800306e:	f7ff ffae 	bl	8002fce <HAL_nRF24L01P_SendCommand>
}
 8003072:	3000      	adds	r0, #0
 8003074:	bf18      	it	ne
 8003076:	2001      	movne	r0, #1
 8003078:	b005      	add	sp, #20
 800307a:	f85d fb04 	ldr.w	pc, [sp], #4

0800307e <HAL_nRF24L01P_SetPRXAddress>:
{
 800307e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	switch(Pipe)
 8003080:	2a05      	cmp	r2, #5
 8003082:	d81d      	bhi.n	80030c0 <HAL_nRF24L01P_SetPRXAddress+0x42>
 8003084:	e8df f002 	tbb	[pc, r2]
 8003088:	1406031a 	.word	0x1406031a
 800308c:	1816      	.short	0x1816
			regAddr = nRF_RX_ADDR_P1;
 800308e:	240b      	movs	r4, #11
			Size = 5;
 8003090:	2305      	movs	r3, #5
 8003092:	e001      	b.n	8003098 <HAL_nRF24L01P_SetPRXAddress+0x1a>
			regAddr = nRF_RX_ADDR_P2;
 8003094:	240c      	movs	r4, #12
			Size = 1;
 8003096:	2301      	movs	r3, #1
	if(HAL_nRF24L01P_SendCommand(nRF, nRF_CMD_W_REGISTER + regAddr, pRegData, Zero, Size) != HAL_OK)
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	460a      	mov	r2, r1
 800309c:	ab02      	add	r3, sp, #8
 800309e:	f104 0120 	add.w	r1, r4, #32
 80030a2:	f7ff ff94 	bl	8002fce <HAL_nRF24L01P_SendCommand>
			return HAL_ERROR;		
 80030a6:	3000      	adds	r0, #0
 80030a8:	bf18      	it	ne
 80030aa:	2001      	movne	r0, #1
}
 80030ac:	b004      	add	sp, #16
 80030ae:	bd10      	pop	{r4, pc}
			regAddr = nRF_RX_ADDR_P3;
 80030b0:	240d      	movs	r4, #13
 80030b2:	e7f0      	b.n	8003096 <HAL_nRF24L01P_SetPRXAddress+0x18>
			regAddr = nRF_RX_ADDR_P4;
 80030b4:	240e      	movs	r4, #14
 80030b6:	e7ee      	b.n	8003096 <HAL_nRF24L01P_SetPRXAddress+0x18>
			regAddr = nRF_RX_ADDR_P5;
 80030b8:	240f      	movs	r4, #15
 80030ba:	e7ec      	b.n	8003096 <HAL_nRF24L01P_SetPRXAddress+0x18>
			regAddr = nRF_RX_ADDR_P0;
 80030bc:	240a      	movs	r4, #10
 80030be:	e7e7      	b.n	8003090 <HAL_nRF24L01P_SetPRXAddress+0x12>
			return HAL_ERROR;		
 80030c0:	2001      	movs	r0, #1
 80030c2:	e7f3      	b.n	80030ac <HAL_nRF24L01P_SetPRXAddress+0x2e>

080030c4 <HAL_nRF24L01P_FlushTX>:
{
 80030c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t Zero = 0x00;
 80030c6:	ab04      	add	r3, sp, #16
 80030c8:	2200      	movs	r2, #0
 80030ca:	f803 2d01 	strb.w	r2, [r3, #-1]!
	if(HAL_nRF24L01P_SendCommand(nRF, nRF_CMD_FLUSH_TX, &Zero, &Zero, 0) != HAL_OK)
 80030ce:	21e1      	movs	r1, #225	; 0xe1
 80030d0:	9200      	str	r2, [sp, #0]
 80030d2:	461a      	mov	r2, r3
 80030d4:	f7ff ff7b 	bl	8002fce <HAL_nRF24L01P_SendCommand>
}
 80030d8:	3000      	adds	r0, #0
 80030da:	bf18      	it	ne
 80030dc:	2001      	movne	r0, #1
 80030de:	b005      	add	sp, #20
 80030e0:	f85d fb04 	ldr.w	pc, [sp], #4

080030e4 <HAL_nRF24L01P_FlushRX>:
{
 80030e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t Zero = 0x00;
 80030e6:	ab04      	add	r3, sp, #16
 80030e8:	2200      	movs	r2, #0
 80030ea:	f803 2d01 	strb.w	r2, [r3, #-1]!
	if(HAL_nRF24L01P_SendCommand(nRF, nRF_CMD_FLUSH_RX, &Zero, &Zero, 0) != HAL_OK)
 80030ee:	21e2      	movs	r1, #226	; 0xe2
 80030f0:	9200      	str	r2, [sp, #0]
 80030f2:	461a      	mov	r2, r3
 80030f4:	f7ff ff6b 	bl	8002fce <HAL_nRF24L01P_SendCommand>
}
 80030f8:	3000      	adds	r0, #0
 80030fa:	bf18      	it	ne
 80030fc:	2001      	movne	r0, #1
 80030fe:	b005      	add	sp, #20
 8003100:	f85d fb04 	ldr.w	pc, [sp], #4

08003104 <HAL_nRF24L01P_ReadRXPayload>:
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
	uint8_t Zero[nRF->PayloadWidth];
 8003108:	7a82      	ldrb	r2, [r0, #10]
 800310a:	1dd3      	adds	r3, r2, #7
 800310c:	f403 73fc 	and.w	r3, r3, #504	; 0x1f8
{
 8003110:	af02      	add	r7, sp, #8
	uint8_t Zero[nRF->PayloadWidth];
 8003112:	ebad 0d03 	sub.w	sp, sp, r3
	if(HAL_nRF24L01P_SendCommand(nRF, nRF_CMD_R_RX_PAYLOAD, Zero, pRegData, nRF->PayloadWidth) != HAL_OK)
 8003116:	460b      	mov	r3, r1
 8003118:	9200      	str	r2, [sp, #0]
 800311a:	2161      	movs	r1, #97	; 0x61
 800311c:	aa02      	add	r2, sp, #8
 800311e:	f7ff ff56 	bl	8002fce <HAL_nRF24L01P_SendCommand>
}
 8003122:	3000      	adds	r0, #0
 8003124:	bf18      	it	ne
 8003126:	2001      	movne	r0, #1
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <HAL_nRF24L01P_WriteTXPayload>:
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
	uint8_t Zero[nRF->PayloadWidth];
 8003130:	7a82      	ldrb	r2, [r0, #10]
 8003132:	1dd3      	adds	r3, r2, #7
 8003134:	f403 73fc 	and.w	r3, r3, #504	; 0x1f8
{
 8003138:	af02      	add	r7, sp, #8
	uint8_t Zero[nRF->PayloadWidth];
 800313a:	ebad 0d03 	sub.w	sp, sp, r3
	if(HAL_nRF24L01P_SendCommand(nRF, nRF_CMD_W_TX_PAYLOAD, pRegData, Zero, nRF->PayloadWidth) != HAL_OK)
 800313e:	ab02      	add	r3, sp, #8
 8003140:	9200      	str	r2, [sp, #0]
 8003142:	460a      	mov	r2, r1
 8003144:	21a0      	movs	r1, #160	; 0xa0
 8003146:	f7ff ff42 	bl	8002fce <HAL_nRF24L01P_SendCommand>
}
 800314a:	3000      	adds	r0, #0
 800314c:	bf18      	it	ne
 800314e:	2001      	movne	r0, #1
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <HAL_nRF24L01P_WriteRegister>:
{
 8003154:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t Zero = 0x00;
 8003156:	ab04      	add	r3, sp, #16
 8003158:	2400      	movs	r4, #0
 800315a:	f803 4d01 	strb.w	r4, [r3, #-1]!
	if(HAL_nRF24L01P_SendCommand(nRF, nRF_CMD_W_REGISTER + regAddr, pRegData, &Zero, 1) != HAL_OK)
 800315e:	3120      	adds	r1, #32
 8003160:	2401      	movs	r4, #1
 8003162:	9400      	str	r4, [sp, #0]
 8003164:	b2c9      	uxtb	r1, r1
 8003166:	f7ff ff32 	bl	8002fce <HAL_nRF24L01P_SendCommand>
}
 800316a:	3000      	adds	r0, #0
 800316c:	bf18      	it	ne
 800316e:	2001      	movne	r0, #1
 8003170:	b004      	add	sp, #16
 8003172:	bd10      	pop	{r4, pc}

08003174 <HAL_nRF24L01P_SetPRXWidth>:
{
 8003174:	b507      	push	{r0, r1, r2, lr}
	regData = Width & 0x3F;
 8003176:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800317a:	f88d 1007 	strb.w	r1, [sp, #7]
	switch(Pipe)
 800317e:	2a05      	cmp	r2, #5
 8003180:	d819      	bhi.n	80031b6 <HAL_nRF24L01P_SetPRXWidth+0x42>
 8003182:	e8df f002 	tbb	[pc, r2]
 8003186:	0316      	.short	0x0316
 8003188:	1412100e 	.word	0x1412100e
			regAddr = nRF_RX_PW_P1;
 800318c:	2112      	movs	r1, #18
	if(HAL_nRF24L01P_WriteRegister(nRF, regAddr, &regData)  != HAL_OK)
 800318e:	f10d 0207 	add.w	r2, sp, #7
 8003192:	f7ff ffdf 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
			return HAL_ERROR;		
 8003196:	3000      	adds	r0, #0
 8003198:	bf18      	it	ne
 800319a:	2001      	movne	r0, #1
}
 800319c:	b003      	add	sp, #12
 800319e:	f85d fb04 	ldr.w	pc, [sp], #4
			regAddr = nRF_RX_PW_P2;
 80031a2:	2113      	movs	r1, #19
		break;
 80031a4:	e7f3      	b.n	800318e <HAL_nRF24L01P_SetPRXWidth+0x1a>
			regAddr = nRF_RX_PW_P3;
 80031a6:	2114      	movs	r1, #20
		break;
 80031a8:	e7f1      	b.n	800318e <HAL_nRF24L01P_SetPRXWidth+0x1a>
			regAddr = nRF_RX_PW_P4;
 80031aa:	2115      	movs	r1, #21
		break;
 80031ac:	e7ef      	b.n	800318e <HAL_nRF24L01P_SetPRXWidth+0x1a>
			regAddr = nRF_RX_PW_P5;
 80031ae:	2116      	movs	r1, #22
		break;
 80031b0:	e7ed      	b.n	800318e <HAL_nRF24L01P_SetPRXWidth+0x1a>
			regAddr = nRF_RX_PW_P0;
 80031b2:	2111      	movs	r1, #17
 80031b4:	e7eb      	b.n	800318e <HAL_nRF24L01P_SetPRXWidth+0x1a>
			return HAL_ERROR;		
 80031b6:	2001      	movs	r0, #1
 80031b8:	e7f0      	b.n	800319c <HAL_nRF24L01P_SetPRXWidth+0x28>

080031ba <HAL_nRF24L01P_SetRFChannel>:
{
 80031ba:	b507      	push	{r0, r1, r2, lr}
	Channel &= 0x7F;	// nRF_RF_CH 7. bit is RESERVED
 80031bc:	aa02      	add	r2, sp, #8
 80031be:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 80031c2:	f802 1d01 	strb.w	r1, [r2, #-1]!
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_RF_CH, &Channel) != HAL_OK)
 80031c6:	2105      	movs	r1, #5
 80031c8:	f7ff ffc4 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
}
 80031cc:	3000      	adds	r0, #0
 80031ce:	bf18      	it	ne
 80031d0:	2001      	movne	r0, #1
 80031d2:	b003      	add	sp, #12
 80031d4:	f85d fb04 	ldr.w	pc, [sp], #4

080031d8 <HAL_nRF24L01P_ReadRegister>:
{
 80031d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t Zero = 0x00;
 80031da:	ac04      	add	r4, sp, #16
 80031dc:	2300      	movs	r3, #0
 80031de:	f804 3d01 	strb.w	r3, [r4, #-1]!
	if(HAL_nRF24L01P_SendCommand(nRF, nRF_CMD_R_REGISTER + regAddr, &Zero, pRegData, 1) != HAL_OK)
 80031e2:	2301      	movs	r3, #1
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	4613      	mov	r3, r2
 80031e8:	4622      	mov	r2, r4
 80031ea:	f7ff fef0 	bl	8002fce <HAL_nRF24L01P_SendCommand>
}
 80031ee:	3000      	adds	r0, #0
 80031f0:	bf18      	it	ne
 80031f2:	2001      	movne	r0, #1
 80031f4:	b004      	add	sp, #16
 80031f6:	bd10      	pop	{r4, pc}

080031f8 <HAL_nRF24L01P_DPLPipe>:
{
 80031f8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80031fa:	460e      	mov	r6, r1
 80031fc:	4615      	mov	r5, r2
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_DYNPD, &regValue) != HAL_OK)
 80031fe:	211c      	movs	r1, #28
 8003200:	f10d 0207 	add.w	r2, sp, #7
{
 8003204:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_DYNPD, &regValue) != HAL_OK)
 8003206:	f7ff ffe7 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 800320a:	2301      	movs	r3, #1
 800320c:	b9a8      	cbnz	r0, 800323a <HAL_nRF24L01P_DPLPipe+0x42>
 800320e:	40b3      	lsls	r3, r6
 8003210:	b25b      	sxtb	r3, r3
 8003212:	f99d 2007 	ldrsb.w	r2, [sp, #7]
	if(DPL_State)
 8003216:	b16d      	cbz	r5, 8003234 <HAL_nRF24L01P_DPLPipe+0x3c>
		regValue |= (1 << Pipe);
 8003218:	4313      	orrs	r3, r2
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_DYNPD, &regValue) != HAL_OK)
 800321a:	f10d 0207 	add.w	r2, sp, #7
 800321e:	211c      	movs	r1, #28
 8003220:	4620      	mov	r0, r4
		regValue &= ~(1 << Pipe);
 8003222:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_DYNPD, &regValue) != HAL_OK)
 8003226:	f7ff ff95 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 800322a:	3000      	adds	r0, #0
 800322c:	bf18      	it	ne
 800322e:	2001      	movne	r0, #1
}
 8003230:	b002      	add	sp, #8
 8003232:	bd70      	pop	{r4, r5, r6, pc}
		regValue &= ~(1 << Pipe);
 8003234:	ea22 0303 	bic.w	r3, r2, r3
 8003238:	e7ef      	b.n	800321a <HAL_nRF24L01P_DPLPipe+0x22>
		return HAL_ERROR;
 800323a:	4618      	mov	r0, r3
 800323c:	e7f8      	b.n	8003230 <HAL_nRF24L01P_DPLPipe+0x38>

0800323e <HAL_nRF24L01P_DynPayload>:
{
 800323e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003240:	460d      	mov	r5, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_FEATURE, &regValue) != HAL_OK)
 8003242:	f10d 0207 	add.w	r2, sp, #7
 8003246:	211d      	movs	r1, #29
{
 8003248:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_FEATURE, &regValue) != HAL_OK)
 800324a:	f7ff ffc5 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 800324e:	b9a0      	cbnz	r0, 800327a <HAL_nRF24L01P_DynPayload+0x3c>
 8003250:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if(DPL_State)
 8003254:	b175      	cbz	r5, 8003274 <HAL_nRF24L01P_DynPayload+0x36>
		regValue |= (1 << 2);
 8003256:	f043 0304 	orr.w	r3, r3, #4
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_FEATURE, &regValue) != HAL_OK)
 800325a:	f10d 0207 	add.w	r2, sp, #7
 800325e:	211d      	movs	r1, #29
 8003260:	4620      	mov	r0, r4
		regValue &= ~(1 << 2);
 8003262:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_FEATURE, &regValue) != HAL_OK)
 8003266:	f7ff ff75 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 800326a:	3000      	adds	r0, #0
 800326c:	bf18      	it	ne
 800326e:	2001      	movne	r0, #1
}
 8003270:	b003      	add	sp, #12
 8003272:	bd30      	pop	{r4, r5, pc}
		regValue &= ~(1 << 2);
 8003274:	f023 0304 	bic.w	r3, r3, #4
 8003278:	e7ef      	b.n	800325a <HAL_nRF24L01P_DynPayload+0x1c>
		return HAL_ERROR;
 800327a:	2001      	movs	r0, #1
 800327c:	e7f8      	b.n	8003270 <HAL_nRF24L01P_DynPayload+0x32>

0800327e <HAL_nRF24L01P_ACKPayload>:
{
 800327e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003280:	460d      	mov	r5, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_FEATURE, &regValue) != HAL_OK)
 8003282:	f10d 0207 	add.w	r2, sp, #7
 8003286:	211d      	movs	r1, #29
{
 8003288:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_FEATURE, &regValue) != HAL_OK)
 800328a:	f7ff ffa5 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 800328e:	b9a0      	cbnz	r0, 80032ba <HAL_nRF24L01P_ACKPayload+0x3c>
 8003290:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if(ACK_State)
 8003294:	b175      	cbz	r5, 80032b4 <HAL_nRF24L01P_ACKPayload+0x36>
		regValue |= (1 << 1);
 8003296:	f043 0302 	orr.w	r3, r3, #2
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_FEATURE, &regValue) != HAL_OK)
 800329a:	f10d 0207 	add.w	r2, sp, #7
 800329e:	211d      	movs	r1, #29
 80032a0:	4620      	mov	r0, r4
		regValue &= ~(1 << 1);
 80032a2:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_FEATURE, &regValue) != HAL_OK)
 80032a6:	f7ff ff55 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 80032aa:	3000      	adds	r0, #0
 80032ac:	bf18      	it	ne
 80032ae:	2001      	movne	r0, #1
}
 80032b0:	b003      	add	sp, #12
 80032b2:	bd30      	pop	{r4, r5, pc}
		regValue &= ~(1 << 1);
 80032b4:	f023 0302 	bic.w	r3, r3, #2
 80032b8:	e7ef      	b.n	800329a <HAL_nRF24L01P_ACKPayload+0x1c>
		return HAL_ERROR;
 80032ba:	2001      	movs	r0, #1
 80032bc:	e7f8      	b.n	80032b0 <HAL_nRF24L01P_ACKPayload+0x32>

080032be <HAL_nRF24L01P_DynACK>:
{
 80032be:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80032c0:	460d      	mov	r5, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_FEATURE, &regValue) != HAL_OK)
 80032c2:	f10d 0207 	add.w	r2, sp, #7
 80032c6:	211d      	movs	r1, #29
{
 80032c8:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_FEATURE, &regValue) != HAL_OK)
 80032ca:	f7ff ff85 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 80032ce:	b9a0      	cbnz	r0, 80032fa <HAL_nRF24L01P_DynACK+0x3c>
 80032d0:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if(ACK_State)
 80032d4:	b175      	cbz	r5, 80032f4 <HAL_nRF24L01P_DynACK+0x36>
		regValue |= (1 << 0);
 80032d6:	f043 0301 	orr.w	r3, r3, #1
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_FEATURE, &regValue) != HAL_OK)
 80032da:	f10d 0207 	add.w	r2, sp, #7
 80032de:	211d      	movs	r1, #29
 80032e0:	4620      	mov	r0, r4
		regValue &= ~(1 << 0);
 80032e2:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_FEATURE, &regValue) != HAL_OK)
 80032e6:	f7ff ff35 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 80032ea:	3000      	adds	r0, #0
 80032ec:	bf18      	it	ne
 80032ee:	2001      	movne	r0, #1
}
 80032f0:	b003      	add	sp, #12
 80032f2:	bd30      	pop	{r4, r5, pc}
		regValue &= ~(1 << 0);
 80032f4:	f023 0301 	bic.w	r3, r3, #1
 80032f8:	e7ef      	b.n	80032da <HAL_nRF24L01P_DynACK+0x1c>
		return HAL_ERROR;
 80032fa:	2001      	movs	r0, #1
 80032fc:	e7f8      	b.n	80032f0 <HAL_nRF24L01P_DynACK+0x32>

080032fe <HAL_nRF24L01P_MaxReTransmitIRQ>:
{
 80032fe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003300:	460d      	mov	r5, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 8003302:	f10d 0207 	add.w	r2, sp, #7
 8003306:	2100      	movs	r1, #0
{
 8003308:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 800330a:	f7ff ff65 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 800330e:	b9a0      	cbnz	r0, 800333a <HAL_nRF24L01P_MaxReTransmitIRQ+0x3c>
 8003310:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if(IRQ_State)
 8003314:	b175      	cbz	r5, 8003334 <HAL_nRF24L01P_MaxReTransmitIRQ+0x36>
		regValue &= ~(1 << 4);
 8003316:	f023 0310 	bic.w	r3, r3, #16
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 800331a:	f10d 0207 	add.w	r2, sp, #7
 800331e:	2100      	movs	r1, #0
 8003320:	4620      	mov	r0, r4
		regValue |= (1 << 4);
 8003322:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 8003326:	f7ff ff15 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 800332a:	3000      	adds	r0, #0
 800332c:	bf18      	it	ne
 800332e:	2001      	movne	r0, #1
}
 8003330:	b003      	add	sp, #12
 8003332:	bd30      	pop	{r4, r5, pc}
		regValue |= (1 << 4);
 8003334:	f043 0310 	orr.w	r3, r3, #16
 8003338:	e7ef      	b.n	800331a <HAL_nRF24L01P_MaxReTransmitIRQ+0x1c>
		return HAL_ERROR;
 800333a:	2001      	movs	r0, #1
 800333c:	e7f8      	b.n	8003330 <HAL_nRF24L01P_MaxReTransmitIRQ+0x32>

0800333e <HAL_nRF24L01P_TXDataSentIRQ>:
{
 800333e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003340:	460d      	mov	r5, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 8003342:	f10d 0207 	add.w	r2, sp, #7
 8003346:	2100      	movs	r1, #0
{
 8003348:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 800334a:	f7ff ff45 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 800334e:	b9a0      	cbnz	r0, 800337a <HAL_nRF24L01P_TXDataSentIRQ+0x3c>
 8003350:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if(IRQ_State)
 8003354:	b175      	cbz	r5, 8003374 <HAL_nRF24L01P_TXDataSentIRQ+0x36>
		regValue &= ~(1 << 5);
 8003356:	f023 0320 	bic.w	r3, r3, #32
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 800335a:	f10d 0207 	add.w	r2, sp, #7
 800335e:	2100      	movs	r1, #0
 8003360:	4620      	mov	r0, r4
		regValue |= (1 << 5);
 8003362:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 8003366:	f7ff fef5 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 800336a:	3000      	adds	r0, #0
 800336c:	bf18      	it	ne
 800336e:	2001      	movne	r0, #1
}
 8003370:	b003      	add	sp, #12
 8003372:	bd30      	pop	{r4, r5, pc}
		regValue |= (1 << 5);
 8003374:	f043 0320 	orr.w	r3, r3, #32
 8003378:	e7ef      	b.n	800335a <HAL_nRF24L01P_TXDataSentIRQ+0x1c>
		return HAL_ERROR;
 800337a:	2001      	movs	r0, #1
 800337c:	e7f8      	b.n	8003370 <HAL_nRF24L01P_TXDataSentIRQ+0x32>

0800337e <HAL_nRF24L01P_RXDataReadyIRQ>:
{
 800337e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003380:	460d      	mov	r5, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 8003382:	f10d 0207 	add.w	r2, sp, #7
 8003386:	2100      	movs	r1, #0
{
 8003388:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 800338a:	f7ff ff25 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 800338e:	b9a0      	cbnz	r0, 80033ba <HAL_nRF24L01P_RXDataReadyIRQ+0x3c>
 8003390:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if(IRQ_State)
 8003394:	b175      	cbz	r5, 80033b4 <HAL_nRF24L01P_RXDataReadyIRQ+0x36>
		regValue &= ~(1 << 6);
 8003396:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 800339a:	f10d 0207 	add.w	r2, sp, #7
 800339e:	2100      	movs	r1, #0
 80033a0:	4620      	mov	r0, r4
		regValue |= (1 << 6);
 80033a2:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 80033a6:	f7ff fed5 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 80033aa:	3000      	adds	r0, #0
 80033ac:	bf18      	it	ne
 80033ae:	2001      	movne	r0, #1
}
 80033b0:	b003      	add	sp, #12
 80033b2:	bd30      	pop	{r4, r5, pc}
		regValue |= (1 << 6);
 80033b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033b8:	e7ef      	b.n	800339a <HAL_nRF24L01P_RXDataReadyIRQ+0x1c>
		return HAL_ERROR;
 80033ba:	2001      	movs	r0, #1
 80033bc:	e7f8      	b.n	80033b0 <HAL_nRF24L01P_RXDataReadyIRQ+0x32>

080033be <HAL_nRF24L01P_TXRX>:
{
 80033be:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80033c0:	460d      	mov	r5, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 80033c2:	f10d 0207 	add.w	r2, sp, #7
 80033c6:	2100      	movs	r1, #0
{
 80033c8:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 80033ca:	f7ff ff05 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 80033ce:	b9c8      	cbnz	r0, 8003404 <HAL_nRF24L01P_TXRX+0x46>
 80033d0:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if(TxRx_State)
 80033d4:	b17d      	cbz	r5, 80033f6 <HAL_nRF24L01P_TXRX+0x38>
		regValue |= (1);
 80033d6:	f043 0301 	orr.w	r3, r3, #1
 80033da:	f88d 3007 	strb.w	r3, [sp, #7]
		nRF->State = nRF_STATE_TX;
 80033de:	7220      	strb	r0, [r4, #8]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 80033e0:	f10d 0207 	add.w	r2, sp, #7
 80033e4:	2100      	movs	r1, #0
 80033e6:	4620      	mov	r0, r4
 80033e8:	f7ff feb4 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 80033ec:	3000      	adds	r0, #0
 80033ee:	bf18      	it	ne
 80033f0:	2001      	movne	r0, #1
}
 80033f2:	b003      	add	sp, #12
 80033f4:	bd30      	pop	{r4, r5, pc}
		regValue &= ~(1);
 80033f6:	f023 0301 	bic.w	r3, r3, #1
 80033fa:	f88d 3007 	strb.w	r3, [sp, #7]
		nRF->State = nRF_STATE_RX;
 80033fe:	2301      	movs	r3, #1
 8003400:	7223      	strb	r3, [r4, #8]
 8003402:	e7ed      	b.n	80033e0 <HAL_nRF24L01P_TXRX+0x22>
		return HAL_ERROR;
 8003404:	2001      	movs	r0, #1
 8003406:	e7f4      	b.n	80033f2 <HAL_nRF24L01P_TXRX+0x34>

08003408 <HAL_nRF24L01P_PowerUP>:
{
 8003408:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800340a:	460d      	mov	r5, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 800340c:	f10d 0207 	add.w	r2, sp, #7
 8003410:	2100      	movs	r1, #0
{
 8003412:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 8003414:	f7ff fee0 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 8003418:	b9a0      	cbnz	r0, 8003444 <HAL_nRF24L01P_PowerUP+0x3c>
 800341a:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if(Power)
 800341e:	b175      	cbz	r5, 800343e <HAL_nRF24L01P_PowerUP+0x36>
		regValue |= (1 << 1);
 8003420:	f043 0302 	orr.w	r3, r3, #2
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 8003424:	f10d 0207 	add.w	r2, sp, #7
 8003428:	2100      	movs	r1, #0
 800342a:	4620      	mov	r0, r4
		regValue &= ~(1 << 1);
 800342c:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 8003430:	f7ff fe90 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 8003434:	3000      	adds	r0, #0
 8003436:	bf18      	it	ne
 8003438:	2001      	movne	r0, #1
}
 800343a:	b003      	add	sp, #12
 800343c:	bd30      	pop	{r4, r5, pc}
		regValue &= ~(1 << 1);
 800343e:	f023 0302 	bic.w	r3, r3, #2
 8003442:	e7ef      	b.n	8003424 <HAL_nRF24L01P_PowerUP+0x1c>
		return HAL_ERROR;
 8003444:	2001      	movs	r0, #1
 8003446:	e7f8      	b.n	800343a <HAL_nRF24L01P_PowerUP+0x32>

08003448 <HAL_nRF24L01P_SetCRCWidth>:
{
 8003448:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800344a:	460d      	mov	r5, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 800344c:	f10d 0207 	add.w	r2, sp, #7
 8003450:	2100      	movs	r1, #0
{
 8003452:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 8003454:	f7ff fec0 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 8003458:	b9a0      	cbnz	r0, 8003484 <HAL_nRF24L01P_SetCRCWidth+0x3c>
 800345a:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if(CRC_Width)
 800345e:	b175      	cbz	r5, 800347e <HAL_nRF24L01P_SetCRCWidth+0x36>
		regValue |= (1 << 2);
 8003460:	f043 0304 	orr.w	r3, r3, #4
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 8003464:	f10d 0207 	add.w	r2, sp, #7
 8003468:	2100      	movs	r1, #0
 800346a:	4620      	mov	r0, r4
		regValue &= ~(1 << 2);
 800346c:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 8003470:	f7ff fe70 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 8003474:	3000      	adds	r0, #0
 8003476:	bf18      	it	ne
 8003478:	2001      	movne	r0, #1
}
 800347a:	b003      	add	sp, #12
 800347c:	bd30      	pop	{r4, r5, pc}
		regValue &= ~(1 << 2);
 800347e:	f023 0304 	bic.w	r3, r3, #4
 8003482:	e7ef      	b.n	8003464 <HAL_nRF24L01P_SetCRCWidth+0x1c>
		return HAL_ERROR;
 8003484:	2001      	movs	r0, #1
 8003486:	e7f8      	b.n	800347a <HAL_nRF24L01P_SetCRCWidth+0x32>

08003488 <HAL_nRF24L01P_CRC>:
{
 8003488:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800348a:	460d      	mov	r5, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 800348c:	f10d 0207 	add.w	r2, sp, #7
 8003490:	2100      	movs	r1, #0
{
 8003492:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 8003494:	f7ff fea0 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 8003498:	b9a0      	cbnz	r0, 80034c4 <HAL_nRF24L01P_CRC+0x3c>
 800349a:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if(CRC_State)
 800349e:	b175      	cbz	r5, 80034be <HAL_nRF24L01P_CRC+0x36>
		regValue |= (1 << 3);
 80034a0:	f043 0308 	orr.w	r3, r3, #8
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 80034a4:	f10d 0207 	add.w	r2, sp, #7
 80034a8:	2100      	movs	r1, #0
 80034aa:	4620      	mov	r0, r4
		regValue &= ~(1 << 3);
 80034ac:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 80034b0:	f7ff fe50 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 80034b4:	3000      	adds	r0, #0
 80034b6:	bf18      	it	ne
 80034b8:	2001      	movne	r0, #1
}
 80034ba:	b003      	add	sp, #12
 80034bc:	bd30      	pop	{r4, r5, pc}
		regValue &= ~(1 << 3);
 80034be:	f023 0308 	bic.w	r3, r3, #8
 80034c2:	e7ef      	b.n	80034a4 <HAL_nRF24L01P_CRC+0x1c>
		return HAL_ERROR;
 80034c4:	2001      	movs	r0, #1
 80034c6:	e7f8      	b.n	80034ba <HAL_nRF24L01P_CRC+0x32>

080034c8 <HAL_nRF24L01P_AutoACK>:
{
 80034c8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80034ca:	460c      	mov	r4, r1
 80034cc:	4616      	mov	r6, r2
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_EN_AA, &regValue) != HAL_OK)
 80034ce:	2101      	movs	r1, #1
 80034d0:	f10d 0207 	add.w	r2, sp, #7
{
 80034d4:	4605      	mov	r5, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_EN_AA, &regValue) != HAL_OK)
 80034d6:	f7ff fe7f 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 80034da:	2301      	movs	r3, #1
 80034dc:	b9b8      	cbnz	r0, 800350e <HAL_nRF24L01P_AutoACK+0x46>
 80034de:	f004 043f 	and.w	r4, r4, #63	; 0x3f
 80034e2:	40a3      	lsls	r3, r4
 80034e4:	b25b      	sxtb	r3, r3
 80034e6:	f99d 2007 	ldrsb.w	r2, [sp, #7]
	if(ACK_State)
 80034ea:	b16e      	cbz	r6, 8003508 <HAL_nRF24L01P_AutoACK+0x40>
		regValue |= (1 << Pipe); //nRF_EN_AA reg is Configured
 80034ec:	4313      	orrs	r3, r2
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_EN_AA, &regValue) != HAL_OK)
 80034ee:	f10d 0207 	add.w	r2, sp, #7
 80034f2:	2101      	movs	r1, #1
 80034f4:	4628      	mov	r0, r5
		regValue &= ~(1 << Pipe); //nRF_EN_AA reg is Configured		
 80034f6:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_EN_AA, &regValue) != HAL_OK)
 80034fa:	f7ff fe2b 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 80034fe:	3000      	adds	r0, #0
 8003500:	bf18      	it	ne
 8003502:	2001      	movne	r0, #1
}
 8003504:	b002      	add	sp, #8
 8003506:	bd70      	pop	{r4, r5, r6, pc}
		regValue &= ~(1 << Pipe); //nRF_EN_AA reg is Configured		
 8003508:	ea22 0303 	bic.w	r3, r2, r3
 800350c:	e7ef      	b.n	80034ee <HAL_nRF24L01P_AutoACK+0x26>
		return HAL_ERROR;
 800350e:	4618      	mov	r0, r3
 8003510:	e7f8      	b.n	8003504 <HAL_nRF24L01P_AutoACK+0x3c>

08003512 <HAL_nRF24L01P_RXPipe>:
{
 8003512:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003514:	460c      	mov	r4, r1
 8003516:	4616      	mov	r6, r2
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_EN_RXADDR, &regValue) != HAL_OK)
 8003518:	2102      	movs	r1, #2
 800351a:	f10d 0207 	add.w	r2, sp, #7
{
 800351e:	4605      	mov	r5, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_EN_RXADDR, &regValue) != HAL_OK)
 8003520:	f7ff fe5a 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 8003524:	2301      	movs	r3, #1
 8003526:	b9b8      	cbnz	r0, 8003558 <HAL_nRF24L01P_RXPipe+0x46>
 8003528:	f004 043f 	and.w	r4, r4, #63	; 0x3f
 800352c:	40a3      	lsls	r3, r4
 800352e:	b25b      	sxtb	r3, r3
 8003530:	f99d 2007 	ldrsb.w	r2, [sp, #7]
	if(Pipe_State)
 8003534:	b16e      	cbz	r6, 8003552 <HAL_nRF24L01P_RXPipe+0x40>
		regValue |= (1 << Pipe);
 8003536:	4313      	orrs	r3, r2
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_EN_RXADDR, &regValue) != HAL_OK)
 8003538:	f10d 0207 	add.w	r2, sp, #7
 800353c:	2102      	movs	r1, #2
 800353e:	4628      	mov	r0, r5
		regValue &= ~(1 << Pipe);
 8003540:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_EN_RXADDR, &regValue) != HAL_OK)
 8003544:	f7ff fe06 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 8003548:	3000      	adds	r0, #0
 800354a:	bf18      	it	ne
 800354c:	2001      	movne	r0, #1
}
 800354e:	b002      	add	sp, #8
 8003550:	bd70      	pop	{r4, r5, r6, pc}
		regValue &= ~(1 << Pipe);
 8003552:	ea22 0303 	bic.w	r3, r2, r3
 8003556:	e7ef      	b.n	8003538 <HAL_nRF24L01P_RXPipe+0x26>
		return HAL_ERROR;
 8003558:	4618      	mov	r0, r3
 800355a:	e7f8      	b.n	800354e <HAL_nRF24L01P_RXPipe+0x3c>

0800355c <HAL_nRF24L01P_SetAddressWidth>:
{
 800355c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800355e:	460c      	mov	r4, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_SETUP_AW, &regValue) != HAL_OK)
 8003560:	f10d 0207 	add.w	r2, sp, #7
 8003564:	2103      	movs	r1, #3
{
 8003566:	4605      	mov	r5, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_SETUP_AW, &regValue) != HAL_OK)
 8003568:	f7ff fe36 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 800356c:	b998      	cbnz	r0, 8003596 <HAL_nRF24L01P_SetAddressWidth+0x3a>
	regValue &= (0xFC); //nRF_SETUP_AW reg's 0, 1 and 2. bits are Cleared
 800356e:	f89d 1007 	ldrb.w	r1, [sp, #7]
	AddrWidth &= (0x03);
 8003572:	f004 0403 	and.w	r4, r4, #3
	regValue &= (0xFC); //nRF_SETUP_AW reg's 0, 1 and 2. bits are Cleared
 8003576:	f021 0103 	bic.w	r1, r1, #3
	regValue |= (AddrWidth); //nRF_SETUP_AW reg's 0, 1 and 2. bits are Configured
 800357a:	4321      	orrs	r1, r4
 800357c:	f88d 1007 	strb.w	r1, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_SETUP_AW, &regValue) != HAL_OK)
 8003580:	f10d 0207 	add.w	r2, sp, #7
 8003584:	2103      	movs	r1, #3
 8003586:	4628      	mov	r0, r5
 8003588:	f7ff fde4 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 800358c:	3000      	adds	r0, #0
 800358e:	bf18      	it	ne
 8003590:	2001      	movne	r0, #1
}
 8003592:	b003      	add	sp, #12
 8003594:	bd30      	pop	{r4, r5, pc}
		return HAL_ERROR;
 8003596:	2001      	movs	r0, #1
 8003598:	e7fb      	b.n	8003592 <HAL_nRF24L01P_SetAddressWidth+0x36>

0800359a <HAL_nRF24L01P_SetRetransmissionDelay>:
{
 800359a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800359c:	460c      	mov	r4, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_SETUP_RETR, &regValue) != HAL_OK)
 800359e:	f10d 0207 	add.w	r2, sp, #7
 80035a2:	2104      	movs	r1, #4
{
 80035a4:	4605      	mov	r5, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_SETUP_RETR, &regValue) != HAL_OK)
 80035a6:	f7ff fe17 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 80035aa:	b9a0      	cbnz	r0, 80035d6 <HAL_nRF24L01P_SetRetransmissionDelay+0x3c>
	regValue &= (0x0F); //nRF_SETUP_RETR reg's 4, 5, 6 and 7. bits are Cleared
 80035ac:	f89d 1007 	ldrb.w	r1, [sp, #7]
	regValue |= (Delay << 4); //nRF_SETUP_RETR reg's 4, 5, 6 and 7. bits are Configured
 80035b0:	f004 040f 	and.w	r4, r4, #15
	regValue &= (0x0F); //nRF_SETUP_RETR reg's 4, 5, 6 and 7. bits are Cleared
 80035b4:	f001 010f 	and.w	r1, r1, #15
	regValue |= (Delay << 4); //nRF_SETUP_RETR reg's 4, 5, 6 and 7. bits are Configured
 80035b8:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
 80035bc:	f88d 1007 	strb.w	r1, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_SETUP_RETR, &regValue) != HAL_OK)
 80035c0:	f10d 0207 	add.w	r2, sp, #7
 80035c4:	2104      	movs	r1, #4
 80035c6:	4628      	mov	r0, r5
 80035c8:	f7ff fdc4 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 80035cc:	3000      	adds	r0, #0
 80035ce:	bf18      	it	ne
 80035d0:	2001      	movne	r0, #1
}
 80035d2:	b003      	add	sp, #12
 80035d4:	bd30      	pop	{r4, r5, pc}
		return HAL_ERROR;
 80035d6:	2001      	movs	r0, #1
 80035d8:	e7fb      	b.n	80035d2 <HAL_nRF24L01P_SetRetransmissionDelay+0x38>

080035da <HAL_nRF24L01P_SetRetransmissionCount>:
{
 80035da:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80035dc:	460c      	mov	r4, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_SETUP_RETR, &regValue) != HAL_OK)
 80035de:	f10d 0207 	add.w	r2, sp, #7
 80035e2:	2104      	movs	r1, #4
{
 80035e4:	4605      	mov	r5, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_SETUP_RETR, &regValue) != HAL_OK)
 80035e6:	f7ff fdf7 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 80035ea:	b998      	cbnz	r0, 8003614 <HAL_nRF24L01P_SetRetransmissionCount+0x3a>
	regValue &= (0xF0); //nRF_SETUP_RETR reg's 0, 1, 2 and 3. bits are Cleared
 80035ec:	f89d 1007 	ldrb.w	r1, [sp, #7]
	Count &= (0x0F);
 80035f0:	f004 040f 	and.w	r4, r4, #15
	regValue &= (0xF0); //nRF_SETUP_RETR reg's 0, 1, 2 and 3. bits are Cleared
 80035f4:	f021 010f 	bic.w	r1, r1, #15
	regValue |= (Count); //nRF_SETUP_RETR reg's 0, 1, 2 and 3. bits are Configured
 80035f8:	4321      	orrs	r1, r4
 80035fa:	f88d 1007 	strb.w	r1, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_SETUP_RETR, &regValue) != HAL_OK)
 80035fe:	f10d 0207 	add.w	r2, sp, #7
 8003602:	2104      	movs	r1, #4
 8003604:	4628      	mov	r0, r5
 8003606:	f7ff fda5 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 800360a:	3000      	adds	r0, #0
 800360c:	bf18      	it	ne
 800360e:	2001      	movne	r0, #1
}
 8003610:	b003      	add	sp, #12
 8003612:	bd30      	pop	{r4, r5, pc}
		return HAL_ERROR;
 8003614:	2001      	movs	r0, #1
 8003616:	e7fb      	b.n	8003610 <HAL_nRF24L01P_SetRetransmissionCount+0x36>

08003618 <HAL_nRF24L01P_ClearInterrupts>:
{
 8003618:	b513      	push	{r0, r1, r4, lr}
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_STATUS, &regValue) != HAL_OK)
 800361a:	2107      	movs	r1, #7
 800361c:	f10d 0207 	add.w	r2, sp, #7
{
 8003620:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_STATUS, &regValue) != HAL_OK)
 8003622:	f7ff fdd9 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 8003626:	b980      	cbnz	r0, 800364a <HAL_nRF24L01P_ClearInterrupts+0x32>
	regValue |= (0x07 << 4); //nRF_STATUS reg's 4.,5. and 6. bits are RESET
 8003628:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_STATUS, &regValue) != HAL_OK)
 800362c:	f10d 0207 	add.w	r2, sp, #7
	regValue |= (0x07 << 4); //nRF_STATUS reg's 4.,5. and 6. bits are RESET
 8003630:	f043 0370 	orr.w	r3, r3, #112	; 0x70
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_STATUS, &regValue) != HAL_OK)
 8003634:	2107      	movs	r1, #7
 8003636:	4620      	mov	r0, r4
	regValue |= (0x07 << 4); //nRF_STATUS reg's 4.,5. and 6. bits are RESET
 8003638:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_STATUS, &regValue) != HAL_OK)
 800363c:	f7ff fd8a 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 8003640:	3000      	adds	r0, #0
 8003642:	bf18      	it	ne
 8003644:	2001      	movne	r0, #1
}
 8003646:	b002      	add	sp, #8
 8003648:	bd10      	pop	{r4, pc}
		return HAL_ERROR;
 800364a:	2001      	movs	r0, #1
 800364c:	e7fb      	b.n	8003646 <HAL_nRF24L01P_ClearInterrupts+0x2e>

0800364e <HAL_nRF24L01P_SetDataRate>:
{
 800364e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003650:	460d      	mov	r5, r1
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_RF_SETUP, &regValue) != HAL_OK)
 8003652:	f10d 0207 	add.w	r2, sp, #7
 8003656:	2106      	movs	r1, #6
{
 8003658:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_RF_SETUP, &regValue) != HAL_OK)
 800365a:	f7ff fdbd 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 800365e:	b920      	cbnz	r0, 800366a <HAL_nRF24L01P_SetDataRate+0x1c>
	switch(Rate)
 8003660:	2d01      	cmp	r5, #1
 8003662:	d004      	beq.n	800366e <HAL_nRF24L01P_SetDataRate+0x20>
 8003664:	d316      	bcc.n	8003694 <HAL_nRF24L01P_SetDataRate+0x46>
 8003666:	2d02      	cmp	r5, #2
 8003668:	d019      	beq.n	800369e <HAL_nRF24L01P_SetDataRate+0x50>
			return HAL_ERROR;
 800366a:	2001      	movs	r0, #1
 800366c:	e010      	b.n	8003690 <HAL_nRF24L01P_SetDataRate+0x42>
			regValue &= ~(0x01 << 3);	//nRF_RF_SETUP reg's 3. bit is RESET
 800366e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003672:	f023 0308 	bic.w	r3, r3, #8
 8003676:	f043 0320 	orr.w	r3, r3, #32
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_RF_SETUP, &regValue) != HAL_OK)
 800367a:	f10d 0207 	add.w	r2, sp, #7
 800367e:	2106      	movs	r1, #6
 8003680:	4620      	mov	r0, r4
			regValue |=  (0x01 << 3);	//nRF_RF_SETUP reg's 3. bit is SET
 8003682:	f88d 3007 	strb.w	r3, [sp, #7]
	if(HAL_nRF24L01P_WriteRegister(nRF, nRF_RF_SETUP, &regValue) != HAL_OK)
 8003686:	f7ff fd65 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		return HAL_ERROR;
 800368a:	3000      	adds	r0, #0
 800368c:	bf18      	it	ne
 800368e:	2001      	movne	r0, #1
}
 8003690:	b003      	add	sp, #12
 8003692:	bd30      	pop	{r4, r5, pc}
			regValue &= ~(0x01 << 3);	//nRF_RF_SETUP reg's 3. bit is RESET
 8003694:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003698:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 800369c:	e7ed      	b.n	800367a <HAL_nRF24L01P_SetDataRate+0x2c>
			regValue &= ~(0x01 << 5);	//nRF_RF_SETUP reg's 5. bit is RESET
 800369e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80036a2:	f023 0320 	bic.w	r3, r3, #32
			regValue |=  (0x01 << 3);	//nRF_RF_SETUP reg's 3. bit is SET
 80036a6:	f043 0308 	orr.w	r3, r3, #8
 80036aa:	e7e6      	b.n	800367a <HAL_nRF24L01P_SetDataRate+0x2c>

080036ac <HAL_nRF24L01P_Init>:
{
 80036ac:	b573      	push	{r0, r1, r4, r5, r6, lr}
	if(HAL_nRF24L01P_PowerUP(nRF, nRF_ENABLE) != HAL_OK)
 80036ae:	2101      	movs	r1, #1
{
 80036b0:	4605      	mov	r5, r0
	if(HAL_nRF24L01P_PowerUP(nRF, nRF_ENABLE) != HAL_OK)
 80036b2:	f7ff fea9 	bl	8003408 <HAL_nRF24L01P_PowerUP>
 80036b6:	b110      	cbz	r0, 80036be <HAL_nRF24L01P_Init+0x12>
		return HAL_ERROR;
 80036b8:	2001      	movs	r0, #1
}
 80036ba:	b002      	add	sp, #8
 80036bc:	bd70      	pop	{r4, r5, r6, pc}
			if(HAL_nRF24L01P_ReadRegister(nRF, nRF_CONFIG, &regValue) != HAL_OK)
 80036be:	f10d 0207 	add.w	r2, sp, #7
 80036c2:	2100      	movs	r1, #0
 80036c4:	4628      	mov	r0, r5
 80036c6:	f7ff fd87 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 80036ca:	4606      	mov	r6, r0
 80036cc:	2800      	cmp	r0, #0
 80036ce:	d1f3      	bne.n	80036b8 <HAL_nRF24L01P_Init+0xc>
	} while((regValue & 0x02) == 0x00); // Did device powered up? 
 80036d0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80036d4:	079b      	lsls	r3, r3, #30
 80036d6:	d5f2      	bpl.n	80036be <HAL_nRF24L01P_Init+0x12>
	retValue |= HAL_nRF24L01P_SetPRXWidth(nRF, nRF->PayloadWidth, nRF_DATA_PIPE_0);
 80036d8:	4602      	mov	r2, r0
 80036da:	7aa9      	ldrb	r1, [r5, #10]
 80036dc:	4628      	mov	r0, r5
 80036de:	f7ff fd49 	bl	8003174 <HAL_nRF24L01P_SetPRXWidth>
	retValue |= HAL_nRF24L01P_SetPRXAddress(nRF, nRF->RX_Address, nRF_DATA_PIPE_0);
 80036e2:	4632      	mov	r2, r6
	retValue |= HAL_nRF24L01P_SetPRXWidth(nRF, nRF->PayloadWidth, nRF_DATA_PIPE_0);
 80036e4:	4604      	mov	r4, r0
	retValue |= HAL_nRF24L01P_SetPRXAddress(nRF, nRF->RX_Address, nRF_DATA_PIPE_0);
 80036e6:	6929      	ldr	r1, [r5, #16]
 80036e8:	4628      	mov	r0, r5
 80036ea:	f7ff fcc8 	bl	800307e <HAL_nRF24L01P_SetPRXAddress>
	retValue |= HAL_nRF24L01P_SetPTXAddress(nRF, nRF->TX_Address);
 80036ee:	6969      	ldr	r1, [r5, #20]
	retValue |= HAL_nRF24L01P_SetPRXAddress(nRF, nRF->RX_Address, nRF_DATA_PIPE_0);
 80036f0:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_SetPTXAddress(nRF, nRF->TX_Address);
 80036f2:	4628      	mov	r0, r5
 80036f4:	f7ff fcb5 	bl	8003062 <HAL_nRF24L01P_SetPTXAddress>
	retValue |= HAL_nRF24L01P_SetPRXAddress(nRF, nRF->RX_Address, nRF_DATA_PIPE_0);
 80036f8:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_SetPTXAddress(nRF, nRF->TX_Address);
 80036fa:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_RXDataReadyIRQ(nRF, nRF_ENABLE);
 80036fc:	2101      	movs	r1, #1
 80036fe:	4628      	mov	r0, r5
 8003700:	f7ff fe3d 	bl	800337e <HAL_nRF24L01P_RXDataReadyIRQ>
	retValue |= HAL_nRF24L01P_SetPTXAddress(nRF, nRF->TX_Address);
 8003704:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_RXDataReadyIRQ(nRF, nRF_ENABLE);
 8003706:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_TXDataSentIRQ(nRF, nRF_ENABLE);
 8003708:	2101      	movs	r1, #1
 800370a:	4628      	mov	r0, r5
 800370c:	f7ff fe17 	bl	800333e <HAL_nRF24L01P_TXDataSentIRQ>
	retValue |= HAL_nRF24L01P_RXDataReadyIRQ(nRF, nRF_ENABLE);
 8003710:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_TXDataSentIRQ(nRF, nRF_ENABLE);
 8003712:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_MaxReTransmitIRQ(nRF, nRF_ENABLE);
 8003714:	2101      	movs	r1, #1
 8003716:	4628      	mov	r0, r5
 8003718:	f7ff fdf1 	bl	80032fe <HAL_nRF24L01P_MaxReTransmitIRQ>
	retValue |= HAL_nRF24L01P_TXDataSentIRQ(nRF, nRF_ENABLE);
 800371c:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_MaxReTransmitIRQ(nRF, nRF_ENABLE);
 800371e:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_CRC(nRF, nRF_ENABLE);
 8003720:	2101      	movs	r1, #1
 8003722:	4628      	mov	r0, r5
 8003724:	f7ff feb0 	bl	8003488 <HAL_nRF24L01P_CRC>
	retValue |= HAL_nRF24L01P_MaxReTransmitIRQ(nRF, nRF_ENABLE);
 8003728:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_CRC(nRF, nRF_ENABLE);
 800372a:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_SetCRCWidth(nRF, nRF->CRC_Width);
 800372c:	7929      	ldrb	r1, [r5, #4]
 800372e:	4628      	mov	r0, r5
 8003730:	f7ff fe8a 	bl	8003448 <HAL_nRF24L01P_SetCRCWidth>
	retValue |= HAL_nRF24L01P_CRC(nRF, nRF_ENABLE);
 8003734:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_SetCRCWidth(nRF, nRF->CRC_Width);
 8003736:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_SetAddressWidth(nRF, nRF->ADDR_Width);
 8003738:	7969      	ldrb	r1, [r5, #5]
 800373a:	4628      	mov	r0, r5
 800373c:	f7ff ff0e 	bl	800355c <HAL_nRF24L01P_SetAddressWidth>
	retValue |= HAL_nRF24L01P_SetCRCWidth(nRF, nRF->CRC_Width);
 8003740:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_SetAddressWidth(nRF, nRF->ADDR_Width);
 8003742:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_SetRFChannel(nRF, nRF->RF_Channel);
 8003744:	7a69      	ldrb	r1, [r5, #9]
 8003746:	4628      	mov	r0, r5
 8003748:	f7ff fd37 	bl	80031ba <HAL_nRF24L01P_SetRFChannel>
	retValue |= HAL_nRF24L01P_SetAddressWidth(nRF, nRF->ADDR_Width);
 800374c:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_SetRFChannel(nRF, nRF->RF_Channel);
 800374e:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_SetDataRate(nRF, nRF->Data_Rate);
 8003750:	79a9      	ldrb	r1, [r5, #6]
 8003752:	4628      	mov	r0, r5
 8003754:	f7ff ff7b 	bl	800364e <HAL_nRF24L01P_SetDataRate>
	retValue |= HAL_nRF24L01P_SetRFChannel(nRF, nRF->RF_Channel);
 8003758:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_SetDataRate(nRF, nRF->Data_Rate);
 800375a:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_SetRetransmissionCount(nRF, nRF->RetransmitCount);
 800375c:	7ae9      	ldrb	r1, [r5, #11]
 800375e:	4628      	mov	r0, r5
 8003760:	f7ff ff3b 	bl	80035da <HAL_nRF24L01P_SetRetransmissionCount>
	retValue |= HAL_nRF24L01P_SetDataRate(nRF, nRF->Data_Rate);
 8003764:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_SetRetransmissionCount(nRF, nRF->RetransmitCount);
 8003766:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_SetRetransmissionDelay(nRF, nRF->RetransmitDelay);
 8003768:	7b29      	ldrb	r1, [r5, #12]
 800376a:	4628      	mov	r0, r5
 800376c:	f7ff ff15 	bl	800359a <HAL_nRF24L01P_SetRetransmissionDelay>
	retValue |= HAL_nRF24L01P_SetRetransmissionCount(nRF, nRF->RetransmitCount);
 8003770:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_SetRetransmissionDelay(nRF, nRF->RetransmitDelay);
 8003772:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_DynACK(nRF, nRF_ENABLE);
 8003774:	2101      	movs	r1, #1
 8003776:	4628      	mov	r0, r5
 8003778:	f7ff fda1 	bl	80032be <HAL_nRF24L01P_DynACK>
	retValue |= HAL_nRF24L01P_SetRetransmissionDelay(nRF, nRF->RetransmitDelay);
 800377c:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_DynACK(nRF, nRF_ENABLE);
 800377e:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_ACKPayload(nRF, nRF_ENABLE);
 8003780:	2101      	movs	r1, #1
 8003782:	4628      	mov	r0, r5
 8003784:	f7ff fd7b 	bl	800327e <HAL_nRF24L01P_ACKPayload>
	retValue |= HAL_nRF24L01P_DynACK(nRF, nRF_ENABLE);
 8003788:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_ACKPayload(nRF, nRF_ENABLE);
 800378a:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_DynPayload(nRF, nRF_ENABLE);
 800378c:	2101      	movs	r1, #1
 800378e:	4628      	mov	r0, r5
 8003790:	f7ff fd55 	bl	800323e <HAL_nRF24L01P_DynPayload>
	retValue |= HAL_nRF24L01P_ACKPayload(nRF, nRF_ENABLE);
 8003794:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_DynPayload(nRF, nRF_ENABLE);
 8003796:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_RXPipe(nRF, nRF_DATA_PIPE_0, nRF_ENABLE);
 8003798:	2201      	movs	r2, #1
 800379a:	4631      	mov	r1, r6
 800379c:	4628      	mov	r0, r5
 800379e:	f7ff feb8 	bl	8003512 <HAL_nRF24L01P_RXPipe>
	retValue |= HAL_nRF24L01P_DynPayload(nRF, nRF_ENABLE);
 80037a2:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_RXPipe(nRF, nRF_DATA_PIPE_0, nRF_ENABLE);
 80037a4:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_DPLPipe(nRF, nRF_DATA_PIPE_0, nRF_ENABLE);
 80037a6:	2201      	movs	r2, #1
 80037a8:	4631      	mov	r1, r6
 80037aa:	4628      	mov	r0, r5
 80037ac:	f7ff fd24 	bl	80031f8 <HAL_nRF24L01P_DPLPipe>
	retValue |= HAL_nRF24L01P_RXPipe(nRF, nRF_DATA_PIPE_0, nRF_ENABLE);
 80037b0:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_DPLPipe(nRF, nRF_DATA_PIPE_0, nRF_ENABLE);
 80037b2:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_0, nRF_ENABLE);
 80037b4:	2201      	movs	r2, #1
 80037b6:	4631      	mov	r1, r6
 80037b8:	4628      	mov	r0, r5
 80037ba:	f7ff fe85 	bl	80034c8 <HAL_nRF24L01P_AutoACK>
	retValue |= HAL_nRF24L01P_DPLPipe(nRF, nRF_DATA_PIPE_0, nRF_ENABLE);
 80037be:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_0, nRF_ENABLE);
 80037c0:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_1, nRF_DISABLE);
 80037c2:	4632      	mov	r2, r6
 80037c4:	2101      	movs	r1, #1
 80037c6:	4628      	mov	r0, r5
 80037c8:	f7ff fe7e 	bl	80034c8 <HAL_nRF24L01P_AutoACK>
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_0, nRF_ENABLE);
 80037cc:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_1, nRF_DISABLE);
 80037ce:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_2, nRF_DISABLE);
 80037d0:	4632      	mov	r2, r6
 80037d2:	2102      	movs	r1, #2
 80037d4:	4628      	mov	r0, r5
 80037d6:	f7ff fe77 	bl	80034c8 <HAL_nRF24L01P_AutoACK>
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_1, nRF_DISABLE);
 80037da:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_2, nRF_DISABLE);
 80037dc:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_3, nRF_DISABLE);
 80037de:	4632      	mov	r2, r6
 80037e0:	2103      	movs	r1, #3
 80037e2:	4628      	mov	r0, r5
 80037e4:	f7ff fe70 	bl	80034c8 <HAL_nRF24L01P_AutoACK>
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_2, nRF_DISABLE);
 80037e8:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_3, nRF_DISABLE);
 80037ea:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_4, nRF_DISABLE);
 80037ec:	4632      	mov	r2, r6
 80037ee:	2104      	movs	r1, #4
 80037f0:	4628      	mov	r0, r5
 80037f2:	f7ff fe69 	bl	80034c8 <HAL_nRF24L01P_AutoACK>
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_3, nRF_DISABLE);
 80037f6:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_5, nRF_DISABLE);
 80037f8:	4632      	mov	r2, r6
 80037fa:	2105      	movs	r1, #5
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_4, nRF_DISABLE);
 80037fc:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_5, nRF_DISABLE);
 80037fe:	4628      	mov	r0, r5
 8003800:	f7ff fe62 	bl	80034c8 <HAL_nRF24L01P_AutoACK>
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_4, nRF_DISABLE);
 8003804:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_5, nRF_DISABLE);
 8003806:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_ClearInterrupts(nRF);
 8003808:	4628      	mov	r0, r5
 800380a:	f7ff ff05 	bl	8003618 <HAL_nRF24L01P_ClearInterrupts>
	retValue |= HAL_nRF24L01P_AutoACK(nRF, nRF_DATA_PIPE_5, nRF_DISABLE);
 800380e:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_ClearInterrupts(nRF);
 8003810:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_TXRX(nRF, nRF_STATE_RX);
 8003812:	2101      	movs	r1, #1
 8003814:	4628      	mov	r0, r5
 8003816:	f7ff fdd2 	bl	80033be <HAL_nRF24L01P_TXRX>
	retValue |= HAL_nRF24L01P_ClearInterrupts(nRF);
 800381a:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_TXRX(nRF, nRF_STATE_RX);
 800381c:	4304      	orrs	r4, r0
	retValue |= HAL_nRF24L01P_FlushRX(nRF);
 800381e:	4628      	mov	r0, r5
 8003820:	f7ff fc60 	bl	80030e4 <HAL_nRF24L01P_FlushRX>
	retValue |= HAL_nRF24L01P_TXRX(nRF, nRF_STATE_RX);
 8003824:	b2e4      	uxtb	r4, r4
	retValue |= HAL_nRF24L01P_FlushRX(nRF);
 8003826:	4320      	orrs	r0, r4
	if(retValue != HAL_OK)
 8003828:	b2c0      	uxtb	r0, r0
		return HAL_ERROR;
 800382a:	3000      	adds	r0, #0
 800382c:	bf18      	it	ne
 800382e:	2001      	movne	r0, #1
 8003830:	e743      	b.n	80036ba <HAL_nRF24L01P_Init+0xe>

08003832 <HAL_nRF24L01P_CE_High>:
}
void HAL_nRF24L01P_CE_High(nRF24L01P *nRF)
{
	HAL_GPIO_WritePin(nRF->nRF_CE_GPIO_PORT, nRF->nRF_CE_GPIO_PIN, GPIO_PIN_SET);
 8003832:	8e01      	ldrh	r1, [r0, #48]	; 0x30
 8003834:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8003836:	2201      	movs	r2, #1
 8003838:	f7fd bcd8 	b.w	80011ec <HAL_GPIO_WritePin>

0800383c <HAL_nRF24L01P_CE_Low>:
}
void HAL_nRF24L01P_CE_Low(nRF24L01P *nRF)
{
	HAL_GPIO_WritePin(nRF->nRF_CE_GPIO_PORT, nRF->nRF_CE_GPIO_PIN, GPIO_PIN_RESET);
 800383c:	8e01      	ldrh	r1, [r0, #48]	; 0x30
 800383e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8003840:	2200      	movs	r2, #0
 8003842:	f7fd bcd3 	b.w	80011ec <HAL_GPIO_WritePin>

08003846 <HAL_nRF24L01P_IRQ_Handler>:
{
 8003846:	b537      	push	{r0, r1, r2, r4, r5, lr}
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_STATUS, &regStatus) != HAL_OK)
 8003848:	2107      	movs	r1, #7
 800384a:	f10d 0206 	add.w	r2, sp, #6
{
 800384e:	4604      	mov	r4, r0
	if(HAL_nRF24L01P_ReadRegister(nRF, nRF_STATUS, &regStatus) != HAL_OK)
 8003850:	f7ff fcc2 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
 8003854:	4605      	mov	r5, r0
 8003856:	2800      	cmp	r0, #0
 8003858:	d167      	bne.n	800392a <HAL_nRF24L01P_IRQ_Handler+0xe4>
	if((regStatus & (1 << 6)) != 0)
 800385a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800385e:	065b      	lsls	r3, r3, #25
 8003860:	d51f      	bpl.n	80038a2 <HAL_nRF24L01P_IRQ_Handler+0x5c>
		HAL_nRF24L01P_CE_Low(nRF);
 8003862:	4620      	mov	r0, r4
 8003864:	f7ff ffea 	bl	800383c <HAL_nRF24L01P_CE_Low>
		HAL_nRF24L01P_ReadRXPayload(nRF, nRF->RX_Buffer);
 8003868:	69e1      	ldr	r1, [r4, #28]
 800386a:	4620      	mov	r0, r4
 800386c:	f7ff fc4a 	bl	8003104 <HAL_nRF24L01P_ReadRXPayload>
		regStatus |= (1 << 6);
 8003870:	f89d 3006 	ldrb.w	r3, [sp, #6]
		HAL_nRF24L01P_WriteRegister(nRF, nRF_STATUS, &regStatus);
 8003874:	f10d 0206 	add.w	r2, sp, #6
		regStatus |= (1 << 6);
 8003878:	f043 0340 	orr.w	r3, r3, #64	; 0x40
		HAL_nRF24L01P_WriteRegister(nRF, nRF_STATUS, &regStatus);
 800387c:	2107      	movs	r1, #7
 800387e:	4620      	mov	r0, r4
		regStatus |= (1 << 6);
 8003880:	f88d 3006 	strb.w	r3, [sp, #6]
		HAL_nRF24L01P_WriteRegister(nRF, nRF_STATUS, &regStatus);
 8003884:	f7ff fc66 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		HAL_nRF24L01P_ReadRegister(nRF, nRF_FIFO_STATUS, &regFIFO_Status);
 8003888:	f10d 0207 	add.w	r2, sp, #7
 800388c:	2117      	movs	r1, #23
 800388e:	4620      	mov	r0, r4
 8003890:	f7ff fca2 	bl	80031d8 <HAL_nRF24L01P_ReadRegister>
		} while((regFIFO_Status & 0x01) == 0x00);
 8003894:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003898:	07d8      	lsls	r0, r3, #31
 800389a:	d5e5      	bpl.n	8003868 <HAL_nRF24L01P_IRQ_Handler+0x22>
		HAL_nRF24L01P_CE_High(nRF);
 800389c:	4620      	mov	r0, r4
 800389e:	f7ff ffc8 	bl	8003832 <HAL_nRF24L01P_CE_High>
	if((regStatus & (1 << 5)) != 0)
 80038a2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80038a6:	0699      	lsls	r1, r3, #26
 80038a8:	d517      	bpl.n	80038da <HAL_nRF24L01P_IRQ_Handler+0x94>
		HAL_nRF24L01P_CE_Low(nRF);
 80038aa:	4620      	mov	r0, r4
 80038ac:	f7ff ffc6 	bl	800383c <HAL_nRF24L01P_CE_Low>
		regStatus |= (1 << 5);
 80038b0:	f89d 3006 	ldrb.w	r3, [sp, #6]
		HAL_nRF24L01P_TXRX(nRF, nRF_STATE_RX);
 80038b4:	2101      	movs	r1, #1
		regStatus |= (1 << 5);
 80038b6:	f043 0320 	orr.w	r3, r3, #32
		HAL_nRF24L01P_TXRX(nRF, nRF_STATE_RX);
 80038ba:	4620      	mov	r0, r4
		regStatus |= (1 << 5);
 80038bc:	f88d 3006 	strb.w	r3, [sp, #6]
		HAL_nRF24L01P_TXRX(nRF, nRF_STATE_RX);
 80038c0:	f7ff fd7d 	bl	80033be <HAL_nRF24L01P_TXRX>
		HAL_nRF24L01P_WriteRegister(nRF, nRF_STATUS, &regStatus);
 80038c4:	f10d 0206 	add.w	r2, sp, #6
 80038c8:	2107      	movs	r1, #7
 80038ca:	4620      	mov	r0, r4
 80038cc:	f7ff fc42 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		HAL_nRF24L01P_CE_High(nRF);
 80038d0:	4620      	mov	r0, r4
 80038d2:	f7ff ffae 	bl	8003832 <HAL_nRF24L01P_CE_High>
		nRF->Busy = 0;
 80038d6:	2300      	movs	r3, #0
 80038d8:	7623      	strb	r3, [r4, #24]
	if((regStatus & (1 << 4)) != 0)
 80038da:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80038de:	06da      	lsls	r2, r3, #27
 80038e0:	d520      	bpl.n	8003924 <HAL_nRF24L01P_IRQ_Handler+0xde>
		regStatus |= (1 << 4);
 80038e2:	f043 0310 	orr.w	r3, r3, #16
		HAL_nRF24L01P_FlushTX(nRF);
 80038e6:	4620      	mov	r0, r4
		regStatus |= (1 << 4);
 80038e8:	f88d 3006 	strb.w	r3, [sp, #6]
		HAL_nRF24L01P_FlushTX(nRF);
 80038ec:	f7ff fbea 	bl	80030c4 <HAL_nRF24L01P_FlushTX>
		HAL_nRF24L01P_PowerUP(nRF, nRF_DISABLE);	// bi kapatip aalim da dzelsin...
 80038f0:	2100      	movs	r1, #0
 80038f2:	4620      	mov	r0, r4
 80038f4:	f7ff fd88 	bl	8003408 <HAL_nRF24L01P_PowerUP>
		HAL_nRF24L01P_PowerUP(nRF, nRF_ENABLE);
 80038f8:	2101      	movs	r1, #1
 80038fa:	4620      	mov	r0, r4
 80038fc:	f7ff fd84 	bl	8003408 <HAL_nRF24L01P_PowerUP>
		HAL_nRF24L01P_CE_Low(nRF);
 8003900:	4620      	mov	r0, r4
 8003902:	f7ff ff9b 	bl	800383c <HAL_nRF24L01P_CE_Low>
		HAL_nRF24L01P_TXRX(nRF, nRF_STATE_RX);
 8003906:	2101      	movs	r1, #1
 8003908:	4620      	mov	r0, r4
 800390a:	f7ff fd58 	bl	80033be <HAL_nRF24L01P_TXRX>
		HAL_nRF24L01P_WriteRegister(nRF, nRF_STATUS, &regStatus);
 800390e:	f10d 0206 	add.w	r2, sp, #6
 8003912:	2107      	movs	r1, #7
 8003914:	4620      	mov	r0, r4
 8003916:	f7ff fc1d 	bl	8003154 <HAL_nRF24L01P_WriteRegister>
		HAL_nRF24L01P_CE_High(nRF);
 800391a:	4620      	mov	r0, r4
 800391c:	f7ff ff89 	bl	8003832 <HAL_nRF24L01P_CE_High>
		nRF->Busy = 0;
 8003920:	2300      	movs	r3, #0
 8003922:	7623      	strb	r3, [r4, #24]
}
 8003924:	4628      	mov	r0, r5
 8003926:	b003      	add	sp, #12
 8003928:	bd30      	pop	{r4, r5, pc}
		return HAL_ERROR;
 800392a:	2501      	movs	r5, #1
 800392c:	e7fa      	b.n	8003924 <HAL_nRF24L01P_IRQ_Handler+0xde>

0800392e <HAL_nRF24L01P_TransmitPacket>:
{
 800392e:	b538      	push	{r3, r4, r5, lr}
	nRF->Busy = 1;
 8003930:	2301      	movs	r3, #1
{
 8003932:	4604      	mov	r4, r0
	nRF->Busy = 1;
 8003934:	7603      	strb	r3, [r0, #24]
{
 8003936:	460d      	mov	r5, r1
	HAL_nRF24L01P_CE_Low(nRF);
 8003938:	f7ff ff80 	bl	800383c <HAL_nRF24L01P_CE_Low>
	HAL_nRF24L01P_TXRX(nRF, nRF_STATE_TX);
 800393c:	2100      	movs	r1, #0
 800393e:	4620      	mov	r0, r4
 8003940:	f7ff fd3d 	bl	80033be <HAL_nRF24L01P_TXRX>
	HAL_nRF24L01P_WriteTXPayload(nRF, Data);
 8003944:	4629      	mov	r1, r5
 8003946:	4620      	mov	r0, r4
 8003948:	f7ff fbf0 	bl	800312c <HAL_nRF24L01P_WriteTXPayload>
	HAL_nRF24L01P_CE_High(nRF);
 800394c:	4620      	mov	r0, r4
 800394e:	f7ff ff70 	bl	8003832 <HAL_nRF24L01P_CE_High>
	while(nRF->Busy);	// TODO: Add *timeout* functionality
 8003952:	7e23      	ldrb	r3, [r4, #24]
 8003954:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1fa      	bne.n	8003952 <HAL_nRF24L01P_TransmitPacket+0x24>
}
 800395c:	bd38      	pop	{r3, r4, r5, pc}

0800395e <stts751_read_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t stts751_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 800395e:	b410      	push	{r4}
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8003960:	e9d0 4001 	ldrd	r4, r0, [r0, #4]
 8003964:	46a4      	mov	ip, r4
  return ret;
}
 8003966:	f85d 4b04 	ldr.w	r4, [sp], #4
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800396a:	4760      	bx	ip

0800396c <stts751_write_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t stts751_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                           uint16_t len)
{
 800396c:	b410      	push	{r4}
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800396e:	6804      	ldr	r4, [r0, #0]
 8003970:	6880      	ldr	r0, [r0, #8]
 8003972:	46a4      	mov	ip, r4
  return ret;
}
 8003974:	f85d 4b04 	ldr.w	r4, [sp], #4
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003978:	4760      	bx	ip

0800397a <stts751_from_lsb_to_celsius>:
  */

float stts751_from_lsb_to_celsius(int16_t lsb)
{
  return ((float)lsb) / 256.0f;
}
 800397a:	ee00 0a10 	vmov	s0, r0
 800397e:	eeba 0acc 	vcvt.f32.s32	s0, s0, #8
 8003982:	4770      	bx	lr

08003984 <stts751_from_celsius_to_lsb>:
  *
  */

int16_t stts751_from_celsius_to_lsb(float celsius)
{
  return (int16_t)(celsius * 256.0f);
 8003984:	eebe 0acc 	vcvt.s32.f32	s0, s0, #8
}
 8003988:	ee10 3a10 	vmov	r3, s0
 800398c:	b218      	sxth	r0, r3
 800398e:	4770      	bx	lr

08003990 <stts751_temp_data_rate_set>:
  * @param  val      change the sensor data rate
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t stts751_temp_data_rate_set(stmdev_ctx_t *ctx, stts751_odr_t val)
{
 8003990:	b537      	push	{r0, r1, r2, r4, r5, lr}
  stts751_configuration_t configuration;
  stts751_conversion_rate_t conversion_rate;
  uint8_t dummy_value = 0xAA;
 8003992:	23aa      	movs	r3, #170	; 0xaa
{
 8003994:	460d      	mov	r5, r1
  uint8_t dummy_value = 0xAA;
 8003996:	f88d 3007 	strb.w	r3, [sp, #7]
  int32_t ret;

  ret = stts751_read_reg(ctx, STTS751_CONVERSION_RATE,
 800399a:	aa01      	add	r2, sp, #4
 800399c:	2301      	movs	r3, #1
 800399e:	2104      	movs	r1, #4
{
 80039a0:	4604      	mov	r4, r0
  ret = stts751_read_reg(ctx, STTS751_CONVERSION_RATE,
 80039a2:	f7ff ffdc 	bl	800395e <stts751_read_reg>
                         (uint8_t*)&conversion_rate, 1);
  if (ret == 0) {
 80039a6:	bb50      	cbnz	r0, 80039fe <stts751_temp_data_rate_set+0x6e>
    conversion_rate.conv = (uint8_t)val & 0x0FU;
 80039a8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80039ac:	f365 0303 	bfi	r3, r5, #0, #4
 80039b0:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = stts751_write_reg(ctx, STTS751_CONVERSION_RATE,
 80039b4:	aa01      	add	r2, sp, #4
 80039b6:	2301      	movs	r3, #1
 80039b8:	2104      	movs	r1, #4
 80039ba:	4620      	mov	r0, r4
 80039bc:	f7ff ffd6 	bl	800396c <stts751_write_reg>
                            (uint8_t*)&conversion_rate, 1);
  }
  if (ret == 0) {
 80039c0:	b9e8      	cbnz	r0, 80039fe <stts751_temp_data_rate_set+0x6e>
    ret = stts751_read_reg(ctx, STTS751_CONFIGURATION,
 80039c2:	2301      	movs	r3, #1
 80039c4:	466a      	mov	r2, sp
 80039c6:	2103      	movs	r1, #3
 80039c8:	4620      	mov	r0, r4
 80039ca:	f7ff ffc8 	bl	800395e <stts751_read_reg>
                           (uint8_t*)&configuration, 1);
  }
  if (ret == 0) {
 80039ce:	b9b0      	cbnz	r0, 80039fe <stts751_temp_data_rate_set+0x6e>
    configuration.stop = ((uint8_t)val & 0x80U) >> 7;
 80039d0:	f89d 2000 	ldrb.w	r2, [sp]
 80039d4:	09eb      	lsrs	r3, r5, #7
 80039d6:	f363 1286 	bfi	r2, r3, #6, #1
 80039da:	f88d 2000 	strb.w	r2, [sp]
    ret = stts751_write_reg(ctx, STTS751_CONFIGURATION,
 80039de:	2301      	movs	r3, #1
 80039e0:	466a      	mov	r2, sp
 80039e2:	2103      	movs	r1, #3
 80039e4:	4620      	mov	r0, r4
 80039e6:	f7ff ffc1 	bl	800396c <stts751_write_reg>
                            (uint8_t*)&configuration, 1);
  }
  if ((ret == 0) && (val == STTS751_TEMP_ODR_ONE_SHOT)) {
 80039ea:	b940      	cbnz	r0, 80039fe <stts751_temp_data_rate_set+0x6e>
 80039ec:	2d90      	cmp	r5, #144	; 0x90
 80039ee:	d106      	bne.n	80039fe <stts751_temp_data_rate_set+0x6e>
    ret = stts751_write_reg(ctx, STTS751_ONE_SHOT, &dummy_value, 1);
 80039f0:	2301      	movs	r3, #1
 80039f2:	f10d 0207 	add.w	r2, sp, #7
 80039f6:	210f      	movs	r1, #15
 80039f8:	4620      	mov	r0, r4
 80039fa:	f7ff ffb7 	bl	800396c <stts751_write_reg>
  }
  return ret;
}
 80039fe:	b003      	add	sp, #12
 8003a00:	bd30      	pop	{r4, r5, pc}

08003a02 <stts751_resolution_set>:
  * @param  val      change the values of tres in reg CONFIGURATION
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t stts751_resolution_set(stmdev_ctx_t *ctx, stts751_tres_t val)
{
 8003a02:	b537      	push	{r0, r1, r2, r4, r5, lr}
  stts751_configuration_t reg;
  int32_t ret;

  ret = stts751_read_reg(ctx, STTS751_CONFIGURATION,(uint8_t*) &reg, 1);
 8003a04:	2301      	movs	r3, #1
{
 8003a06:	460d      	mov	r5, r1
  ret = stts751_read_reg(ctx, STTS751_CONFIGURATION,(uint8_t*) &reg, 1);
 8003a08:	aa01      	add	r2, sp, #4
 8003a0a:	2103      	movs	r1, #3
{
 8003a0c:	4604      	mov	r4, r0
  ret = stts751_read_reg(ctx, STTS751_CONFIGURATION,(uint8_t*) &reg, 1);
 8003a0e:	f7ff ffa6 	bl	800395e <stts751_read_reg>
  if (ret == 0) {
 8003a12:	b958      	cbnz	r0, 8003a2c <stts751_resolution_set+0x2a>
    reg.tres = (uint8_t) val;
 8003a14:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003a18:	f365 0383 	bfi	r3, r5, #2, #2
 8003a1c:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = stts751_write_reg(ctx, STTS751_CONFIGURATION,(uint8_t*) &reg, 1);
 8003a20:	aa01      	add	r2, sp, #4
 8003a22:	2301      	movs	r3, #1
 8003a24:	2103      	movs	r1, #3
 8003a26:	4620      	mov	r0, r4
 8003a28:	f7ff ffa0 	bl	800396c <stts751_write_reg>
  }
  return ret;
}
 8003a2c:	b003      	add	sp, #12
 8003a2e:	bd30      	pop	{r4, r5, pc}

08003a30 <stts751_flag_busy_get>:
  * @param  val      get the values of busy in reg STATUS
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t stts751_flag_busy_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8003a30:	b513      	push	{r0, r1, r4, lr}
  stts751_status_t reg;
  int32_t ret;

  ret = stts751_read_reg(ctx, STTS751_STATUS, (uint8_t*)&reg, 1);
 8003a32:	2301      	movs	r3, #1
{
 8003a34:	460c      	mov	r4, r1
  ret = stts751_read_reg(ctx, STTS751_STATUS, (uint8_t*)&reg, 1);
 8003a36:	aa01      	add	r2, sp, #4
 8003a38:	4619      	mov	r1, r3
 8003a3a:	f7ff ff90 	bl	800395e <stts751_read_reg>
  *val = reg.busy;
 8003a3e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003a42:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003a46:	7023      	strb	r3, [r4, #0]

  return ret;
}
 8003a48:	b002      	add	sp, #8
 8003a4a:	bd10      	pop	{r4, pc}

08003a4c <stts751_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t stts751_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 8003a4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint16_t temperature;
  uint8_t temperature_low;
  int32_t ret;

  ret = stts751_read_reg(ctx, STTS751_TEMPERATURE_HIGH,
 8003a4e:	2301      	movs	r3, #1
{
 8003a50:	460c      	mov	r4, r1
  ret = stts751_read_reg(ctx, STTS751_TEMPERATURE_HIGH,
 8003a52:	f10d 0206 	add.w	r2, sp, #6
 8003a56:	2100      	movs	r1, #0
{
 8003a58:	4605      	mov	r5, r0
  ret = stts751_read_reg(ctx, STTS751_TEMPERATURE_HIGH,
 8003a5a:	f7ff ff80 	bl	800395e <stts751_read_reg>
                         (uint8_t*)&temperature, 1);
  if (ret == 0) {
 8003a5e:	b968      	cbnz	r0, 8003a7c <stts751_temperature_raw_get+0x30>
    ret = stts751_read_reg(ctx, STTS751_TEMPERATURE_LOW,
 8003a60:	2301      	movs	r3, #1
 8003a62:	f10d 0205 	add.w	r2, sp, #5
 8003a66:	2102      	movs	r1, #2
 8003a68:	4628      	mov	r0, r5
 8003a6a:	f7ff ff78 	bl	800395e <stts751_read_reg>
                           &temperature_low, 1);

    temperature  = (temperature << 8) + temperature_low;
 8003a6e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8003a72:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003a76:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    *buff = (int16_t)temperature;
 8003a7a:	8023      	strh	r3, [r4, #0]
  }
  return ret;
}
 8003a7c:	b003      	add	sp, #12
 8003a7e:	bd30      	pop	{r4, r5, pc}

08003a80 <stts751_pin_event_route_set>:
  * @param  val      set mask1 bit in register CONFIGURATION.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t stts751_pin_event_route_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003a80:	b537      	push	{r0, r1, r2, r4, r5, lr}
  stts751_configuration_t reg;
  int32_t ret;

  ret = stts751_read_reg(ctx, STTS751_CONFIGURATION,(uint8_t*)&reg, 1);
 8003a82:	2301      	movs	r3, #1
{
 8003a84:	460d      	mov	r5, r1
  ret = stts751_read_reg(ctx, STTS751_CONFIGURATION,(uint8_t*)&reg, 1);
 8003a86:	aa01      	add	r2, sp, #4
 8003a88:	2103      	movs	r1, #3
{
 8003a8a:	4604      	mov	r4, r0
  ret = stts751_read_reg(ctx, STTS751_CONFIGURATION,(uint8_t*)&reg, 1);
 8003a8c:	f7ff ff67 	bl	800395e <stts751_read_reg>
  if (ret == 0) {
 8003a90:	b958      	cbnz	r0, 8003aaa <stts751_pin_event_route_set+0x2a>
    reg.mask1 = val;
 8003a92:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003a96:	f365 13c7 	bfi	r3, r5, #7, #1
 8003a9a:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = stts751_write_reg(ctx, STTS751_CONFIGURATION, (uint8_t*)&reg, 1);
 8003a9e:	aa01      	add	r2, sp, #4
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	2103      	movs	r1, #3
 8003aa4:	4620      	mov	r0, r4
 8003aa6:	f7ff ff61 	bl	800396c <stts751_write_reg>
  }
  return ret;
}
 8003aaa:	b003      	add	sp, #12
 8003aac:	bd30      	pop	{r4, r5, pc}

08003aae <stts751_high_temperature_threshold_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t stts751_high_temperature_threshold_set(stmdev_ctx_t *ctx,
                                               int16_t buff)
{
 8003aae:	b513      	push	{r0, r1, r4, lr}
 8003ab0:	aa02      	add	r2, sp, #8
  uint8_t *temperature_ptr;
  int32_t ret;

  temperature_ptr = (uint8_t*)&buff;
  ret = stts751_write_reg(ctx, STTS751_TEMPERATURE_HIGH_LIMIT_LOW,
 8003ab2:	2301      	movs	r3, #1
{
 8003ab4:	f822 1d02 	strh.w	r1, [r2, #-2]!
  ret = stts751_write_reg(ctx, STTS751_TEMPERATURE_HIGH_LIMIT_LOW,
 8003ab8:	2106      	movs	r1, #6
{
 8003aba:	4604      	mov	r4, r0
  ret = stts751_write_reg(ctx, STTS751_TEMPERATURE_HIGH_LIMIT_LOW,
 8003abc:	f7ff ff56 	bl	800396c <stts751_write_reg>
                          (uint8_t*)temperature_ptr, 1);

  if (ret == 0) {
 8003ac0:	b930      	cbnz	r0, 8003ad0 <stts751_high_temperature_threshold_set+0x22>
    temperature_ptr++;
    ret = stts751_write_reg(ctx, STTS751_TEMPERATURE_HIGH_LIMIT_HIGH,
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	f10d 0207 	add.w	r2, sp, #7
 8003ac8:	2105      	movs	r1, #5
 8003aca:	4620      	mov	r0, r4
 8003acc:	f7ff ff4e 	bl	800396c <stts751_write_reg>
                            (uint8_t*)temperature_ptr, 1);
  }

  return ret;
}
 8003ad0:	b002      	add	sp, #8
 8003ad2:	bd10      	pop	{r4, pc}

08003ad4 <stts751_low_temperature_threshold_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t stts751_low_temperature_threshold_set(stmdev_ctx_t *ctx,
                                              int16_t buff)
{
 8003ad4:	b513      	push	{r0, r1, r4, lr}
 8003ad6:	aa02      	add	r2, sp, #8

  uint8_t *temperature_ptr;
  int32_t ret;

  temperature_ptr = (uint8_t*)&buff;
  ret = stts751_write_reg(ctx, STTS751_TEMPERATURE_LOW_LIMIT_LOW,
 8003ad8:	2301      	movs	r3, #1
{
 8003ada:	f822 1d02 	strh.w	r1, [r2, #-2]!
  ret = stts751_write_reg(ctx, STTS751_TEMPERATURE_LOW_LIMIT_LOW,
 8003ade:	2108      	movs	r1, #8
{
 8003ae0:	4604      	mov	r4, r0
  ret = stts751_write_reg(ctx, STTS751_TEMPERATURE_LOW_LIMIT_LOW,
 8003ae2:	f7ff ff43 	bl	800396c <stts751_write_reg>
                          (uint8_t*)temperature_ptr, 1);

  if (ret == 0) {
 8003ae6:	b930      	cbnz	r0, 8003af6 <stts751_low_temperature_threshold_set+0x22>
    temperature_ptr++;
    ret = stts751_write_reg(ctx, STTS751_TEMPERATURE_LOW_LIMIT_HIGH,
 8003ae8:	2301      	movs	r3, #1
 8003aea:	f10d 0207 	add.w	r2, sp, #7
 8003aee:	2107      	movs	r1, #7
 8003af0:	4620      	mov	r0, r4
 8003af2:	f7ff ff3b 	bl	800396c <stts751_write_reg>
                            (uint8_t*)temperature_ptr, 1);
  }

  return ret;
}
 8003af6:	b002      	add	sp, #8
 8003af8:	bd10      	pop	{r4, pc}

08003afa <stts751_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t stts751_device_id_get(stmdev_ctx_t *ctx, stts751_id_t *buff)
{
 8003afa:	b570      	push	{r4, r5, r6, lr}
  int32_t ret;
  ret = stts751_read_reg(ctx, STTS751_PRODUCT_ID,
 8003afc:	460a      	mov	r2, r1
{
 8003afe:	460c      	mov	r4, r1
  ret = stts751_read_reg(ctx, STTS751_PRODUCT_ID,
 8003b00:	2301      	movs	r3, #1
 8003b02:	21fd      	movs	r1, #253	; 0xfd
{
 8003b04:	4605      	mov	r5, r0
  ret = stts751_read_reg(ctx, STTS751_PRODUCT_ID,
 8003b06:	f7ff ff2a 	bl	800395e <stts751_read_reg>
                         (uint8_t*)&buff->product_id, 1);
  if (ret == 0){
 8003b0a:	b970      	cbnz	r0, 8003b2a <stts751_device_id_get+0x30>
  ret = stts751_read_reg(ctx, STTS751_MANUFACTURER_ID,
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	18e2      	adds	r2, r4, r3
 8003b10:	21fe      	movs	r1, #254	; 0xfe
 8003b12:	4628      	mov	r0, r5
 8003b14:	f7ff ff23 	bl	800395e <stts751_read_reg>
                         (uint8_t*)&buff->manufacturer_id, 1);
  }
  if (ret == 0){
 8003b18:	b938      	cbnz	r0, 8003b2a <stts751_device_id_get+0x30>
  ret = stts751_read_reg(ctx, STTS751_REVISION_ID,
 8003b1a:	1ca2      	adds	r2, r4, #2
 8003b1c:	4628      	mov	r0, r5
 8003b1e:	2301      	movs	r3, #1
 8003b20:	21ff      	movs	r1, #255	; 0xff
                         (uint8_t*)&buff->revision_id, 1);
  }
  return ret;
}
 8003b22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  ret = stts751_read_reg(ctx, STTS751_REVISION_ID,
 8003b26:	f7ff bf1a 	b.w	800395e <stts751_read_reg>
}
 8003b2a:	bd70      	pop	{r4, r5, r6, pc}

08003b2c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b30:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b32:	2214      	movs	r2, #20
 8003b34:	2100      	movs	r1, #0
 8003b36:	a803      	add	r0, sp, #12
 8003b38:	f000 fb9a 	bl	8004270 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b3c:	4b29      	ldr	r3, [pc, #164]	; (8003be4 <MX_GPIO_Init+0xb8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nRF24_nSS_GPIO_Port, nRF24_nSS_Pin, GPIO_PIN_SET);
 8003b3e:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8003bf0 <MX_GPIO_Init+0xc4>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b42:	6cda      	ldr	r2, [r3, #76]	; 0x4c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nRF24_CE_GPIO_Port, nRF24_CE_Pin, GPIO_PIN_SET);
 8003b44:	4d28      	ldr	r5, [pc, #160]	; (8003be8 <MX_GPIO_Init+0xbc>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b46:	f042 0201 	orr.w	r2, r2, #1
 8003b4a:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b4c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b4e:	f002 0201 	and.w	r2, r2, #1
 8003b52:	9200      	str	r2, [sp, #0]
 8003b54:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b58:	f042 0204 	orr.w	r2, r2, #4
 8003b5c:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b60:	f002 0204 	and.w	r2, r2, #4
 8003b64:	9201      	str	r2, [sp, #4]
 8003b66:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b68:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b6a:	f042 0202 	orr.w	r2, r2, #2
 8003b6e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(nRF24_nSS_GPIO_Port, nRF24_nSS_Pin, GPIO_PIN_SET);
 8003b78:	4640      	mov	r0, r8
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b7e:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(nRF24_nSS_GPIO_Port, nRF24_nSS_Pin, GPIO_PIN_SET);
 8003b80:	f7fd fb34 	bl	80011ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(nRF24_CE_GPIO_Port, nRF24_CE_Pin, GPIO_PIN_SET);
 8003b84:	2201      	movs	r2, #1
 8003b86:	4628      	mov	r0, r5
 8003b88:	2140      	movs	r1, #64	; 0x40
 8003b8a:	f7fd fb2f 	bl	80011ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = nRF24_nSS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b8e:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b90:	2380      	movs	r3, #128	; 0x80
 8003b92:	2701      	movs	r7, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b94:	2603      	movs	r6, #3
  HAL_GPIO_Init(nRF24_nSS_GPIO_Port, &GPIO_InitStruct);
 8003b96:	a903      	add	r1, sp, #12
 8003b98:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b9a:	e9cd 3703 	strd	r3, r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b9e:	e9cd 4605 	strd	r4, r6, [sp, #20]
  HAL_GPIO_Init(nRF24_nSS_GPIO_Port, &GPIO_InitStruct);
 8003ba2:	f7fd fa47 	bl	8001034 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = nRF24_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003ba6:	4b11      	ldr	r3, [pc, #68]	; (8003bec <MX_GPIO_Init+0xc0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba8:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003baa:	f44f 7200 	mov.w	r2, #512	; 0x200
  HAL_GPIO_Init(nRF24_INT_GPIO_Port, &GPIO_InitStruct);
 8003bae:	a903      	add	r1, sp, #12
 8003bb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003bb4:	e9cd 2303 	strd	r2, r3, [sp, #12]
  HAL_GPIO_Init(nRF24_INT_GPIO_Port, &GPIO_InitStruct);
 8003bb8:	f7fd fa3c 	bl	8001034 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = nRF24_CE_Pin;
 8003bbc:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(nRF24_CE_GPIO_Port, &GPIO_InitStruct);
 8003bbe:	a903      	add	r1, sp, #12
 8003bc0:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bc2:	e9cd 3703 	strd	r3, r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bc6:	e9cd 4605 	strd	r4, r6, [sp, #20]
  HAL_GPIO_Init(nRF24_CE_GPIO_Port, &GPIO_InitStruct);
 8003bca:	f7fd fa33 	bl	8001034 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003bce:	4622      	mov	r2, r4
 8003bd0:	4621      	mov	r1, r4
 8003bd2:	2017      	movs	r0, #23
 8003bd4:	f7fd f9d6 	bl	8000f84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003bd8:	2017      	movs	r0, #23
 8003bda:	f7fd fa07 	bl	8000fec <HAL_NVIC_EnableIRQ>

}
 8003bde:	b008      	add	sp, #32
 8003be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003be4:	40021000 	.word	0x40021000
 8003be8:	48000400 	.word	0x48000400
 8003bec:	10210000 	.word	0x10210000
 8003bf0:	48000800 	.word	0x48000800

08003bf4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003bf4:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8003bf6:	4812      	ldr	r0, [pc, #72]	; (8003c40 <MX_I2C1_Init+0x4c>)
  hi2c1.Init.Timing = 0x10909CEC;
 8003bf8:	4a12      	ldr	r2, [pc, #72]	; (8003c44 <MX_I2C1_Init+0x50>)
 8003bfa:	4b13      	ldr	r3, [pc, #76]	; (8003c48 <MX_I2C1_Init+0x54>)
 8003bfc:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003c00:	2300      	movs	r3, #0
 8003c02:	2201      	movs	r2, #1
 8003c04:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
 8003c08:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003c0c:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003c10:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003c12:	f7fd fc37 	bl	8001484 <HAL_I2C_Init>
 8003c16:	b108      	cbz	r0, 8003c1c <MX_I2C1_Init+0x28>
  {
    Error_Handler();
 8003c18:	f000 f9a4 	bl	8003f64 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003c1c:	2100      	movs	r1, #0
 8003c1e:	4808      	ldr	r0, [pc, #32]	; (8003c40 <MX_I2C1_Init+0x4c>)
 8003c20:	f7fd fdf0 	bl	8001804 <HAL_I2CEx_ConfigAnalogFilter>
 8003c24:	b108      	cbz	r0, 8003c2a <MX_I2C1_Init+0x36>
  {
    Error_Handler();
 8003c26:	f000 f99d 	bl	8003f64 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003c2a:	2100      	movs	r1, #0
 8003c2c:	4804      	ldr	r0, [pc, #16]	; (8003c40 <MX_I2C1_Init+0x4c>)
 8003c2e:	f7fd fe0f 	bl	8001850 <HAL_I2CEx_ConfigDigitalFilter>
 8003c32:	b118      	cbz	r0, 8003c3c <MX_I2C1_Init+0x48>
  {
    Error_Handler();
  }

}
 8003c34:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003c38:	f000 b994 	b.w	8003f64 <Error_Handler>
}
 8003c3c:	bd08      	pop	{r3, pc}
 8003c3e:	bf00      	nop
 8003c40:	20000214 	.word	0x20000214
 8003c44:	40005400 	.word	0x40005400
 8003c48:	10909cec 	.word	0x10909cec

08003c4c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003c4c:	b510      	push	{r4, lr}
 8003c4e:	4604      	mov	r4, r0
 8003c50:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c52:	2214      	movs	r2, #20
 8003c54:	2100      	movs	r1, #0
 8003c56:	a803      	add	r0, sp, #12
 8003c58:	f000 fb0a 	bl	8004270 <memset>
  if(i2cHandle->Instance==I2C1)
 8003c5c:	6822      	ldr	r2, [r4, #0]
 8003c5e:	4b13      	ldr	r3, [pc, #76]	; (8003cac <HAL_I2C_MspInit+0x60>)
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d121      	bne.n	8003ca8 <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c64:	4c12      	ldr	r4, [pc, #72]	; (8003cb0 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c66:	4813      	ldr	r0, [pc, #76]	; (8003cb4 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c68:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003c6a:	f043 0302 	orr.w	r3, r3, #2
 8003c6e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003c70:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	9301      	str	r3, [sp, #4]
 8003c78:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c7a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8003c7e:	2312      	movs	r3, #18
 8003c80:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c84:	2101      	movs	r1, #1
 8003c86:	2303      	movs	r3, #3
 8003c88:	e9cd 1305 	strd	r1, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003c8c:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c8e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003c90:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c92:	f7fd f9cf 	bl	8001034 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003c96:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003c98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003c9c:	65a3      	str	r3, [r4, #88]	; 0x58
 8003c9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003ca0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ca4:	9302      	str	r3, [sp, #8]
 8003ca6:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003ca8:	b008      	add	sp, #32
 8003caa:	bd10      	pop	{r4, pc}
 8003cac:	40005400 	.word	0x40005400
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	48000400 	.word	0x48000400

08003cb8 <platform_read>:
  }
  return 0;
}
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8003cb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if (handle == &hi2c1)
 8003cba:	4c08      	ldr	r4, [pc, #32]	; (8003cdc <platform_read+0x24>)
 8003cbc:	4284      	cmp	r4, r0
 8003cbe:	d109      	bne.n	8003cd4 <platform_read+0x1c>
  {
    HAL_I2C_Mem_Read(handle, STTS751_1xxxx_ADD_7K5, reg,
 8003cc0:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8003cc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003cc8:	9200      	str	r2, [sp, #0]
 8003cca:	2301      	movs	r3, #1
 8003ccc:	460a      	mov	r2, r1
 8003cce:	2195      	movs	r1, #149	; 0x95
 8003cd0:	f7fd fcde 	bl	8001690 <HAL_I2C_Mem_Read>
                     I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  }
  return 0;
}
 8003cd4:	2000      	movs	r0, #0
 8003cd6:	b004      	add	sp, #16
 8003cd8:	bd10      	pop	{r4, pc}
 8003cda:	bf00      	nop
 8003cdc:	20000214 	.word	0x20000214

08003ce0 <platform_write>:
{
 8003ce0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if (handle == &hi2c1)
 8003ce2:	4c08      	ldr	r4, [pc, #32]	; (8003d04 <platform_write+0x24>)
 8003ce4:	4284      	cmp	r4, r0
 8003ce6:	d109      	bne.n	8003cfc <platform_write+0x1c>
    HAL_I2C_Mem_Write(handle, STTS751_1xxxx_ADD_7K5, reg,
 8003ce8:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8003cec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003cf0:	9200      	str	r2, [sp, #0]
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	460a      	mov	r2, r1
 8003cf6:	2195      	movs	r1, #149	; 0x95
 8003cf8:	f7fd fc15 	bl	8001526 <HAL_I2C_Mem_Write>
}
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	b004      	add	sp, #16
 8003d00:	bd10      	pop	{r4, pc}
 8003d02:	bf00      	nop
 8003d04:	20000214 	.word	0x20000214

08003d08 <SystemClock_Config>:
{
 8003d08:	b510      	push	{r4, lr}
 8003d0a:	b0b8      	sub	sp, #224	; 0xe0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d0c:	2224      	movs	r2, #36	; 0x24
 8003d0e:	2100      	movs	r1, #0
 8003d10:	a806      	add	r0, sp, #24
 8003d12:	f000 faad 	bl	8004270 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d16:	2214      	movs	r2, #20
 8003d18:	2100      	movs	r1, #0
 8003d1a:	4668      	mov	r0, sp
 8003d1c:	f000 faa8 	bl	8004270 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d20:	2288      	movs	r2, #136	; 0x88
 8003d22:	2100      	movs	r1, #0
 8003d24:	a816      	add	r0, sp, #88	; 0x58
 8003d26:	f000 faa3 	bl	8004270 <memset>
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003d2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d2e:	2210      	movs	r2, #16
 8003d30:	e9cd 1208 	strd	r1, r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003d34:	2001      	movs	r0, #1
 8003d36:	220a      	movs	r2, #10
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003d38:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003d3a:	e9cd 0211 	strd	r0, r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003d3e:	2207      	movs	r2, #7
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d40:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003d42:	e9cd 2313 	strd	r2, r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003d46:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003d48:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003d4c:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003d4e:	240f      	movs	r4, #15
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d50:	f7fd fe72 	bl	8001a38 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e9cd 4300 	strd	r4, r3, [sp]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003d5a:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d5c:	2400      	movs	r4, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003d5e:	4668      	mov	r0, sp
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003d60:	e9cd 4402 	strd	r4, r4, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003d64:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003d66:	f7fe f8c9 	bl	8001efc <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8003d6a:	2342      	movs	r3, #66	; 0x42
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d6c:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8003d6e:	9316      	str	r3, [sp, #88]	; 0x58
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003d70:	9425      	str	r4, [sp, #148]	; 0x94
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003d72:	942a      	str	r4, [sp, #168]	; 0xa8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d74:	f7fe fa82 	bl	800227c <HAL_RCCEx_PeriphCLKConfig>
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003d78:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003d7c:	f7fd fd96 	bl	80018ac <HAL_PWREx_ControlVoltageScaling>
}
 8003d80:	b038      	add	sp, #224	; 0xe0
 8003d82:	bd10      	pop	{r4, pc}

08003d84 <main>:
{
 8003d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d86:	b085      	sub	sp, #20
	dev_ctx.write_reg = platform_write;
 8003d88:	4b53      	ldr	r3, [pc, #332]	; (8003ed8 <main+0x154>)
 8003d8a:	9301      	str	r3, [sp, #4]
  stts751_device_id_get(&dev_ctx, &whoamI);
 8003d8c:	4c53      	ldr	r4, [pc, #332]	; (8003edc <main+0x158>)
	dev_ctx.read_reg = platform_read;
 8003d8e:	4b54      	ldr	r3, [pc, #336]	; (8003ee0 <main+0x15c>)
 8003d90:	9302      	str	r3, [sp, #8]
	dev_ctx.handle = &hi2c1;
 8003d92:	4b54      	ldr	r3, [pc, #336]	; (8003ee4 <main+0x160>)
 8003d94:	9303      	str	r3, [sp, #12]
  HAL_Init();
 8003d96:	f7fd f8ad 	bl	8000ef4 <HAL_Init>
  SystemClock_Config();
 8003d9a:	f7ff ffb5 	bl	8003d08 <SystemClock_Config>
  MX_GPIO_Init();
 8003d9e:	f7ff fec5 	bl	8003b2c <MX_GPIO_Init>
  MX_SPI1_Init();
 8003da2:	f000 f8e1 	bl	8003f68 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8003da6:	f000 f9bf 	bl	8004128 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8003daa:	f7ff ff23 	bl	8003bf4 <MX_I2C1_Init>
  stts751_device_id_get(&dev_ctx, &whoamI);
 8003dae:	4621      	mov	r1, r4
 8003db0:	a801      	add	r0, sp, #4
 8003db2:	f7ff fea2 	bl	8003afa <stts751_device_id_get>
  if ( //(whoamI.product_id != STTS751_ID_0xxxx) ||
 8003db6:	7823      	ldrb	r3, [r4, #0]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d105      	bne.n	8003dc8 <main+0x44>
           (whoamI.product_id != STTS751_ID_1xxxx) ||
 8003dbc:	7863      	ldrb	r3, [r4, #1]
 8003dbe:	2b53      	cmp	r3, #83	; 0x53
 8003dc0:	d102      	bne.n	8003dc8 <main+0x44>
             (whoamI.manufacturer_id != STTS751_ID_MAN) ||
 8003dc2:	78a5      	ldrb	r5, [r4, #2]
 8003dc4:	2d01      	cmp	r5, #1
 8003dc6:	d000      	beq.n	8003dca <main+0x46>
 8003dc8:	e7fe      	b.n	8003dc8 <main+0x44>
   stts751_high_temperature_threshold_set(&dev_ctx, stts751_from_celsius_to_lsb(temperature_high_limit));
 8003dca:	ed9f 0a47 	vldr	s0, [pc, #284]	; 8003ee8 <main+0x164>
   myNRF.hspi = &hspi1;														// You should make this definition at CubeMX
 8003dce:	4c47      	ldr	r4, [pc, #284]	; (8003eec <main+0x168>)
   stts751_high_temperature_threshold_set(&dev_ctx, stts751_from_celsius_to_lsb(temperature_high_limit));
 8003dd0:	f7ff fdd8 	bl	8003984 <stts751_from_celsius_to_lsb>
 8003dd4:	4601      	mov	r1, r0
 8003dd6:	a801      	add	r0, sp, #4
 8003dd8:	f7ff fe69 	bl	8003aae <stts751_high_temperature_threshold_set>
   stts751_low_temperature_threshold_set(&dev_ctx, stts751_from_celsius_to_lsb(temperature_low_limit));
 8003ddc:	eeb9 0a02 	vmov.f32	s0, #146	; 0xc0900000 -4.5
 8003de0:	f7ff fdd0 	bl	8003984 <stts751_from_celsius_to_lsb>
 8003de4:	4601      	mov	r1, r0
 8003de6:	a801      	add	r0, sp, #4
 8003de8:	f7ff fe74 	bl	8003ad4 <stts751_low_temperature_threshold_set>
   stts751_pin_event_route_set(&dev_ctx,  PROPERTY_ENABLE);
 8003dec:	4629      	mov	r1, r5
 8003dee:	a801      	add	r0, sp, #4
 8003df0:	f7ff fe46 	bl	8003a80 <stts751_pin_event_route_set>
   stts751_temp_data_rate_set(&dev_ctx, STTS751_TEMP_ODR_1Hz);
 8003df4:	2104      	movs	r1, #4
 8003df6:	eb0d 0001 	add.w	r0, sp, r1
 8003dfa:	f7ff fdc9 	bl	8003990 <stts751_temp_data_rate_set>
   stts751_resolution_set(&dev_ctx, STTS751_11bit);
 8003dfe:	4629      	mov	r1, r5
 8003e00:	a801      	add	r0, sp, #4
 8003e02:	f7ff fdfe 	bl	8003a02 <stts751_resolution_set>
   myNRF.hspi = &hspi1;														// You should make this definition at CubeMX
 8003e06:	4b3a      	ldr	r3, [pc, #232]	; (8003ef0 <main+0x16c>)
 8003e08:	6023      	str	r3, [r4, #0]
   myNRF.ADDR_Width = nRF_ADDR_WIDTH_5;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	7163      	strb	r3, [r4, #5]
   myNRF.TX_Power = nRF_TX_PWR_0dBm;
 8003e0e:	71e3      	strb	r3, [r4, #7]
   myNRF.RetransmitDelay = nRF_RETX_DELAY_1000uS;
 8003e10:	7323      	strb	r3, [r4, #12]
   myNRF.RX_Address = (uint8_t *)RXAddr;
 8003e12:	4b38      	ldr	r3, [pc, #224]	; (8003ef4 <main+0x170>)
 8003e14:	6123      	str	r3, [r4, #16]
   myNRF.TX_Address = (uint8_t *)TXAddr;
 8003e16:	4b38      	ldr	r3, [pc, #224]	; (8003ef8 <main+0x174>)
 8003e18:	6163      	str	r3, [r4, #20]
   myNRF.RX_Buffer = RXBuffer;
 8003e1a:	4b38      	ldr	r3, [pc, #224]	; (8003efc <main+0x178>)
 8003e1c:	61e3      	str	r3, [r4, #28]
   myNRF.TX_Buffer = TXBuffer;
 8003e1e:	4b38      	ldr	r3, [pc, #224]	; (8003f00 <main+0x17c>)
 8003e20:	6223      	str	r3, [r4, #32]
   myNRF.nRF_nSS_GPIO_PORT = nRF24_nSS_GPIO_Port;	// You should make this definition at CubeMX
 8003e22:	4b38      	ldr	r3, [pc, #224]	; (8003f04 <main+0x180>)
 8003e24:	6263      	str	r3, [r4, #36]	; 0x24
   myNRF.Data_Rate = nRF_DATA_RATE_2MBPS;
 8003e26:	2202      	movs	r2, #2
   myNRF.nRF_nSS_GPIO_PIN = nRF24_nSS_Pin;					// You should make this definition at CubeMX
 8003e28:	2380      	movs	r3, #128	; 0x80
   myNRF.Data_Rate = nRF_DATA_RATE_2MBPS;
 8003e2a:	71a2      	strb	r2, [r4, #6]
   myNRF.nRF_nSS_GPIO_PIN = nRF24_nSS_Pin;					// You should make this definition at CubeMX
 8003e2c:	8523      	strh	r3, [r4, #40]	; 0x28
   myNRF.RF_Channel = 120;
 8003e2e:	2278      	movs	r2, #120	; 0x78
   myNRF.nRF_CE_GPIO_PORT = nRF24_CE_GPIO_Port;		// You should make this definition at CubeMX
 8003e30:	4b35      	ldr	r3, [pc, #212]	; (8003f08 <main+0x184>)
   myNRF.CRC_Width = nRF_CRC_WIDTH_HALFWORD;
 8003e32:	7125      	strb	r5, [r4, #4]
   myNRF.RF_Channel = 120;
 8003e34:	7262      	strb	r2, [r4, #9]
   myNRF.State = nRF_STATE_TX;
 8003e36:	2500      	movs	r5, #0
   myNRF.PayloadWidth = nRF_RXPW_32BYTES;
 8003e38:	2220      	movs	r2, #32
   myNRF.nRF_CE_GPIO_PORT = nRF24_CE_GPIO_Port;		// You should make this definition at CubeMX
 8003e3a:	62e3      	str	r3, [r4, #44]	; 0x2c
   if(HAL_nRF24L01P_Init(&myNRF) != HAL_OK)
 8003e3c:	4620      	mov	r0, r4
   myNRF.nRF_CE_GPIO_PIN = nRF24_CE_Pin;						// You should make this definition at CubeMX
 8003e3e:	2340      	movs	r3, #64	; 0x40
   myNRF.State = nRF_STATE_TX;
 8003e40:	7225      	strb	r5, [r4, #8]
   myNRF.PayloadWidth = nRF_RXPW_32BYTES;
 8003e42:	72a2      	strb	r2, [r4, #10]
   myNRF.RetransmitCount = nRF_RETX_DISABLED;
 8003e44:	72e5      	strb	r5, [r4, #11]
   myNRF.nRF_CE_GPIO_PIN = nRF24_CE_Pin;						// You should make this definition at CubeMX
 8003e46:	8623      	strh	r3, [r4, #48]	; 0x30
   if(HAL_nRF24L01P_Init(&myNRF) != HAL_OK)
 8003e48:	f7ff fc30 	bl	80036ac <HAL_nRF24L01P_Init>
 8003e4c:	2800      	cmp	r0, #0
 8003e4e:	d13c      	bne.n	8003eca <main+0x146>
   		printf("nRF24 Init is OK!\r\n");
 8003e50:	482e      	ldr	r0, [pc, #184]	; (8003f0c <main+0x188>)
	memset(data_raw_temperature.u8bit, 0, sizeof(int16_t));
 8003e52:	4e2f      	ldr	r6, [pc, #188]	; (8003f10 <main+0x18c>)
	sprintf(tx_buffer,"%3.1f",temperature_degC);
 8003e54:	4f2f      	ldr	r7, [pc, #188]	; (8003f14 <main+0x190>)
 8003e56:	4d30      	ldr	r5, [pc, #192]	; (8003f18 <main+0x194>)
   		printf("nRF24 Init is OK!\r\n");
 8003e58:	f000 fee2 	bl	8004c20 <puts>
   printf ("Application has started!\r\n");
 8003e5c:	482f      	ldr	r0, [pc, #188]	; (8003f1c <main+0x198>)
 8003e5e:	f000 fedf 	bl	8004c20 <puts>
    stts751_flag_busy_get(&dev_ctx, &flag);
 8003e62:	f10d 0103 	add.w	r1, sp, #3
 8003e66:	a801      	add	r0, sp, #4
 8003e68:	f7ff fde2 	bl	8003a30 <stts751_flag_busy_get>
    if (flag)
 8003e6c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0f6      	beq.n	8003e62 <main+0xde>
	memset(data_raw_temperature.u8bit, 0, sizeof(int16_t));
 8003e74:	2300      	movs	r3, #0
	stts751_temperature_raw_get(&dev_ctx, &data_raw_temperature.i16bit);
 8003e76:	4926      	ldr	r1, [pc, #152]	; (8003f10 <main+0x18c>)
	memset(data_raw_temperature.u8bit, 0, sizeof(int16_t));
 8003e78:	8033      	strh	r3, [r6, #0]
	stts751_temperature_raw_get(&dev_ctx, &data_raw_temperature.i16bit);
 8003e7a:	a801      	add	r0, sp, #4
 8003e7c:	f7ff fde6 	bl	8003a4c <stts751_temperature_raw_get>
	temperature_degC = stts751_from_lsb_to_celsius(data_raw_temperature.i16bit);
 8003e80:	f9b6 0000 	ldrsh.w	r0, [r6]
 8003e84:	f7ff fd79 	bl	800397a <stts751_from_lsb_to_celsius>
	sprintf(tx_buffer,"%3.1f",temperature_degC);
 8003e88:	ee10 0a10 	vmov	r0, s0
 8003e8c:	f7fc fb5c 	bl	8000548 <__aeabi_f2d>
 8003e90:	460b      	mov	r3, r1
 8003e92:	4602      	mov	r2, r0
 8003e94:	4639      	mov	r1, r7
 8003e96:	4628      	mov	r0, r5
 8003e98:	f000 feca 	bl	8004c30 <siprintf>
	printf("Temperature:  *%s* degres\r\n",tx_buffer);
 8003e9c:	4629      	mov	r1, r5
 8003e9e:	4820      	ldr	r0, [pc, #128]	; (8003f20 <main+0x19c>)
 8003ea0:	f000 fe4a 	bl	8004b38 <iprintf>
    if(!myNRF.Busy)
 8003ea4:	7e23      	ldrb	r3, [r4, #24]
 8003ea6:	b93b      	cbnz	r3, 8003eb8 <main+0x134>
    			if(HAL_nRF24L01P_TransmitPacket(&myNRF, (uint8_t *)tx_buffer) != HAL_OK)
 8003ea8:	4629      	mov	r1, r5
 8003eaa:	4810      	ldr	r0, [pc, #64]	; (8003eec <main+0x168>)
 8003eac:	f7ff fd3f 	bl	800392e <HAL_nRF24L01P_TransmitPacket>
 8003eb0:	b138      	cbz	r0, 8003ec2 <main+0x13e>
    				printf("There was something wrong!\n\r");
 8003eb2:	481c      	ldr	r0, [pc, #112]	; (8003f24 <main+0x1a0>)
 8003eb4:	f000 fe40 	bl	8004b38 <iprintf>
    HAL_Delay(1000);
 8003eb8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ebc:	f7fd f83c 	bl	8000f38 <HAL_Delay>
  {
 8003ec0:	e7cf      	b.n	8003e62 <main+0xde>
    				printf("Data sent!\r\n");
 8003ec2:	4819      	ldr	r0, [pc, #100]	; (8003f28 <main+0x1a4>)
 8003ec4:	f000 feac 	bl	8004c20 <puts>
 8003ec8:	e7f6      	b.n	8003eb8 <main+0x134>
   		printf("nRF24 Init fucked UP!\r\n");
 8003eca:	4818      	ldr	r0, [pc, #96]	; (8003f2c <main+0x1a8>)
 8003ecc:	f000 fea8 	bl	8004c20 <puts>
}
 8003ed0:	4628      	mov	r0, r5
 8003ed2:	b005      	add	sp, #20
 8003ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	08003ce1 	.word	0x08003ce1
 8003edc:	200001ff 	.word	0x200001ff
 8003ee0:	08003cb9 	.word	0x08003cb9
 8003ee4:	20000214 	.word	0x20000214
 8003ee8:	42460000 	.word	0x42460000
 8003eec:	200002a4 	.word	0x200002a4
 8003ef0:	200002d8 	.word	0x200002d8
 8003ef4:	08006d31 	.word	0x08006d31
 8003ef8:	08006d36 	.word	0x08006d36
 8003efc:	20000281 	.word	0x20000281
 8003f00:	20000260 	.word	0x20000260
 8003f04:	48000800 	.word	0x48000800
 8003f08:	48000400 	.word	0x48000400
 8003f0c:	08006d52 	.word	0x08006d52
 8003f10:	200001f8 	.word	0x200001f8
 8003f14:	08006d7f 	.word	0x08006d7f
 8003f18:	200001fa 	.word	0x200001fa
 8003f1c:	08006d65 	.word	0x08006d65
 8003f20:	08006d85 	.word	0x08006d85
 8003f24:	08006da1 	.word	0x08006da1
 8003f28:	08006dbe 	.word	0x08006dbe
 8003f2c:	08006d3b 	.word	0x08006d3b

08003f30 <__io_putchar>:

PUTCHAR_PROTOTYPE
{
 8003f30:	b507      	push	{r0, r1, r2, lr}
 8003f32:	a902      	add	r1, sp, #8
/* Place your implementation of fputc here */
/* e.g. write a character to the USART1 and Loop until the end of transmission */
HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 100);
 8003f34:	2364      	movs	r3, #100	; 0x64
{
 8003f36:	f841 0d04 	str.w	r0, [r1, #-4]!
HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 100);
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	4803      	ldr	r0, [pc, #12]	; (8003f4c <__io_putchar+0x1c>)
 8003f3e:	f7fe ff87 	bl	8002e50 <HAL_UART_Transmit>

return ch;
}
 8003f42:	9801      	ldr	r0, [sp, #4]
 8003f44:	b003      	add	sp, #12
 8003f46:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f4a:	bf00      	nop
 8003f4c:	2000033c 	.word	0x2000033c

08003f50 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if(GPIO_Pin == nRF24_INT_Pin)
 8003f50:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003f54:	d102      	bne.n	8003f5c <HAL_GPIO_EXTI_Callback+0xc>
	{
		//printf("Interrupt OK!\n\r");
		if(HAL_nRF24L01P_IRQ_Handler(&myNRF) != HAL_OK)
 8003f56:	4802      	ldr	r0, [pc, #8]	; (8003f60 <HAL_GPIO_EXTI_Callback+0x10>)
 8003f58:	f7ff bc75 	b.w	8003846 <HAL_nRF24L01P_IRQ_Handler>
		//myNRF.Busy = 1;
		//HAL_nRF24L01P_ReadRegister(&myNRF, nRF_STATUS, &regStatus);
		//printf("Status >");
		//HAL_UART_Transmit(&huart1, &regStatus, 1, 250);
		//uartSent = 1;
 }
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	200002a4 	.word	0x200002a4

08003f64 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003f64:	4770      	bx	lr
	...

08003f68 <MX_SPI1_Init>:

/* SPI1 init function */
void MX_SPI1_Init(void)
{

  hspi1.Instance = SPI1;
 8003f68:	4811      	ldr	r0, [pc, #68]	; (8003fb0 <MX_SPI1_Init+0x48>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003f6a:	4a12      	ldr	r2, [pc, #72]	; (8003fb4 <MX_SPI1_Init+0x4c>)
{
 8003f6c:	b508      	push	{r3, lr}
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003f6e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003f72:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f76:	2300      	movs	r3, #0
 8003f78:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003f7c:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003f80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f84:	2218      	movs	r2, #24
 8003f86:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8003f8a:	2207      	movs	r2, #7
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f8c:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f90:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f94:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003f96:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003f9a:	2308      	movs	r3, #8
 8003f9c:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003f9e:	f7fe fbcd 	bl	800273c <HAL_SPI_Init>
 8003fa2:	b118      	cbz	r0, 8003fac <MX_SPI1_Init+0x44>
  {
    Error_Handler();
  }

}
 8003fa4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003fa8:	f7ff bfdc 	b.w	8003f64 <Error_Handler>
}
 8003fac:	bd08      	pop	{r3, pc}
 8003fae:	bf00      	nop
 8003fb0:	200002d8 	.word	0x200002d8
 8003fb4:	40013000 	.word	0x40013000

08003fb8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003fb8:	b510      	push	{r4, lr}
 8003fba:	4604      	mov	r4, r0
 8003fbc:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fbe:	2214      	movs	r2, #20
 8003fc0:	2100      	movs	r1, #0
 8003fc2:	a803      	add	r0, sp, #12
 8003fc4:	f000 f954 	bl	8004270 <memset>
  if(spiHandle->Instance==SPI1)
 8003fc8:	6822      	ldr	r2, [r4, #0]
 8003fca:	4b13      	ldr	r3, [pc, #76]	; (8004018 <HAL_SPI_MspInit+0x60>)
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d120      	bne.n	8004012 <HAL_SPI_MspInit+0x5a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003fd0:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003fd4:	2103      	movs	r1, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003fd6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003fd8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003fdc:	661a      	str	r2, [r3, #96]	; 0x60
 8003fde:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003fe0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003fe4:	9201      	str	r2, [sp, #4]
 8003fe6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fe8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003fea:	f042 0201 	orr.w	r2, r2, #1
 8003fee:	64da      	str	r2, [r3, #76]	; 0x4c
 8003ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	9302      	str	r3, [sp, #8]
 8003ff8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ffa:	22e0      	movs	r2, #224	; 0xe0
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004002:	2305      	movs	r3, #5
 8004004:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004008:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800400c:	a903      	add	r1, sp, #12
 800400e:	f7fd f811 	bl	8001034 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004012:	b008      	add	sp, #32
 8004014:	bd10      	pop	{r4, pc}
 8004016:	bf00      	nop
 8004018:	40013000 	.word	0x40013000

0800401c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800401c:	4b0a      	ldr	r3, [pc, #40]	; (8004048 <HAL_MspInit+0x2c>)
 800401e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004020:	f042 0201 	orr.w	r2, r2, #1
 8004024:	661a      	str	r2, [r3, #96]	; 0x60
 8004026:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8004028:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800402a:	f002 0201 	and.w	r2, r2, #1
 800402e:	9200      	str	r2, [sp, #0]
 8004030:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004032:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004034:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004038:	659a      	str	r2, [r3, #88]	; 0x58
 800403a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800403c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004040:	9301      	str	r3, [sp, #4]
 8004042:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004044:	b002      	add	sp, #8
 8004046:	4770      	bx	lr
 8004048:	40021000 	.word	0x40021000

0800404c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800404c:	4770      	bx	lr

0800404e <PendSV_Handler>:
 800404e:	4770      	bx	lr

08004050 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004050:	f7fc bf60 	b.w	8000f14 <HAL_IncTick>

08004054 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8004054:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004058:	f7fd b8ce 	b.w	80011f8 <HAL_GPIO_EXTI_IRQHandler>

0800405c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800405c:	b570      	push	{r4, r5, r6, lr}
 800405e:	460e      	mov	r6, r1
 8004060:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004062:	460c      	mov	r4, r1
 8004064:	1ba3      	subs	r3, r4, r6
 8004066:	429d      	cmp	r5, r3
 8004068:	dc01      	bgt.n	800406e <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 800406a:	4628      	mov	r0, r5
 800406c:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 800406e:	f3af 8000 	nop.w
 8004072:	f804 0b01 	strb.w	r0, [r4], #1
 8004076:	e7f5      	b.n	8004064 <_read+0x8>

08004078 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004078:	b570      	push	{r4, r5, r6, lr}
 800407a:	460e      	mov	r6, r1
 800407c:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800407e:	460c      	mov	r4, r1
 8004080:	1ba3      	subs	r3, r4, r6
 8004082:	429d      	cmp	r5, r3
 8004084:	dc01      	bgt.n	800408a <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8004086:	4628      	mov	r0, r5
 8004088:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 800408a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800408e:	f7ff ff4f 	bl	8003f30 <__io_putchar>
 8004092:	e7f5      	b.n	8004080 <_write+0x8>

08004094 <_close>:

int _close(int file)
{
	return -1;
}
 8004094:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004098:	4770      	bx	lr

0800409a <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800409a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800409e:	604b      	str	r3, [r1, #4]
	return 0;
}
 80040a0:	2000      	movs	r0, #0
 80040a2:	4770      	bx	lr

080040a4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80040a4:	2001      	movs	r0, #1
 80040a6:	4770      	bx	lr

080040a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80040a8:	2000      	movs	r0, #0
 80040aa:	4770      	bx	lr

080040ac <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80040ac:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80040ae:	4b0a      	ldr	r3, [pc, #40]	; (80040d8 <_sbrk+0x2c>)
 80040b0:	6819      	ldr	r1, [r3, #0]
{
 80040b2:	4602      	mov	r2, r0
	if (heap_end == 0)
 80040b4:	b909      	cbnz	r1, 80040ba <_sbrk+0xe>
		heap_end = &end;
 80040b6:	4909      	ldr	r1, [pc, #36]	; (80040dc <_sbrk+0x30>)
 80040b8:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 80040ba:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80040bc:	4669      	mov	r1, sp
 80040be:	4402      	add	r2, r0
 80040c0:	428a      	cmp	r2, r1
 80040c2:	d906      	bls.n	80040d2 <_sbrk+0x26>
	{
		errno = ENOMEM;
 80040c4:	f000 f8aa 	bl	800421c <__errno>
 80040c8:	230c      	movs	r3, #12
 80040ca:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80040cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 80040d0:	bd08      	pop	{r3, pc}
	heap_end += incr;
 80040d2:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 80040d4:	e7fc      	b.n	80040d0 <_sbrk+0x24>
 80040d6:	bf00      	nop
 80040d8:	20000204 	.word	0x20000204
 80040dc:	200003c0 	.word	0x200003c0

080040e0 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80040e0:	490f      	ldr	r1, [pc, #60]	; (8004120 <SystemInit+0x40>)
 80040e2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80040e6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80040ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80040ee:	4b0d      	ldr	r3, [pc, #52]	; (8004124 <SystemInit+0x44>)
 80040f0:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80040f2:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 80040f4:	f042 0201 	orr.w	r2, r2, #1
 80040f8:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 80040fa:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8004102:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8004106:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004108:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800410c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004114:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004116:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004118:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800411c:	608b      	str	r3, [r1, #8]
#endif
}
 800411e:	4770      	bx	lr
 8004120:	e000ed00 	.word	0xe000ed00
 8004124:	40021000 	.word	0x40021000

08004128 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 8004128:	480c      	ldr	r0, [pc, #48]	; (800415c <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;
 800412a:	4a0d      	ldr	r2, [pc, #52]	; (8004160 <MX_USART2_UART_Init+0x38>)
{
 800412c:	b508      	push	{r3, lr}
  huart2.Init.BaudRate = 115200;
 800412e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004132:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004136:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004138:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 800413a:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 800413e:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004140:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004144:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004148:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800414a:	f7fe ff08 	bl	8002f5e <HAL_UART_Init>
 800414e:	b118      	cbz	r0, 8004158 <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8004150:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004154:	f7ff bf06 	b.w	8003f64 <Error_Handler>
}
 8004158:	bd08      	pop	{r3, pc}
 800415a:	bf00      	nop
 800415c:	2000033c 	.word	0x2000033c
 8004160:	40004400 	.word	0x40004400

08004164 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004164:	b510      	push	{r4, lr}
 8004166:	4604      	mov	r4, r0
 8004168:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800416a:	2214      	movs	r2, #20
 800416c:	2100      	movs	r1, #0
 800416e:	a803      	add	r0, sp, #12
 8004170:	f000 f87e 	bl	8004270 <memset>
  if(uartHandle->Instance==USART2)
 8004174:	6822      	ldr	r2, [r4, #0]
 8004176:	4b13      	ldr	r3, [pc, #76]	; (80041c4 <HAL_UART_MspInit+0x60>)
 8004178:	429a      	cmp	r2, r3
 800417a:	d120      	bne.n	80041be <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800417c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004180:	2103      	movs	r1, #3
    __HAL_RCC_USART2_CLK_ENABLE();
 8004182:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004184:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004188:	659a      	str	r2, [r3, #88]	; 0x58
 800418a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800418c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004190:	9201      	str	r2, [sp, #4]
 8004192:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004194:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004196:	f042 0201 	orr.w	r2, r2, #1
 800419a:	64da      	str	r2, [r3, #76]	; 0x4c
 800419c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	9302      	str	r3, [sp, #8]
 80041a4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a6:	220c      	movs	r2, #12
 80041a8:	2302      	movs	r3, #2
 80041aa:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80041ae:	2307      	movs	r3, #7
 80041b0:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80041b8:	a903      	add	r1, sp, #12
 80041ba:	f7fc ff3b 	bl	8001034 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80041be:	b008      	add	sp, #32
 80041c0:	bd10      	pop	{r4, pc}
 80041c2:	bf00      	nop
 80041c4:	40004400 	.word	0x40004400

080041c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80041c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004200 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80041cc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80041ce:	e003      	b.n	80041d8 <LoopCopyDataInit>

080041d0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80041d0:	4b0c      	ldr	r3, [pc, #48]	; (8004204 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80041d2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80041d4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80041d6:	3104      	adds	r1, #4

080041d8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80041d8:	480b      	ldr	r0, [pc, #44]	; (8004208 <LoopForever+0xa>)
	ldr	r3, =_edata
 80041da:	4b0c      	ldr	r3, [pc, #48]	; (800420c <LoopForever+0xe>)
	adds	r2, r0, r1
 80041dc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80041de:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80041e0:	d3f6      	bcc.n	80041d0 <CopyDataInit>
	ldr	r2, =_sbss
 80041e2:	4a0b      	ldr	r2, [pc, #44]	; (8004210 <LoopForever+0x12>)
	b	LoopFillZerobss
 80041e4:	e002      	b.n	80041ec <LoopFillZerobss>

080041e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80041e6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80041e8:	f842 3b04 	str.w	r3, [r2], #4

080041ec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80041ec:	4b09      	ldr	r3, [pc, #36]	; (8004214 <LoopForever+0x16>)
	cmp	r2, r3
 80041ee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80041f0:	d3f9      	bcc.n	80041e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80041f2:	f7ff ff75 	bl	80040e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80041f6:	f000 f817 	bl	8004228 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80041fa:	f7ff fdc3 	bl	8003d84 <main>

080041fe <LoopForever>:

LoopForever:
    b LoopForever
 80041fe:	e7fe      	b.n	80041fe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004200:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004204:	080070e8 	.word	0x080070e8
	ldr	r0, =_sdata
 8004208:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800420c:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8004210:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 8004214:	200003c0 	.word	0x200003c0

08004218 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004218:	e7fe      	b.n	8004218 <ADC1_2_IRQHandler>
	...

0800421c <__errno>:
 800421c:	4b01      	ldr	r3, [pc, #4]	; (8004224 <__errno+0x8>)
 800421e:	6818      	ldr	r0, [r3, #0]
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	2000000c 	.word	0x2000000c

08004228 <__libc_init_array>:
 8004228:	b570      	push	{r4, r5, r6, lr}
 800422a:	4e0d      	ldr	r6, [pc, #52]	; (8004260 <__libc_init_array+0x38>)
 800422c:	4c0d      	ldr	r4, [pc, #52]	; (8004264 <__libc_init_array+0x3c>)
 800422e:	1ba4      	subs	r4, r4, r6
 8004230:	10a4      	asrs	r4, r4, #2
 8004232:	2500      	movs	r5, #0
 8004234:	42a5      	cmp	r5, r4
 8004236:	d109      	bne.n	800424c <__libc_init_array+0x24>
 8004238:	4e0b      	ldr	r6, [pc, #44]	; (8004268 <__libc_init_array+0x40>)
 800423a:	4c0c      	ldr	r4, [pc, #48]	; (800426c <__libc_init_array+0x44>)
 800423c:	f002 fd64 	bl	8006d08 <_init>
 8004240:	1ba4      	subs	r4, r4, r6
 8004242:	10a4      	asrs	r4, r4, #2
 8004244:	2500      	movs	r5, #0
 8004246:	42a5      	cmp	r5, r4
 8004248:	d105      	bne.n	8004256 <__libc_init_array+0x2e>
 800424a:	bd70      	pop	{r4, r5, r6, pc}
 800424c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004250:	4798      	blx	r3
 8004252:	3501      	adds	r5, #1
 8004254:	e7ee      	b.n	8004234 <__libc_init_array+0xc>
 8004256:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800425a:	4798      	blx	r3
 800425c:	3501      	adds	r5, #1
 800425e:	e7f2      	b.n	8004246 <__libc_init_array+0x1e>
 8004260:	080070e0 	.word	0x080070e0
 8004264:	080070e0 	.word	0x080070e0
 8004268:	080070e0 	.word	0x080070e0
 800426c:	080070e4 	.word	0x080070e4

08004270 <memset>:
 8004270:	4402      	add	r2, r0
 8004272:	4603      	mov	r3, r0
 8004274:	4293      	cmp	r3, r2
 8004276:	d100      	bne.n	800427a <memset+0xa>
 8004278:	4770      	bx	lr
 800427a:	f803 1b01 	strb.w	r1, [r3], #1
 800427e:	e7f9      	b.n	8004274 <memset+0x4>

08004280 <__cvt>:
 8004280:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004284:	ec55 4b10 	vmov	r4, r5, d0
 8004288:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800428a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800428e:	2d00      	cmp	r5, #0
 8004290:	460e      	mov	r6, r1
 8004292:	4691      	mov	r9, r2
 8004294:	4619      	mov	r1, r3
 8004296:	bfb8      	it	lt
 8004298:	4622      	movlt	r2, r4
 800429a:	462b      	mov	r3, r5
 800429c:	f027 0720 	bic.w	r7, r7, #32
 80042a0:	bfbb      	ittet	lt
 80042a2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80042a6:	461d      	movlt	r5, r3
 80042a8:	2300      	movge	r3, #0
 80042aa:	232d      	movlt	r3, #45	; 0x2d
 80042ac:	bfb8      	it	lt
 80042ae:	4614      	movlt	r4, r2
 80042b0:	2f46      	cmp	r7, #70	; 0x46
 80042b2:	700b      	strb	r3, [r1, #0]
 80042b4:	d004      	beq.n	80042c0 <__cvt+0x40>
 80042b6:	2f45      	cmp	r7, #69	; 0x45
 80042b8:	d100      	bne.n	80042bc <__cvt+0x3c>
 80042ba:	3601      	adds	r6, #1
 80042bc:	2102      	movs	r1, #2
 80042be:	e000      	b.n	80042c2 <__cvt+0x42>
 80042c0:	2103      	movs	r1, #3
 80042c2:	ab03      	add	r3, sp, #12
 80042c4:	9301      	str	r3, [sp, #4]
 80042c6:	ab02      	add	r3, sp, #8
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	4632      	mov	r2, r6
 80042cc:	4653      	mov	r3, sl
 80042ce:	ec45 4b10 	vmov	d0, r4, r5
 80042d2:	f000 fe19 	bl	8004f08 <_dtoa_r>
 80042d6:	2f47      	cmp	r7, #71	; 0x47
 80042d8:	4680      	mov	r8, r0
 80042da:	d102      	bne.n	80042e2 <__cvt+0x62>
 80042dc:	f019 0f01 	tst.w	r9, #1
 80042e0:	d026      	beq.n	8004330 <__cvt+0xb0>
 80042e2:	2f46      	cmp	r7, #70	; 0x46
 80042e4:	eb08 0906 	add.w	r9, r8, r6
 80042e8:	d111      	bne.n	800430e <__cvt+0x8e>
 80042ea:	f898 3000 	ldrb.w	r3, [r8]
 80042ee:	2b30      	cmp	r3, #48	; 0x30
 80042f0:	d10a      	bne.n	8004308 <__cvt+0x88>
 80042f2:	2200      	movs	r2, #0
 80042f4:	2300      	movs	r3, #0
 80042f6:	4620      	mov	r0, r4
 80042f8:	4629      	mov	r1, r5
 80042fa:	f7fc fbe5 	bl	8000ac8 <__aeabi_dcmpeq>
 80042fe:	b918      	cbnz	r0, 8004308 <__cvt+0x88>
 8004300:	f1c6 0601 	rsb	r6, r6, #1
 8004304:	f8ca 6000 	str.w	r6, [sl]
 8004308:	f8da 3000 	ldr.w	r3, [sl]
 800430c:	4499      	add	r9, r3
 800430e:	2200      	movs	r2, #0
 8004310:	2300      	movs	r3, #0
 8004312:	4620      	mov	r0, r4
 8004314:	4629      	mov	r1, r5
 8004316:	f7fc fbd7 	bl	8000ac8 <__aeabi_dcmpeq>
 800431a:	b938      	cbnz	r0, 800432c <__cvt+0xac>
 800431c:	2230      	movs	r2, #48	; 0x30
 800431e:	9b03      	ldr	r3, [sp, #12]
 8004320:	454b      	cmp	r3, r9
 8004322:	d205      	bcs.n	8004330 <__cvt+0xb0>
 8004324:	1c59      	adds	r1, r3, #1
 8004326:	9103      	str	r1, [sp, #12]
 8004328:	701a      	strb	r2, [r3, #0]
 800432a:	e7f8      	b.n	800431e <__cvt+0x9e>
 800432c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004330:	9b03      	ldr	r3, [sp, #12]
 8004332:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004334:	eba3 0308 	sub.w	r3, r3, r8
 8004338:	4640      	mov	r0, r8
 800433a:	6013      	str	r3, [r2, #0]
 800433c:	b004      	add	sp, #16
 800433e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004342 <__exponent>:
 8004342:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004344:	2900      	cmp	r1, #0
 8004346:	4604      	mov	r4, r0
 8004348:	bfba      	itte	lt
 800434a:	4249      	neglt	r1, r1
 800434c:	232d      	movlt	r3, #45	; 0x2d
 800434e:	232b      	movge	r3, #43	; 0x2b
 8004350:	2909      	cmp	r1, #9
 8004352:	f804 2b02 	strb.w	r2, [r4], #2
 8004356:	7043      	strb	r3, [r0, #1]
 8004358:	dd20      	ble.n	800439c <__exponent+0x5a>
 800435a:	f10d 0307 	add.w	r3, sp, #7
 800435e:	461f      	mov	r7, r3
 8004360:	260a      	movs	r6, #10
 8004362:	fb91 f5f6 	sdiv	r5, r1, r6
 8004366:	fb06 1115 	mls	r1, r6, r5, r1
 800436a:	3130      	adds	r1, #48	; 0x30
 800436c:	2d09      	cmp	r5, #9
 800436e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004372:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8004376:	4629      	mov	r1, r5
 8004378:	dc09      	bgt.n	800438e <__exponent+0x4c>
 800437a:	3130      	adds	r1, #48	; 0x30
 800437c:	3b02      	subs	r3, #2
 800437e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004382:	42bb      	cmp	r3, r7
 8004384:	4622      	mov	r2, r4
 8004386:	d304      	bcc.n	8004392 <__exponent+0x50>
 8004388:	1a10      	subs	r0, r2, r0
 800438a:	b003      	add	sp, #12
 800438c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800438e:	4613      	mov	r3, r2
 8004390:	e7e7      	b.n	8004362 <__exponent+0x20>
 8004392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004396:	f804 2b01 	strb.w	r2, [r4], #1
 800439a:	e7f2      	b.n	8004382 <__exponent+0x40>
 800439c:	2330      	movs	r3, #48	; 0x30
 800439e:	4419      	add	r1, r3
 80043a0:	7083      	strb	r3, [r0, #2]
 80043a2:	1d02      	adds	r2, r0, #4
 80043a4:	70c1      	strb	r1, [r0, #3]
 80043a6:	e7ef      	b.n	8004388 <__exponent+0x46>

080043a8 <_printf_float>:
 80043a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ac:	b08d      	sub	sp, #52	; 0x34
 80043ae:	460c      	mov	r4, r1
 80043b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80043b4:	4616      	mov	r6, r2
 80043b6:	461f      	mov	r7, r3
 80043b8:	4605      	mov	r5, r0
 80043ba:	f001 fcd7 	bl	8005d6c <_localeconv_r>
 80043be:	6803      	ldr	r3, [r0, #0]
 80043c0:	9304      	str	r3, [sp, #16]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7fb ff04 	bl	80001d0 <strlen>
 80043c8:	2300      	movs	r3, #0
 80043ca:	930a      	str	r3, [sp, #40]	; 0x28
 80043cc:	f8d8 3000 	ldr.w	r3, [r8]
 80043d0:	9005      	str	r0, [sp, #20]
 80043d2:	3307      	adds	r3, #7
 80043d4:	f023 0307 	bic.w	r3, r3, #7
 80043d8:	f103 0208 	add.w	r2, r3, #8
 80043dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80043e0:	f8d4 b000 	ldr.w	fp, [r4]
 80043e4:	f8c8 2000 	str.w	r2, [r8]
 80043e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80043f0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80043f4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80043f8:	9307      	str	r3, [sp, #28]
 80043fa:	f8cd 8018 	str.w	r8, [sp, #24]
 80043fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004402:	4ba7      	ldr	r3, [pc, #668]	; (80046a0 <_printf_float+0x2f8>)
 8004404:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004408:	f7fc fb90 	bl	8000b2c <__aeabi_dcmpun>
 800440c:	bb70      	cbnz	r0, 800446c <_printf_float+0xc4>
 800440e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004412:	4ba3      	ldr	r3, [pc, #652]	; (80046a0 <_printf_float+0x2f8>)
 8004414:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004418:	f7fc fb6a 	bl	8000af0 <__aeabi_dcmple>
 800441c:	bb30      	cbnz	r0, 800446c <_printf_float+0xc4>
 800441e:	2200      	movs	r2, #0
 8004420:	2300      	movs	r3, #0
 8004422:	4640      	mov	r0, r8
 8004424:	4649      	mov	r1, r9
 8004426:	f7fc fb59 	bl	8000adc <__aeabi_dcmplt>
 800442a:	b110      	cbz	r0, 8004432 <_printf_float+0x8a>
 800442c:	232d      	movs	r3, #45	; 0x2d
 800442e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004432:	4a9c      	ldr	r2, [pc, #624]	; (80046a4 <_printf_float+0x2fc>)
 8004434:	4b9c      	ldr	r3, [pc, #624]	; (80046a8 <_printf_float+0x300>)
 8004436:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800443a:	bf8c      	ite	hi
 800443c:	4690      	movhi	r8, r2
 800443e:	4698      	movls	r8, r3
 8004440:	2303      	movs	r3, #3
 8004442:	f02b 0204 	bic.w	r2, fp, #4
 8004446:	6123      	str	r3, [r4, #16]
 8004448:	6022      	str	r2, [r4, #0]
 800444a:	f04f 0900 	mov.w	r9, #0
 800444e:	9700      	str	r7, [sp, #0]
 8004450:	4633      	mov	r3, r6
 8004452:	aa0b      	add	r2, sp, #44	; 0x2c
 8004454:	4621      	mov	r1, r4
 8004456:	4628      	mov	r0, r5
 8004458:	f000 f9e6 	bl	8004828 <_printf_common>
 800445c:	3001      	adds	r0, #1
 800445e:	f040 808d 	bne.w	800457c <_printf_float+0x1d4>
 8004462:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004466:	b00d      	add	sp, #52	; 0x34
 8004468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800446c:	4642      	mov	r2, r8
 800446e:	464b      	mov	r3, r9
 8004470:	4640      	mov	r0, r8
 8004472:	4649      	mov	r1, r9
 8004474:	f7fc fb5a 	bl	8000b2c <__aeabi_dcmpun>
 8004478:	b110      	cbz	r0, 8004480 <_printf_float+0xd8>
 800447a:	4a8c      	ldr	r2, [pc, #560]	; (80046ac <_printf_float+0x304>)
 800447c:	4b8c      	ldr	r3, [pc, #560]	; (80046b0 <_printf_float+0x308>)
 800447e:	e7da      	b.n	8004436 <_printf_float+0x8e>
 8004480:	6861      	ldr	r1, [r4, #4]
 8004482:	1c4b      	adds	r3, r1, #1
 8004484:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004488:	a80a      	add	r0, sp, #40	; 0x28
 800448a:	d13e      	bne.n	800450a <_printf_float+0x162>
 800448c:	2306      	movs	r3, #6
 800448e:	6063      	str	r3, [r4, #4]
 8004490:	2300      	movs	r3, #0
 8004492:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004496:	ab09      	add	r3, sp, #36	; 0x24
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	ec49 8b10 	vmov	d0, r8, r9
 800449e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80044a2:	6022      	str	r2, [r4, #0]
 80044a4:	f8cd a004 	str.w	sl, [sp, #4]
 80044a8:	6861      	ldr	r1, [r4, #4]
 80044aa:	4628      	mov	r0, r5
 80044ac:	f7ff fee8 	bl	8004280 <__cvt>
 80044b0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80044b4:	2b47      	cmp	r3, #71	; 0x47
 80044b6:	4680      	mov	r8, r0
 80044b8:	d109      	bne.n	80044ce <_printf_float+0x126>
 80044ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044bc:	1cd8      	adds	r0, r3, #3
 80044be:	db02      	blt.n	80044c6 <_printf_float+0x11e>
 80044c0:	6862      	ldr	r2, [r4, #4]
 80044c2:	4293      	cmp	r3, r2
 80044c4:	dd47      	ble.n	8004556 <_printf_float+0x1ae>
 80044c6:	f1aa 0a02 	sub.w	sl, sl, #2
 80044ca:	fa5f fa8a 	uxtb.w	sl, sl
 80044ce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80044d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80044d4:	d824      	bhi.n	8004520 <_printf_float+0x178>
 80044d6:	3901      	subs	r1, #1
 80044d8:	4652      	mov	r2, sl
 80044da:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80044de:	9109      	str	r1, [sp, #36]	; 0x24
 80044e0:	f7ff ff2f 	bl	8004342 <__exponent>
 80044e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80044e6:	1813      	adds	r3, r2, r0
 80044e8:	2a01      	cmp	r2, #1
 80044ea:	4681      	mov	r9, r0
 80044ec:	6123      	str	r3, [r4, #16]
 80044ee:	dc02      	bgt.n	80044f6 <_printf_float+0x14e>
 80044f0:	6822      	ldr	r2, [r4, #0]
 80044f2:	07d1      	lsls	r1, r2, #31
 80044f4:	d501      	bpl.n	80044fa <_printf_float+0x152>
 80044f6:	3301      	adds	r3, #1
 80044f8:	6123      	str	r3, [r4, #16]
 80044fa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0a5      	beq.n	800444e <_printf_float+0xa6>
 8004502:	232d      	movs	r3, #45	; 0x2d
 8004504:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004508:	e7a1      	b.n	800444e <_printf_float+0xa6>
 800450a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800450e:	f000 8177 	beq.w	8004800 <_printf_float+0x458>
 8004512:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004516:	d1bb      	bne.n	8004490 <_printf_float+0xe8>
 8004518:	2900      	cmp	r1, #0
 800451a:	d1b9      	bne.n	8004490 <_printf_float+0xe8>
 800451c:	2301      	movs	r3, #1
 800451e:	e7b6      	b.n	800448e <_printf_float+0xe6>
 8004520:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004524:	d119      	bne.n	800455a <_printf_float+0x1b2>
 8004526:	2900      	cmp	r1, #0
 8004528:	6863      	ldr	r3, [r4, #4]
 800452a:	dd0c      	ble.n	8004546 <_printf_float+0x19e>
 800452c:	6121      	str	r1, [r4, #16]
 800452e:	b913      	cbnz	r3, 8004536 <_printf_float+0x18e>
 8004530:	6822      	ldr	r2, [r4, #0]
 8004532:	07d2      	lsls	r2, r2, #31
 8004534:	d502      	bpl.n	800453c <_printf_float+0x194>
 8004536:	3301      	adds	r3, #1
 8004538:	440b      	add	r3, r1
 800453a:	6123      	str	r3, [r4, #16]
 800453c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800453e:	65a3      	str	r3, [r4, #88]	; 0x58
 8004540:	f04f 0900 	mov.w	r9, #0
 8004544:	e7d9      	b.n	80044fa <_printf_float+0x152>
 8004546:	b913      	cbnz	r3, 800454e <_printf_float+0x1a6>
 8004548:	6822      	ldr	r2, [r4, #0]
 800454a:	07d0      	lsls	r0, r2, #31
 800454c:	d501      	bpl.n	8004552 <_printf_float+0x1aa>
 800454e:	3302      	adds	r3, #2
 8004550:	e7f3      	b.n	800453a <_printf_float+0x192>
 8004552:	2301      	movs	r3, #1
 8004554:	e7f1      	b.n	800453a <_printf_float+0x192>
 8004556:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800455a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800455e:	4293      	cmp	r3, r2
 8004560:	db05      	blt.n	800456e <_printf_float+0x1c6>
 8004562:	6822      	ldr	r2, [r4, #0]
 8004564:	6123      	str	r3, [r4, #16]
 8004566:	07d1      	lsls	r1, r2, #31
 8004568:	d5e8      	bpl.n	800453c <_printf_float+0x194>
 800456a:	3301      	adds	r3, #1
 800456c:	e7e5      	b.n	800453a <_printf_float+0x192>
 800456e:	2b00      	cmp	r3, #0
 8004570:	bfd4      	ite	le
 8004572:	f1c3 0302 	rsble	r3, r3, #2
 8004576:	2301      	movgt	r3, #1
 8004578:	4413      	add	r3, r2
 800457a:	e7de      	b.n	800453a <_printf_float+0x192>
 800457c:	6823      	ldr	r3, [r4, #0]
 800457e:	055a      	lsls	r2, r3, #21
 8004580:	d407      	bmi.n	8004592 <_printf_float+0x1ea>
 8004582:	6923      	ldr	r3, [r4, #16]
 8004584:	4642      	mov	r2, r8
 8004586:	4631      	mov	r1, r6
 8004588:	4628      	mov	r0, r5
 800458a:	47b8      	blx	r7
 800458c:	3001      	adds	r0, #1
 800458e:	d12b      	bne.n	80045e8 <_printf_float+0x240>
 8004590:	e767      	b.n	8004462 <_printf_float+0xba>
 8004592:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004596:	f240 80dc 	bls.w	8004752 <_printf_float+0x3aa>
 800459a:	2200      	movs	r2, #0
 800459c:	2300      	movs	r3, #0
 800459e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80045a2:	f7fc fa91 	bl	8000ac8 <__aeabi_dcmpeq>
 80045a6:	2800      	cmp	r0, #0
 80045a8:	d033      	beq.n	8004612 <_printf_float+0x26a>
 80045aa:	2301      	movs	r3, #1
 80045ac:	4a41      	ldr	r2, [pc, #260]	; (80046b4 <_printf_float+0x30c>)
 80045ae:	4631      	mov	r1, r6
 80045b0:	4628      	mov	r0, r5
 80045b2:	47b8      	blx	r7
 80045b4:	3001      	adds	r0, #1
 80045b6:	f43f af54 	beq.w	8004462 <_printf_float+0xba>
 80045ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80045be:	429a      	cmp	r2, r3
 80045c0:	db02      	blt.n	80045c8 <_printf_float+0x220>
 80045c2:	6823      	ldr	r3, [r4, #0]
 80045c4:	07d8      	lsls	r0, r3, #31
 80045c6:	d50f      	bpl.n	80045e8 <_printf_float+0x240>
 80045c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045cc:	4631      	mov	r1, r6
 80045ce:	4628      	mov	r0, r5
 80045d0:	47b8      	blx	r7
 80045d2:	3001      	adds	r0, #1
 80045d4:	f43f af45 	beq.w	8004462 <_printf_float+0xba>
 80045d8:	f04f 0800 	mov.w	r8, #0
 80045dc:	f104 091a 	add.w	r9, r4, #26
 80045e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045e2:	3b01      	subs	r3, #1
 80045e4:	4543      	cmp	r3, r8
 80045e6:	dc09      	bgt.n	80045fc <_printf_float+0x254>
 80045e8:	6823      	ldr	r3, [r4, #0]
 80045ea:	079b      	lsls	r3, r3, #30
 80045ec:	f100 8103 	bmi.w	80047f6 <_printf_float+0x44e>
 80045f0:	68e0      	ldr	r0, [r4, #12]
 80045f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80045f4:	4298      	cmp	r0, r3
 80045f6:	bfb8      	it	lt
 80045f8:	4618      	movlt	r0, r3
 80045fa:	e734      	b.n	8004466 <_printf_float+0xbe>
 80045fc:	2301      	movs	r3, #1
 80045fe:	464a      	mov	r2, r9
 8004600:	4631      	mov	r1, r6
 8004602:	4628      	mov	r0, r5
 8004604:	47b8      	blx	r7
 8004606:	3001      	adds	r0, #1
 8004608:	f43f af2b 	beq.w	8004462 <_printf_float+0xba>
 800460c:	f108 0801 	add.w	r8, r8, #1
 8004610:	e7e6      	b.n	80045e0 <_printf_float+0x238>
 8004612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004614:	2b00      	cmp	r3, #0
 8004616:	dc2b      	bgt.n	8004670 <_printf_float+0x2c8>
 8004618:	2301      	movs	r3, #1
 800461a:	4a26      	ldr	r2, [pc, #152]	; (80046b4 <_printf_float+0x30c>)
 800461c:	4631      	mov	r1, r6
 800461e:	4628      	mov	r0, r5
 8004620:	47b8      	blx	r7
 8004622:	3001      	adds	r0, #1
 8004624:	f43f af1d 	beq.w	8004462 <_printf_float+0xba>
 8004628:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800462a:	b923      	cbnz	r3, 8004636 <_printf_float+0x28e>
 800462c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800462e:	b913      	cbnz	r3, 8004636 <_printf_float+0x28e>
 8004630:	6823      	ldr	r3, [r4, #0]
 8004632:	07d9      	lsls	r1, r3, #31
 8004634:	d5d8      	bpl.n	80045e8 <_printf_float+0x240>
 8004636:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800463a:	4631      	mov	r1, r6
 800463c:	4628      	mov	r0, r5
 800463e:	47b8      	blx	r7
 8004640:	3001      	adds	r0, #1
 8004642:	f43f af0e 	beq.w	8004462 <_printf_float+0xba>
 8004646:	f04f 0900 	mov.w	r9, #0
 800464a:	f104 0a1a 	add.w	sl, r4, #26
 800464e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004650:	425b      	negs	r3, r3
 8004652:	454b      	cmp	r3, r9
 8004654:	dc01      	bgt.n	800465a <_printf_float+0x2b2>
 8004656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004658:	e794      	b.n	8004584 <_printf_float+0x1dc>
 800465a:	2301      	movs	r3, #1
 800465c:	4652      	mov	r2, sl
 800465e:	4631      	mov	r1, r6
 8004660:	4628      	mov	r0, r5
 8004662:	47b8      	blx	r7
 8004664:	3001      	adds	r0, #1
 8004666:	f43f aefc 	beq.w	8004462 <_printf_float+0xba>
 800466a:	f109 0901 	add.w	r9, r9, #1
 800466e:	e7ee      	b.n	800464e <_printf_float+0x2a6>
 8004670:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004672:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004674:	429a      	cmp	r2, r3
 8004676:	bfa8      	it	ge
 8004678:	461a      	movge	r2, r3
 800467a:	2a00      	cmp	r2, #0
 800467c:	4691      	mov	r9, r2
 800467e:	dd07      	ble.n	8004690 <_printf_float+0x2e8>
 8004680:	4613      	mov	r3, r2
 8004682:	4631      	mov	r1, r6
 8004684:	4642      	mov	r2, r8
 8004686:	4628      	mov	r0, r5
 8004688:	47b8      	blx	r7
 800468a:	3001      	adds	r0, #1
 800468c:	f43f aee9 	beq.w	8004462 <_printf_float+0xba>
 8004690:	f104 031a 	add.w	r3, r4, #26
 8004694:	f04f 0b00 	mov.w	fp, #0
 8004698:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800469c:	9306      	str	r3, [sp, #24]
 800469e:	e015      	b.n	80046cc <_printf_float+0x324>
 80046a0:	7fefffff 	.word	0x7fefffff
 80046a4:	08006e1c 	.word	0x08006e1c
 80046a8:	08006e18 	.word	0x08006e18
 80046ac:	08006e24 	.word	0x08006e24
 80046b0:	08006e20 	.word	0x08006e20
 80046b4:	08006e28 	.word	0x08006e28
 80046b8:	2301      	movs	r3, #1
 80046ba:	9a06      	ldr	r2, [sp, #24]
 80046bc:	4631      	mov	r1, r6
 80046be:	4628      	mov	r0, r5
 80046c0:	47b8      	blx	r7
 80046c2:	3001      	adds	r0, #1
 80046c4:	f43f aecd 	beq.w	8004462 <_printf_float+0xba>
 80046c8:	f10b 0b01 	add.w	fp, fp, #1
 80046cc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80046d0:	ebaa 0309 	sub.w	r3, sl, r9
 80046d4:	455b      	cmp	r3, fp
 80046d6:	dcef      	bgt.n	80046b8 <_printf_float+0x310>
 80046d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046dc:	429a      	cmp	r2, r3
 80046de:	44d0      	add	r8, sl
 80046e0:	db15      	blt.n	800470e <_printf_float+0x366>
 80046e2:	6823      	ldr	r3, [r4, #0]
 80046e4:	07da      	lsls	r2, r3, #31
 80046e6:	d412      	bmi.n	800470e <_printf_float+0x366>
 80046e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80046ec:	eba3 020a 	sub.w	r2, r3, sl
 80046f0:	eba3 0a01 	sub.w	sl, r3, r1
 80046f4:	4592      	cmp	sl, r2
 80046f6:	bfa8      	it	ge
 80046f8:	4692      	movge	sl, r2
 80046fa:	f1ba 0f00 	cmp.w	sl, #0
 80046fe:	dc0e      	bgt.n	800471e <_printf_float+0x376>
 8004700:	f04f 0800 	mov.w	r8, #0
 8004704:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004708:	f104 091a 	add.w	r9, r4, #26
 800470c:	e019      	b.n	8004742 <_printf_float+0x39a>
 800470e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004712:	4631      	mov	r1, r6
 8004714:	4628      	mov	r0, r5
 8004716:	47b8      	blx	r7
 8004718:	3001      	adds	r0, #1
 800471a:	d1e5      	bne.n	80046e8 <_printf_float+0x340>
 800471c:	e6a1      	b.n	8004462 <_printf_float+0xba>
 800471e:	4653      	mov	r3, sl
 8004720:	4642      	mov	r2, r8
 8004722:	4631      	mov	r1, r6
 8004724:	4628      	mov	r0, r5
 8004726:	47b8      	blx	r7
 8004728:	3001      	adds	r0, #1
 800472a:	d1e9      	bne.n	8004700 <_printf_float+0x358>
 800472c:	e699      	b.n	8004462 <_printf_float+0xba>
 800472e:	2301      	movs	r3, #1
 8004730:	464a      	mov	r2, r9
 8004732:	4631      	mov	r1, r6
 8004734:	4628      	mov	r0, r5
 8004736:	47b8      	blx	r7
 8004738:	3001      	adds	r0, #1
 800473a:	f43f ae92 	beq.w	8004462 <_printf_float+0xba>
 800473e:	f108 0801 	add.w	r8, r8, #1
 8004742:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004746:	1a9b      	subs	r3, r3, r2
 8004748:	eba3 030a 	sub.w	r3, r3, sl
 800474c:	4543      	cmp	r3, r8
 800474e:	dcee      	bgt.n	800472e <_printf_float+0x386>
 8004750:	e74a      	b.n	80045e8 <_printf_float+0x240>
 8004752:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004754:	2a01      	cmp	r2, #1
 8004756:	dc01      	bgt.n	800475c <_printf_float+0x3b4>
 8004758:	07db      	lsls	r3, r3, #31
 800475a:	d53a      	bpl.n	80047d2 <_printf_float+0x42a>
 800475c:	2301      	movs	r3, #1
 800475e:	4642      	mov	r2, r8
 8004760:	4631      	mov	r1, r6
 8004762:	4628      	mov	r0, r5
 8004764:	47b8      	blx	r7
 8004766:	3001      	adds	r0, #1
 8004768:	f43f ae7b 	beq.w	8004462 <_printf_float+0xba>
 800476c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004770:	4631      	mov	r1, r6
 8004772:	4628      	mov	r0, r5
 8004774:	47b8      	blx	r7
 8004776:	3001      	adds	r0, #1
 8004778:	f108 0801 	add.w	r8, r8, #1
 800477c:	f43f ae71 	beq.w	8004462 <_printf_float+0xba>
 8004780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004782:	2200      	movs	r2, #0
 8004784:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8004788:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800478c:	2300      	movs	r3, #0
 800478e:	f7fc f99b 	bl	8000ac8 <__aeabi_dcmpeq>
 8004792:	b9c8      	cbnz	r0, 80047c8 <_printf_float+0x420>
 8004794:	4653      	mov	r3, sl
 8004796:	4642      	mov	r2, r8
 8004798:	4631      	mov	r1, r6
 800479a:	4628      	mov	r0, r5
 800479c:	47b8      	blx	r7
 800479e:	3001      	adds	r0, #1
 80047a0:	d10e      	bne.n	80047c0 <_printf_float+0x418>
 80047a2:	e65e      	b.n	8004462 <_printf_float+0xba>
 80047a4:	2301      	movs	r3, #1
 80047a6:	4652      	mov	r2, sl
 80047a8:	4631      	mov	r1, r6
 80047aa:	4628      	mov	r0, r5
 80047ac:	47b8      	blx	r7
 80047ae:	3001      	adds	r0, #1
 80047b0:	f43f ae57 	beq.w	8004462 <_printf_float+0xba>
 80047b4:	f108 0801 	add.w	r8, r8, #1
 80047b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047ba:	3b01      	subs	r3, #1
 80047bc:	4543      	cmp	r3, r8
 80047be:	dcf1      	bgt.n	80047a4 <_printf_float+0x3fc>
 80047c0:	464b      	mov	r3, r9
 80047c2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80047c6:	e6de      	b.n	8004586 <_printf_float+0x1de>
 80047c8:	f04f 0800 	mov.w	r8, #0
 80047cc:	f104 0a1a 	add.w	sl, r4, #26
 80047d0:	e7f2      	b.n	80047b8 <_printf_float+0x410>
 80047d2:	2301      	movs	r3, #1
 80047d4:	e7df      	b.n	8004796 <_printf_float+0x3ee>
 80047d6:	2301      	movs	r3, #1
 80047d8:	464a      	mov	r2, r9
 80047da:	4631      	mov	r1, r6
 80047dc:	4628      	mov	r0, r5
 80047de:	47b8      	blx	r7
 80047e0:	3001      	adds	r0, #1
 80047e2:	f43f ae3e 	beq.w	8004462 <_printf_float+0xba>
 80047e6:	f108 0801 	add.w	r8, r8, #1
 80047ea:	68e3      	ldr	r3, [r4, #12]
 80047ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80047ee:	1a9b      	subs	r3, r3, r2
 80047f0:	4543      	cmp	r3, r8
 80047f2:	dcf0      	bgt.n	80047d6 <_printf_float+0x42e>
 80047f4:	e6fc      	b.n	80045f0 <_printf_float+0x248>
 80047f6:	f04f 0800 	mov.w	r8, #0
 80047fa:	f104 0919 	add.w	r9, r4, #25
 80047fe:	e7f4      	b.n	80047ea <_printf_float+0x442>
 8004800:	2900      	cmp	r1, #0
 8004802:	f43f ae8b 	beq.w	800451c <_printf_float+0x174>
 8004806:	2300      	movs	r3, #0
 8004808:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800480c:	ab09      	add	r3, sp, #36	; 0x24
 800480e:	9300      	str	r3, [sp, #0]
 8004810:	ec49 8b10 	vmov	d0, r8, r9
 8004814:	6022      	str	r2, [r4, #0]
 8004816:	f8cd a004 	str.w	sl, [sp, #4]
 800481a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800481e:	4628      	mov	r0, r5
 8004820:	f7ff fd2e 	bl	8004280 <__cvt>
 8004824:	4680      	mov	r8, r0
 8004826:	e648      	b.n	80044ba <_printf_float+0x112>

08004828 <_printf_common>:
 8004828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800482c:	4691      	mov	r9, r2
 800482e:	461f      	mov	r7, r3
 8004830:	688a      	ldr	r2, [r1, #8]
 8004832:	690b      	ldr	r3, [r1, #16]
 8004834:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004838:	4293      	cmp	r3, r2
 800483a:	bfb8      	it	lt
 800483c:	4613      	movlt	r3, r2
 800483e:	f8c9 3000 	str.w	r3, [r9]
 8004842:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004846:	4606      	mov	r6, r0
 8004848:	460c      	mov	r4, r1
 800484a:	b112      	cbz	r2, 8004852 <_printf_common+0x2a>
 800484c:	3301      	adds	r3, #1
 800484e:	f8c9 3000 	str.w	r3, [r9]
 8004852:	6823      	ldr	r3, [r4, #0]
 8004854:	0699      	lsls	r1, r3, #26
 8004856:	bf42      	ittt	mi
 8004858:	f8d9 3000 	ldrmi.w	r3, [r9]
 800485c:	3302      	addmi	r3, #2
 800485e:	f8c9 3000 	strmi.w	r3, [r9]
 8004862:	6825      	ldr	r5, [r4, #0]
 8004864:	f015 0506 	ands.w	r5, r5, #6
 8004868:	d107      	bne.n	800487a <_printf_common+0x52>
 800486a:	f104 0a19 	add.w	sl, r4, #25
 800486e:	68e3      	ldr	r3, [r4, #12]
 8004870:	f8d9 2000 	ldr.w	r2, [r9]
 8004874:	1a9b      	subs	r3, r3, r2
 8004876:	42ab      	cmp	r3, r5
 8004878:	dc28      	bgt.n	80048cc <_printf_common+0xa4>
 800487a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800487e:	6822      	ldr	r2, [r4, #0]
 8004880:	3300      	adds	r3, #0
 8004882:	bf18      	it	ne
 8004884:	2301      	movne	r3, #1
 8004886:	0692      	lsls	r2, r2, #26
 8004888:	d42d      	bmi.n	80048e6 <_printf_common+0xbe>
 800488a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800488e:	4639      	mov	r1, r7
 8004890:	4630      	mov	r0, r6
 8004892:	47c0      	blx	r8
 8004894:	3001      	adds	r0, #1
 8004896:	d020      	beq.n	80048da <_printf_common+0xb2>
 8004898:	6823      	ldr	r3, [r4, #0]
 800489a:	68e5      	ldr	r5, [r4, #12]
 800489c:	f8d9 2000 	ldr.w	r2, [r9]
 80048a0:	f003 0306 	and.w	r3, r3, #6
 80048a4:	2b04      	cmp	r3, #4
 80048a6:	bf08      	it	eq
 80048a8:	1aad      	subeq	r5, r5, r2
 80048aa:	68a3      	ldr	r3, [r4, #8]
 80048ac:	6922      	ldr	r2, [r4, #16]
 80048ae:	bf0c      	ite	eq
 80048b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048b4:	2500      	movne	r5, #0
 80048b6:	4293      	cmp	r3, r2
 80048b8:	bfc4      	itt	gt
 80048ba:	1a9b      	subgt	r3, r3, r2
 80048bc:	18ed      	addgt	r5, r5, r3
 80048be:	f04f 0900 	mov.w	r9, #0
 80048c2:	341a      	adds	r4, #26
 80048c4:	454d      	cmp	r5, r9
 80048c6:	d11a      	bne.n	80048fe <_printf_common+0xd6>
 80048c8:	2000      	movs	r0, #0
 80048ca:	e008      	b.n	80048de <_printf_common+0xb6>
 80048cc:	2301      	movs	r3, #1
 80048ce:	4652      	mov	r2, sl
 80048d0:	4639      	mov	r1, r7
 80048d2:	4630      	mov	r0, r6
 80048d4:	47c0      	blx	r8
 80048d6:	3001      	adds	r0, #1
 80048d8:	d103      	bne.n	80048e2 <_printf_common+0xba>
 80048da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048e2:	3501      	adds	r5, #1
 80048e4:	e7c3      	b.n	800486e <_printf_common+0x46>
 80048e6:	18e1      	adds	r1, r4, r3
 80048e8:	1c5a      	adds	r2, r3, #1
 80048ea:	2030      	movs	r0, #48	; 0x30
 80048ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80048f0:	4422      	add	r2, r4
 80048f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80048f6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80048fa:	3302      	adds	r3, #2
 80048fc:	e7c5      	b.n	800488a <_printf_common+0x62>
 80048fe:	2301      	movs	r3, #1
 8004900:	4622      	mov	r2, r4
 8004902:	4639      	mov	r1, r7
 8004904:	4630      	mov	r0, r6
 8004906:	47c0      	blx	r8
 8004908:	3001      	adds	r0, #1
 800490a:	d0e6      	beq.n	80048da <_printf_common+0xb2>
 800490c:	f109 0901 	add.w	r9, r9, #1
 8004910:	e7d8      	b.n	80048c4 <_printf_common+0x9c>
	...

08004914 <_printf_i>:
 8004914:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004918:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800491c:	460c      	mov	r4, r1
 800491e:	7e09      	ldrb	r1, [r1, #24]
 8004920:	b085      	sub	sp, #20
 8004922:	296e      	cmp	r1, #110	; 0x6e
 8004924:	4617      	mov	r7, r2
 8004926:	4606      	mov	r6, r0
 8004928:	4698      	mov	r8, r3
 800492a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800492c:	f000 80b3 	beq.w	8004a96 <_printf_i+0x182>
 8004930:	d822      	bhi.n	8004978 <_printf_i+0x64>
 8004932:	2963      	cmp	r1, #99	; 0x63
 8004934:	d036      	beq.n	80049a4 <_printf_i+0x90>
 8004936:	d80a      	bhi.n	800494e <_printf_i+0x3a>
 8004938:	2900      	cmp	r1, #0
 800493a:	f000 80b9 	beq.w	8004ab0 <_printf_i+0x19c>
 800493e:	2958      	cmp	r1, #88	; 0x58
 8004940:	f000 8083 	beq.w	8004a4a <_printf_i+0x136>
 8004944:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004948:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800494c:	e032      	b.n	80049b4 <_printf_i+0xa0>
 800494e:	2964      	cmp	r1, #100	; 0x64
 8004950:	d001      	beq.n	8004956 <_printf_i+0x42>
 8004952:	2969      	cmp	r1, #105	; 0x69
 8004954:	d1f6      	bne.n	8004944 <_printf_i+0x30>
 8004956:	6820      	ldr	r0, [r4, #0]
 8004958:	6813      	ldr	r3, [r2, #0]
 800495a:	0605      	lsls	r5, r0, #24
 800495c:	f103 0104 	add.w	r1, r3, #4
 8004960:	d52a      	bpl.n	80049b8 <_printf_i+0xa4>
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	6011      	str	r1, [r2, #0]
 8004966:	2b00      	cmp	r3, #0
 8004968:	da03      	bge.n	8004972 <_printf_i+0x5e>
 800496a:	222d      	movs	r2, #45	; 0x2d
 800496c:	425b      	negs	r3, r3
 800496e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004972:	486f      	ldr	r0, [pc, #444]	; (8004b30 <_printf_i+0x21c>)
 8004974:	220a      	movs	r2, #10
 8004976:	e039      	b.n	80049ec <_printf_i+0xd8>
 8004978:	2973      	cmp	r1, #115	; 0x73
 800497a:	f000 809d 	beq.w	8004ab8 <_printf_i+0x1a4>
 800497e:	d808      	bhi.n	8004992 <_printf_i+0x7e>
 8004980:	296f      	cmp	r1, #111	; 0x6f
 8004982:	d020      	beq.n	80049c6 <_printf_i+0xb2>
 8004984:	2970      	cmp	r1, #112	; 0x70
 8004986:	d1dd      	bne.n	8004944 <_printf_i+0x30>
 8004988:	6823      	ldr	r3, [r4, #0]
 800498a:	f043 0320 	orr.w	r3, r3, #32
 800498e:	6023      	str	r3, [r4, #0]
 8004990:	e003      	b.n	800499a <_printf_i+0x86>
 8004992:	2975      	cmp	r1, #117	; 0x75
 8004994:	d017      	beq.n	80049c6 <_printf_i+0xb2>
 8004996:	2978      	cmp	r1, #120	; 0x78
 8004998:	d1d4      	bne.n	8004944 <_printf_i+0x30>
 800499a:	2378      	movs	r3, #120	; 0x78
 800499c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049a0:	4864      	ldr	r0, [pc, #400]	; (8004b34 <_printf_i+0x220>)
 80049a2:	e055      	b.n	8004a50 <_printf_i+0x13c>
 80049a4:	6813      	ldr	r3, [r2, #0]
 80049a6:	1d19      	adds	r1, r3, #4
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	6011      	str	r1, [r2, #0]
 80049ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80049b4:	2301      	movs	r3, #1
 80049b6:	e08c      	b.n	8004ad2 <_printf_i+0x1be>
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	6011      	str	r1, [r2, #0]
 80049bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80049c0:	bf18      	it	ne
 80049c2:	b21b      	sxthne	r3, r3
 80049c4:	e7cf      	b.n	8004966 <_printf_i+0x52>
 80049c6:	6813      	ldr	r3, [r2, #0]
 80049c8:	6825      	ldr	r5, [r4, #0]
 80049ca:	1d18      	adds	r0, r3, #4
 80049cc:	6010      	str	r0, [r2, #0]
 80049ce:	0628      	lsls	r0, r5, #24
 80049d0:	d501      	bpl.n	80049d6 <_printf_i+0xc2>
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	e002      	b.n	80049dc <_printf_i+0xc8>
 80049d6:	0668      	lsls	r0, r5, #25
 80049d8:	d5fb      	bpl.n	80049d2 <_printf_i+0xbe>
 80049da:	881b      	ldrh	r3, [r3, #0]
 80049dc:	4854      	ldr	r0, [pc, #336]	; (8004b30 <_printf_i+0x21c>)
 80049de:	296f      	cmp	r1, #111	; 0x6f
 80049e0:	bf14      	ite	ne
 80049e2:	220a      	movne	r2, #10
 80049e4:	2208      	moveq	r2, #8
 80049e6:	2100      	movs	r1, #0
 80049e8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80049ec:	6865      	ldr	r5, [r4, #4]
 80049ee:	60a5      	str	r5, [r4, #8]
 80049f0:	2d00      	cmp	r5, #0
 80049f2:	f2c0 8095 	blt.w	8004b20 <_printf_i+0x20c>
 80049f6:	6821      	ldr	r1, [r4, #0]
 80049f8:	f021 0104 	bic.w	r1, r1, #4
 80049fc:	6021      	str	r1, [r4, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d13d      	bne.n	8004a7e <_printf_i+0x16a>
 8004a02:	2d00      	cmp	r5, #0
 8004a04:	f040 808e 	bne.w	8004b24 <_printf_i+0x210>
 8004a08:	4665      	mov	r5, ip
 8004a0a:	2a08      	cmp	r2, #8
 8004a0c:	d10b      	bne.n	8004a26 <_printf_i+0x112>
 8004a0e:	6823      	ldr	r3, [r4, #0]
 8004a10:	07db      	lsls	r3, r3, #31
 8004a12:	d508      	bpl.n	8004a26 <_printf_i+0x112>
 8004a14:	6923      	ldr	r3, [r4, #16]
 8004a16:	6862      	ldr	r2, [r4, #4]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	bfde      	ittt	le
 8004a1c:	2330      	movle	r3, #48	; 0x30
 8004a1e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a22:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004a26:	ebac 0305 	sub.w	r3, ip, r5
 8004a2a:	6123      	str	r3, [r4, #16]
 8004a2c:	f8cd 8000 	str.w	r8, [sp]
 8004a30:	463b      	mov	r3, r7
 8004a32:	aa03      	add	r2, sp, #12
 8004a34:	4621      	mov	r1, r4
 8004a36:	4630      	mov	r0, r6
 8004a38:	f7ff fef6 	bl	8004828 <_printf_common>
 8004a3c:	3001      	adds	r0, #1
 8004a3e:	d14d      	bne.n	8004adc <_printf_i+0x1c8>
 8004a40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a44:	b005      	add	sp, #20
 8004a46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a4a:	4839      	ldr	r0, [pc, #228]	; (8004b30 <_printf_i+0x21c>)
 8004a4c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004a50:	6813      	ldr	r3, [r2, #0]
 8004a52:	6821      	ldr	r1, [r4, #0]
 8004a54:	1d1d      	adds	r5, r3, #4
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	6015      	str	r5, [r2, #0]
 8004a5a:	060a      	lsls	r2, r1, #24
 8004a5c:	d50b      	bpl.n	8004a76 <_printf_i+0x162>
 8004a5e:	07ca      	lsls	r2, r1, #31
 8004a60:	bf44      	itt	mi
 8004a62:	f041 0120 	orrmi.w	r1, r1, #32
 8004a66:	6021      	strmi	r1, [r4, #0]
 8004a68:	b91b      	cbnz	r3, 8004a72 <_printf_i+0x15e>
 8004a6a:	6822      	ldr	r2, [r4, #0]
 8004a6c:	f022 0220 	bic.w	r2, r2, #32
 8004a70:	6022      	str	r2, [r4, #0]
 8004a72:	2210      	movs	r2, #16
 8004a74:	e7b7      	b.n	80049e6 <_printf_i+0xd2>
 8004a76:	064d      	lsls	r5, r1, #25
 8004a78:	bf48      	it	mi
 8004a7a:	b29b      	uxthmi	r3, r3
 8004a7c:	e7ef      	b.n	8004a5e <_printf_i+0x14a>
 8004a7e:	4665      	mov	r5, ip
 8004a80:	fbb3 f1f2 	udiv	r1, r3, r2
 8004a84:	fb02 3311 	mls	r3, r2, r1, r3
 8004a88:	5cc3      	ldrb	r3, [r0, r3]
 8004a8a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004a8e:	460b      	mov	r3, r1
 8004a90:	2900      	cmp	r1, #0
 8004a92:	d1f5      	bne.n	8004a80 <_printf_i+0x16c>
 8004a94:	e7b9      	b.n	8004a0a <_printf_i+0xf6>
 8004a96:	6813      	ldr	r3, [r2, #0]
 8004a98:	6825      	ldr	r5, [r4, #0]
 8004a9a:	6961      	ldr	r1, [r4, #20]
 8004a9c:	1d18      	adds	r0, r3, #4
 8004a9e:	6010      	str	r0, [r2, #0]
 8004aa0:	0628      	lsls	r0, r5, #24
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	d501      	bpl.n	8004aaa <_printf_i+0x196>
 8004aa6:	6019      	str	r1, [r3, #0]
 8004aa8:	e002      	b.n	8004ab0 <_printf_i+0x19c>
 8004aaa:	066a      	lsls	r2, r5, #25
 8004aac:	d5fb      	bpl.n	8004aa6 <_printf_i+0x192>
 8004aae:	8019      	strh	r1, [r3, #0]
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	6123      	str	r3, [r4, #16]
 8004ab4:	4665      	mov	r5, ip
 8004ab6:	e7b9      	b.n	8004a2c <_printf_i+0x118>
 8004ab8:	6813      	ldr	r3, [r2, #0]
 8004aba:	1d19      	adds	r1, r3, #4
 8004abc:	6011      	str	r1, [r2, #0]
 8004abe:	681d      	ldr	r5, [r3, #0]
 8004ac0:	6862      	ldr	r2, [r4, #4]
 8004ac2:	2100      	movs	r1, #0
 8004ac4:	4628      	mov	r0, r5
 8004ac6:	f7fb fb8b 	bl	80001e0 <memchr>
 8004aca:	b108      	cbz	r0, 8004ad0 <_printf_i+0x1bc>
 8004acc:	1b40      	subs	r0, r0, r5
 8004ace:	6060      	str	r0, [r4, #4]
 8004ad0:	6863      	ldr	r3, [r4, #4]
 8004ad2:	6123      	str	r3, [r4, #16]
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ada:	e7a7      	b.n	8004a2c <_printf_i+0x118>
 8004adc:	6923      	ldr	r3, [r4, #16]
 8004ade:	462a      	mov	r2, r5
 8004ae0:	4639      	mov	r1, r7
 8004ae2:	4630      	mov	r0, r6
 8004ae4:	47c0      	blx	r8
 8004ae6:	3001      	adds	r0, #1
 8004ae8:	d0aa      	beq.n	8004a40 <_printf_i+0x12c>
 8004aea:	6823      	ldr	r3, [r4, #0]
 8004aec:	079b      	lsls	r3, r3, #30
 8004aee:	d413      	bmi.n	8004b18 <_printf_i+0x204>
 8004af0:	68e0      	ldr	r0, [r4, #12]
 8004af2:	9b03      	ldr	r3, [sp, #12]
 8004af4:	4298      	cmp	r0, r3
 8004af6:	bfb8      	it	lt
 8004af8:	4618      	movlt	r0, r3
 8004afa:	e7a3      	b.n	8004a44 <_printf_i+0x130>
 8004afc:	2301      	movs	r3, #1
 8004afe:	464a      	mov	r2, r9
 8004b00:	4639      	mov	r1, r7
 8004b02:	4630      	mov	r0, r6
 8004b04:	47c0      	blx	r8
 8004b06:	3001      	adds	r0, #1
 8004b08:	d09a      	beq.n	8004a40 <_printf_i+0x12c>
 8004b0a:	3501      	adds	r5, #1
 8004b0c:	68e3      	ldr	r3, [r4, #12]
 8004b0e:	9a03      	ldr	r2, [sp, #12]
 8004b10:	1a9b      	subs	r3, r3, r2
 8004b12:	42ab      	cmp	r3, r5
 8004b14:	dcf2      	bgt.n	8004afc <_printf_i+0x1e8>
 8004b16:	e7eb      	b.n	8004af0 <_printf_i+0x1dc>
 8004b18:	2500      	movs	r5, #0
 8004b1a:	f104 0919 	add.w	r9, r4, #25
 8004b1e:	e7f5      	b.n	8004b0c <_printf_i+0x1f8>
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1ac      	bne.n	8004a7e <_printf_i+0x16a>
 8004b24:	7803      	ldrb	r3, [r0, #0]
 8004b26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b2a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b2e:	e76c      	b.n	8004a0a <_printf_i+0xf6>
 8004b30:	08006e2a 	.word	0x08006e2a
 8004b34:	08006e3b 	.word	0x08006e3b

08004b38 <iprintf>:
 8004b38:	b40f      	push	{r0, r1, r2, r3}
 8004b3a:	4b0a      	ldr	r3, [pc, #40]	; (8004b64 <iprintf+0x2c>)
 8004b3c:	b513      	push	{r0, r1, r4, lr}
 8004b3e:	681c      	ldr	r4, [r3, #0]
 8004b40:	b124      	cbz	r4, 8004b4c <iprintf+0x14>
 8004b42:	69a3      	ldr	r3, [r4, #24]
 8004b44:	b913      	cbnz	r3, 8004b4c <iprintf+0x14>
 8004b46:	4620      	mov	r0, r4
 8004b48:	f001 f886 	bl	8005c58 <__sinit>
 8004b4c:	ab05      	add	r3, sp, #20
 8004b4e:	9a04      	ldr	r2, [sp, #16]
 8004b50:	68a1      	ldr	r1, [r4, #8]
 8004b52:	9301      	str	r3, [sp, #4]
 8004b54:	4620      	mov	r0, r4
 8004b56:	f001 fe9b 	bl	8006890 <_vfiprintf_r>
 8004b5a:	b002      	add	sp, #8
 8004b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b60:	b004      	add	sp, #16
 8004b62:	4770      	bx	lr
 8004b64:	2000000c 	.word	0x2000000c

08004b68 <_puts_r>:
 8004b68:	b570      	push	{r4, r5, r6, lr}
 8004b6a:	460e      	mov	r6, r1
 8004b6c:	4605      	mov	r5, r0
 8004b6e:	b118      	cbz	r0, 8004b78 <_puts_r+0x10>
 8004b70:	6983      	ldr	r3, [r0, #24]
 8004b72:	b90b      	cbnz	r3, 8004b78 <_puts_r+0x10>
 8004b74:	f001 f870 	bl	8005c58 <__sinit>
 8004b78:	69ab      	ldr	r3, [r5, #24]
 8004b7a:	68ac      	ldr	r4, [r5, #8]
 8004b7c:	b913      	cbnz	r3, 8004b84 <_puts_r+0x1c>
 8004b7e:	4628      	mov	r0, r5
 8004b80:	f001 f86a 	bl	8005c58 <__sinit>
 8004b84:	4b23      	ldr	r3, [pc, #140]	; (8004c14 <_puts_r+0xac>)
 8004b86:	429c      	cmp	r4, r3
 8004b88:	d117      	bne.n	8004bba <_puts_r+0x52>
 8004b8a:	686c      	ldr	r4, [r5, #4]
 8004b8c:	89a3      	ldrh	r3, [r4, #12]
 8004b8e:	071b      	lsls	r3, r3, #28
 8004b90:	d51d      	bpl.n	8004bce <_puts_r+0x66>
 8004b92:	6923      	ldr	r3, [r4, #16]
 8004b94:	b1db      	cbz	r3, 8004bce <_puts_r+0x66>
 8004b96:	3e01      	subs	r6, #1
 8004b98:	68a3      	ldr	r3, [r4, #8]
 8004b9a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	60a3      	str	r3, [r4, #8]
 8004ba2:	b9e9      	cbnz	r1, 8004be0 <_puts_r+0x78>
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	da2e      	bge.n	8004c06 <_puts_r+0x9e>
 8004ba8:	4622      	mov	r2, r4
 8004baa:	210a      	movs	r1, #10
 8004bac:	4628      	mov	r0, r5
 8004bae:	f000 f85f 	bl	8004c70 <__swbuf_r>
 8004bb2:	3001      	adds	r0, #1
 8004bb4:	d011      	beq.n	8004bda <_puts_r+0x72>
 8004bb6:	200a      	movs	r0, #10
 8004bb8:	e011      	b.n	8004bde <_puts_r+0x76>
 8004bba:	4b17      	ldr	r3, [pc, #92]	; (8004c18 <_puts_r+0xb0>)
 8004bbc:	429c      	cmp	r4, r3
 8004bbe:	d101      	bne.n	8004bc4 <_puts_r+0x5c>
 8004bc0:	68ac      	ldr	r4, [r5, #8]
 8004bc2:	e7e3      	b.n	8004b8c <_puts_r+0x24>
 8004bc4:	4b15      	ldr	r3, [pc, #84]	; (8004c1c <_puts_r+0xb4>)
 8004bc6:	429c      	cmp	r4, r3
 8004bc8:	bf08      	it	eq
 8004bca:	68ec      	ldreq	r4, [r5, #12]
 8004bcc:	e7de      	b.n	8004b8c <_puts_r+0x24>
 8004bce:	4621      	mov	r1, r4
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	f000 f89f 	bl	8004d14 <__swsetup_r>
 8004bd6:	2800      	cmp	r0, #0
 8004bd8:	d0dd      	beq.n	8004b96 <_puts_r+0x2e>
 8004bda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004bde:	bd70      	pop	{r4, r5, r6, pc}
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	da04      	bge.n	8004bee <_puts_r+0x86>
 8004be4:	69a2      	ldr	r2, [r4, #24]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	dc06      	bgt.n	8004bf8 <_puts_r+0x90>
 8004bea:	290a      	cmp	r1, #10
 8004bec:	d004      	beq.n	8004bf8 <_puts_r+0x90>
 8004bee:	6823      	ldr	r3, [r4, #0]
 8004bf0:	1c5a      	adds	r2, r3, #1
 8004bf2:	6022      	str	r2, [r4, #0]
 8004bf4:	7019      	strb	r1, [r3, #0]
 8004bf6:	e7cf      	b.n	8004b98 <_puts_r+0x30>
 8004bf8:	4622      	mov	r2, r4
 8004bfa:	4628      	mov	r0, r5
 8004bfc:	f000 f838 	bl	8004c70 <__swbuf_r>
 8004c00:	3001      	adds	r0, #1
 8004c02:	d1c9      	bne.n	8004b98 <_puts_r+0x30>
 8004c04:	e7e9      	b.n	8004bda <_puts_r+0x72>
 8004c06:	6823      	ldr	r3, [r4, #0]
 8004c08:	200a      	movs	r0, #10
 8004c0a:	1c5a      	adds	r2, r3, #1
 8004c0c:	6022      	str	r2, [r4, #0]
 8004c0e:	7018      	strb	r0, [r3, #0]
 8004c10:	e7e5      	b.n	8004bde <_puts_r+0x76>
 8004c12:	bf00      	nop
 8004c14:	08006e7c 	.word	0x08006e7c
 8004c18:	08006e9c 	.word	0x08006e9c
 8004c1c:	08006e5c 	.word	0x08006e5c

08004c20 <puts>:
 8004c20:	4b02      	ldr	r3, [pc, #8]	; (8004c2c <puts+0xc>)
 8004c22:	4601      	mov	r1, r0
 8004c24:	6818      	ldr	r0, [r3, #0]
 8004c26:	f7ff bf9f 	b.w	8004b68 <_puts_r>
 8004c2a:	bf00      	nop
 8004c2c:	2000000c 	.word	0x2000000c

08004c30 <siprintf>:
 8004c30:	b40e      	push	{r1, r2, r3}
 8004c32:	b500      	push	{lr}
 8004c34:	b09c      	sub	sp, #112	; 0x70
 8004c36:	ab1d      	add	r3, sp, #116	; 0x74
 8004c38:	9002      	str	r0, [sp, #8]
 8004c3a:	9006      	str	r0, [sp, #24]
 8004c3c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c40:	4809      	ldr	r0, [pc, #36]	; (8004c68 <siprintf+0x38>)
 8004c42:	9107      	str	r1, [sp, #28]
 8004c44:	9104      	str	r1, [sp, #16]
 8004c46:	4909      	ldr	r1, [pc, #36]	; (8004c6c <siprintf+0x3c>)
 8004c48:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c4c:	9105      	str	r1, [sp, #20]
 8004c4e:	6800      	ldr	r0, [r0, #0]
 8004c50:	9301      	str	r3, [sp, #4]
 8004c52:	a902      	add	r1, sp, #8
 8004c54:	f001 fcfa 	bl	800664c <_svfiprintf_r>
 8004c58:	9b02      	ldr	r3, [sp, #8]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	701a      	strb	r2, [r3, #0]
 8004c5e:	b01c      	add	sp, #112	; 0x70
 8004c60:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c64:	b003      	add	sp, #12
 8004c66:	4770      	bx	lr
 8004c68:	2000000c 	.word	0x2000000c
 8004c6c:	ffff0208 	.word	0xffff0208

08004c70 <__swbuf_r>:
 8004c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c72:	460e      	mov	r6, r1
 8004c74:	4614      	mov	r4, r2
 8004c76:	4605      	mov	r5, r0
 8004c78:	b118      	cbz	r0, 8004c82 <__swbuf_r+0x12>
 8004c7a:	6983      	ldr	r3, [r0, #24]
 8004c7c:	b90b      	cbnz	r3, 8004c82 <__swbuf_r+0x12>
 8004c7e:	f000 ffeb 	bl	8005c58 <__sinit>
 8004c82:	4b21      	ldr	r3, [pc, #132]	; (8004d08 <__swbuf_r+0x98>)
 8004c84:	429c      	cmp	r4, r3
 8004c86:	d12a      	bne.n	8004cde <__swbuf_r+0x6e>
 8004c88:	686c      	ldr	r4, [r5, #4]
 8004c8a:	69a3      	ldr	r3, [r4, #24]
 8004c8c:	60a3      	str	r3, [r4, #8]
 8004c8e:	89a3      	ldrh	r3, [r4, #12]
 8004c90:	071a      	lsls	r2, r3, #28
 8004c92:	d52e      	bpl.n	8004cf2 <__swbuf_r+0x82>
 8004c94:	6923      	ldr	r3, [r4, #16]
 8004c96:	b363      	cbz	r3, 8004cf2 <__swbuf_r+0x82>
 8004c98:	6923      	ldr	r3, [r4, #16]
 8004c9a:	6820      	ldr	r0, [r4, #0]
 8004c9c:	1ac0      	subs	r0, r0, r3
 8004c9e:	6963      	ldr	r3, [r4, #20]
 8004ca0:	b2f6      	uxtb	r6, r6
 8004ca2:	4283      	cmp	r3, r0
 8004ca4:	4637      	mov	r7, r6
 8004ca6:	dc04      	bgt.n	8004cb2 <__swbuf_r+0x42>
 8004ca8:	4621      	mov	r1, r4
 8004caa:	4628      	mov	r0, r5
 8004cac:	f000 ff6a 	bl	8005b84 <_fflush_r>
 8004cb0:	bb28      	cbnz	r0, 8004cfe <__swbuf_r+0x8e>
 8004cb2:	68a3      	ldr	r3, [r4, #8]
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	60a3      	str	r3, [r4, #8]
 8004cb8:	6823      	ldr	r3, [r4, #0]
 8004cba:	1c5a      	adds	r2, r3, #1
 8004cbc:	6022      	str	r2, [r4, #0]
 8004cbe:	701e      	strb	r6, [r3, #0]
 8004cc0:	6963      	ldr	r3, [r4, #20]
 8004cc2:	3001      	adds	r0, #1
 8004cc4:	4283      	cmp	r3, r0
 8004cc6:	d004      	beq.n	8004cd2 <__swbuf_r+0x62>
 8004cc8:	89a3      	ldrh	r3, [r4, #12]
 8004cca:	07db      	lsls	r3, r3, #31
 8004ccc:	d519      	bpl.n	8004d02 <__swbuf_r+0x92>
 8004cce:	2e0a      	cmp	r6, #10
 8004cd0:	d117      	bne.n	8004d02 <__swbuf_r+0x92>
 8004cd2:	4621      	mov	r1, r4
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	f000 ff55 	bl	8005b84 <_fflush_r>
 8004cda:	b190      	cbz	r0, 8004d02 <__swbuf_r+0x92>
 8004cdc:	e00f      	b.n	8004cfe <__swbuf_r+0x8e>
 8004cde:	4b0b      	ldr	r3, [pc, #44]	; (8004d0c <__swbuf_r+0x9c>)
 8004ce0:	429c      	cmp	r4, r3
 8004ce2:	d101      	bne.n	8004ce8 <__swbuf_r+0x78>
 8004ce4:	68ac      	ldr	r4, [r5, #8]
 8004ce6:	e7d0      	b.n	8004c8a <__swbuf_r+0x1a>
 8004ce8:	4b09      	ldr	r3, [pc, #36]	; (8004d10 <__swbuf_r+0xa0>)
 8004cea:	429c      	cmp	r4, r3
 8004cec:	bf08      	it	eq
 8004cee:	68ec      	ldreq	r4, [r5, #12]
 8004cf0:	e7cb      	b.n	8004c8a <__swbuf_r+0x1a>
 8004cf2:	4621      	mov	r1, r4
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	f000 f80d 	bl	8004d14 <__swsetup_r>
 8004cfa:	2800      	cmp	r0, #0
 8004cfc:	d0cc      	beq.n	8004c98 <__swbuf_r+0x28>
 8004cfe:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004d02:	4638      	mov	r0, r7
 8004d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d06:	bf00      	nop
 8004d08:	08006e7c 	.word	0x08006e7c
 8004d0c:	08006e9c 	.word	0x08006e9c
 8004d10:	08006e5c 	.word	0x08006e5c

08004d14 <__swsetup_r>:
 8004d14:	4b32      	ldr	r3, [pc, #200]	; (8004de0 <__swsetup_r+0xcc>)
 8004d16:	b570      	push	{r4, r5, r6, lr}
 8004d18:	681d      	ldr	r5, [r3, #0]
 8004d1a:	4606      	mov	r6, r0
 8004d1c:	460c      	mov	r4, r1
 8004d1e:	b125      	cbz	r5, 8004d2a <__swsetup_r+0x16>
 8004d20:	69ab      	ldr	r3, [r5, #24]
 8004d22:	b913      	cbnz	r3, 8004d2a <__swsetup_r+0x16>
 8004d24:	4628      	mov	r0, r5
 8004d26:	f000 ff97 	bl	8005c58 <__sinit>
 8004d2a:	4b2e      	ldr	r3, [pc, #184]	; (8004de4 <__swsetup_r+0xd0>)
 8004d2c:	429c      	cmp	r4, r3
 8004d2e:	d10f      	bne.n	8004d50 <__swsetup_r+0x3c>
 8004d30:	686c      	ldr	r4, [r5, #4]
 8004d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d36:	b29a      	uxth	r2, r3
 8004d38:	0715      	lsls	r5, r2, #28
 8004d3a:	d42c      	bmi.n	8004d96 <__swsetup_r+0x82>
 8004d3c:	06d0      	lsls	r0, r2, #27
 8004d3e:	d411      	bmi.n	8004d64 <__swsetup_r+0x50>
 8004d40:	2209      	movs	r2, #9
 8004d42:	6032      	str	r2, [r6, #0]
 8004d44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d48:	81a3      	strh	r3, [r4, #12]
 8004d4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d4e:	e03e      	b.n	8004dce <__swsetup_r+0xba>
 8004d50:	4b25      	ldr	r3, [pc, #148]	; (8004de8 <__swsetup_r+0xd4>)
 8004d52:	429c      	cmp	r4, r3
 8004d54:	d101      	bne.n	8004d5a <__swsetup_r+0x46>
 8004d56:	68ac      	ldr	r4, [r5, #8]
 8004d58:	e7eb      	b.n	8004d32 <__swsetup_r+0x1e>
 8004d5a:	4b24      	ldr	r3, [pc, #144]	; (8004dec <__swsetup_r+0xd8>)
 8004d5c:	429c      	cmp	r4, r3
 8004d5e:	bf08      	it	eq
 8004d60:	68ec      	ldreq	r4, [r5, #12]
 8004d62:	e7e6      	b.n	8004d32 <__swsetup_r+0x1e>
 8004d64:	0751      	lsls	r1, r2, #29
 8004d66:	d512      	bpl.n	8004d8e <__swsetup_r+0x7a>
 8004d68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d6a:	b141      	cbz	r1, 8004d7e <__swsetup_r+0x6a>
 8004d6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d70:	4299      	cmp	r1, r3
 8004d72:	d002      	beq.n	8004d7a <__swsetup_r+0x66>
 8004d74:	4630      	mov	r0, r6
 8004d76:	f001 fb67 	bl	8006448 <_free_r>
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	6363      	str	r3, [r4, #52]	; 0x34
 8004d7e:	89a3      	ldrh	r3, [r4, #12]
 8004d80:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004d84:	81a3      	strh	r3, [r4, #12]
 8004d86:	2300      	movs	r3, #0
 8004d88:	6063      	str	r3, [r4, #4]
 8004d8a:	6923      	ldr	r3, [r4, #16]
 8004d8c:	6023      	str	r3, [r4, #0]
 8004d8e:	89a3      	ldrh	r3, [r4, #12]
 8004d90:	f043 0308 	orr.w	r3, r3, #8
 8004d94:	81a3      	strh	r3, [r4, #12]
 8004d96:	6923      	ldr	r3, [r4, #16]
 8004d98:	b94b      	cbnz	r3, 8004dae <__swsetup_r+0x9a>
 8004d9a:	89a3      	ldrh	r3, [r4, #12]
 8004d9c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004da0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004da4:	d003      	beq.n	8004dae <__swsetup_r+0x9a>
 8004da6:	4621      	mov	r1, r4
 8004da8:	4630      	mov	r0, r6
 8004daa:	f001 f811 	bl	8005dd0 <__smakebuf_r>
 8004dae:	89a2      	ldrh	r2, [r4, #12]
 8004db0:	f012 0301 	ands.w	r3, r2, #1
 8004db4:	d00c      	beq.n	8004dd0 <__swsetup_r+0xbc>
 8004db6:	2300      	movs	r3, #0
 8004db8:	60a3      	str	r3, [r4, #8]
 8004dba:	6963      	ldr	r3, [r4, #20]
 8004dbc:	425b      	negs	r3, r3
 8004dbe:	61a3      	str	r3, [r4, #24]
 8004dc0:	6923      	ldr	r3, [r4, #16]
 8004dc2:	b953      	cbnz	r3, 8004dda <__swsetup_r+0xc6>
 8004dc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dc8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004dcc:	d1ba      	bne.n	8004d44 <__swsetup_r+0x30>
 8004dce:	bd70      	pop	{r4, r5, r6, pc}
 8004dd0:	0792      	lsls	r2, r2, #30
 8004dd2:	bf58      	it	pl
 8004dd4:	6963      	ldrpl	r3, [r4, #20]
 8004dd6:	60a3      	str	r3, [r4, #8]
 8004dd8:	e7f2      	b.n	8004dc0 <__swsetup_r+0xac>
 8004dda:	2000      	movs	r0, #0
 8004ddc:	e7f7      	b.n	8004dce <__swsetup_r+0xba>
 8004dde:	bf00      	nop
 8004de0:	2000000c 	.word	0x2000000c
 8004de4:	08006e7c 	.word	0x08006e7c
 8004de8:	08006e9c 	.word	0x08006e9c
 8004dec:	08006e5c 	.word	0x08006e5c

08004df0 <quorem>:
 8004df0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004df4:	6903      	ldr	r3, [r0, #16]
 8004df6:	690c      	ldr	r4, [r1, #16]
 8004df8:	42a3      	cmp	r3, r4
 8004dfa:	4680      	mov	r8, r0
 8004dfc:	f2c0 8082 	blt.w	8004f04 <quorem+0x114>
 8004e00:	3c01      	subs	r4, #1
 8004e02:	f101 0714 	add.w	r7, r1, #20
 8004e06:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004e0a:	f100 0614 	add.w	r6, r0, #20
 8004e0e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004e12:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004e16:	eb06 030c 	add.w	r3, r6, ip
 8004e1a:	3501      	adds	r5, #1
 8004e1c:	eb07 090c 	add.w	r9, r7, ip
 8004e20:	9301      	str	r3, [sp, #4]
 8004e22:	fbb0 f5f5 	udiv	r5, r0, r5
 8004e26:	b395      	cbz	r5, 8004e8e <quorem+0x9e>
 8004e28:	f04f 0a00 	mov.w	sl, #0
 8004e2c:	4638      	mov	r0, r7
 8004e2e:	46b6      	mov	lr, r6
 8004e30:	46d3      	mov	fp, sl
 8004e32:	f850 2b04 	ldr.w	r2, [r0], #4
 8004e36:	b293      	uxth	r3, r2
 8004e38:	fb05 a303 	mla	r3, r5, r3, sl
 8004e3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	ebab 0303 	sub.w	r3, fp, r3
 8004e46:	0c12      	lsrs	r2, r2, #16
 8004e48:	f8de b000 	ldr.w	fp, [lr]
 8004e4c:	fb05 a202 	mla	r2, r5, r2, sl
 8004e50:	fa13 f38b 	uxtah	r3, r3, fp
 8004e54:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004e58:	fa1f fb82 	uxth.w	fp, r2
 8004e5c:	f8de 2000 	ldr.w	r2, [lr]
 8004e60:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004e64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e6e:	4581      	cmp	r9, r0
 8004e70:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004e74:	f84e 3b04 	str.w	r3, [lr], #4
 8004e78:	d2db      	bcs.n	8004e32 <quorem+0x42>
 8004e7a:	f856 300c 	ldr.w	r3, [r6, ip]
 8004e7e:	b933      	cbnz	r3, 8004e8e <quorem+0x9e>
 8004e80:	9b01      	ldr	r3, [sp, #4]
 8004e82:	3b04      	subs	r3, #4
 8004e84:	429e      	cmp	r6, r3
 8004e86:	461a      	mov	r2, r3
 8004e88:	d330      	bcc.n	8004eec <quorem+0xfc>
 8004e8a:	f8c8 4010 	str.w	r4, [r8, #16]
 8004e8e:	4640      	mov	r0, r8
 8004e90:	f001 fa06 	bl	80062a0 <__mcmp>
 8004e94:	2800      	cmp	r0, #0
 8004e96:	db25      	blt.n	8004ee4 <quorem+0xf4>
 8004e98:	3501      	adds	r5, #1
 8004e9a:	4630      	mov	r0, r6
 8004e9c:	f04f 0c00 	mov.w	ip, #0
 8004ea0:	f857 2b04 	ldr.w	r2, [r7], #4
 8004ea4:	f8d0 e000 	ldr.w	lr, [r0]
 8004ea8:	b293      	uxth	r3, r2
 8004eaa:	ebac 0303 	sub.w	r3, ip, r3
 8004eae:	0c12      	lsrs	r2, r2, #16
 8004eb0:	fa13 f38e 	uxtah	r3, r3, lr
 8004eb4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004eb8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ec2:	45b9      	cmp	r9, r7
 8004ec4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004ec8:	f840 3b04 	str.w	r3, [r0], #4
 8004ecc:	d2e8      	bcs.n	8004ea0 <quorem+0xb0>
 8004ece:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004ed2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004ed6:	b92a      	cbnz	r2, 8004ee4 <quorem+0xf4>
 8004ed8:	3b04      	subs	r3, #4
 8004eda:	429e      	cmp	r6, r3
 8004edc:	461a      	mov	r2, r3
 8004ede:	d30b      	bcc.n	8004ef8 <quorem+0x108>
 8004ee0:	f8c8 4010 	str.w	r4, [r8, #16]
 8004ee4:	4628      	mov	r0, r5
 8004ee6:	b003      	add	sp, #12
 8004ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004eec:	6812      	ldr	r2, [r2, #0]
 8004eee:	3b04      	subs	r3, #4
 8004ef0:	2a00      	cmp	r2, #0
 8004ef2:	d1ca      	bne.n	8004e8a <quorem+0x9a>
 8004ef4:	3c01      	subs	r4, #1
 8004ef6:	e7c5      	b.n	8004e84 <quorem+0x94>
 8004ef8:	6812      	ldr	r2, [r2, #0]
 8004efa:	3b04      	subs	r3, #4
 8004efc:	2a00      	cmp	r2, #0
 8004efe:	d1ef      	bne.n	8004ee0 <quorem+0xf0>
 8004f00:	3c01      	subs	r4, #1
 8004f02:	e7ea      	b.n	8004eda <quorem+0xea>
 8004f04:	2000      	movs	r0, #0
 8004f06:	e7ee      	b.n	8004ee6 <quorem+0xf6>

08004f08 <_dtoa_r>:
 8004f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f0c:	ec57 6b10 	vmov	r6, r7, d0
 8004f10:	b097      	sub	sp, #92	; 0x5c
 8004f12:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004f14:	9106      	str	r1, [sp, #24]
 8004f16:	4604      	mov	r4, r0
 8004f18:	920b      	str	r2, [sp, #44]	; 0x2c
 8004f1a:	9312      	str	r3, [sp, #72]	; 0x48
 8004f1c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004f20:	e9cd 6700 	strd	r6, r7, [sp]
 8004f24:	b93d      	cbnz	r5, 8004f36 <_dtoa_r+0x2e>
 8004f26:	2010      	movs	r0, #16
 8004f28:	f000 ff92 	bl	8005e50 <malloc>
 8004f2c:	6260      	str	r0, [r4, #36]	; 0x24
 8004f2e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004f32:	6005      	str	r5, [r0, #0]
 8004f34:	60c5      	str	r5, [r0, #12]
 8004f36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f38:	6819      	ldr	r1, [r3, #0]
 8004f3a:	b151      	cbz	r1, 8004f52 <_dtoa_r+0x4a>
 8004f3c:	685a      	ldr	r2, [r3, #4]
 8004f3e:	604a      	str	r2, [r1, #4]
 8004f40:	2301      	movs	r3, #1
 8004f42:	4093      	lsls	r3, r2
 8004f44:	608b      	str	r3, [r1, #8]
 8004f46:	4620      	mov	r0, r4
 8004f48:	f000 ffc9 	bl	8005ede <_Bfree>
 8004f4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f4e:	2200      	movs	r2, #0
 8004f50:	601a      	str	r2, [r3, #0]
 8004f52:	1e3b      	subs	r3, r7, #0
 8004f54:	bfbb      	ittet	lt
 8004f56:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004f5a:	9301      	strlt	r3, [sp, #4]
 8004f5c:	2300      	movge	r3, #0
 8004f5e:	2201      	movlt	r2, #1
 8004f60:	bfac      	ite	ge
 8004f62:	f8c8 3000 	strge.w	r3, [r8]
 8004f66:	f8c8 2000 	strlt.w	r2, [r8]
 8004f6a:	4baf      	ldr	r3, [pc, #700]	; (8005228 <_dtoa_r+0x320>)
 8004f6c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004f70:	ea33 0308 	bics.w	r3, r3, r8
 8004f74:	d114      	bne.n	8004fa0 <_dtoa_r+0x98>
 8004f76:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004f78:	f242 730f 	movw	r3, #9999	; 0x270f
 8004f7c:	6013      	str	r3, [r2, #0]
 8004f7e:	9b00      	ldr	r3, [sp, #0]
 8004f80:	b923      	cbnz	r3, 8004f8c <_dtoa_r+0x84>
 8004f82:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004f86:	2800      	cmp	r0, #0
 8004f88:	f000 8542 	beq.w	8005a10 <_dtoa_r+0xb08>
 8004f8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f8e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800523c <_dtoa_r+0x334>
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	f000 8544 	beq.w	8005a20 <_dtoa_r+0xb18>
 8004f98:	f10b 0303 	add.w	r3, fp, #3
 8004f9c:	f000 bd3e 	b.w	8005a1c <_dtoa_r+0xb14>
 8004fa0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	4630      	mov	r0, r6
 8004faa:	4639      	mov	r1, r7
 8004fac:	f7fb fd8c 	bl	8000ac8 <__aeabi_dcmpeq>
 8004fb0:	4681      	mov	r9, r0
 8004fb2:	b168      	cbz	r0, 8004fd0 <_dtoa_r+0xc8>
 8004fb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	6013      	str	r3, [r2, #0]
 8004fba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f000 8524 	beq.w	8005a0a <_dtoa_r+0xb02>
 8004fc2:	4b9a      	ldr	r3, [pc, #616]	; (800522c <_dtoa_r+0x324>)
 8004fc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004fc6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8004fca:	6013      	str	r3, [r2, #0]
 8004fcc:	f000 bd28 	b.w	8005a20 <_dtoa_r+0xb18>
 8004fd0:	aa14      	add	r2, sp, #80	; 0x50
 8004fd2:	a915      	add	r1, sp, #84	; 0x54
 8004fd4:	ec47 6b10 	vmov	d0, r6, r7
 8004fd8:	4620      	mov	r0, r4
 8004fda:	f001 f9d8 	bl	800638e <__d2b>
 8004fde:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004fe2:	9004      	str	r0, [sp, #16]
 8004fe4:	2d00      	cmp	r5, #0
 8004fe6:	d07c      	beq.n	80050e2 <_dtoa_r+0x1da>
 8004fe8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004fec:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8004ff0:	46b2      	mov	sl, r6
 8004ff2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8004ff6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004ffa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8004ffe:	2200      	movs	r2, #0
 8005000:	4b8b      	ldr	r3, [pc, #556]	; (8005230 <_dtoa_r+0x328>)
 8005002:	4650      	mov	r0, sl
 8005004:	4659      	mov	r1, fp
 8005006:	f7fb f93f 	bl	8000288 <__aeabi_dsub>
 800500a:	a381      	add	r3, pc, #516	; (adr r3, 8005210 <_dtoa_r+0x308>)
 800500c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005010:	f7fb faf2 	bl	80005f8 <__aeabi_dmul>
 8005014:	a380      	add	r3, pc, #512	; (adr r3, 8005218 <_dtoa_r+0x310>)
 8005016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501a:	f7fb f937 	bl	800028c <__adddf3>
 800501e:	4606      	mov	r6, r0
 8005020:	4628      	mov	r0, r5
 8005022:	460f      	mov	r7, r1
 8005024:	f7fb fa7e 	bl	8000524 <__aeabi_i2d>
 8005028:	a37d      	add	r3, pc, #500	; (adr r3, 8005220 <_dtoa_r+0x318>)
 800502a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502e:	f7fb fae3 	bl	80005f8 <__aeabi_dmul>
 8005032:	4602      	mov	r2, r0
 8005034:	460b      	mov	r3, r1
 8005036:	4630      	mov	r0, r6
 8005038:	4639      	mov	r1, r7
 800503a:	f7fb f927 	bl	800028c <__adddf3>
 800503e:	4606      	mov	r6, r0
 8005040:	460f      	mov	r7, r1
 8005042:	f7fb fd89 	bl	8000b58 <__aeabi_d2iz>
 8005046:	2200      	movs	r2, #0
 8005048:	4682      	mov	sl, r0
 800504a:	2300      	movs	r3, #0
 800504c:	4630      	mov	r0, r6
 800504e:	4639      	mov	r1, r7
 8005050:	f7fb fd44 	bl	8000adc <__aeabi_dcmplt>
 8005054:	b148      	cbz	r0, 800506a <_dtoa_r+0x162>
 8005056:	4650      	mov	r0, sl
 8005058:	f7fb fa64 	bl	8000524 <__aeabi_i2d>
 800505c:	4632      	mov	r2, r6
 800505e:	463b      	mov	r3, r7
 8005060:	f7fb fd32 	bl	8000ac8 <__aeabi_dcmpeq>
 8005064:	b908      	cbnz	r0, 800506a <_dtoa_r+0x162>
 8005066:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800506a:	f1ba 0f16 	cmp.w	sl, #22
 800506e:	d859      	bhi.n	8005124 <_dtoa_r+0x21c>
 8005070:	4970      	ldr	r1, [pc, #448]	; (8005234 <_dtoa_r+0x32c>)
 8005072:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005076:	e9dd 2300 	ldrd	r2, r3, [sp]
 800507a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800507e:	f7fb fd4b 	bl	8000b18 <__aeabi_dcmpgt>
 8005082:	2800      	cmp	r0, #0
 8005084:	d050      	beq.n	8005128 <_dtoa_r+0x220>
 8005086:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800508a:	2300      	movs	r3, #0
 800508c:	930f      	str	r3, [sp, #60]	; 0x3c
 800508e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005090:	1b5d      	subs	r5, r3, r5
 8005092:	f1b5 0801 	subs.w	r8, r5, #1
 8005096:	bf49      	itett	mi
 8005098:	f1c5 0301 	rsbmi	r3, r5, #1
 800509c:	2300      	movpl	r3, #0
 800509e:	9305      	strmi	r3, [sp, #20]
 80050a0:	f04f 0800 	movmi.w	r8, #0
 80050a4:	bf58      	it	pl
 80050a6:	9305      	strpl	r3, [sp, #20]
 80050a8:	f1ba 0f00 	cmp.w	sl, #0
 80050ac:	db3e      	blt.n	800512c <_dtoa_r+0x224>
 80050ae:	2300      	movs	r3, #0
 80050b0:	44d0      	add	r8, sl
 80050b2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80050b6:	9307      	str	r3, [sp, #28]
 80050b8:	9b06      	ldr	r3, [sp, #24]
 80050ba:	2b09      	cmp	r3, #9
 80050bc:	f200 8090 	bhi.w	80051e0 <_dtoa_r+0x2d8>
 80050c0:	2b05      	cmp	r3, #5
 80050c2:	bfc4      	itt	gt
 80050c4:	3b04      	subgt	r3, #4
 80050c6:	9306      	strgt	r3, [sp, #24]
 80050c8:	9b06      	ldr	r3, [sp, #24]
 80050ca:	f1a3 0302 	sub.w	r3, r3, #2
 80050ce:	bfcc      	ite	gt
 80050d0:	2500      	movgt	r5, #0
 80050d2:	2501      	movle	r5, #1
 80050d4:	2b03      	cmp	r3, #3
 80050d6:	f200 808f 	bhi.w	80051f8 <_dtoa_r+0x2f0>
 80050da:	e8df f003 	tbb	[pc, r3]
 80050de:	7f7d      	.short	0x7f7d
 80050e0:	7131      	.short	0x7131
 80050e2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80050e6:	441d      	add	r5, r3
 80050e8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80050ec:	2820      	cmp	r0, #32
 80050ee:	dd13      	ble.n	8005118 <_dtoa_r+0x210>
 80050f0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80050f4:	9b00      	ldr	r3, [sp, #0]
 80050f6:	fa08 f800 	lsl.w	r8, r8, r0
 80050fa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80050fe:	fa23 f000 	lsr.w	r0, r3, r0
 8005102:	ea48 0000 	orr.w	r0, r8, r0
 8005106:	f7fb f9fd 	bl	8000504 <__aeabi_ui2d>
 800510a:	2301      	movs	r3, #1
 800510c:	4682      	mov	sl, r0
 800510e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8005112:	3d01      	subs	r5, #1
 8005114:	9313      	str	r3, [sp, #76]	; 0x4c
 8005116:	e772      	b.n	8004ffe <_dtoa_r+0xf6>
 8005118:	9b00      	ldr	r3, [sp, #0]
 800511a:	f1c0 0020 	rsb	r0, r0, #32
 800511e:	fa03 f000 	lsl.w	r0, r3, r0
 8005122:	e7f0      	b.n	8005106 <_dtoa_r+0x1fe>
 8005124:	2301      	movs	r3, #1
 8005126:	e7b1      	b.n	800508c <_dtoa_r+0x184>
 8005128:	900f      	str	r0, [sp, #60]	; 0x3c
 800512a:	e7b0      	b.n	800508e <_dtoa_r+0x186>
 800512c:	9b05      	ldr	r3, [sp, #20]
 800512e:	eba3 030a 	sub.w	r3, r3, sl
 8005132:	9305      	str	r3, [sp, #20]
 8005134:	f1ca 0300 	rsb	r3, sl, #0
 8005138:	9307      	str	r3, [sp, #28]
 800513a:	2300      	movs	r3, #0
 800513c:	930e      	str	r3, [sp, #56]	; 0x38
 800513e:	e7bb      	b.n	80050b8 <_dtoa_r+0x1b0>
 8005140:	2301      	movs	r3, #1
 8005142:	930a      	str	r3, [sp, #40]	; 0x28
 8005144:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005146:	2b00      	cmp	r3, #0
 8005148:	dd59      	ble.n	80051fe <_dtoa_r+0x2f6>
 800514a:	9302      	str	r3, [sp, #8]
 800514c:	4699      	mov	r9, r3
 800514e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005150:	2200      	movs	r2, #0
 8005152:	6072      	str	r2, [r6, #4]
 8005154:	2204      	movs	r2, #4
 8005156:	f102 0014 	add.w	r0, r2, #20
 800515a:	4298      	cmp	r0, r3
 800515c:	6871      	ldr	r1, [r6, #4]
 800515e:	d953      	bls.n	8005208 <_dtoa_r+0x300>
 8005160:	4620      	mov	r0, r4
 8005162:	f000 fe88 	bl	8005e76 <_Balloc>
 8005166:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005168:	6030      	str	r0, [r6, #0]
 800516a:	f1b9 0f0e 	cmp.w	r9, #14
 800516e:	f8d3 b000 	ldr.w	fp, [r3]
 8005172:	f200 80e6 	bhi.w	8005342 <_dtoa_r+0x43a>
 8005176:	2d00      	cmp	r5, #0
 8005178:	f000 80e3 	beq.w	8005342 <_dtoa_r+0x43a>
 800517c:	ed9d 7b00 	vldr	d7, [sp]
 8005180:	f1ba 0f00 	cmp.w	sl, #0
 8005184:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005188:	dd74      	ble.n	8005274 <_dtoa_r+0x36c>
 800518a:	4a2a      	ldr	r2, [pc, #168]	; (8005234 <_dtoa_r+0x32c>)
 800518c:	f00a 030f 	and.w	r3, sl, #15
 8005190:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005194:	ed93 7b00 	vldr	d7, [r3]
 8005198:	ea4f 162a 	mov.w	r6, sl, asr #4
 800519c:	06f0      	lsls	r0, r6, #27
 800519e:	ed8d 7b08 	vstr	d7, [sp, #32]
 80051a2:	d565      	bpl.n	8005270 <_dtoa_r+0x368>
 80051a4:	4b24      	ldr	r3, [pc, #144]	; (8005238 <_dtoa_r+0x330>)
 80051a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80051aa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80051ae:	f7fb fb4d 	bl	800084c <__aeabi_ddiv>
 80051b2:	e9cd 0100 	strd	r0, r1, [sp]
 80051b6:	f006 060f 	and.w	r6, r6, #15
 80051ba:	2503      	movs	r5, #3
 80051bc:	4f1e      	ldr	r7, [pc, #120]	; (8005238 <_dtoa_r+0x330>)
 80051be:	e04c      	b.n	800525a <_dtoa_r+0x352>
 80051c0:	2301      	movs	r3, #1
 80051c2:	930a      	str	r3, [sp, #40]	; 0x28
 80051c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051c6:	4453      	add	r3, sl
 80051c8:	f103 0901 	add.w	r9, r3, #1
 80051cc:	9302      	str	r3, [sp, #8]
 80051ce:	464b      	mov	r3, r9
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	bfb8      	it	lt
 80051d4:	2301      	movlt	r3, #1
 80051d6:	e7ba      	b.n	800514e <_dtoa_r+0x246>
 80051d8:	2300      	movs	r3, #0
 80051da:	e7b2      	b.n	8005142 <_dtoa_r+0x23a>
 80051dc:	2300      	movs	r3, #0
 80051de:	e7f0      	b.n	80051c2 <_dtoa_r+0x2ba>
 80051e0:	2501      	movs	r5, #1
 80051e2:	2300      	movs	r3, #0
 80051e4:	9306      	str	r3, [sp, #24]
 80051e6:	950a      	str	r5, [sp, #40]	; 0x28
 80051e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80051ec:	9302      	str	r3, [sp, #8]
 80051ee:	4699      	mov	r9, r3
 80051f0:	2200      	movs	r2, #0
 80051f2:	2312      	movs	r3, #18
 80051f4:	920b      	str	r2, [sp, #44]	; 0x2c
 80051f6:	e7aa      	b.n	800514e <_dtoa_r+0x246>
 80051f8:	2301      	movs	r3, #1
 80051fa:	930a      	str	r3, [sp, #40]	; 0x28
 80051fc:	e7f4      	b.n	80051e8 <_dtoa_r+0x2e0>
 80051fe:	2301      	movs	r3, #1
 8005200:	9302      	str	r3, [sp, #8]
 8005202:	4699      	mov	r9, r3
 8005204:	461a      	mov	r2, r3
 8005206:	e7f5      	b.n	80051f4 <_dtoa_r+0x2ec>
 8005208:	3101      	adds	r1, #1
 800520a:	6071      	str	r1, [r6, #4]
 800520c:	0052      	lsls	r2, r2, #1
 800520e:	e7a2      	b.n	8005156 <_dtoa_r+0x24e>
 8005210:	636f4361 	.word	0x636f4361
 8005214:	3fd287a7 	.word	0x3fd287a7
 8005218:	8b60c8b3 	.word	0x8b60c8b3
 800521c:	3fc68a28 	.word	0x3fc68a28
 8005220:	509f79fb 	.word	0x509f79fb
 8005224:	3fd34413 	.word	0x3fd34413
 8005228:	7ff00000 	.word	0x7ff00000
 800522c:	08006e29 	.word	0x08006e29
 8005230:	3ff80000 	.word	0x3ff80000
 8005234:	08006ee8 	.word	0x08006ee8
 8005238:	08006ec0 	.word	0x08006ec0
 800523c:	08006e55 	.word	0x08006e55
 8005240:	07f1      	lsls	r1, r6, #31
 8005242:	d508      	bpl.n	8005256 <_dtoa_r+0x34e>
 8005244:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005248:	e9d7 2300 	ldrd	r2, r3, [r7]
 800524c:	f7fb f9d4 	bl	80005f8 <__aeabi_dmul>
 8005250:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005254:	3501      	adds	r5, #1
 8005256:	1076      	asrs	r6, r6, #1
 8005258:	3708      	adds	r7, #8
 800525a:	2e00      	cmp	r6, #0
 800525c:	d1f0      	bne.n	8005240 <_dtoa_r+0x338>
 800525e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005262:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005266:	f7fb faf1 	bl	800084c <__aeabi_ddiv>
 800526a:	e9cd 0100 	strd	r0, r1, [sp]
 800526e:	e01a      	b.n	80052a6 <_dtoa_r+0x39e>
 8005270:	2502      	movs	r5, #2
 8005272:	e7a3      	b.n	80051bc <_dtoa_r+0x2b4>
 8005274:	f000 80a0 	beq.w	80053b8 <_dtoa_r+0x4b0>
 8005278:	f1ca 0600 	rsb	r6, sl, #0
 800527c:	4b9f      	ldr	r3, [pc, #636]	; (80054fc <_dtoa_r+0x5f4>)
 800527e:	4fa0      	ldr	r7, [pc, #640]	; (8005500 <_dtoa_r+0x5f8>)
 8005280:	f006 020f 	and.w	r2, r6, #15
 8005284:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005290:	f7fb f9b2 	bl	80005f8 <__aeabi_dmul>
 8005294:	e9cd 0100 	strd	r0, r1, [sp]
 8005298:	1136      	asrs	r6, r6, #4
 800529a:	2300      	movs	r3, #0
 800529c:	2502      	movs	r5, #2
 800529e:	2e00      	cmp	r6, #0
 80052a0:	d17f      	bne.n	80053a2 <_dtoa_r+0x49a>
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1e1      	bne.n	800526a <_dtoa_r+0x362>
 80052a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	f000 8087 	beq.w	80053bc <_dtoa_r+0x4b4>
 80052ae:	e9dd 6700 	ldrd	r6, r7, [sp]
 80052b2:	2200      	movs	r2, #0
 80052b4:	4b93      	ldr	r3, [pc, #588]	; (8005504 <_dtoa_r+0x5fc>)
 80052b6:	4630      	mov	r0, r6
 80052b8:	4639      	mov	r1, r7
 80052ba:	f7fb fc0f 	bl	8000adc <__aeabi_dcmplt>
 80052be:	2800      	cmp	r0, #0
 80052c0:	d07c      	beq.n	80053bc <_dtoa_r+0x4b4>
 80052c2:	f1b9 0f00 	cmp.w	r9, #0
 80052c6:	d079      	beq.n	80053bc <_dtoa_r+0x4b4>
 80052c8:	9b02      	ldr	r3, [sp, #8]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	dd35      	ble.n	800533a <_dtoa_r+0x432>
 80052ce:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80052d2:	9308      	str	r3, [sp, #32]
 80052d4:	4639      	mov	r1, r7
 80052d6:	2200      	movs	r2, #0
 80052d8:	4b8b      	ldr	r3, [pc, #556]	; (8005508 <_dtoa_r+0x600>)
 80052da:	4630      	mov	r0, r6
 80052dc:	f7fb f98c 	bl	80005f8 <__aeabi_dmul>
 80052e0:	e9cd 0100 	strd	r0, r1, [sp]
 80052e4:	9f02      	ldr	r7, [sp, #8]
 80052e6:	3501      	adds	r5, #1
 80052e8:	4628      	mov	r0, r5
 80052ea:	f7fb f91b 	bl	8000524 <__aeabi_i2d>
 80052ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80052f2:	f7fb f981 	bl	80005f8 <__aeabi_dmul>
 80052f6:	2200      	movs	r2, #0
 80052f8:	4b84      	ldr	r3, [pc, #528]	; (800550c <_dtoa_r+0x604>)
 80052fa:	f7fa ffc7 	bl	800028c <__adddf3>
 80052fe:	4605      	mov	r5, r0
 8005300:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005304:	2f00      	cmp	r7, #0
 8005306:	d15d      	bne.n	80053c4 <_dtoa_r+0x4bc>
 8005308:	2200      	movs	r2, #0
 800530a:	4b81      	ldr	r3, [pc, #516]	; (8005510 <_dtoa_r+0x608>)
 800530c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005310:	f7fa ffba 	bl	8000288 <__aeabi_dsub>
 8005314:	462a      	mov	r2, r5
 8005316:	4633      	mov	r3, r6
 8005318:	e9cd 0100 	strd	r0, r1, [sp]
 800531c:	f7fb fbfc 	bl	8000b18 <__aeabi_dcmpgt>
 8005320:	2800      	cmp	r0, #0
 8005322:	f040 8288 	bne.w	8005836 <_dtoa_r+0x92e>
 8005326:	462a      	mov	r2, r5
 8005328:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800532c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005330:	f7fb fbd4 	bl	8000adc <__aeabi_dcmplt>
 8005334:	2800      	cmp	r0, #0
 8005336:	f040 827c 	bne.w	8005832 <_dtoa_r+0x92a>
 800533a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800533e:	e9cd 2300 	strd	r2, r3, [sp]
 8005342:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005344:	2b00      	cmp	r3, #0
 8005346:	f2c0 8150 	blt.w	80055ea <_dtoa_r+0x6e2>
 800534a:	f1ba 0f0e 	cmp.w	sl, #14
 800534e:	f300 814c 	bgt.w	80055ea <_dtoa_r+0x6e2>
 8005352:	4b6a      	ldr	r3, [pc, #424]	; (80054fc <_dtoa_r+0x5f4>)
 8005354:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005358:	ed93 7b00 	vldr	d7, [r3]
 800535c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800535e:	2b00      	cmp	r3, #0
 8005360:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005364:	f280 80d8 	bge.w	8005518 <_dtoa_r+0x610>
 8005368:	f1b9 0f00 	cmp.w	r9, #0
 800536c:	f300 80d4 	bgt.w	8005518 <_dtoa_r+0x610>
 8005370:	f040 825e 	bne.w	8005830 <_dtoa_r+0x928>
 8005374:	2200      	movs	r2, #0
 8005376:	4b66      	ldr	r3, [pc, #408]	; (8005510 <_dtoa_r+0x608>)
 8005378:	ec51 0b17 	vmov	r0, r1, d7
 800537c:	f7fb f93c 	bl	80005f8 <__aeabi_dmul>
 8005380:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005384:	f7fb fbbe 	bl	8000b04 <__aeabi_dcmpge>
 8005388:	464f      	mov	r7, r9
 800538a:	464e      	mov	r6, r9
 800538c:	2800      	cmp	r0, #0
 800538e:	f040 8234 	bne.w	80057fa <_dtoa_r+0x8f2>
 8005392:	2331      	movs	r3, #49	; 0x31
 8005394:	f10b 0501 	add.w	r5, fp, #1
 8005398:	f88b 3000 	strb.w	r3, [fp]
 800539c:	f10a 0a01 	add.w	sl, sl, #1
 80053a0:	e22f      	b.n	8005802 <_dtoa_r+0x8fa>
 80053a2:	07f2      	lsls	r2, r6, #31
 80053a4:	d505      	bpl.n	80053b2 <_dtoa_r+0x4aa>
 80053a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053aa:	f7fb f925 	bl	80005f8 <__aeabi_dmul>
 80053ae:	3501      	adds	r5, #1
 80053b0:	2301      	movs	r3, #1
 80053b2:	1076      	asrs	r6, r6, #1
 80053b4:	3708      	adds	r7, #8
 80053b6:	e772      	b.n	800529e <_dtoa_r+0x396>
 80053b8:	2502      	movs	r5, #2
 80053ba:	e774      	b.n	80052a6 <_dtoa_r+0x39e>
 80053bc:	f8cd a020 	str.w	sl, [sp, #32]
 80053c0:	464f      	mov	r7, r9
 80053c2:	e791      	b.n	80052e8 <_dtoa_r+0x3e0>
 80053c4:	4b4d      	ldr	r3, [pc, #308]	; (80054fc <_dtoa_r+0x5f4>)
 80053c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053ca:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80053ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d047      	beq.n	8005464 <_dtoa_r+0x55c>
 80053d4:	4602      	mov	r2, r0
 80053d6:	460b      	mov	r3, r1
 80053d8:	2000      	movs	r0, #0
 80053da:	494e      	ldr	r1, [pc, #312]	; (8005514 <_dtoa_r+0x60c>)
 80053dc:	f7fb fa36 	bl	800084c <__aeabi_ddiv>
 80053e0:	462a      	mov	r2, r5
 80053e2:	4633      	mov	r3, r6
 80053e4:	f7fa ff50 	bl	8000288 <__aeabi_dsub>
 80053e8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80053ec:	465d      	mov	r5, fp
 80053ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80053f2:	f7fb fbb1 	bl	8000b58 <__aeabi_d2iz>
 80053f6:	4606      	mov	r6, r0
 80053f8:	f7fb f894 	bl	8000524 <__aeabi_i2d>
 80053fc:	4602      	mov	r2, r0
 80053fe:	460b      	mov	r3, r1
 8005400:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005404:	f7fa ff40 	bl	8000288 <__aeabi_dsub>
 8005408:	3630      	adds	r6, #48	; 0x30
 800540a:	f805 6b01 	strb.w	r6, [r5], #1
 800540e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005412:	e9cd 0100 	strd	r0, r1, [sp]
 8005416:	f7fb fb61 	bl	8000adc <__aeabi_dcmplt>
 800541a:	2800      	cmp	r0, #0
 800541c:	d163      	bne.n	80054e6 <_dtoa_r+0x5de>
 800541e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005422:	2000      	movs	r0, #0
 8005424:	4937      	ldr	r1, [pc, #220]	; (8005504 <_dtoa_r+0x5fc>)
 8005426:	f7fa ff2f 	bl	8000288 <__aeabi_dsub>
 800542a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800542e:	f7fb fb55 	bl	8000adc <__aeabi_dcmplt>
 8005432:	2800      	cmp	r0, #0
 8005434:	f040 80b7 	bne.w	80055a6 <_dtoa_r+0x69e>
 8005438:	eba5 030b 	sub.w	r3, r5, fp
 800543c:	429f      	cmp	r7, r3
 800543e:	f77f af7c 	ble.w	800533a <_dtoa_r+0x432>
 8005442:	2200      	movs	r2, #0
 8005444:	4b30      	ldr	r3, [pc, #192]	; (8005508 <_dtoa_r+0x600>)
 8005446:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800544a:	f7fb f8d5 	bl	80005f8 <__aeabi_dmul>
 800544e:	2200      	movs	r2, #0
 8005450:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005454:	4b2c      	ldr	r3, [pc, #176]	; (8005508 <_dtoa_r+0x600>)
 8005456:	e9dd 0100 	ldrd	r0, r1, [sp]
 800545a:	f7fb f8cd 	bl	80005f8 <__aeabi_dmul>
 800545e:	e9cd 0100 	strd	r0, r1, [sp]
 8005462:	e7c4      	b.n	80053ee <_dtoa_r+0x4e6>
 8005464:	462a      	mov	r2, r5
 8005466:	4633      	mov	r3, r6
 8005468:	f7fb f8c6 	bl	80005f8 <__aeabi_dmul>
 800546c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005470:	eb0b 0507 	add.w	r5, fp, r7
 8005474:	465e      	mov	r6, fp
 8005476:	e9dd 0100 	ldrd	r0, r1, [sp]
 800547a:	f7fb fb6d 	bl	8000b58 <__aeabi_d2iz>
 800547e:	4607      	mov	r7, r0
 8005480:	f7fb f850 	bl	8000524 <__aeabi_i2d>
 8005484:	3730      	adds	r7, #48	; 0x30
 8005486:	4602      	mov	r2, r0
 8005488:	460b      	mov	r3, r1
 800548a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800548e:	f7fa fefb 	bl	8000288 <__aeabi_dsub>
 8005492:	f806 7b01 	strb.w	r7, [r6], #1
 8005496:	42ae      	cmp	r6, r5
 8005498:	e9cd 0100 	strd	r0, r1, [sp]
 800549c:	f04f 0200 	mov.w	r2, #0
 80054a0:	d126      	bne.n	80054f0 <_dtoa_r+0x5e8>
 80054a2:	4b1c      	ldr	r3, [pc, #112]	; (8005514 <_dtoa_r+0x60c>)
 80054a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80054a8:	f7fa fef0 	bl	800028c <__adddf3>
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
 80054b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80054b4:	f7fb fb30 	bl	8000b18 <__aeabi_dcmpgt>
 80054b8:	2800      	cmp	r0, #0
 80054ba:	d174      	bne.n	80055a6 <_dtoa_r+0x69e>
 80054bc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80054c0:	2000      	movs	r0, #0
 80054c2:	4914      	ldr	r1, [pc, #80]	; (8005514 <_dtoa_r+0x60c>)
 80054c4:	f7fa fee0 	bl	8000288 <__aeabi_dsub>
 80054c8:	4602      	mov	r2, r0
 80054ca:	460b      	mov	r3, r1
 80054cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80054d0:	f7fb fb04 	bl	8000adc <__aeabi_dcmplt>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	f43f af30 	beq.w	800533a <_dtoa_r+0x432>
 80054da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80054de:	2b30      	cmp	r3, #48	; 0x30
 80054e0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80054e4:	d002      	beq.n	80054ec <_dtoa_r+0x5e4>
 80054e6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80054ea:	e04a      	b.n	8005582 <_dtoa_r+0x67a>
 80054ec:	4615      	mov	r5, r2
 80054ee:	e7f4      	b.n	80054da <_dtoa_r+0x5d2>
 80054f0:	4b05      	ldr	r3, [pc, #20]	; (8005508 <_dtoa_r+0x600>)
 80054f2:	f7fb f881 	bl	80005f8 <__aeabi_dmul>
 80054f6:	e9cd 0100 	strd	r0, r1, [sp]
 80054fa:	e7bc      	b.n	8005476 <_dtoa_r+0x56e>
 80054fc:	08006ee8 	.word	0x08006ee8
 8005500:	08006ec0 	.word	0x08006ec0
 8005504:	3ff00000 	.word	0x3ff00000
 8005508:	40240000 	.word	0x40240000
 800550c:	401c0000 	.word	0x401c0000
 8005510:	40140000 	.word	0x40140000
 8005514:	3fe00000 	.word	0x3fe00000
 8005518:	e9dd 6700 	ldrd	r6, r7, [sp]
 800551c:	465d      	mov	r5, fp
 800551e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005522:	4630      	mov	r0, r6
 8005524:	4639      	mov	r1, r7
 8005526:	f7fb f991 	bl	800084c <__aeabi_ddiv>
 800552a:	f7fb fb15 	bl	8000b58 <__aeabi_d2iz>
 800552e:	4680      	mov	r8, r0
 8005530:	f7fa fff8 	bl	8000524 <__aeabi_i2d>
 8005534:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005538:	f7fb f85e 	bl	80005f8 <__aeabi_dmul>
 800553c:	4602      	mov	r2, r0
 800553e:	460b      	mov	r3, r1
 8005540:	4630      	mov	r0, r6
 8005542:	4639      	mov	r1, r7
 8005544:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005548:	f7fa fe9e 	bl	8000288 <__aeabi_dsub>
 800554c:	f805 6b01 	strb.w	r6, [r5], #1
 8005550:	eba5 060b 	sub.w	r6, r5, fp
 8005554:	45b1      	cmp	r9, r6
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	d139      	bne.n	80055d0 <_dtoa_r+0x6c8>
 800555c:	f7fa fe96 	bl	800028c <__adddf3>
 8005560:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005564:	4606      	mov	r6, r0
 8005566:	460f      	mov	r7, r1
 8005568:	f7fb fad6 	bl	8000b18 <__aeabi_dcmpgt>
 800556c:	b9c8      	cbnz	r0, 80055a2 <_dtoa_r+0x69a>
 800556e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005572:	4630      	mov	r0, r6
 8005574:	4639      	mov	r1, r7
 8005576:	f7fb faa7 	bl	8000ac8 <__aeabi_dcmpeq>
 800557a:	b110      	cbz	r0, 8005582 <_dtoa_r+0x67a>
 800557c:	f018 0f01 	tst.w	r8, #1
 8005580:	d10f      	bne.n	80055a2 <_dtoa_r+0x69a>
 8005582:	9904      	ldr	r1, [sp, #16]
 8005584:	4620      	mov	r0, r4
 8005586:	f000 fcaa 	bl	8005ede <_Bfree>
 800558a:	2300      	movs	r3, #0
 800558c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800558e:	702b      	strb	r3, [r5, #0]
 8005590:	f10a 0301 	add.w	r3, sl, #1
 8005594:	6013      	str	r3, [r2, #0]
 8005596:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005598:	2b00      	cmp	r3, #0
 800559a:	f000 8241 	beq.w	8005a20 <_dtoa_r+0xb18>
 800559e:	601d      	str	r5, [r3, #0]
 80055a0:	e23e      	b.n	8005a20 <_dtoa_r+0xb18>
 80055a2:	f8cd a020 	str.w	sl, [sp, #32]
 80055a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80055aa:	2a39      	cmp	r2, #57	; 0x39
 80055ac:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80055b0:	d108      	bne.n	80055c4 <_dtoa_r+0x6bc>
 80055b2:	459b      	cmp	fp, r3
 80055b4:	d10a      	bne.n	80055cc <_dtoa_r+0x6c4>
 80055b6:	9b08      	ldr	r3, [sp, #32]
 80055b8:	3301      	adds	r3, #1
 80055ba:	9308      	str	r3, [sp, #32]
 80055bc:	2330      	movs	r3, #48	; 0x30
 80055be:	f88b 3000 	strb.w	r3, [fp]
 80055c2:	465b      	mov	r3, fp
 80055c4:	781a      	ldrb	r2, [r3, #0]
 80055c6:	3201      	adds	r2, #1
 80055c8:	701a      	strb	r2, [r3, #0]
 80055ca:	e78c      	b.n	80054e6 <_dtoa_r+0x5de>
 80055cc:	461d      	mov	r5, r3
 80055ce:	e7ea      	b.n	80055a6 <_dtoa_r+0x69e>
 80055d0:	2200      	movs	r2, #0
 80055d2:	4b9b      	ldr	r3, [pc, #620]	; (8005840 <_dtoa_r+0x938>)
 80055d4:	f7fb f810 	bl	80005f8 <__aeabi_dmul>
 80055d8:	2200      	movs	r2, #0
 80055da:	2300      	movs	r3, #0
 80055dc:	4606      	mov	r6, r0
 80055de:	460f      	mov	r7, r1
 80055e0:	f7fb fa72 	bl	8000ac8 <__aeabi_dcmpeq>
 80055e4:	2800      	cmp	r0, #0
 80055e6:	d09a      	beq.n	800551e <_dtoa_r+0x616>
 80055e8:	e7cb      	b.n	8005582 <_dtoa_r+0x67a>
 80055ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055ec:	2a00      	cmp	r2, #0
 80055ee:	f000 808b 	beq.w	8005708 <_dtoa_r+0x800>
 80055f2:	9a06      	ldr	r2, [sp, #24]
 80055f4:	2a01      	cmp	r2, #1
 80055f6:	dc6e      	bgt.n	80056d6 <_dtoa_r+0x7ce>
 80055f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80055fa:	2a00      	cmp	r2, #0
 80055fc:	d067      	beq.n	80056ce <_dtoa_r+0x7c6>
 80055fe:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005602:	9f07      	ldr	r7, [sp, #28]
 8005604:	9d05      	ldr	r5, [sp, #20]
 8005606:	9a05      	ldr	r2, [sp, #20]
 8005608:	2101      	movs	r1, #1
 800560a:	441a      	add	r2, r3
 800560c:	4620      	mov	r0, r4
 800560e:	9205      	str	r2, [sp, #20]
 8005610:	4498      	add	r8, r3
 8005612:	f000 fd04 	bl	800601e <__i2b>
 8005616:	4606      	mov	r6, r0
 8005618:	2d00      	cmp	r5, #0
 800561a:	dd0c      	ble.n	8005636 <_dtoa_r+0x72e>
 800561c:	f1b8 0f00 	cmp.w	r8, #0
 8005620:	dd09      	ble.n	8005636 <_dtoa_r+0x72e>
 8005622:	4545      	cmp	r5, r8
 8005624:	9a05      	ldr	r2, [sp, #20]
 8005626:	462b      	mov	r3, r5
 8005628:	bfa8      	it	ge
 800562a:	4643      	movge	r3, r8
 800562c:	1ad2      	subs	r2, r2, r3
 800562e:	9205      	str	r2, [sp, #20]
 8005630:	1aed      	subs	r5, r5, r3
 8005632:	eba8 0803 	sub.w	r8, r8, r3
 8005636:	9b07      	ldr	r3, [sp, #28]
 8005638:	b1eb      	cbz	r3, 8005676 <_dtoa_r+0x76e>
 800563a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800563c:	2b00      	cmp	r3, #0
 800563e:	d067      	beq.n	8005710 <_dtoa_r+0x808>
 8005640:	b18f      	cbz	r7, 8005666 <_dtoa_r+0x75e>
 8005642:	4631      	mov	r1, r6
 8005644:	463a      	mov	r2, r7
 8005646:	4620      	mov	r0, r4
 8005648:	f000 fd88 	bl	800615c <__pow5mult>
 800564c:	9a04      	ldr	r2, [sp, #16]
 800564e:	4601      	mov	r1, r0
 8005650:	4606      	mov	r6, r0
 8005652:	4620      	mov	r0, r4
 8005654:	f000 fcec 	bl	8006030 <__multiply>
 8005658:	9904      	ldr	r1, [sp, #16]
 800565a:	9008      	str	r0, [sp, #32]
 800565c:	4620      	mov	r0, r4
 800565e:	f000 fc3e 	bl	8005ede <_Bfree>
 8005662:	9b08      	ldr	r3, [sp, #32]
 8005664:	9304      	str	r3, [sp, #16]
 8005666:	9b07      	ldr	r3, [sp, #28]
 8005668:	1bda      	subs	r2, r3, r7
 800566a:	d004      	beq.n	8005676 <_dtoa_r+0x76e>
 800566c:	9904      	ldr	r1, [sp, #16]
 800566e:	4620      	mov	r0, r4
 8005670:	f000 fd74 	bl	800615c <__pow5mult>
 8005674:	9004      	str	r0, [sp, #16]
 8005676:	2101      	movs	r1, #1
 8005678:	4620      	mov	r0, r4
 800567a:	f000 fcd0 	bl	800601e <__i2b>
 800567e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005680:	4607      	mov	r7, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	f000 81d0 	beq.w	8005a28 <_dtoa_r+0xb20>
 8005688:	461a      	mov	r2, r3
 800568a:	4601      	mov	r1, r0
 800568c:	4620      	mov	r0, r4
 800568e:	f000 fd65 	bl	800615c <__pow5mult>
 8005692:	9b06      	ldr	r3, [sp, #24]
 8005694:	2b01      	cmp	r3, #1
 8005696:	4607      	mov	r7, r0
 8005698:	dc40      	bgt.n	800571c <_dtoa_r+0x814>
 800569a:	9b00      	ldr	r3, [sp, #0]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d139      	bne.n	8005714 <_dtoa_r+0x80c>
 80056a0:	9b01      	ldr	r3, [sp, #4]
 80056a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d136      	bne.n	8005718 <_dtoa_r+0x810>
 80056aa:	9b01      	ldr	r3, [sp, #4]
 80056ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80056b0:	0d1b      	lsrs	r3, r3, #20
 80056b2:	051b      	lsls	r3, r3, #20
 80056b4:	b12b      	cbz	r3, 80056c2 <_dtoa_r+0x7ba>
 80056b6:	9b05      	ldr	r3, [sp, #20]
 80056b8:	3301      	adds	r3, #1
 80056ba:	9305      	str	r3, [sp, #20]
 80056bc:	f108 0801 	add.w	r8, r8, #1
 80056c0:	2301      	movs	r3, #1
 80056c2:	9307      	str	r3, [sp, #28]
 80056c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d12a      	bne.n	8005720 <_dtoa_r+0x818>
 80056ca:	2001      	movs	r0, #1
 80056cc:	e030      	b.n	8005730 <_dtoa_r+0x828>
 80056ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80056d0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80056d4:	e795      	b.n	8005602 <_dtoa_r+0x6fa>
 80056d6:	9b07      	ldr	r3, [sp, #28]
 80056d8:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 80056dc:	42bb      	cmp	r3, r7
 80056de:	bfbf      	itttt	lt
 80056e0:	9b07      	ldrlt	r3, [sp, #28]
 80056e2:	9707      	strlt	r7, [sp, #28]
 80056e4:	1afa      	sublt	r2, r7, r3
 80056e6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80056e8:	bfbb      	ittet	lt
 80056ea:	189b      	addlt	r3, r3, r2
 80056ec:	930e      	strlt	r3, [sp, #56]	; 0x38
 80056ee:	1bdf      	subge	r7, r3, r7
 80056f0:	2700      	movlt	r7, #0
 80056f2:	f1b9 0f00 	cmp.w	r9, #0
 80056f6:	bfb5      	itete	lt
 80056f8:	9b05      	ldrlt	r3, [sp, #20]
 80056fa:	9d05      	ldrge	r5, [sp, #20]
 80056fc:	eba3 0509 	sublt.w	r5, r3, r9
 8005700:	464b      	movge	r3, r9
 8005702:	bfb8      	it	lt
 8005704:	2300      	movlt	r3, #0
 8005706:	e77e      	b.n	8005606 <_dtoa_r+0x6fe>
 8005708:	9f07      	ldr	r7, [sp, #28]
 800570a:	9d05      	ldr	r5, [sp, #20]
 800570c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800570e:	e783      	b.n	8005618 <_dtoa_r+0x710>
 8005710:	9a07      	ldr	r2, [sp, #28]
 8005712:	e7ab      	b.n	800566c <_dtoa_r+0x764>
 8005714:	2300      	movs	r3, #0
 8005716:	e7d4      	b.n	80056c2 <_dtoa_r+0x7ba>
 8005718:	9b00      	ldr	r3, [sp, #0]
 800571a:	e7d2      	b.n	80056c2 <_dtoa_r+0x7ba>
 800571c:	2300      	movs	r3, #0
 800571e:	9307      	str	r3, [sp, #28]
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005726:	6918      	ldr	r0, [r3, #16]
 8005728:	f000 fc2b 	bl	8005f82 <__hi0bits>
 800572c:	f1c0 0020 	rsb	r0, r0, #32
 8005730:	4440      	add	r0, r8
 8005732:	f010 001f 	ands.w	r0, r0, #31
 8005736:	d047      	beq.n	80057c8 <_dtoa_r+0x8c0>
 8005738:	f1c0 0320 	rsb	r3, r0, #32
 800573c:	2b04      	cmp	r3, #4
 800573e:	dd3b      	ble.n	80057b8 <_dtoa_r+0x8b0>
 8005740:	9b05      	ldr	r3, [sp, #20]
 8005742:	f1c0 001c 	rsb	r0, r0, #28
 8005746:	4403      	add	r3, r0
 8005748:	9305      	str	r3, [sp, #20]
 800574a:	4405      	add	r5, r0
 800574c:	4480      	add	r8, r0
 800574e:	9b05      	ldr	r3, [sp, #20]
 8005750:	2b00      	cmp	r3, #0
 8005752:	dd05      	ble.n	8005760 <_dtoa_r+0x858>
 8005754:	461a      	mov	r2, r3
 8005756:	9904      	ldr	r1, [sp, #16]
 8005758:	4620      	mov	r0, r4
 800575a:	f000 fd4d 	bl	80061f8 <__lshift>
 800575e:	9004      	str	r0, [sp, #16]
 8005760:	f1b8 0f00 	cmp.w	r8, #0
 8005764:	dd05      	ble.n	8005772 <_dtoa_r+0x86a>
 8005766:	4639      	mov	r1, r7
 8005768:	4642      	mov	r2, r8
 800576a:	4620      	mov	r0, r4
 800576c:	f000 fd44 	bl	80061f8 <__lshift>
 8005770:	4607      	mov	r7, r0
 8005772:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005774:	b353      	cbz	r3, 80057cc <_dtoa_r+0x8c4>
 8005776:	4639      	mov	r1, r7
 8005778:	9804      	ldr	r0, [sp, #16]
 800577a:	f000 fd91 	bl	80062a0 <__mcmp>
 800577e:	2800      	cmp	r0, #0
 8005780:	da24      	bge.n	80057cc <_dtoa_r+0x8c4>
 8005782:	2300      	movs	r3, #0
 8005784:	220a      	movs	r2, #10
 8005786:	9904      	ldr	r1, [sp, #16]
 8005788:	4620      	mov	r0, r4
 800578a:	f000 fbbf 	bl	8005f0c <__multadd>
 800578e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005790:	9004      	str	r0, [sp, #16]
 8005792:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005796:	2b00      	cmp	r3, #0
 8005798:	f000 814d 	beq.w	8005a36 <_dtoa_r+0xb2e>
 800579c:	2300      	movs	r3, #0
 800579e:	4631      	mov	r1, r6
 80057a0:	220a      	movs	r2, #10
 80057a2:	4620      	mov	r0, r4
 80057a4:	f000 fbb2 	bl	8005f0c <__multadd>
 80057a8:	9b02      	ldr	r3, [sp, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	4606      	mov	r6, r0
 80057ae:	dc4f      	bgt.n	8005850 <_dtoa_r+0x948>
 80057b0:	9b06      	ldr	r3, [sp, #24]
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	dd4c      	ble.n	8005850 <_dtoa_r+0x948>
 80057b6:	e011      	b.n	80057dc <_dtoa_r+0x8d4>
 80057b8:	d0c9      	beq.n	800574e <_dtoa_r+0x846>
 80057ba:	9a05      	ldr	r2, [sp, #20]
 80057bc:	331c      	adds	r3, #28
 80057be:	441a      	add	r2, r3
 80057c0:	9205      	str	r2, [sp, #20]
 80057c2:	441d      	add	r5, r3
 80057c4:	4498      	add	r8, r3
 80057c6:	e7c2      	b.n	800574e <_dtoa_r+0x846>
 80057c8:	4603      	mov	r3, r0
 80057ca:	e7f6      	b.n	80057ba <_dtoa_r+0x8b2>
 80057cc:	f1b9 0f00 	cmp.w	r9, #0
 80057d0:	dc38      	bgt.n	8005844 <_dtoa_r+0x93c>
 80057d2:	9b06      	ldr	r3, [sp, #24]
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	dd35      	ble.n	8005844 <_dtoa_r+0x93c>
 80057d8:	f8cd 9008 	str.w	r9, [sp, #8]
 80057dc:	9b02      	ldr	r3, [sp, #8]
 80057de:	b963      	cbnz	r3, 80057fa <_dtoa_r+0x8f2>
 80057e0:	4639      	mov	r1, r7
 80057e2:	2205      	movs	r2, #5
 80057e4:	4620      	mov	r0, r4
 80057e6:	f000 fb91 	bl	8005f0c <__multadd>
 80057ea:	4601      	mov	r1, r0
 80057ec:	4607      	mov	r7, r0
 80057ee:	9804      	ldr	r0, [sp, #16]
 80057f0:	f000 fd56 	bl	80062a0 <__mcmp>
 80057f4:	2800      	cmp	r0, #0
 80057f6:	f73f adcc 	bgt.w	8005392 <_dtoa_r+0x48a>
 80057fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057fc:	465d      	mov	r5, fp
 80057fe:	ea6f 0a03 	mvn.w	sl, r3
 8005802:	f04f 0900 	mov.w	r9, #0
 8005806:	4639      	mov	r1, r7
 8005808:	4620      	mov	r0, r4
 800580a:	f000 fb68 	bl	8005ede <_Bfree>
 800580e:	2e00      	cmp	r6, #0
 8005810:	f43f aeb7 	beq.w	8005582 <_dtoa_r+0x67a>
 8005814:	f1b9 0f00 	cmp.w	r9, #0
 8005818:	d005      	beq.n	8005826 <_dtoa_r+0x91e>
 800581a:	45b1      	cmp	r9, r6
 800581c:	d003      	beq.n	8005826 <_dtoa_r+0x91e>
 800581e:	4649      	mov	r1, r9
 8005820:	4620      	mov	r0, r4
 8005822:	f000 fb5c 	bl	8005ede <_Bfree>
 8005826:	4631      	mov	r1, r6
 8005828:	4620      	mov	r0, r4
 800582a:	f000 fb58 	bl	8005ede <_Bfree>
 800582e:	e6a8      	b.n	8005582 <_dtoa_r+0x67a>
 8005830:	2700      	movs	r7, #0
 8005832:	463e      	mov	r6, r7
 8005834:	e7e1      	b.n	80057fa <_dtoa_r+0x8f2>
 8005836:	f8dd a020 	ldr.w	sl, [sp, #32]
 800583a:	463e      	mov	r6, r7
 800583c:	e5a9      	b.n	8005392 <_dtoa_r+0x48a>
 800583e:	bf00      	nop
 8005840:	40240000 	.word	0x40240000
 8005844:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005846:	f8cd 9008 	str.w	r9, [sp, #8]
 800584a:	2b00      	cmp	r3, #0
 800584c:	f000 80fa 	beq.w	8005a44 <_dtoa_r+0xb3c>
 8005850:	2d00      	cmp	r5, #0
 8005852:	dd05      	ble.n	8005860 <_dtoa_r+0x958>
 8005854:	4631      	mov	r1, r6
 8005856:	462a      	mov	r2, r5
 8005858:	4620      	mov	r0, r4
 800585a:	f000 fccd 	bl	80061f8 <__lshift>
 800585e:	4606      	mov	r6, r0
 8005860:	9b07      	ldr	r3, [sp, #28]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d04c      	beq.n	8005900 <_dtoa_r+0x9f8>
 8005866:	6871      	ldr	r1, [r6, #4]
 8005868:	4620      	mov	r0, r4
 800586a:	f000 fb04 	bl	8005e76 <_Balloc>
 800586e:	6932      	ldr	r2, [r6, #16]
 8005870:	3202      	adds	r2, #2
 8005872:	4605      	mov	r5, r0
 8005874:	0092      	lsls	r2, r2, #2
 8005876:	f106 010c 	add.w	r1, r6, #12
 800587a:	300c      	adds	r0, #12
 800587c:	f000 faf0 	bl	8005e60 <memcpy>
 8005880:	2201      	movs	r2, #1
 8005882:	4629      	mov	r1, r5
 8005884:	4620      	mov	r0, r4
 8005886:	f000 fcb7 	bl	80061f8 <__lshift>
 800588a:	9b00      	ldr	r3, [sp, #0]
 800588c:	f8cd b014 	str.w	fp, [sp, #20]
 8005890:	f003 0301 	and.w	r3, r3, #1
 8005894:	46b1      	mov	r9, r6
 8005896:	9307      	str	r3, [sp, #28]
 8005898:	4606      	mov	r6, r0
 800589a:	4639      	mov	r1, r7
 800589c:	9804      	ldr	r0, [sp, #16]
 800589e:	f7ff faa7 	bl	8004df0 <quorem>
 80058a2:	4649      	mov	r1, r9
 80058a4:	4605      	mov	r5, r0
 80058a6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80058aa:	9804      	ldr	r0, [sp, #16]
 80058ac:	f000 fcf8 	bl	80062a0 <__mcmp>
 80058b0:	4632      	mov	r2, r6
 80058b2:	9000      	str	r0, [sp, #0]
 80058b4:	4639      	mov	r1, r7
 80058b6:	4620      	mov	r0, r4
 80058b8:	f000 fd0c 	bl	80062d4 <__mdiff>
 80058bc:	68c3      	ldr	r3, [r0, #12]
 80058be:	4602      	mov	r2, r0
 80058c0:	bb03      	cbnz	r3, 8005904 <_dtoa_r+0x9fc>
 80058c2:	4601      	mov	r1, r0
 80058c4:	9008      	str	r0, [sp, #32]
 80058c6:	9804      	ldr	r0, [sp, #16]
 80058c8:	f000 fcea 	bl	80062a0 <__mcmp>
 80058cc:	9a08      	ldr	r2, [sp, #32]
 80058ce:	4603      	mov	r3, r0
 80058d0:	4611      	mov	r1, r2
 80058d2:	4620      	mov	r0, r4
 80058d4:	9308      	str	r3, [sp, #32]
 80058d6:	f000 fb02 	bl	8005ede <_Bfree>
 80058da:	9b08      	ldr	r3, [sp, #32]
 80058dc:	b9a3      	cbnz	r3, 8005908 <_dtoa_r+0xa00>
 80058de:	9a06      	ldr	r2, [sp, #24]
 80058e0:	b992      	cbnz	r2, 8005908 <_dtoa_r+0xa00>
 80058e2:	9a07      	ldr	r2, [sp, #28]
 80058e4:	b982      	cbnz	r2, 8005908 <_dtoa_r+0xa00>
 80058e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80058ea:	d029      	beq.n	8005940 <_dtoa_r+0xa38>
 80058ec:	9b00      	ldr	r3, [sp, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	dd01      	ble.n	80058f6 <_dtoa_r+0x9ee>
 80058f2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80058f6:	9b05      	ldr	r3, [sp, #20]
 80058f8:	1c5d      	adds	r5, r3, #1
 80058fa:	f883 8000 	strb.w	r8, [r3]
 80058fe:	e782      	b.n	8005806 <_dtoa_r+0x8fe>
 8005900:	4630      	mov	r0, r6
 8005902:	e7c2      	b.n	800588a <_dtoa_r+0x982>
 8005904:	2301      	movs	r3, #1
 8005906:	e7e3      	b.n	80058d0 <_dtoa_r+0x9c8>
 8005908:	9a00      	ldr	r2, [sp, #0]
 800590a:	2a00      	cmp	r2, #0
 800590c:	db04      	blt.n	8005918 <_dtoa_r+0xa10>
 800590e:	d125      	bne.n	800595c <_dtoa_r+0xa54>
 8005910:	9a06      	ldr	r2, [sp, #24]
 8005912:	bb1a      	cbnz	r2, 800595c <_dtoa_r+0xa54>
 8005914:	9a07      	ldr	r2, [sp, #28]
 8005916:	bb0a      	cbnz	r2, 800595c <_dtoa_r+0xa54>
 8005918:	2b00      	cmp	r3, #0
 800591a:	ddec      	ble.n	80058f6 <_dtoa_r+0x9ee>
 800591c:	2201      	movs	r2, #1
 800591e:	9904      	ldr	r1, [sp, #16]
 8005920:	4620      	mov	r0, r4
 8005922:	f000 fc69 	bl	80061f8 <__lshift>
 8005926:	4639      	mov	r1, r7
 8005928:	9004      	str	r0, [sp, #16]
 800592a:	f000 fcb9 	bl	80062a0 <__mcmp>
 800592e:	2800      	cmp	r0, #0
 8005930:	dc03      	bgt.n	800593a <_dtoa_r+0xa32>
 8005932:	d1e0      	bne.n	80058f6 <_dtoa_r+0x9ee>
 8005934:	f018 0f01 	tst.w	r8, #1
 8005938:	d0dd      	beq.n	80058f6 <_dtoa_r+0x9ee>
 800593a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800593e:	d1d8      	bne.n	80058f2 <_dtoa_r+0x9ea>
 8005940:	9b05      	ldr	r3, [sp, #20]
 8005942:	9a05      	ldr	r2, [sp, #20]
 8005944:	1c5d      	adds	r5, r3, #1
 8005946:	2339      	movs	r3, #57	; 0x39
 8005948:	7013      	strb	r3, [r2, #0]
 800594a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800594e:	2b39      	cmp	r3, #57	; 0x39
 8005950:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8005954:	d04f      	beq.n	80059f6 <_dtoa_r+0xaee>
 8005956:	3301      	adds	r3, #1
 8005958:	7013      	strb	r3, [r2, #0]
 800595a:	e754      	b.n	8005806 <_dtoa_r+0x8fe>
 800595c:	9a05      	ldr	r2, [sp, #20]
 800595e:	2b00      	cmp	r3, #0
 8005960:	f102 0501 	add.w	r5, r2, #1
 8005964:	dd06      	ble.n	8005974 <_dtoa_r+0xa6c>
 8005966:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800596a:	d0e9      	beq.n	8005940 <_dtoa_r+0xa38>
 800596c:	f108 0801 	add.w	r8, r8, #1
 8005970:	9b05      	ldr	r3, [sp, #20]
 8005972:	e7c2      	b.n	80058fa <_dtoa_r+0x9f2>
 8005974:	9a02      	ldr	r2, [sp, #8]
 8005976:	f805 8c01 	strb.w	r8, [r5, #-1]
 800597a:	eba5 030b 	sub.w	r3, r5, fp
 800597e:	4293      	cmp	r3, r2
 8005980:	d021      	beq.n	80059c6 <_dtoa_r+0xabe>
 8005982:	2300      	movs	r3, #0
 8005984:	220a      	movs	r2, #10
 8005986:	9904      	ldr	r1, [sp, #16]
 8005988:	4620      	mov	r0, r4
 800598a:	f000 fabf 	bl	8005f0c <__multadd>
 800598e:	45b1      	cmp	r9, r6
 8005990:	9004      	str	r0, [sp, #16]
 8005992:	f04f 0300 	mov.w	r3, #0
 8005996:	f04f 020a 	mov.w	r2, #10
 800599a:	4649      	mov	r1, r9
 800599c:	4620      	mov	r0, r4
 800599e:	d105      	bne.n	80059ac <_dtoa_r+0xaa4>
 80059a0:	f000 fab4 	bl	8005f0c <__multadd>
 80059a4:	4681      	mov	r9, r0
 80059a6:	4606      	mov	r6, r0
 80059a8:	9505      	str	r5, [sp, #20]
 80059aa:	e776      	b.n	800589a <_dtoa_r+0x992>
 80059ac:	f000 faae 	bl	8005f0c <__multadd>
 80059b0:	4631      	mov	r1, r6
 80059b2:	4681      	mov	r9, r0
 80059b4:	2300      	movs	r3, #0
 80059b6:	220a      	movs	r2, #10
 80059b8:	4620      	mov	r0, r4
 80059ba:	f000 faa7 	bl	8005f0c <__multadd>
 80059be:	4606      	mov	r6, r0
 80059c0:	e7f2      	b.n	80059a8 <_dtoa_r+0xaa0>
 80059c2:	f04f 0900 	mov.w	r9, #0
 80059c6:	2201      	movs	r2, #1
 80059c8:	9904      	ldr	r1, [sp, #16]
 80059ca:	4620      	mov	r0, r4
 80059cc:	f000 fc14 	bl	80061f8 <__lshift>
 80059d0:	4639      	mov	r1, r7
 80059d2:	9004      	str	r0, [sp, #16]
 80059d4:	f000 fc64 	bl	80062a0 <__mcmp>
 80059d8:	2800      	cmp	r0, #0
 80059da:	dcb6      	bgt.n	800594a <_dtoa_r+0xa42>
 80059dc:	d102      	bne.n	80059e4 <_dtoa_r+0xadc>
 80059de:	f018 0f01 	tst.w	r8, #1
 80059e2:	d1b2      	bne.n	800594a <_dtoa_r+0xa42>
 80059e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80059e8:	2b30      	cmp	r3, #48	; 0x30
 80059ea:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80059ee:	f47f af0a 	bne.w	8005806 <_dtoa_r+0x8fe>
 80059f2:	4615      	mov	r5, r2
 80059f4:	e7f6      	b.n	80059e4 <_dtoa_r+0xadc>
 80059f6:	4593      	cmp	fp, r2
 80059f8:	d105      	bne.n	8005a06 <_dtoa_r+0xafe>
 80059fa:	2331      	movs	r3, #49	; 0x31
 80059fc:	f10a 0a01 	add.w	sl, sl, #1
 8005a00:	f88b 3000 	strb.w	r3, [fp]
 8005a04:	e6ff      	b.n	8005806 <_dtoa_r+0x8fe>
 8005a06:	4615      	mov	r5, r2
 8005a08:	e79f      	b.n	800594a <_dtoa_r+0xa42>
 8005a0a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005a70 <_dtoa_r+0xb68>
 8005a0e:	e007      	b.n	8005a20 <_dtoa_r+0xb18>
 8005a10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a12:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005a74 <_dtoa_r+0xb6c>
 8005a16:	b11b      	cbz	r3, 8005a20 <_dtoa_r+0xb18>
 8005a18:	f10b 0308 	add.w	r3, fp, #8
 8005a1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a1e:	6013      	str	r3, [r2, #0]
 8005a20:	4658      	mov	r0, fp
 8005a22:	b017      	add	sp, #92	; 0x5c
 8005a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a28:	9b06      	ldr	r3, [sp, #24]
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	f77f ae35 	ble.w	800569a <_dtoa_r+0x792>
 8005a30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a32:	9307      	str	r3, [sp, #28]
 8005a34:	e649      	b.n	80056ca <_dtoa_r+0x7c2>
 8005a36:	9b02      	ldr	r3, [sp, #8]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	dc03      	bgt.n	8005a44 <_dtoa_r+0xb3c>
 8005a3c:	9b06      	ldr	r3, [sp, #24]
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	f73f aecc 	bgt.w	80057dc <_dtoa_r+0x8d4>
 8005a44:	465d      	mov	r5, fp
 8005a46:	4639      	mov	r1, r7
 8005a48:	9804      	ldr	r0, [sp, #16]
 8005a4a:	f7ff f9d1 	bl	8004df0 <quorem>
 8005a4e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005a52:	f805 8b01 	strb.w	r8, [r5], #1
 8005a56:	9a02      	ldr	r2, [sp, #8]
 8005a58:	eba5 030b 	sub.w	r3, r5, fp
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	ddb0      	ble.n	80059c2 <_dtoa_r+0xaba>
 8005a60:	2300      	movs	r3, #0
 8005a62:	220a      	movs	r2, #10
 8005a64:	9904      	ldr	r1, [sp, #16]
 8005a66:	4620      	mov	r0, r4
 8005a68:	f000 fa50 	bl	8005f0c <__multadd>
 8005a6c:	9004      	str	r0, [sp, #16]
 8005a6e:	e7ea      	b.n	8005a46 <_dtoa_r+0xb3e>
 8005a70:	08006e28 	.word	0x08006e28
 8005a74:	08006e4c 	.word	0x08006e4c

08005a78 <__sflush_r>:
 8005a78:	898a      	ldrh	r2, [r1, #12]
 8005a7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a7e:	4605      	mov	r5, r0
 8005a80:	0710      	lsls	r0, r2, #28
 8005a82:	460c      	mov	r4, r1
 8005a84:	d458      	bmi.n	8005b38 <__sflush_r+0xc0>
 8005a86:	684b      	ldr	r3, [r1, #4]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	dc05      	bgt.n	8005a98 <__sflush_r+0x20>
 8005a8c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	dc02      	bgt.n	8005a98 <__sflush_r+0x20>
 8005a92:	2000      	movs	r0, #0
 8005a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a9a:	2e00      	cmp	r6, #0
 8005a9c:	d0f9      	beq.n	8005a92 <__sflush_r+0x1a>
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005aa4:	682f      	ldr	r7, [r5, #0]
 8005aa6:	6a21      	ldr	r1, [r4, #32]
 8005aa8:	602b      	str	r3, [r5, #0]
 8005aaa:	d032      	beq.n	8005b12 <__sflush_r+0x9a>
 8005aac:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005aae:	89a3      	ldrh	r3, [r4, #12]
 8005ab0:	075a      	lsls	r2, r3, #29
 8005ab2:	d505      	bpl.n	8005ac0 <__sflush_r+0x48>
 8005ab4:	6863      	ldr	r3, [r4, #4]
 8005ab6:	1ac0      	subs	r0, r0, r3
 8005ab8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005aba:	b10b      	cbz	r3, 8005ac0 <__sflush_r+0x48>
 8005abc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005abe:	1ac0      	subs	r0, r0, r3
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005ac6:	6a21      	ldr	r1, [r4, #32]
 8005ac8:	4628      	mov	r0, r5
 8005aca:	47b0      	blx	r6
 8005acc:	1c43      	adds	r3, r0, #1
 8005ace:	89a3      	ldrh	r3, [r4, #12]
 8005ad0:	d106      	bne.n	8005ae0 <__sflush_r+0x68>
 8005ad2:	6829      	ldr	r1, [r5, #0]
 8005ad4:	291d      	cmp	r1, #29
 8005ad6:	d848      	bhi.n	8005b6a <__sflush_r+0xf2>
 8005ad8:	4a29      	ldr	r2, [pc, #164]	; (8005b80 <__sflush_r+0x108>)
 8005ada:	40ca      	lsrs	r2, r1
 8005adc:	07d6      	lsls	r6, r2, #31
 8005ade:	d544      	bpl.n	8005b6a <__sflush_r+0xf2>
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	6062      	str	r2, [r4, #4]
 8005ae4:	04d9      	lsls	r1, r3, #19
 8005ae6:	6922      	ldr	r2, [r4, #16]
 8005ae8:	6022      	str	r2, [r4, #0]
 8005aea:	d504      	bpl.n	8005af6 <__sflush_r+0x7e>
 8005aec:	1c42      	adds	r2, r0, #1
 8005aee:	d101      	bne.n	8005af4 <__sflush_r+0x7c>
 8005af0:	682b      	ldr	r3, [r5, #0]
 8005af2:	b903      	cbnz	r3, 8005af6 <__sflush_r+0x7e>
 8005af4:	6560      	str	r0, [r4, #84]	; 0x54
 8005af6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005af8:	602f      	str	r7, [r5, #0]
 8005afa:	2900      	cmp	r1, #0
 8005afc:	d0c9      	beq.n	8005a92 <__sflush_r+0x1a>
 8005afe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b02:	4299      	cmp	r1, r3
 8005b04:	d002      	beq.n	8005b0c <__sflush_r+0x94>
 8005b06:	4628      	mov	r0, r5
 8005b08:	f000 fc9e 	bl	8006448 <_free_r>
 8005b0c:	2000      	movs	r0, #0
 8005b0e:	6360      	str	r0, [r4, #52]	; 0x34
 8005b10:	e7c0      	b.n	8005a94 <__sflush_r+0x1c>
 8005b12:	2301      	movs	r3, #1
 8005b14:	4628      	mov	r0, r5
 8005b16:	47b0      	blx	r6
 8005b18:	1c41      	adds	r1, r0, #1
 8005b1a:	d1c8      	bne.n	8005aae <__sflush_r+0x36>
 8005b1c:	682b      	ldr	r3, [r5, #0]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d0c5      	beq.n	8005aae <__sflush_r+0x36>
 8005b22:	2b1d      	cmp	r3, #29
 8005b24:	d001      	beq.n	8005b2a <__sflush_r+0xb2>
 8005b26:	2b16      	cmp	r3, #22
 8005b28:	d101      	bne.n	8005b2e <__sflush_r+0xb6>
 8005b2a:	602f      	str	r7, [r5, #0]
 8005b2c:	e7b1      	b.n	8005a92 <__sflush_r+0x1a>
 8005b2e:	89a3      	ldrh	r3, [r4, #12]
 8005b30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b34:	81a3      	strh	r3, [r4, #12]
 8005b36:	e7ad      	b.n	8005a94 <__sflush_r+0x1c>
 8005b38:	690f      	ldr	r7, [r1, #16]
 8005b3a:	2f00      	cmp	r7, #0
 8005b3c:	d0a9      	beq.n	8005a92 <__sflush_r+0x1a>
 8005b3e:	0793      	lsls	r3, r2, #30
 8005b40:	680e      	ldr	r6, [r1, #0]
 8005b42:	bf08      	it	eq
 8005b44:	694b      	ldreq	r3, [r1, #20]
 8005b46:	600f      	str	r7, [r1, #0]
 8005b48:	bf18      	it	ne
 8005b4a:	2300      	movne	r3, #0
 8005b4c:	eba6 0807 	sub.w	r8, r6, r7
 8005b50:	608b      	str	r3, [r1, #8]
 8005b52:	f1b8 0f00 	cmp.w	r8, #0
 8005b56:	dd9c      	ble.n	8005a92 <__sflush_r+0x1a>
 8005b58:	4643      	mov	r3, r8
 8005b5a:	463a      	mov	r2, r7
 8005b5c:	6a21      	ldr	r1, [r4, #32]
 8005b5e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005b60:	4628      	mov	r0, r5
 8005b62:	47b0      	blx	r6
 8005b64:	2800      	cmp	r0, #0
 8005b66:	dc06      	bgt.n	8005b76 <__sflush_r+0xfe>
 8005b68:	89a3      	ldrh	r3, [r4, #12]
 8005b6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b6e:	81a3      	strh	r3, [r4, #12]
 8005b70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b74:	e78e      	b.n	8005a94 <__sflush_r+0x1c>
 8005b76:	4407      	add	r7, r0
 8005b78:	eba8 0800 	sub.w	r8, r8, r0
 8005b7c:	e7e9      	b.n	8005b52 <__sflush_r+0xda>
 8005b7e:	bf00      	nop
 8005b80:	20400001 	.word	0x20400001

08005b84 <_fflush_r>:
 8005b84:	b538      	push	{r3, r4, r5, lr}
 8005b86:	690b      	ldr	r3, [r1, #16]
 8005b88:	4605      	mov	r5, r0
 8005b8a:	460c      	mov	r4, r1
 8005b8c:	b1db      	cbz	r3, 8005bc6 <_fflush_r+0x42>
 8005b8e:	b118      	cbz	r0, 8005b98 <_fflush_r+0x14>
 8005b90:	6983      	ldr	r3, [r0, #24]
 8005b92:	b90b      	cbnz	r3, 8005b98 <_fflush_r+0x14>
 8005b94:	f000 f860 	bl	8005c58 <__sinit>
 8005b98:	4b0c      	ldr	r3, [pc, #48]	; (8005bcc <_fflush_r+0x48>)
 8005b9a:	429c      	cmp	r4, r3
 8005b9c:	d109      	bne.n	8005bb2 <_fflush_r+0x2e>
 8005b9e:	686c      	ldr	r4, [r5, #4]
 8005ba0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ba4:	b17b      	cbz	r3, 8005bc6 <_fflush_r+0x42>
 8005ba6:	4621      	mov	r1, r4
 8005ba8:	4628      	mov	r0, r5
 8005baa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bae:	f7ff bf63 	b.w	8005a78 <__sflush_r>
 8005bb2:	4b07      	ldr	r3, [pc, #28]	; (8005bd0 <_fflush_r+0x4c>)
 8005bb4:	429c      	cmp	r4, r3
 8005bb6:	d101      	bne.n	8005bbc <_fflush_r+0x38>
 8005bb8:	68ac      	ldr	r4, [r5, #8]
 8005bba:	e7f1      	b.n	8005ba0 <_fflush_r+0x1c>
 8005bbc:	4b05      	ldr	r3, [pc, #20]	; (8005bd4 <_fflush_r+0x50>)
 8005bbe:	429c      	cmp	r4, r3
 8005bc0:	bf08      	it	eq
 8005bc2:	68ec      	ldreq	r4, [r5, #12]
 8005bc4:	e7ec      	b.n	8005ba0 <_fflush_r+0x1c>
 8005bc6:	2000      	movs	r0, #0
 8005bc8:	bd38      	pop	{r3, r4, r5, pc}
 8005bca:	bf00      	nop
 8005bcc:	08006e7c 	.word	0x08006e7c
 8005bd0:	08006e9c 	.word	0x08006e9c
 8005bd4:	08006e5c 	.word	0x08006e5c

08005bd8 <std>:
 8005bd8:	2300      	movs	r3, #0
 8005bda:	b510      	push	{r4, lr}
 8005bdc:	4604      	mov	r4, r0
 8005bde:	e9c0 3300 	strd	r3, r3, [r0]
 8005be2:	6083      	str	r3, [r0, #8]
 8005be4:	8181      	strh	r1, [r0, #12]
 8005be6:	6643      	str	r3, [r0, #100]	; 0x64
 8005be8:	81c2      	strh	r2, [r0, #14]
 8005bea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005bee:	6183      	str	r3, [r0, #24]
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	2208      	movs	r2, #8
 8005bf4:	305c      	adds	r0, #92	; 0x5c
 8005bf6:	f7fe fb3b 	bl	8004270 <memset>
 8005bfa:	4b05      	ldr	r3, [pc, #20]	; (8005c10 <std+0x38>)
 8005bfc:	6263      	str	r3, [r4, #36]	; 0x24
 8005bfe:	4b05      	ldr	r3, [pc, #20]	; (8005c14 <std+0x3c>)
 8005c00:	62a3      	str	r3, [r4, #40]	; 0x28
 8005c02:	4b05      	ldr	r3, [pc, #20]	; (8005c18 <std+0x40>)
 8005c04:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005c06:	4b05      	ldr	r3, [pc, #20]	; (8005c1c <std+0x44>)
 8005c08:	6224      	str	r4, [r4, #32]
 8005c0a:	6323      	str	r3, [r4, #48]	; 0x30
 8005c0c:	bd10      	pop	{r4, pc}
 8005c0e:	bf00      	nop
 8005c10:	08006add 	.word	0x08006add
 8005c14:	08006aff 	.word	0x08006aff
 8005c18:	08006b37 	.word	0x08006b37
 8005c1c:	08006b5b 	.word	0x08006b5b

08005c20 <_cleanup_r>:
 8005c20:	4901      	ldr	r1, [pc, #4]	; (8005c28 <_cleanup_r+0x8>)
 8005c22:	f000 b885 	b.w	8005d30 <_fwalk_reent>
 8005c26:	bf00      	nop
 8005c28:	08005b85 	.word	0x08005b85

08005c2c <__sfmoreglue>:
 8005c2c:	b570      	push	{r4, r5, r6, lr}
 8005c2e:	1e4a      	subs	r2, r1, #1
 8005c30:	2568      	movs	r5, #104	; 0x68
 8005c32:	4355      	muls	r5, r2
 8005c34:	460e      	mov	r6, r1
 8005c36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005c3a:	f000 fc53 	bl	80064e4 <_malloc_r>
 8005c3e:	4604      	mov	r4, r0
 8005c40:	b140      	cbz	r0, 8005c54 <__sfmoreglue+0x28>
 8005c42:	2100      	movs	r1, #0
 8005c44:	e9c0 1600 	strd	r1, r6, [r0]
 8005c48:	300c      	adds	r0, #12
 8005c4a:	60a0      	str	r0, [r4, #8]
 8005c4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005c50:	f7fe fb0e 	bl	8004270 <memset>
 8005c54:	4620      	mov	r0, r4
 8005c56:	bd70      	pop	{r4, r5, r6, pc}

08005c58 <__sinit>:
 8005c58:	6983      	ldr	r3, [r0, #24]
 8005c5a:	b510      	push	{r4, lr}
 8005c5c:	4604      	mov	r4, r0
 8005c5e:	bb33      	cbnz	r3, 8005cae <__sinit+0x56>
 8005c60:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005c64:	6503      	str	r3, [r0, #80]	; 0x50
 8005c66:	4b12      	ldr	r3, [pc, #72]	; (8005cb0 <__sinit+0x58>)
 8005c68:	4a12      	ldr	r2, [pc, #72]	; (8005cb4 <__sinit+0x5c>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6282      	str	r2, [r0, #40]	; 0x28
 8005c6e:	4298      	cmp	r0, r3
 8005c70:	bf04      	itt	eq
 8005c72:	2301      	moveq	r3, #1
 8005c74:	6183      	streq	r3, [r0, #24]
 8005c76:	f000 f81f 	bl	8005cb8 <__sfp>
 8005c7a:	6060      	str	r0, [r4, #4]
 8005c7c:	4620      	mov	r0, r4
 8005c7e:	f000 f81b 	bl	8005cb8 <__sfp>
 8005c82:	60a0      	str	r0, [r4, #8]
 8005c84:	4620      	mov	r0, r4
 8005c86:	f000 f817 	bl	8005cb8 <__sfp>
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	60e0      	str	r0, [r4, #12]
 8005c8e:	2104      	movs	r1, #4
 8005c90:	6860      	ldr	r0, [r4, #4]
 8005c92:	f7ff ffa1 	bl	8005bd8 <std>
 8005c96:	2201      	movs	r2, #1
 8005c98:	2109      	movs	r1, #9
 8005c9a:	68a0      	ldr	r0, [r4, #8]
 8005c9c:	f7ff ff9c 	bl	8005bd8 <std>
 8005ca0:	2202      	movs	r2, #2
 8005ca2:	2112      	movs	r1, #18
 8005ca4:	68e0      	ldr	r0, [r4, #12]
 8005ca6:	f7ff ff97 	bl	8005bd8 <std>
 8005caa:	2301      	movs	r3, #1
 8005cac:	61a3      	str	r3, [r4, #24]
 8005cae:	bd10      	pop	{r4, pc}
 8005cb0:	08006e14 	.word	0x08006e14
 8005cb4:	08005c21 	.word	0x08005c21

08005cb8 <__sfp>:
 8005cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cba:	4b1b      	ldr	r3, [pc, #108]	; (8005d28 <__sfp+0x70>)
 8005cbc:	681e      	ldr	r6, [r3, #0]
 8005cbe:	69b3      	ldr	r3, [r6, #24]
 8005cc0:	4607      	mov	r7, r0
 8005cc2:	b913      	cbnz	r3, 8005cca <__sfp+0x12>
 8005cc4:	4630      	mov	r0, r6
 8005cc6:	f7ff ffc7 	bl	8005c58 <__sinit>
 8005cca:	3648      	adds	r6, #72	; 0x48
 8005ccc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005cd0:	3b01      	subs	r3, #1
 8005cd2:	d503      	bpl.n	8005cdc <__sfp+0x24>
 8005cd4:	6833      	ldr	r3, [r6, #0]
 8005cd6:	b133      	cbz	r3, 8005ce6 <__sfp+0x2e>
 8005cd8:	6836      	ldr	r6, [r6, #0]
 8005cda:	e7f7      	b.n	8005ccc <__sfp+0x14>
 8005cdc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005ce0:	b16d      	cbz	r5, 8005cfe <__sfp+0x46>
 8005ce2:	3468      	adds	r4, #104	; 0x68
 8005ce4:	e7f4      	b.n	8005cd0 <__sfp+0x18>
 8005ce6:	2104      	movs	r1, #4
 8005ce8:	4638      	mov	r0, r7
 8005cea:	f7ff ff9f 	bl	8005c2c <__sfmoreglue>
 8005cee:	6030      	str	r0, [r6, #0]
 8005cf0:	2800      	cmp	r0, #0
 8005cf2:	d1f1      	bne.n	8005cd8 <__sfp+0x20>
 8005cf4:	230c      	movs	r3, #12
 8005cf6:	603b      	str	r3, [r7, #0]
 8005cf8:	4604      	mov	r4, r0
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cfe:	4b0b      	ldr	r3, [pc, #44]	; (8005d2c <__sfp+0x74>)
 8005d00:	6665      	str	r5, [r4, #100]	; 0x64
 8005d02:	e9c4 5500 	strd	r5, r5, [r4]
 8005d06:	60a5      	str	r5, [r4, #8]
 8005d08:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005d0c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005d10:	2208      	movs	r2, #8
 8005d12:	4629      	mov	r1, r5
 8005d14:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005d18:	f7fe faaa 	bl	8004270 <memset>
 8005d1c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005d20:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005d24:	e7e9      	b.n	8005cfa <__sfp+0x42>
 8005d26:	bf00      	nop
 8005d28:	08006e14 	.word	0x08006e14
 8005d2c:	ffff0001 	.word	0xffff0001

08005d30 <_fwalk_reent>:
 8005d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d34:	4680      	mov	r8, r0
 8005d36:	4689      	mov	r9, r1
 8005d38:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005d3c:	2600      	movs	r6, #0
 8005d3e:	b914      	cbnz	r4, 8005d46 <_fwalk_reent+0x16>
 8005d40:	4630      	mov	r0, r6
 8005d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d46:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005d4a:	3f01      	subs	r7, #1
 8005d4c:	d501      	bpl.n	8005d52 <_fwalk_reent+0x22>
 8005d4e:	6824      	ldr	r4, [r4, #0]
 8005d50:	e7f5      	b.n	8005d3e <_fwalk_reent+0xe>
 8005d52:	89ab      	ldrh	r3, [r5, #12]
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d907      	bls.n	8005d68 <_fwalk_reent+0x38>
 8005d58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d5c:	3301      	adds	r3, #1
 8005d5e:	d003      	beq.n	8005d68 <_fwalk_reent+0x38>
 8005d60:	4629      	mov	r1, r5
 8005d62:	4640      	mov	r0, r8
 8005d64:	47c8      	blx	r9
 8005d66:	4306      	orrs	r6, r0
 8005d68:	3568      	adds	r5, #104	; 0x68
 8005d6a:	e7ee      	b.n	8005d4a <_fwalk_reent+0x1a>

08005d6c <_localeconv_r>:
 8005d6c:	4b04      	ldr	r3, [pc, #16]	; (8005d80 <_localeconv_r+0x14>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	6a18      	ldr	r0, [r3, #32]
 8005d72:	4b04      	ldr	r3, [pc, #16]	; (8005d84 <_localeconv_r+0x18>)
 8005d74:	2800      	cmp	r0, #0
 8005d76:	bf08      	it	eq
 8005d78:	4618      	moveq	r0, r3
 8005d7a:	30f0      	adds	r0, #240	; 0xf0
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	2000000c 	.word	0x2000000c
 8005d84:	20000070 	.word	0x20000070

08005d88 <__swhatbuf_r>:
 8005d88:	b570      	push	{r4, r5, r6, lr}
 8005d8a:	460e      	mov	r6, r1
 8005d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d90:	2900      	cmp	r1, #0
 8005d92:	b096      	sub	sp, #88	; 0x58
 8005d94:	4614      	mov	r4, r2
 8005d96:	461d      	mov	r5, r3
 8005d98:	da07      	bge.n	8005daa <__swhatbuf_r+0x22>
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	602b      	str	r3, [r5, #0]
 8005d9e:	89b3      	ldrh	r3, [r6, #12]
 8005da0:	061a      	lsls	r2, r3, #24
 8005da2:	d410      	bmi.n	8005dc6 <__swhatbuf_r+0x3e>
 8005da4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005da8:	e00e      	b.n	8005dc8 <__swhatbuf_r+0x40>
 8005daa:	466a      	mov	r2, sp
 8005dac:	f000 fefc 	bl	8006ba8 <_fstat_r>
 8005db0:	2800      	cmp	r0, #0
 8005db2:	dbf2      	blt.n	8005d9a <__swhatbuf_r+0x12>
 8005db4:	9a01      	ldr	r2, [sp, #4]
 8005db6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005dba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005dbe:	425a      	negs	r2, r3
 8005dc0:	415a      	adcs	r2, r3
 8005dc2:	602a      	str	r2, [r5, #0]
 8005dc4:	e7ee      	b.n	8005da4 <__swhatbuf_r+0x1c>
 8005dc6:	2340      	movs	r3, #64	; 0x40
 8005dc8:	2000      	movs	r0, #0
 8005dca:	6023      	str	r3, [r4, #0]
 8005dcc:	b016      	add	sp, #88	; 0x58
 8005dce:	bd70      	pop	{r4, r5, r6, pc}

08005dd0 <__smakebuf_r>:
 8005dd0:	898b      	ldrh	r3, [r1, #12]
 8005dd2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005dd4:	079d      	lsls	r5, r3, #30
 8005dd6:	4606      	mov	r6, r0
 8005dd8:	460c      	mov	r4, r1
 8005dda:	d507      	bpl.n	8005dec <__smakebuf_r+0x1c>
 8005ddc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005de0:	6023      	str	r3, [r4, #0]
 8005de2:	6123      	str	r3, [r4, #16]
 8005de4:	2301      	movs	r3, #1
 8005de6:	6163      	str	r3, [r4, #20]
 8005de8:	b002      	add	sp, #8
 8005dea:	bd70      	pop	{r4, r5, r6, pc}
 8005dec:	ab01      	add	r3, sp, #4
 8005dee:	466a      	mov	r2, sp
 8005df0:	f7ff ffca 	bl	8005d88 <__swhatbuf_r>
 8005df4:	9900      	ldr	r1, [sp, #0]
 8005df6:	4605      	mov	r5, r0
 8005df8:	4630      	mov	r0, r6
 8005dfa:	f000 fb73 	bl	80064e4 <_malloc_r>
 8005dfe:	b948      	cbnz	r0, 8005e14 <__smakebuf_r+0x44>
 8005e00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e04:	059a      	lsls	r2, r3, #22
 8005e06:	d4ef      	bmi.n	8005de8 <__smakebuf_r+0x18>
 8005e08:	f023 0303 	bic.w	r3, r3, #3
 8005e0c:	f043 0302 	orr.w	r3, r3, #2
 8005e10:	81a3      	strh	r3, [r4, #12]
 8005e12:	e7e3      	b.n	8005ddc <__smakebuf_r+0xc>
 8005e14:	4b0d      	ldr	r3, [pc, #52]	; (8005e4c <__smakebuf_r+0x7c>)
 8005e16:	62b3      	str	r3, [r6, #40]	; 0x28
 8005e18:	89a3      	ldrh	r3, [r4, #12]
 8005e1a:	6020      	str	r0, [r4, #0]
 8005e1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e20:	81a3      	strh	r3, [r4, #12]
 8005e22:	9b00      	ldr	r3, [sp, #0]
 8005e24:	6163      	str	r3, [r4, #20]
 8005e26:	9b01      	ldr	r3, [sp, #4]
 8005e28:	6120      	str	r0, [r4, #16]
 8005e2a:	b15b      	cbz	r3, 8005e44 <__smakebuf_r+0x74>
 8005e2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e30:	4630      	mov	r0, r6
 8005e32:	f000 fecb 	bl	8006bcc <_isatty_r>
 8005e36:	b128      	cbz	r0, 8005e44 <__smakebuf_r+0x74>
 8005e38:	89a3      	ldrh	r3, [r4, #12]
 8005e3a:	f023 0303 	bic.w	r3, r3, #3
 8005e3e:	f043 0301 	orr.w	r3, r3, #1
 8005e42:	81a3      	strh	r3, [r4, #12]
 8005e44:	89a3      	ldrh	r3, [r4, #12]
 8005e46:	431d      	orrs	r5, r3
 8005e48:	81a5      	strh	r5, [r4, #12]
 8005e4a:	e7cd      	b.n	8005de8 <__smakebuf_r+0x18>
 8005e4c:	08005c21 	.word	0x08005c21

08005e50 <malloc>:
 8005e50:	4b02      	ldr	r3, [pc, #8]	; (8005e5c <malloc+0xc>)
 8005e52:	4601      	mov	r1, r0
 8005e54:	6818      	ldr	r0, [r3, #0]
 8005e56:	f000 bb45 	b.w	80064e4 <_malloc_r>
 8005e5a:	bf00      	nop
 8005e5c:	2000000c 	.word	0x2000000c

08005e60 <memcpy>:
 8005e60:	b510      	push	{r4, lr}
 8005e62:	1e43      	subs	r3, r0, #1
 8005e64:	440a      	add	r2, r1
 8005e66:	4291      	cmp	r1, r2
 8005e68:	d100      	bne.n	8005e6c <memcpy+0xc>
 8005e6a:	bd10      	pop	{r4, pc}
 8005e6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e74:	e7f7      	b.n	8005e66 <memcpy+0x6>

08005e76 <_Balloc>:
 8005e76:	b570      	push	{r4, r5, r6, lr}
 8005e78:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005e7a:	4604      	mov	r4, r0
 8005e7c:	460e      	mov	r6, r1
 8005e7e:	b93d      	cbnz	r5, 8005e90 <_Balloc+0x1a>
 8005e80:	2010      	movs	r0, #16
 8005e82:	f7ff ffe5 	bl	8005e50 <malloc>
 8005e86:	6260      	str	r0, [r4, #36]	; 0x24
 8005e88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005e8c:	6005      	str	r5, [r0, #0]
 8005e8e:	60c5      	str	r5, [r0, #12]
 8005e90:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005e92:	68eb      	ldr	r3, [r5, #12]
 8005e94:	b183      	cbz	r3, 8005eb8 <_Balloc+0x42>
 8005e96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005e9e:	b9b8      	cbnz	r0, 8005ed0 <_Balloc+0x5a>
 8005ea0:	2101      	movs	r1, #1
 8005ea2:	fa01 f506 	lsl.w	r5, r1, r6
 8005ea6:	1d6a      	adds	r2, r5, #5
 8005ea8:	0092      	lsls	r2, r2, #2
 8005eaa:	4620      	mov	r0, r4
 8005eac:	f000 fabe 	bl	800642c <_calloc_r>
 8005eb0:	b160      	cbz	r0, 8005ecc <_Balloc+0x56>
 8005eb2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005eb6:	e00e      	b.n	8005ed6 <_Balloc+0x60>
 8005eb8:	2221      	movs	r2, #33	; 0x21
 8005eba:	2104      	movs	r1, #4
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	f000 fab5 	bl	800642c <_calloc_r>
 8005ec2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ec4:	60e8      	str	r0, [r5, #12]
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d1e4      	bne.n	8005e96 <_Balloc+0x20>
 8005ecc:	2000      	movs	r0, #0
 8005ece:	bd70      	pop	{r4, r5, r6, pc}
 8005ed0:	6802      	ldr	r2, [r0, #0]
 8005ed2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005edc:	e7f7      	b.n	8005ece <_Balloc+0x58>

08005ede <_Bfree>:
 8005ede:	b570      	push	{r4, r5, r6, lr}
 8005ee0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005ee2:	4606      	mov	r6, r0
 8005ee4:	460d      	mov	r5, r1
 8005ee6:	b93c      	cbnz	r4, 8005ef8 <_Bfree+0x1a>
 8005ee8:	2010      	movs	r0, #16
 8005eea:	f7ff ffb1 	bl	8005e50 <malloc>
 8005eee:	6270      	str	r0, [r6, #36]	; 0x24
 8005ef0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ef4:	6004      	str	r4, [r0, #0]
 8005ef6:	60c4      	str	r4, [r0, #12]
 8005ef8:	b13d      	cbz	r5, 8005f0a <_Bfree+0x2c>
 8005efa:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005efc:	686a      	ldr	r2, [r5, #4]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f04:	6029      	str	r1, [r5, #0]
 8005f06:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005f0a:	bd70      	pop	{r4, r5, r6, pc}

08005f0c <__multadd>:
 8005f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f10:	690d      	ldr	r5, [r1, #16]
 8005f12:	461f      	mov	r7, r3
 8005f14:	4606      	mov	r6, r0
 8005f16:	460c      	mov	r4, r1
 8005f18:	f101 0c14 	add.w	ip, r1, #20
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	f8dc 0000 	ldr.w	r0, [ip]
 8005f22:	b281      	uxth	r1, r0
 8005f24:	fb02 7101 	mla	r1, r2, r1, r7
 8005f28:	0c0f      	lsrs	r7, r1, #16
 8005f2a:	0c00      	lsrs	r0, r0, #16
 8005f2c:	fb02 7000 	mla	r0, r2, r0, r7
 8005f30:	b289      	uxth	r1, r1
 8005f32:	3301      	adds	r3, #1
 8005f34:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005f38:	429d      	cmp	r5, r3
 8005f3a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005f3e:	f84c 1b04 	str.w	r1, [ip], #4
 8005f42:	dcec      	bgt.n	8005f1e <__multadd+0x12>
 8005f44:	b1d7      	cbz	r7, 8005f7c <__multadd+0x70>
 8005f46:	68a3      	ldr	r3, [r4, #8]
 8005f48:	42ab      	cmp	r3, r5
 8005f4a:	dc12      	bgt.n	8005f72 <__multadd+0x66>
 8005f4c:	6861      	ldr	r1, [r4, #4]
 8005f4e:	4630      	mov	r0, r6
 8005f50:	3101      	adds	r1, #1
 8005f52:	f7ff ff90 	bl	8005e76 <_Balloc>
 8005f56:	6922      	ldr	r2, [r4, #16]
 8005f58:	3202      	adds	r2, #2
 8005f5a:	f104 010c 	add.w	r1, r4, #12
 8005f5e:	4680      	mov	r8, r0
 8005f60:	0092      	lsls	r2, r2, #2
 8005f62:	300c      	adds	r0, #12
 8005f64:	f7ff ff7c 	bl	8005e60 <memcpy>
 8005f68:	4621      	mov	r1, r4
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	f7ff ffb7 	bl	8005ede <_Bfree>
 8005f70:	4644      	mov	r4, r8
 8005f72:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005f76:	3501      	adds	r5, #1
 8005f78:	615f      	str	r7, [r3, #20]
 8005f7a:	6125      	str	r5, [r4, #16]
 8005f7c:	4620      	mov	r0, r4
 8005f7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005f82 <__hi0bits>:
 8005f82:	0c02      	lsrs	r2, r0, #16
 8005f84:	0412      	lsls	r2, r2, #16
 8005f86:	4603      	mov	r3, r0
 8005f88:	b9b2      	cbnz	r2, 8005fb8 <__hi0bits+0x36>
 8005f8a:	0403      	lsls	r3, r0, #16
 8005f8c:	2010      	movs	r0, #16
 8005f8e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005f92:	bf04      	itt	eq
 8005f94:	021b      	lsleq	r3, r3, #8
 8005f96:	3008      	addeq	r0, #8
 8005f98:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005f9c:	bf04      	itt	eq
 8005f9e:	011b      	lsleq	r3, r3, #4
 8005fa0:	3004      	addeq	r0, #4
 8005fa2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005fa6:	bf04      	itt	eq
 8005fa8:	009b      	lsleq	r3, r3, #2
 8005faa:	3002      	addeq	r0, #2
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	db06      	blt.n	8005fbe <__hi0bits+0x3c>
 8005fb0:	005b      	lsls	r3, r3, #1
 8005fb2:	d503      	bpl.n	8005fbc <__hi0bits+0x3a>
 8005fb4:	3001      	adds	r0, #1
 8005fb6:	4770      	bx	lr
 8005fb8:	2000      	movs	r0, #0
 8005fba:	e7e8      	b.n	8005f8e <__hi0bits+0xc>
 8005fbc:	2020      	movs	r0, #32
 8005fbe:	4770      	bx	lr

08005fc0 <__lo0bits>:
 8005fc0:	6803      	ldr	r3, [r0, #0]
 8005fc2:	f013 0207 	ands.w	r2, r3, #7
 8005fc6:	4601      	mov	r1, r0
 8005fc8:	d00b      	beq.n	8005fe2 <__lo0bits+0x22>
 8005fca:	07da      	lsls	r2, r3, #31
 8005fcc:	d423      	bmi.n	8006016 <__lo0bits+0x56>
 8005fce:	0798      	lsls	r0, r3, #30
 8005fd0:	bf49      	itett	mi
 8005fd2:	085b      	lsrmi	r3, r3, #1
 8005fd4:	089b      	lsrpl	r3, r3, #2
 8005fd6:	2001      	movmi	r0, #1
 8005fd8:	600b      	strmi	r3, [r1, #0]
 8005fda:	bf5c      	itt	pl
 8005fdc:	600b      	strpl	r3, [r1, #0]
 8005fde:	2002      	movpl	r0, #2
 8005fe0:	4770      	bx	lr
 8005fe2:	b298      	uxth	r0, r3
 8005fe4:	b9a8      	cbnz	r0, 8006012 <__lo0bits+0x52>
 8005fe6:	0c1b      	lsrs	r3, r3, #16
 8005fe8:	2010      	movs	r0, #16
 8005fea:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005fee:	bf04      	itt	eq
 8005ff0:	0a1b      	lsreq	r3, r3, #8
 8005ff2:	3008      	addeq	r0, #8
 8005ff4:	071a      	lsls	r2, r3, #28
 8005ff6:	bf04      	itt	eq
 8005ff8:	091b      	lsreq	r3, r3, #4
 8005ffa:	3004      	addeq	r0, #4
 8005ffc:	079a      	lsls	r2, r3, #30
 8005ffe:	bf04      	itt	eq
 8006000:	089b      	lsreq	r3, r3, #2
 8006002:	3002      	addeq	r0, #2
 8006004:	07da      	lsls	r2, r3, #31
 8006006:	d402      	bmi.n	800600e <__lo0bits+0x4e>
 8006008:	085b      	lsrs	r3, r3, #1
 800600a:	d006      	beq.n	800601a <__lo0bits+0x5a>
 800600c:	3001      	adds	r0, #1
 800600e:	600b      	str	r3, [r1, #0]
 8006010:	4770      	bx	lr
 8006012:	4610      	mov	r0, r2
 8006014:	e7e9      	b.n	8005fea <__lo0bits+0x2a>
 8006016:	2000      	movs	r0, #0
 8006018:	4770      	bx	lr
 800601a:	2020      	movs	r0, #32
 800601c:	4770      	bx	lr

0800601e <__i2b>:
 800601e:	b510      	push	{r4, lr}
 8006020:	460c      	mov	r4, r1
 8006022:	2101      	movs	r1, #1
 8006024:	f7ff ff27 	bl	8005e76 <_Balloc>
 8006028:	2201      	movs	r2, #1
 800602a:	6144      	str	r4, [r0, #20]
 800602c:	6102      	str	r2, [r0, #16]
 800602e:	bd10      	pop	{r4, pc}

08006030 <__multiply>:
 8006030:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006034:	4614      	mov	r4, r2
 8006036:	690a      	ldr	r2, [r1, #16]
 8006038:	6923      	ldr	r3, [r4, #16]
 800603a:	429a      	cmp	r2, r3
 800603c:	bfb8      	it	lt
 800603e:	460b      	movlt	r3, r1
 8006040:	4688      	mov	r8, r1
 8006042:	bfbc      	itt	lt
 8006044:	46a0      	movlt	r8, r4
 8006046:	461c      	movlt	r4, r3
 8006048:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800604c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006050:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006054:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006058:	eb07 0609 	add.w	r6, r7, r9
 800605c:	42b3      	cmp	r3, r6
 800605e:	bfb8      	it	lt
 8006060:	3101      	addlt	r1, #1
 8006062:	f7ff ff08 	bl	8005e76 <_Balloc>
 8006066:	f100 0514 	add.w	r5, r0, #20
 800606a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800606e:	462b      	mov	r3, r5
 8006070:	2200      	movs	r2, #0
 8006072:	4573      	cmp	r3, lr
 8006074:	d316      	bcc.n	80060a4 <__multiply+0x74>
 8006076:	f104 0214 	add.w	r2, r4, #20
 800607a:	f108 0114 	add.w	r1, r8, #20
 800607e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006082:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006086:	9300      	str	r3, [sp, #0]
 8006088:	9b00      	ldr	r3, [sp, #0]
 800608a:	9201      	str	r2, [sp, #4]
 800608c:	4293      	cmp	r3, r2
 800608e:	d80c      	bhi.n	80060aa <__multiply+0x7a>
 8006090:	2e00      	cmp	r6, #0
 8006092:	dd03      	ble.n	800609c <__multiply+0x6c>
 8006094:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006098:	2b00      	cmp	r3, #0
 800609a:	d05d      	beq.n	8006158 <__multiply+0x128>
 800609c:	6106      	str	r6, [r0, #16]
 800609e:	b003      	add	sp, #12
 80060a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a4:	f843 2b04 	str.w	r2, [r3], #4
 80060a8:	e7e3      	b.n	8006072 <__multiply+0x42>
 80060aa:	f8b2 b000 	ldrh.w	fp, [r2]
 80060ae:	f1bb 0f00 	cmp.w	fp, #0
 80060b2:	d023      	beq.n	80060fc <__multiply+0xcc>
 80060b4:	4689      	mov	r9, r1
 80060b6:	46ac      	mov	ip, r5
 80060b8:	f04f 0800 	mov.w	r8, #0
 80060bc:	f859 4b04 	ldr.w	r4, [r9], #4
 80060c0:	f8dc a000 	ldr.w	sl, [ip]
 80060c4:	b2a3      	uxth	r3, r4
 80060c6:	fa1f fa8a 	uxth.w	sl, sl
 80060ca:	fb0b a303 	mla	r3, fp, r3, sl
 80060ce:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80060d2:	f8dc 4000 	ldr.w	r4, [ip]
 80060d6:	4443      	add	r3, r8
 80060d8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80060dc:	fb0b 840a 	mla	r4, fp, sl, r8
 80060e0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80060e4:	46e2      	mov	sl, ip
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80060ec:	454f      	cmp	r7, r9
 80060ee:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80060f2:	f84a 3b04 	str.w	r3, [sl], #4
 80060f6:	d82b      	bhi.n	8006150 <__multiply+0x120>
 80060f8:	f8cc 8004 	str.w	r8, [ip, #4]
 80060fc:	9b01      	ldr	r3, [sp, #4]
 80060fe:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006102:	3204      	adds	r2, #4
 8006104:	f1ba 0f00 	cmp.w	sl, #0
 8006108:	d020      	beq.n	800614c <__multiply+0x11c>
 800610a:	682b      	ldr	r3, [r5, #0]
 800610c:	4689      	mov	r9, r1
 800610e:	46a8      	mov	r8, r5
 8006110:	f04f 0b00 	mov.w	fp, #0
 8006114:	f8b9 c000 	ldrh.w	ip, [r9]
 8006118:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800611c:	fb0a 440c 	mla	r4, sl, ip, r4
 8006120:	445c      	add	r4, fp
 8006122:	46c4      	mov	ip, r8
 8006124:	b29b      	uxth	r3, r3
 8006126:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800612a:	f84c 3b04 	str.w	r3, [ip], #4
 800612e:	f859 3b04 	ldr.w	r3, [r9], #4
 8006132:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006136:	0c1b      	lsrs	r3, r3, #16
 8006138:	fb0a b303 	mla	r3, sl, r3, fp
 800613c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006140:	454f      	cmp	r7, r9
 8006142:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006146:	d805      	bhi.n	8006154 <__multiply+0x124>
 8006148:	f8c8 3004 	str.w	r3, [r8, #4]
 800614c:	3504      	adds	r5, #4
 800614e:	e79b      	b.n	8006088 <__multiply+0x58>
 8006150:	46d4      	mov	ip, sl
 8006152:	e7b3      	b.n	80060bc <__multiply+0x8c>
 8006154:	46e0      	mov	r8, ip
 8006156:	e7dd      	b.n	8006114 <__multiply+0xe4>
 8006158:	3e01      	subs	r6, #1
 800615a:	e799      	b.n	8006090 <__multiply+0x60>

0800615c <__pow5mult>:
 800615c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006160:	4615      	mov	r5, r2
 8006162:	f012 0203 	ands.w	r2, r2, #3
 8006166:	4606      	mov	r6, r0
 8006168:	460f      	mov	r7, r1
 800616a:	d007      	beq.n	800617c <__pow5mult+0x20>
 800616c:	3a01      	subs	r2, #1
 800616e:	4c21      	ldr	r4, [pc, #132]	; (80061f4 <__pow5mult+0x98>)
 8006170:	2300      	movs	r3, #0
 8006172:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006176:	f7ff fec9 	bl	8005f0c <__multadd>
 800617a:	4607      	mov	r7, r0
 800617c:	10ad      	asrs	r5, r5, #2
 800617e:	d035      	beq.n	80061ec <__pow5mult+0x90>
 8006180:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006182:	b93c      	cbnz	r4, 8006194 <__pow5mult+0x38>
 8006184:	2010      	movs	r0, #16
 8006186:	f7ff fe63 	bl	8005e50 <malloc>
 800618a:	6270      	str	r0, [r6, #36]	; 0x24
 800618c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006190:	6004      	str	r4, [r0, #0]
 8006192:	60c4      	str	r4, [r0, #12]
 8006194:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006198:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800619c:	b94c      	cbnz	r4, 80061b2 <__pow5mult+0x56>
 800619e:	f240 2171 	movw	r1, #625	; 0x271
 80061a2:	4630      	mov	r0, r6
 80061a4:	f7ff ff3b 	bl	800601e <__i2b>
 80061a8:	2300      	movs	r3, #0
 80061aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80061ae:	4604      	mov	r4, r0
 80061b0:	6003      	str	r3, [r0, #0]
 80061b2:	f04f 0800 	mov.w	r8, #0
 80061b6:	07eb      	lsls	r3, r5, #31
 80061b8:	d50a      	bpl.n	80061d0 <__pow5mult+0x74>
 80061ba:	4639      	mov	r1, r7
 80061bc:	4622      	mov	r2, r4
 80061be:	4630      	mov	r0, r6
 80061c0:	f7ff ff36 	bl	8006030 <__multiply>
 80061c4:	4639      	mov	r1, r7
 80061c6:	4681      	mov	r9, r0
 80061c8:	4630      	mov	r0, r6
 80061ca:	f7ff fe88 	bl	8005ede <_Bfree>
 80061ce:	464f      	mov	r7, r9
 80061d0:	106d      	asrs	r5, r5, #1
 80061d2:	d00b      	beq.n	80061ec <__pow5mult+0x90>
 80061d4:	6820      	ldr	r0, [r4, #0]
 80061d6:	b938      	cbnz	r0, 80061e8 <__pow5mult+0x8c>
 80061d8:	4622      	mov	r2, r4
 80061da:	4621      	mov	r1, r4
 80061dc:	4630      	mov	r0, r6
 80061de:	f7ff ff27 	bl	8006030 <__multiply>
 80061e2:	6020      	str	r0, [r4, #0]
 80061e4:	f8c0 8000 	str.w	r8, [r0]
 80061e8:	4604      	mov	r4, r0
 80061ea:	e7e4      	b.n	80061b6 <__pow5mult+0x5a>
 80061ec:	4638      	mov	r0, r7
 80061ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061f2:	bf00      	nop
 80061f4:	08006fb0 	.word	0x08006fb0

080061f8 <__lshift>:
 80061f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061fc:	460c      	mov	r4, r1
 80061fe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006202:	6923      	ldr	r3, [r4, #16]
 8006204:	6849      	ldr	r1, [r1, #4]
 8006206:	eb0a 0903 	add.w	r9, sl, r3
 800620a:	68a3      	ldr	r3, [r4, #8]
 800620c:	4607      	mov	r7, r0
 800620e:	4616      	mov	r6, r2
 8006210:	f109 0501 	add.w	r5, r9, #1
 8006214:	42ab      	cmp	r3, r5
 8006216:	db32      	blt.n	800627e <__lshift+0x86>
 8006218:	4638      	mov	r0, r7
 800621a:	f7ff fe2c 	bl	8005e76 <_Balloc>
 800621e:	2300      	movs	r3, #0
 8006220:	4680      	mov	r8, r0
 8006222:	f100 0114 	add.w	r1, r0, #20
 8006226:	461a      	mov	r2, r3
 8006228:	4553      	cmp	r3, sl
 800622a:	db2b      	blt.n	8006284 <__lshift+0x8c>
 800622c:	6920      	ldr	r0, [r4, #16]
 800622e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006232:	f104 0314 	add.w	r3, r4, #20
 8006236:	f016 021f 	ands.w	r2, r6, #31
 800623a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800623e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006242:	d025      	beq.n	8006290 <__lshift+0x98>
 8006244:	f1c2 0e20 	rsb	lr, r2, #32
 8006248:	2000      	movs	r0, #0
 800624a:	681e      	ldr	r6, [r3, #0]
 800624c:	468a      	mov	sl, r1
 800624e:	4096      	lsls	r6, r2
 8006250:	4330      	orrs	r0, r6
 8006252:	f84a 0b04 	str.w	r0, [sl], #4
 8006256:	f853 0b04 	ldr.w	r0, [r3], #4
 800625a:	459c      	cmp	ip, r3
 800625c:	fa20 f00e 	lsr.w	r0, r0, lr
 8006260:	d814      	bhi.n	800628c <__lshift+0x94>
 8006262:	6048      	str	r0, [r1, #4]
 8006264:	b108      	cbz	r0, 800626a <__lshift+0x72>
 8006266:	f109 0502 	add.w	r5, r9, #2
 800626a:	3d01      	subs	r5, #1
 800626c:	4638      	mov	r0, r7
 800626e:	f8c8 5010 	str.w	r5, [r8, #16]
 8006272:	4621      	mov	r1, r4
 8006274:	f7ff fe33 	bl	8005ede <_Bfree>
 8006278:	4640      	mov	r0, r8
 800627a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800627e:	3101      	adds	r1, #1
 8006280:	005b      	lsls	r3, r3, #1
 8006282:	e7c7      	b.n	8006214 <__lshift+0x1c>
 8006284:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006288:	3301      	adds	r3, #1
 800628a:	e7cd      	b.n	8006228 <__lshift+0x30>
 800628c:	4651      	mov	r1, sl
 800628e:	e7dc      	b.n	800624a <__lshift+0x52>
 8006290:	3904      	subs	r1, #4
 8006292:	f853 2b04 	ldr.w	r2, [r3], #4
 8006296:	f841 2f04 	str.w	r2, [r1, #4]!
 800629a:	459c      	cmp	ip, r3
 800629c:	d8f9      	bhi.n	8006292 <__lshift+0x9a>
 800629e:	e7e4      	b.n	800626a <__lshift+0x72>

080062a0 <__mcmp>:
 80062a0:	6903      	ldr	r3, [r0, #16]
 80062a2:	690a      	ldr	r2, [r1, #16]
 80062a4:	1a9b      	subs	r3, r3, r2
 80062a6:	b530      	push	{r4, r5, lr}
 80062a8:	d10c      	bne.n	80062c4 <__mcmp+0x24>
 80062aa:	0092      	lsls	r2, r2, #2
 80062ac:	3014      	adds	r0, #20
 80062ae:	3114      	adds	r1, #20
 80062b0:	1884      	adds	r4, r0, r2
 80062b2:	4411      	add	r1, r2
 80062b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80062b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80062bc:	4295      	cmp	r5, r2
 80062be:	d003      	beq.n	80062c8 <__mcmp+0x28>
 80062c0:	d305      	bcc.n	80062ce <__mcmp+0x2e>
 80062c2:	2301      	movs	r3, #1
 80062c4:	4618      	mov	r0, r3
 80062c6:	bd30      	pop	{r4, r5, pc}
 80062c8:	42a0      	cmp	r0, r4
 80062ca:	d3f3      	bcc.n	80062b4 <__mcmp+0x14>
 80062cc:	e7fa      	b.n	80062c4 <__mcmp+0x24>
 80062ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80062d2:	e7f7      	b.n	80062c4 <__mcmp+0x24>

080062d4 <__mdiff>:
 80062d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062d8:	460d      	mov	r5, r1
 80062da:	4607      	mov	r7, r0
 80062dc:	4611      	mov	r1, r2
 80062de:	4628      	mov	r0, r5
 80062e0:	4614      	mov	r4, r2
 80062e2:	f7ff ffdd 	bl	80062a0 <__mcmp>
 80062e6:	1e06      	subs	r6, r0, #0
 80062e8:	d108      	bne.n	80062fc <__mdiff+0x28>
 80062ea:	4631      	mov	r1, r6
 80062ec:	4638      	mov	r0, r7
 80062ee:	f7ff fdc2 	bl	8005e76 <_Balloc>
 80062f2:	2301      	movs	r3, #1
 80062f4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80062f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062fc:	bfa4      	itt	ge
 80062fe:	4623      	movge	r3, r4
 8006300:	462c      	movge	r4, r5
 8006302:	4638      	mov	r0, r7
 8006304:	6861      	ldr	r1, [r4, #4]
 8006306:	bfa6      	itte	ge
 8006308:	461d      	movge	r5, r3
 800630a:	2600      	movge	r6, #0
 800630c:	2601      	movlt	r6, #1
 800630e:	f7ff fdb2 	bl	8005e76 <_Balloc>
 8006312:	692b      	ldr	r3, [r5, #16]
 8006314:	60c6      	str	r6, [r0, #12]
 8006316:	6926      	ldr	r6, [r4, #16]
 8006318:	f105 0914 	add.w	r9, r5, #20
 800631c:	f104 0214 	add.w	r2, r4, #20
 8006320:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006324:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006328:	f100 0514 	add.w	r5, r0, #20
 800632c:	f04f 0e00 	mov.w	lr, #0
 8006330:	f852 ab04 	ldr.w	sl, [r2], #4
 8006334:	f859 4b04 	ldr.w	r4, [r9], #4
 8006338:	fa1e f18a 	uxtah	r1, lr, sl
 800633c:	b2a3      	uxth	r3, r4
 800633e:	1ac9      	subs	r1, r1, r3
 8006340:	0c23      	lsrs	r3, r4, #16
 8006342:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006346:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800634a:	b289      	uxth	r1, r1
 800634c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006350:	45c8      	cmp	r8, r9
 8006352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006356:	4694      	mov	ip, r2
 8006358:	f845 3b04 	str.w	r3, [r5], #4
 800635c:	d8e8      	bhi.n	8006330 <__mdiff+0x5c>
 800635e:	45bc      	cmp	ip, r7
 8006360:	d304      	bcc.n	800636c <__mdiff+0x98>
 8006362:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006366:	b183      	cbz	r3, 800638a <__mdiff+0xb6>
 8006368:	6106      	str	r6, [r0, #16]
 800636a:	e7c5      	b.n	80062f8 <__mdiff+0x24>
 800636c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006370:	fa1e f381 	uxtah	r3, lr, r1
 8006374:	141a      	asrs	r2, r3, #16
 8006376:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800637a:	b29b      	uxth	r3, r3
 800637c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006380:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006384:	f845 3b04 	str.w	r3, [r5], #4
 8006388:	e7e9      	b.n	800635e <__mdiff+0x8a>
 800638a:	3e01      	subs	r6, #1
 800638c:	e7e9      	b.n	8006362 <__mdiff+0x8e>

0800638e <__d2b>:
 800638e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006392:	460e      	mov	r6, r1
 8006394:	2101      	movs	r1, #1
 8006396:	ec59 8b10 	vmov	r8, r9, d0
 800639a:	4615      	mov	r5, r2
 800639c:	f7ff fd6b 	bl	8005e76 <_Balloc>
 80063a0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80063a4:	4607      	mov	r7, r0
 80063a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80063aa:	bb34      	cbnz	r4, 80063fa <__d2b+0x6c>
 80063ac:	9301      	str	r3, [sp, #4]
 80063ae:	f1b8 0300 	subs.w	r3, r8, #0
 80063b2:	d027      	beq.n	8006404 <__d2b+0x76>
 80063b4:	a802      	add	r0, sp, #8
 80063b6:	f840 3d08 	str.w	r3, [r0, #-8]!
 80063ba:	f7ff fe01 	bl	8005fc0 <__lo0bits>
 80063be:	9900      	ldr	r1, [sp, #0]
 80063c0:	b1f0      	cbz	r0, 8006400 <__d2b+0x72>
 80063c2:	9a01      	ldr	r2, [sp, #4]
 80063c4:	f1c0 0320 	rsb	r3, r0, #32
 80063c8:	fa02 f303 	lsl.w	r3, r2, r3
 80063cc:	430b      	orrs	r3, r1
 80063ce:	40c2      	lsrs	r2, r0
 80063d0:	617b      	str	r3, [r7, #20]
 80063d2:	9201      	str	r2, [sp, #4]
 80063d4:	9b01      	ldr	r3, [sp, #4]
 80063d6:	61bb      	str	r3, [r7, #24]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	bf14      	ite	ne
 80063dc:	2102      	movne	r1, #2
 80063de:	2101      	moveq	r1, #1
 80063e0:	6139      	str	r1, [r7, #16]
 80063e2:	b1c4      	cbz	r4, 8006416 <__d2b+0x88>
 80063e4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80063e8:	4404      	add	r4, r0
 80063ea:	6034      	str	r4, [r6, #0]
 80063ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80063f0:	6028      	str	r0, [r5, #0]
 80063f2:	4638      	mov	r0, r7
 80063f4:	b003      	add	sp, #12
 80063f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80063fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80063fe:	e7d5      	b.n	80063ac <__d2b+0x1e>
 8006400:	6179      	str	r1, [r7, #20]
 8006402:	e7e7      	b.n	80063d4 <__d2b+0x46>
 8006404:	a801      	add	r0, sp, #4
 8006406:	f7ff fddb 	bl	8005fc0 <__lo0bits>
 800640a:	9b01      	ldr	r3, [sp, #4]
 800640c:	617b      	str	r3, [r7, #20]
 800640e:	2101      	movs	r1, #1
 8006410:	6139      	str	r1, [r7, #16]
 8006412:	3020      	adds	r0, #32
 8006414:	e7e5      	b.n	80063e2 <__d2b+0x54>
 8006416:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800641a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800641e:	6030      	str	r0, [r6, #0]
 8006420:	6918      	ldr	r0, [r3, #16]
 8006422:	f7ff fdae 	bl	8005f82 <__hi0bits>
 8006426:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800642a:	e7e1      	b.n	80063f0 <__d2b+0x62>

0800642c <_calloc_r>:
 800642c:	b538      	push	{r3, r4, r5, lr}
 800642e:	fb02 f401 	mul.w	r4, r2, r1
 8006432:	4621      	mov	r1, r4
 8006434:	f000 f856 	bl	80064e4 <_malloc_r>
 8006438:	4605      	mov	r5, r0
 800643a:	b118      	cbz	r0, 8006444 <_calloc_r+0x18>
 800643c:	4622      	mov	r2, r4
 800643e:	2100      	movs	r1, #0
 8006440:	f7fd ff16 	bl	8004270 <memset>
 8006444:	4628      	mov	r0, r5
 8006446:	bd38      	pop	{r3, r4, r5, pc}

08006448 <_free_r>:
 8006448:	b538      	push	{r3, r4, r5, lr}
 800644a:	4605      	mov	r5, r0
 800644c:	2900      	cmp	r1, #0
 800644e:	d045      	beq.n	80064dc <_free_r+0x94>
 8006450:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006454:	1f0c      	subs	r4, r1, #4
 8006456:	2b00      	cmp	r3, #0
 8006458:	bfb8      	it	lt
 800645a:	18e4      	addlt	r4, r4, r3
 800645c:	f000 fc03 	bl	8006c66 <__malloc_lock>
 8006460:	4a1f      	ldr	r2, [pc, #124]	; (80064e0 <_free_r+0x98>)
 8006462:	6813      	ldr	r3, [r2, #0]
 8006464:	4610      	mov	r0, r2
 8006466:	b933      	cbnz	r3, 8006476 <_free_r+0x2e>
 8006468:	6063      	str	r3, [r4, #4]
 800646a:	6014      	str	r4, [r2, #0]
 800646c:	4628      	mov	r0, r5
 800646e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006472:	f000 bbf9 	b.w	8006c68 <__malloc_unlock>
 8006476:	42a3      	cmp	r3, r4
 8006478:	d90c      	bls.n	8006494 <_free_r+0x4c>
 800647a:	6821      	ldr	r1, [r4, #0]
 800647c:	1862      	adds	r2, r4, r1
 800647e:	4293      	cmp	r3, r2
 8006480:	bf04      	itt	eq
 8006482:	681a      	ldreq	r2, [r3, #0]
 8006484:	685b      	ldreq	r3, [r3, #4]
 8006486:	6063      	str	r3, [r4, #4]
 8006488:	bf04      	itt	eq
 800648a:	1852      	addeq	r2, r2, r1
 800648c:	6022      	streq	r2, [r4, #0]
 800648e:	6004      	str	r4, [r0, #0]
 8006490:	e7ec      	b.n	800646c <_free_r+0x24>
 8006492:	4613      	mov	r3, r2
 8006494:	685a      	ldr	r2, [r3, #4]
 8006496:	b10a      	cbz	r2, 800649c <_free_r+0x54>
 8006498:	42a2      	cmp	r2, r4
 800649a:	d9fa      	bls.n	8006492 <_free_r+0x4a>
 800649c:	6819      	ldr	r1, [r3, #0]
 800649e:	1858      	adds	r0, r3, r1
 80064a0:	42a0      	cmp	r0, r4
 80064a2:	d10b      	bne.n	80064bc <_free_r+0x74>
 80064a4:	6820      	ldr	r0, [r4, #0]
 80064a6:	4401      	add	r1, r0
 80064a8:	1858      	adds	r0, r3, r1
 80064aa:	4282      	cmp	r2, r0
 80064ac:	6019      	str	r1, [r3, #0]
 80064ae:	d1dd      	bne.n	800646c <_free_r+0x24>
 80064b0:	6810      	ldr	r0, [r2, #0]
 80064b2:	6852      	ldr	r2, [r2, #4]
 80064b4:	605a      	str	r2, [r3, #4]
 80064b6:	4401      	add	r1, r0
 80064b8:	6019      	str	r1, [r3, #0]
 80064ba:	e7d7      	b.n	800646c <_free_r+0x24>
 80064bc:	d902      	bls.n	80064c4 <_free_r+0x7c>
 80064be:	230c      	movs	r3, #12
 80064c0:	602b      	str	r3, [r5, #0]
 80064c2:	e7d3      	b.n	800646c <_free_r+0x24>
 80064c4:	6820      	ldr	r0, [r4, #0]
 80064c6:	1821      	adds	r1, r4, r0
 80064c8:	428a      	cmp	r2, r1
 80064ca:	bf04      	itt	eq
 80064cc:	6811      	ldreq	r1, [r2, #0]
 80064ce:	6852      	ldreq	r2, [r2, #4]
 80064d0:	6062      	str	r2, [r4, #4]
 80064d2:	bf04      	itt	eq
 80064d4:	1809      	addeq	r1, r1, r0
 80064d6:	6021      	streq	r1, [r4, #0]
 80064d8:	605c      	str	r4, [r3, #4]
 80064da:	e7c7      	b.n	800646c <_free_r+0x24>
 80064dc:	bd38      	pop	{r3, r4, r5, pc}
 80064de:	bf00      	nop
 80064e0:	20000208 	.word	0x20000208

080064e4 <_malloc_r>:
 80064e4:	b570      	push	{r4, r5, r6, lr}
 80064e6:	1ccd      	adds	r5, r1, #3
 80064e8:	f025 0503 	bic.w	r5, r5, #3
 80064ec:	3508      	adds	r5, #8
 80064ee:	2d0c      	cmp	r5, #12
 80064f0:	bf38      	it	cc
 80064f2:	250c      	movcc	r5, #12
 80064f4:	2d00      	cmp	r5, #0
 80064f6:	4606      	mov	r6, r0
 80064f8:	db01      	blt.n	80064fe <_malloc_r+0x1a>
 80064fa:	42a9      	cmp	r1, r5
 80064fc:	d903      	bls.n	8006506 <_malloc_r+0x22>
 80064fe:	230c      	movs	r3, #12
 8006500:	6033      	str	r3, [r6, #0]
 8006502:	2000      	movs	r0, #0
 8006504:	bd70      	pop	{r4, r5, r6, pc}
 8006506:	f000 fbae 	bl	8006c66 <__malloc_lock>
 800650a:	4a21      	ldr	r2, [pc, #132]	; (8006590 <_malloc_r+0xac>)
 800650c:	6814      	ldr	r4, [r2, #0]
 800650e:	4621      	mov	r1, r4
 8006510:	b991      	cbnz	r1, 8006538 <_malloc_r+0x54>
 8006512:	4c20      	ldr	r4, [pc, #128]	; (8006594 <_malloc_r+0xb0>)
 8006514:	6823      	ldr	r3, [r4, #0]
 8006516:	b91b      	cbnz	r3, 8006520 <_malloc_r+0x3c>
 8006518:	4630      	mov	r0, r6
 800651a:	f000 facf 	bl	8006abc <_sbrk_r>
 800651e:	6020      	str	r0, [r4, #0]
 8006520:	4629      	mov	r1, r5
 8006522:	4630      	mov	r0, r6
 8006524:	f000 faca 	bl	8006abc <_sbrk_r>
 8006528:	1c43      	adds	r3, r0, #1
 800652a:	d124      	bne.n	8006576 <_malloc_r+0x92>
 800652c:	230c      	movs	r3, #12
 800652e:	6033      	str	r3, [r6, #0]
 8006530:	4630      	mov	r0, r6
 8006532:	f000 fb99 	bl	8006c68 <__malloc_unlock>
 8006536:	e7e4      	b.n	8006502 <_malloc_r+0x1e>
 8006538:	680b      	ldr	r3, [r1, #0]
 800653a:	1b5b      	subs	r3, r3, r5
 800653c:	d418      	bmi.n	8006570 <_malloc_r+0x8c>
 800653e:	2b0b      	cmp	r3, #11
 8006540:	d90f      	bls.n	8006562 <_malloc_r+0x7e>
 8006542:	600b      	str	r3, [r1, #0]
 8006544:	50cd      	str	r5, [r1, r3]
 8006546:	18cc      	adds	r4, r1, r3
 8006548:	4630      	mov	r0, r6
 800654a:	f000 fb8d 	bl	8006c68 <__malloc_unlock>
 800654e:	f104 000b 	add.w	r0, r4, #11
 8006552:	1d23      	adds	r3, r4, #4
 8006554:	f020 0007 	bic.w	r0, r0, #7
 8006558:	1ac3      	subs	r3, r0, r3
 800655a:	d0d3      	beq.n	8006504 <_malloc_r+0x20>
 800655c:	425a      	negs	r2, r3
 800655e:	50e2      	str	r2, [r4, r3]
 8006560:	e7d0      	b.n	8006504 <_malloc_r+0x20>
 8006562:	428c      	cmp	r4, r1
 8006564:	684b      	ldr	r3, [r1, #4]
 8006566:	bf16      	itet	ne
 8006568:	6063      	strne	r3, [r4, #4]
 800656a:	6013      	streq	r3, [r2, #0]
 800656c:	460c      	movne	r4, r1
 800656e:	e7eb      	b.n	8006548 <_malloc_r+0x64>
 8006570:	460c      	mov	r4, r1
 8006572:	6849      	ldr	r1, [r1, #4]
 8006574:	e7cc      	b.n	8006510 <_malloc_r+0x2c>
 8006576:	1cc4      	adds	r4, r0, #3
 8006578:	f024 0403 	bic.w	r4, r4, #3
 800657c:	42a0      	cmp	r0, r4
 800657e:	d005      	beq.n	800658c <_malloc_r+0xa8>
 8006580:	1a21      	subs	r1, r4, r0
 8006582:	4630      	mov	r0, r6
 8006584:	f000 fa9a 	bl	8006abc <_sbrk_r>
 8006588:	3001      	adds	r0, #1
 800658a:	d0cf      	beq.n	800652c <_malloc_r+0x48>
 800658c:	6025      	str	r5, [r4, #0]
 800658e:	e7db      	b.n	8006548 <_malloc_r+0x64>
 8006590:	20000208 	.word	0x20000208
 8006594:	2000020c 	.word	0x2000020c

08006598 <__ssputs_r>:
 8006598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800659c:	688e      	ldr	r6, [r1, #8]
 800659e:	429e      	cmp	r6, r3
 80065a0:	4682      	mov	sl, r0
 80065a2:	460c      	mov	r4, r1
 80065a4:	4690      	mov	r8, r2
 80065a6:	4699      	mov	r9, r3
 80065a8:	d837      	bhi.n	800661a <__ssputs_r+0x82>
 80065aa:	898a      	ldrh	r2, [r1, #12]
 80065ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80065b0:	d031      	beq.n	8006616 <__ssputs_r+0x7e>
 80065b2:	6825      	ldr	r5, [r4, #0]
 80065b4:	6909      	ldr	r1, [r1, #16]
 80065b6:	1a6f      	subs	r7, r5, r1
 80065b8:	6965      	ldr	r5, [r4, #20]
 80065ba:	2302      	movs	r3, #2
 80065bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80065c0:	fb95 f5f3 	sdiv	r5, r5, r3
 80065c4:	f109 0301 	add.w	r3, r9, #1
 80065c8:	443b      	add	r3, r7
 80065ca:	429d      	cmp	r5, r3
 80065cc:	bf38      	it	cc
 80065ce:	461d      	movcc	r5, r3
 80065d0:	0553      	lsls	r3, r2, #21
 80065d2:	d530      	bpl.n	8006636 <__ssputs_r+0x9e>
 80065d4:	4629      	mov	r1, r5
 80065d6:	f7ff ff85 	bl	80064e4 <_malloc_r>
 80065da:	4606      	mov	r6, r0
 80065dc:	b950      	cbnz	r0, 80065f4 <__ssputs_r+0x5c>
 80065de:	230c      	movs	r3, #12
 80065e0:	f8ca 3000 	str.w	r3, [sl]
 80065e4:	89a3      	ldrh	r3, [r4, #12]
 80065e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065ea:	81a3      	strh	r3, [r4, #12]
 80065ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065f4:	463a      	mov	r2, r7
 80065f6:	6921      	ldr	r1, [r4, #16]
 80065f8:	f7ff fc32 	bl	8005e60 <memcpy>
 80065fc:	89a3      	ldrh	r3, [r4, #12]
 80065fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006602:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006606:	81a3      	strh	r3, [r4, #12]
 8006608:	6126      	str	r6, [r4, #16]
 800660a:	6165      	str	r5, [r4, #20]
 800660c:	443e      	add	r6, r7
 800660e:	1bed      	subs	r5, r5, r7
 8006610:	6026      	str	r6, [r4, #0]
 8006612:	60a5      	str	r5, [r4, #8]
 8006614:	464e      	mov	r6, r9
 8006616:	454e      	cmp	r6, r9
 8006618:	d900      	bls.n	800661c <__ssputs_r+0x84>
 800661a:	464e      	mov	r6, r9
 800661c:	4632      	mov	r2, r6
 800661e:	4641      	mov	r1, r8
 8006620:	6820      	ldr	r0, [r4, #0]
 8006622:	f000 fb07 	bl	8006c34 <memmove>
 8006626:	68a3      	ldr	r3, [r4, #8]
 8006628:	1b9b      	subs	r3, r3, r6
 800662a:	60a3      	str	r3, [r4, #8]
 800662c:	6823      	ldr	r3, [r4, #0]
 800662e:	441e      	add	r6, r3
 8006630:	6026      	str	r6, [r4, #0]
 8006632:	2000      	movs	r0, #0
 8006634:	e7dc      	b.n	80065f0 <__ssputs_r+0x58>
 8006636:	462a      	mov	r2, r5
 8006638:	f000 fb17 	bl	8006c6a <_realloc_r>
 800663c:	4606      	mov	r6, r0
 800663e:	2800      	cmp	r0, #0
 8006640:	d1e2      	bne.n	8006608 <__ssputs_r+0x70>
 8006642:	6921      	ldr	r1, [r4, #16]
 8006644:	4650      	mov	r0, sl
 8006646:	f7ff feff 	bl	8006448 <_free_r>
 800664a:	e7c8      	b.n	80065de <__ssputs_r+0x46>

0800664c <_svfiprintf_r>:
 800664c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006650:	461d      	mov	r5, r3
 8006652:	898b      	ldrh	r3, [r1, #12]
 8006654:	061f      	lsls	r7, r3, #24
 8006656:	b09d      	sub	sp, #116	; 0x74
 8006658:	4680      	mov	r8, r0
 800665a:	460c      	mov	r4, r1
 800665c:	4616      	mov	r6, r2
 800665e:	d50f      	bpl.n	8006680 <_svfiprintf_r+0x34>
 8006660:	690b      	ldr	r3, [r1, #16]
 8006662:	b96b      	cbnz	r3, 8006680 <_svfiprintf_r+0x34>
 8006664:	2140      	movs	r1, #64	; 0x40
 8006666:	f7ff ff3d 	bl	80064e4 <_malloc_r>
 800666a:	6020      	str	r0, [r4, #0]
 800666c:	6120      	str	r0, [r4, #16]
 800666e:	b928      	cbnz	r0, 800667c <_svfiprintf_r+0x30>
 8006670:	230c      	movs	r3, #12
 8006672:	f8c8 3000 	str.w	r3, [r8]
 8006676:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800667a:	e0c8      	b.n	800680e <_svfiprintf_r+0x1c2>
 800667c:	2340      	movs	r3, #64	; 0x40
 800667e:	6163      	str	r3, [r4, #20]
 8006680:	2300      	movs	r3, #0
 8006682:	9309      	str	r3, [sp, #36]	; 0x24
 8006684:	2320      	movs	r3, #32
 8006686:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800668a:	2330      	movs	r3, #48	; 0x30
 800668c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006690:	9503      	str	r5, [sp, #12]
 8006692:	f04f 0b01 	mov.w	fp, #1
 8006696:	4637      	mov	r7, r6
 8006698:	463d      	mov	r5, r7
 800669a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800669e:	b10b      	cbz	r3, 80066a4 <_svfiprintf_r+0x58>
 80066a0:	2b25      	cmp	r3, #37	; 0x25
 80066a2:	d13e      	bne.n	8006722 <_svfiprintf_r+0xd6>
 80066a4:	ebb7 0a06 	subs.w	sl, r7, r6
 80066a8:	d00b      	beq.n	80066c2 <_svfiprintf_r+0x76>
 80066aa:	4653      	mov	r3, sl
 80066ac:	4632      	mov	r2, r6
 80066ae:	4621      	mov	r1, r4
 80066b0:	4640      	mov	r0, r8
 80066b2:	f7ff ff71 	bl	8006598 <__ssputs_r>
 80066b6:	3001      	adds	r0, #1
 80066b8:	f000 80a4 	beq.w	8006804 <_svfiprintf_r+0x1b8>
 80066bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066be:	4453      	add	r3, sl
 80066c0:	9309      	str	r3, [sp, #36]	; 0x24
 80066c2:	783b      	ldrb	r3, [r7, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	f000 809d 	beq.w	8006804 <_svfiprintf_r+0x1b8>
 80066ca:	2300      	movs	r3, #0
 80066cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80066d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066d4:	9304      	str	r3, [sp, #16]
 80066d6:	9307      	str	r3, [sp, #28]
 80066d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80066dc:	931a      	str	r3, [sp, #104]	; 0x68
 80066de:	462f      	mov	r7, r5
 80066e0:	2205      	movs	r2, #5
 80066e2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80066e6:	4850      	ldr	r0, [pc, #320]	; (8006828 <_svfiprintf_r+0x1dc>)
 80066e8:	f7f9 fd7a 	bl	80001e0 <memchr>
 80066ec:	9b04      	ldr	r3, [sp, #16]
 80066ee:	b9d0      	cbnz	r0, 8006726 <_svfiprintf_r+0xda>
 80066f0:	06d9      	lsls	r1, r3, #27
 80066f2:	bf44      	itt	mi
 80066f4:	2220      	movmi	r2, #32
 80066f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80066fa:	071a      	lsls	r2, r3, #28
 80066fc:	bf44      	itt	mi
 80066fe:	222b      	movmi	r2, #43	; 0x2b
 8006700:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006704:	782a      	ldrb	r2, [r5, #0]
 8006706:	2a2a      	cmp	r2, #42	; 0x2a
 8006708:	d015      	beq.n	8006736 <_svfiprintf_r+0xea>
 800670a:	9a07      	ldr	r2, [sp, #28]
 800670c:	462f      	mov	r7, r5
 800670e:	2000      	movs	r0, #0
 8006710:	250a      	movs	r5, #10
 8006712:	4639      	mov	r1, r7
 8006714:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006718:	3b30      	subs	r3, #48	; 0x30
 800671a:	2b09      	cmp	r3, #9
 800671c:	d94d      	bls.n	80067ba <_svfiprintf_r+0x16e>
 800671e:	b1b8      	cbz	r0, 8006750 <_svfiprintf_r+0x104>
 8006720:	e00f      	b.n	8006742 <_svfiprintf_r+0xf6>
 8006722:	462f      	mov	r7, r5
 8006724:	e7b8      	b.n	8006698 <_svfiprintf_r+0x4c>
 8006726:	4a40      	ldr	r2, [pc, #256]	; (8006828 <_svfiprintf_r+0x1dc>)
 8006728:	1a80      	subs	r0, r0, r2
 800672a:	fa0b f000 	lsl.w	r0, fp, r0
 800672e:	4318      	orrs	r0, r3
 8006730:	9004      	str	r0, [sp, #16]
 8006732:	463d      	mov	r5, r7
 8006734:	e7d3      	b.n	80066de <_svfiprintf_r+0x92>
 8006736:	9a03      	ldr	r2, [sp, #12]
 8006738:	1d11      	adds	r1, r2, #4
 800673a:	6812      	ldr	r2, [r2, #0]
 800673c:	9103      	str	r1, [sp, #12]
 800673e:	2a00      	cmp	r2, #0
 8006740:	db01      	blt.n	8006746 <_svfiprintf_r+0xfa>
 8006742:	9207      	str	r2, [sp, #28]
 8006744:	e004      	b.n	8006750 <_svfiprintf_r+0x104>
 8006746:	4252      	negs	r2, r2
 8006748:	f043 0302 	orr.w	r3, r3, #2
 800674c:	9207      	str	r2, [sp, #28]
 800674e:	9304      	str	r3, [sp, #16]
 8006750:	783b      	ldrb	r3, [r7, #0]
 8006752:	2b2e      	cmp	r3, #46	; 0x2e
 8006754:	d10c      	bne.n	8006770 <_svfiprintf_r+0x124>
 8006756:	787b      	ldrb	r3, [r7, #1]
 8006758:	2b2a      	cmp	r3, #42	; 0x2a
 800675a:	d133      	bne.n	80067c4 <_svfiprintf_r+0x178>
 800675c:	9b03      	ldr	r3, [sp, #12]
 800675e:	1d1a      	adds	r2, r3, #4
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	9203      	str	r2, [sp, #12]
 8006764:	2b00      	cmp	r3, #0
 8006766:	bfb8      	it	lt
 8006768:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800676c:	3702      	adds	r7, #2
 800676e:	9305      	str	r3, [sp, #20]
 8006770:	4d2e      	ldr	r5, [pc, #184]	; (800682c <_svfiprintf_r+0x1e0>)
 8006772:	7839      	ldrb	r1, [r7, #0]
 8006774:	2203      	movs	r2, #3
 8006776:	4628      	mov	r0, r5
 8006778:	f7f9 fd32 	bl	80001e0 <memchr>
 800677c:	b138      	cbz	r0, 800678e <_svfiprintf_r+0x142>
 800677e:	2340      	movs	r3, #64	; 0x40
 8006780:	1b40      	subs	r0, r0, r5
 8006782:	fa03 f000 	lsl.w	r0, r3, r0
 8006786:	9b04      	ldr	r3, [sp, #16]
 8006788:	4303      	orrs	r3, r0
 800678a:	3701      	adds	r7, #1
 800678c:	9304      	str	r3, [sp, #16]
 800678e:	7839      	ldrb	r1, [r7, #0]
 8006790:	4827      	ldr	r0, [pc, #156]	; (8006830 <_svfiprintf_r+0x1e4>)
 8006792:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006796:	2206      	movs	r2, #6
 8006798:	1c7e      	adds	r6, r7, #1
 800679a:	f7f9 fd21 	bl	80001e0 <memchr>
 800679e:	2800      	cmp	r0, #0
 80067a0:	d038      	beq.n	8006814 <_svfiprintf_r+0x1c8>
 80067a2:	4b24      	ldr	r3, [pc, #144]	; (8006834 <_svfiprintf_r+0x1e8>)
 80067a4:	bb13      	cbnz	r3, 80067ec <_svfiprintf_r+0x1a0>
 80067a6:	9b03      	ldr	r3, [sp, #12]
 80067a8:	3307      	adds	r3, #7
 80067aa:	f023 0307 	bic.w	r3, r3, #7
 80067ae:	3308      	adds	r3, #8
 80067b0:	9303      	str	r3, [sp, #12]
 80067b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067b4:	444b      	add	r3, r9
 80067b6:	9309      	str	r3, [sp, #36]	; 0x24
 80067b8:	e76d      	b.n	8006696 <_svfiprintf_r+0x4a>
 80067ba:	fb05 3202 	mla	r2, r5, r2, r3
 80067be:	2001      	movs	r0, #1
 80067c0:	460f      	mov	r7, r1
 80067c2:	e7a6      	b.n	8006712 <_svfiprintf_r+0xc6>
 80067c4:	2300      	movs	r3, #0
 80067c6:	3701      	adds	r7, #1
 80067c8:	9305      	str	r3, [sp, #20]
 80067ca:	4619      	mov	r1, r3
 80067cc:	250a      	movs	r5, #10
 80067ce:	4638      	mov	r0, r7
 80067d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067d4:	3a30      	subs	r2, #48	; 0x30
 80067d6:	2a09      	cmp	r2, #9
 80067d8:	d903      	bls.n	80067e2 <_svfiprintf_r+0x196>
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d0c8      	beq.n	8006770 <_svfiprintf_r+0x124>
 80067de:	9105      	str	r1, [sp, #20]
 80067e0:	e7c6      	b.n	8006770 <_svfiprintf_r+0x124>
 80067e2:	fb05 2101 	mla	r1, r5, r1, r2
 80067e6:	2301      	movs	r3, #1
 80067e8:	4607      	mov	r7, r0
 80067ea:	e7f0      	b.n	80067ce <_svfiprintf_r+0x182>
 80067ec:	ab03      	add	r3, sp, #12
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	4622      	mov	r2, r4
 80067f2:	4b11      	ldr	r3, [pc, #68]	; (8006838 <_svfiprintf_r+0x1ec>)
 80067f4:	a904      	add	r1, sp, #16
 80067f6:	4640      	mov	r0, r8
 80067f8:	f7fd fdd6 	bl	80043a8 <_printf_float>
 80067fc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006800:	4681      	mov	r9, r0
 8006802:	d1d6      	bne.n	80067b2 <_svfiprintf_r+0x166>
 8006804:	89a3      	ldrh	r3, [r4, #12]
 8006806:	065b      	lsls	r3, r3, #25
 8006808:	f53f af35 	bmi.w	8006676 <_svfiprintf_r+0x2a>
 800680c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800680e:	b01d      	add	sp, #116	; 0x74
 8006810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006814:	ab03      	add	r3, sp, #12
 8006816:	9300      	str	r3, [sp, #0]
 8006818:	4622      	mov	r2, r4
 800681a:	4b07      	ldr	r3, [pc, #28]	; (8006838 <_svfiprintf_r+0x1ec>)
 800681c:	a904      	add	r1, sp, #16
 800681e:	4640      	mov	r0, r8
 8006820:	f7fe f878 	bl	8004914 <_printf_i>
 8006824:	e7ea      	b.n	80067fc <_svfiprintf_r+0x1b0>
 8006826:	bf00      	nop
 8006828:	08006fbc 	.word	0x08006fbc
 800682c:	08006fc2 	.word	0x08006fc2
 8006830:	08006fc6 	.word	0x08006fc6
 8006834:	080043a9 	.word	0x080043a9
 8006838:	08006599 	.word	0x08006599

0800683c <__sfputc_r>:
 800683c:	6893      	ldr	r3, [r2, #8]
 800683e:	3b01      	subs	r3, #1
 8006840:	2b00      	cmp	r3, #0
 8006842:	b410      	push	{r4}
 8006844:	6093      	str	r3, [r2, #8]
 8006846:	da08      	bge.n	800685a <__sfputc_r+0x1e>
 8006848:	6994      	ldr	r4, [r2, #24]
 800684a:	42a3      	cmp	r3, r4
 800684c:	db01      	blt.n	8006852 <__sfputc_r+0x16>
 800684e:	290a      	cmp	r1, #10
 8006850:	d103      	bne.n	800685a <__sfputc_r+0x1e>
 8006852:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006856:	f7fe ba0b 	b.w	8004c70 <__swbuf_r>
 800685a:	6813      	ldr	r3, [r2, #0]
 800685c:	1c58      	adds	r0, r3, #1
 800685e:	6010      	str	r0, [r2, #0]
 8006860:	7019      	strb	r1, [r3, #0]
 8006862:	4608      	mov	r0, r1
 8006864:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006868:	4770      	bx	lr

0800686a <__sfputs_r>:
 800686a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800686c:	4606      	mov	r6, r0
 800686e:	460f      	mov	r7, r1
 8006870:	4614      	mov	r4, r2
 8006872:	18d5      	adds	r5, r2, r3
 8006874:	42ac      	cmp	r4, r5
 8006876:	d101      	bne.n	800687c <__sfputs_r+0x12>
 8006878:	2000      	movs	r0, #0
 800687a:	e007      	b.n	800688c <__sfputs_r+0x22>
 800687c:	463a      	mov	r2, r7
 800687e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006882:	4630      	mov	r0, r6
 8006884:	f7ff ffda 	bl	800683c <__sfputc_r>
 8006888:	1c43      	adds	r3, r0, #1
 800688a:	d1f3      	bne.n	8006874 <__sfputs_r+0xa>
 800688c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006890 <_vfiprintf_r>:
 8006890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006894:	460c      	mov	r4, r1
 8006896:	b09d      	sub	sp, #116	; 0x74
 8006898:	4617      	mov	r7, r2
 800689a:	461d      	mov	r5, r3
 800689c:	4606      	mov	r6, r0
 800689e:	b118      	cbz	r0, 80068a8 <_vfiprintf_r+0x18>
 80068a0:	6983      	ldr	r3, [r0, #24]
 80068a2:	b90b      	cbnz	r3, 80068a8 <_vfiprintf_r+0x18>
 80068a4:	f7ff f9d8 	bl	8005c58 <__sinit>
 80068a8:	4b7c      	ldr	r3, [pc, #496]	; (8006a9c <_vfiprintf_r+0x20c>)
 80068aa:	429c      	cmp	r4, r3
 80068ac:	d158      	bne.n	8006960 <_vfiprintf_r+0xd0>
 80068ae:	6874      	ldr	r4, [r6, #4]
 80068b0:	89a3      	ldrh	r3, [r4, #12]
 80068b2:	0718      	lsls	r0, r3, #28
 80068b4:	d55e      	bpl.n	8006974 <_vfiprintf_r+0xe4>
 80068b6:	6923      	ldr	r3, [r4, #16]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d05b      	beq.n	8006974 <_vfiprintf_r+0xe4>
 80068bc:	2300      	movs	r3, #0
 80068be:	9309      	str	r3, [sp, #36]	; 0x24
 80068c0:	2320      	movs	r3, #32
 80068c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80068c6:	2330      	movs	r3, #48	; 0x30
 80068c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80068cc:	9503      	str	r5, [sp, #12]
 80068ce:	f04f 0b01 	mov.w	fp, #1
 80068d2:	46b8      	mov	r8, r7
 80068d4:	4645      	mov	r5, r8
 80068d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80068da:	b10b      	cbz	r3, 80068e0 <_vfiprintf_r+0x50>
 80068dc:	2b25      	cmp	r3, #37	; 0x25
 80068de:	d154      	bne.n	800698a <_vfiprintf_r+0xfa>
 80068e0:	ebb8 0a07 	subs.w	sl, r8, r7
 80068e4:	d00b      	beq.n	80068fe <_vfiprintf_r+0x6e>
 80068e6:	4653      	mov	r3, sl
 80068e8:	463a      	mov	r2, r7
 80068ea:	4621      	mov	r1, r4
 80068ec:	4630      	mov	r0, r6
 80068ee:	f7ff ffbc 	bl	800686a <__sfputs_r>
 80068f2:	3001      	adds	r0, #1
 80068f4:	f000 80c2 	beq.w	8006a7c <_vfiprintf_r+0x1ec>
 80068f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068fa:	4453      	add	r3, sl
 80068fc:	9309      	str	r3, [sp, #36]	; 0x24
 80068fe:	f898 3000 	ldrb.w	r3, [r8]
 8006902:	2b00      	cmp	r3, #0
 8006904:	f000 80ba 	beq.w	8006a7c <_vfiprintf_r+0x1ec>
 8006908:	2300      	movs	r3, #0
 800690a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800690e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006912:	9304      	str	r3, [sp, #16]
 8006914:	9307      	str	r3, [sp, #28]
 8006916:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800691a:	931a      	str	r3, [sp, #104]	; 0x68
 800691c:	46a8      	mov	r8, r5
 800691e:	2205      	movs	r2, #5
 8006920:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006924:	485e      	ldr	r0, [pc, #376]	; (8006aa0 <_vfiprintf_r+0x210>)
 8006926:	f7f9 fc5b 	bl	80001e0 <memchr>
 800692a:	9b04      	ldr	r3, [sp, #16]
 800692c:	bb78      	cbnz	r0, 800698e <_vfiprintf_r+0xfe>
 800692e:	06d9      	lsls	r1, r3, #27
 8006930:	bf44      	itt	mi
 8006932:	2220      	movmi	r2, #32
 8006934:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006938:	071a      	lsls	r2, r3, #28
 800693a:	bf44      	itt	mi
 800693c:	222b      	movmi	r2, #43	; 0x2b
 800693e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006942:	782a      	ldrb	r2, [r5, #0]
 8006944:	2a2a      	cmp	r2, #42	; 0x2a
 8006946:	d02a      	beq.n	800699e <_vfiprintf_r+0x10e>
 8006948:	9a07      	ldr	r2, [sp, #28]
 800694a:	46a8      	mov	r8, r5
 800694c:	2000      	movs	r0, #0
 800694e:	250a      	movs	r5, #10
 8006950:	4641      	mov	r1, r8
 8006952:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006956:	3b30      	subs	r3, #48	; 0x30
 8006958:	2b09      	cmp	r3, #9
 800695a:	d969      	bls.n	8006a30 <_vfiprintf_r+0x1a0>
 800695c:	b360      	cbz	r0, 80069b8 <_vfiprintf_r+0x128>
 800695e:	e024      	b.n	80069aa <_vfiprintf_r+0x11a>
 8006960:	4b50      	ldr	r3, [pc, #320]	; (8006aa4 <_vfiprintf_r+0x214>)
 8006962:	429c      	cmp	r4, r3
 8006964:	d101      	bne.n	800696a <_vfiprintf_r+0xda>
 8006966:	68b4      	ldr	r4, [r6, #8]
 8006968:	e7a2      	b.n	80068b0 <_vfiprintf_r+0x20>
 800696a:	4b4f      	ldr	r3, [pc, #316]	; (8006aa8 <_vfiprintf_r+0x218>)
 800696c:	429c      	cmp	r4, r3
 800696e:	bf08      	it	eq
 8006970:	68f4      	ldreq	r4, [r6, #12]
 8006972:	e79d      	b.n	80068b0 <_vfiprintf_r+0x20>
 8006974:	4621      	mov	r1, r4
 8006976:	4630      	mov	r0, r6
 8006978:	f7fe f9cc 	bl	8004d14 <__swsetup_r>
 800697c:	2800      	cmp	r0, #0
 800697e:	d09d      	beq.n	80068bc <_vfiprintf_r+0x2c>
 8006980:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006984:	b01d      	add	sp, #116	; 0x74
 8006986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800698a:	46a8      	mov	r8, r5
 800698c:	e7a2      	b.n	80068d4 <_vfiprintf_r+0x44>
 800698e:	4a44      	ldr	r2, [pc, #272]	; (8006aa0 <_vfiprintf_r+0x210>)
 8006990:	1a80      	subs	r0, r0, r2
 8006992:	fa0b f000 	lsl.w	r0, fp, r0
 8006996:	4318      	orrs	r0, r3
 8006998:	9004      	str	r0, [sp, #16]
 800699a:	4645      	mov	r5, r8
 800699c:	e7be      	b.n	800691c <_vfiprintf_r+0x8c>
 800699e:	9a03      	ldr	r2, [sp, #12]
 80069a0:	1d11      	adds	r1, r2, #4
 80069a2:	6812      	ldr	r2, [r2, #0]
 80069a4:	9103      	str	r1, [sp, #12]
 80069a6:	2a00      	cmp	r2, #0
 80069a8:	db01      	blt.n	80069ae <_vfiprintf_r+0x11e>
 80069aa:	9207      	str	r2, [sp, #28]
 80069ac:	e004      	b.n	80069b8 <_vfiprintf_r+0x128>
 80069ae:	4252      	negs	r2, r2
 80069b0:	f043 0302 	orr.w	r3, r3, #2
 80069b4:	9207      	str	r2, [sp, #28]
 80069b6:	9304      	str	r3, [sp, #16]
 80069b8:	f898 3000 	ldrb.w	r3, [r8]
 80069bc:	2b2e      	cmp	r3, #46	; 0x2e
 80069be:	d10e      	bne.n	80069de <_vfiprintf_r+0x14e>
 80069c0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80069c4:	2b2a      	cmp	r3, #42	; 0x2a
 80069c6:	d138      	bne.n	8006a3a <_vfiprintf_r+0x1aa>
 80069c8:	9b03      	ldr	r3, [sp, #12]
 80069ca:	1d1a      	adds	r2, r3, #4
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	9203      	str	r2, [sp, #12]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	bfb8      	it	lt
 80069d4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80069d8:	f108 0802 	add.w	r8, r8, #2
 80069dc:	9305      	str	r3, [sp, #20]
 80069de:	4d33      	ldr	r5, [pc, #204]	; (8006aac <_vfiprintf_r+0x21c>)
 80069e0:	f898 1000 	ldrb.w	r1, [r8]
 80069e4:	2203      	movs	r2, #3
 80069e6:	4628      	mov	r0, r5
 80069e8:	f7f9 fbfa 	bl	80001e0 <memchr>
 80069ec:	b140      	cbz	r0, 8006a00 <_vfiprintf_r+0x170>
 80069ee:	2340      	movs	r3, #64	; 0x40
 80069f0:	1b40      	subs	r0, r0, r5
 80069f2:	fa03 f000 	lsl.w	r0, r3, r0
 80069f6:	9b04      	ldr	r3, [sp, #16]
 80069f8:	4303      	orrs	r3, r0
 80069fa:	f108 0801 	add.w	r8, r8, #1
 80069fe:	9304      	str	r3, [sp, #16]
 8006a00:	f898 1000 	ldrb.w	r1, [r8]
 8006a04:	482a      	ldr	r0, [pc, #168]	; (8006ab0 <_vfiprintf_r+0x220>)
 8006a06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006a0a:	2206      	movs	r2, #6
 8006a0c:	f108 0701 	add.w	r7, r8, #1
 8006a10:	f7f9 fbe6 	bl	80001e0 <memchr>
 8006a14:	2800      	cmp	r0, #0
 8006a16:	d037      	beq.n	8006a88 <_vfiprintf_r+0x1f8>
 8006a18:	4b26      	ldr	r3, [pc, #152]	; (8006ab4 <_vfiprintf_r+0x224>)
 8006a1a:	bb1b      	cbnz	r3, 8006a64 <_vfiprintf_r+0x1d4>
 8006a1c:	9b03      	ldr	r3, [sp, #12]
 8006a1e:	3307      	adds	r3, #7
 8006a20:	f023 0307 	bic.w	r3, r3, #7
 8006a24:	3308      	adds	r3, #8
 8006a26:	9303      	str	r3, [sp, #12]
 8006a28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a2a:	444b      	add	r3, r9
 8006a2c:	9309      	str	r3, [sp, #36]	; 0x24
 8006a2e:	e750      	b.n	80068d2 <_vfiprintf_r+0x42>
 8006a30:	fb05 3202 	mla	r2, r5, r2, r3
 8006a34:	2001      	movs	r0, #1
 8006a36:	4688      	mov	r8, r1
 8006a38:	e78a      	b.n	8006950 <_vfiprintf_r+0xc0>
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	f108 0801 	add.w	r8, r8, #1
 8006a40:	9305      	str	r3, [sp, #20]
 8006a42:	4619      	mov	r1, r3
 8006a44:	250a      	movs	r5, #10
 8006a46:	4640      	mov	r0, r8
 8006a48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a4c:	3a30      	subs	r2, #48	; 0x30
 8006a4e:	2a09      	cmp	r2, #9
 8006a50:	d903      	bls.n	8006a5a <_vfiprintf_r+0x1ca>
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d0c3      	beq.n	80069de <_vfiprintf_r+0x14e>
 8006a56:	9105      	str	r1, [sp, #20]
 8006a58:	e7c1      	b.n	80069de <_vfiprintf_r+0x14e>
 8006a5a:	fb05 2101 	mla	r1, r5, r1, r2
 8006a5e:	2301      	movs	r3, #1
 8006a60:	4680      	mov	r8, r0
 8006a62:	e7f0      	b.n	8006a46 <_vfiprintf_r+0x1b6>
 8006a64:	ab03      	add	r3, sp, #12
 8006a66:	9300      	str	r3, [sp, #0]
 8006a68:	4622      	mov	r2, r4
 8006a6a:	4b13      	ldr	r3, [pc, #76]	; (8006ab8 <_vfiprintf_r+0x228>)
 8006a6c:	a904      	add	r1, sp, #16
 8006a6e:	4630      	mov	r0, r6
 8006a70:	f7fd fc9a 	bl	80043a8 <_printf_float>
 8006a74:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006a78:	4681      	mov	r9, r0
 8006a7a:	d1d5      	bne.n	8006a28 <_vfiprintf_r+0x198>
 8006a7c:	89a3      	ldrh	r3, [r4, #12]
 8006a7e:	065b      	lsls	r3, r3, #25
 8006a80:	f53f af7e 	bmi.w	8006980 <_vfiprintf_r+0xf0>
 8006a84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a86:	e77d      	b.n	8006984 <_vfiprintf_r+0xf4>
 8006a88:	ab03      	add	r3, sp, #12
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	4622      	mov	r2, r4
 8006a8e:	4b0a      	ldr	r3, [pc, #40]	; (8006ab8 <_vfiprintf_r+0x228>)
 8006a90:	a904      	add	r1, sp, #16
 8006a92:	4630      	mov	r0, r6
 8006a94:	f7fd ff3e 	bl	8004914 <_printf_i>
 8006a98:	e7ec      	b.n	8006a74 <_vfiprintf_r+0x1e4>
 8006a9a:	bf00      	nop
 8006a9c:	08006e7c 	.word	0x08006e7c
 8006aa0:	08006fbc 	.word	0x08006fbc
 8006aa4:	08006e9c 	.word	0x08006e9c
 8006aa8:	08006e5c 	.word	0x08006e5c
 8006aac:	08006fc2 	.word	0x08006fc2
 8006ab0:	08006fc6 	.word	0x08006fc6
 8006ab4:	080043a9 	.word	0x080043a9
 8006ab8:	0800686b 	.word	0x0800686b

08006abc <_sbrk_r>:
 8006abc:	b538      	push	{r3, r4, r5, lr}
 8006abe:	4c06      	ldr	r4, [pc, #24]	; (8006ad8 <_sbrk_r+0x1c>)
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	4605      	mov	r5, r0
 8006ac4:	4608      	mov	r0, r1
 8006ac6:	6023      	str	r3, [r4, #0]
 8006ac8:	f7fd faf0 	bl	80040ac <_sbrk>
 8006acc:	1c43      	adds	r3, r0, #1
 8006ace:	d102      	bne.n	8006ad6 <_sbrk_r+0x1a>
 8006ad0:	6823      	ldr	r3, [r4, #0]
 8006ad2:	b103      	cbz	r3, 8006ad6 <_sbrk_r+0x1a>
 8006ad4:	602b      	str	r3, [r5, #0]
 8006ad6:	bd38      	pop	{r3, r4, r5, pc}
 8006ad8:	200003bc 	.word	0x200003bc

08006adc <__sread>:
 8006adc:	b510      	push	{r4, lr}
 8006ade:	460c      	mov	r4, r1
 8006ae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ae4:	f000 f8e8 	bl	8006cb8 <_read_r>
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	bfab      	itete	ge
 8006aec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006aee:	89a3      	ldrhlt	r3, [r4, #12]
 8006af0:	181b      	addge	r3, r3, r0
 8006af2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006af6:	bfac      	ite	ge
 8006af8:	6563      	strge	r3, [r4, #84]	; 0x54
 8006afa:	81a3      	strhlt	r3, [r4, #12]
 8006afc:	bd10      	pop	{r4, pc}

08006afe <__swrite>:
 8006afe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b02:	461f      	mov	r7, r3
 8006b04:	898b      	ldrh	r3, [r1, #12]
 8006b06:	05db      	lsls	r3, r3, #23
 8006b08:	4605      	mov	r5, r0
 8006b0a:	460c      	mov	r4, r1
 8006b0c:	4616      	mov	r6, r2
 8006b0e:	d505      	bpl.n	8006b1c <__swrite+0x1e>
 8006b10:	2302      	movs	r3, #2
 8006b12:	2200      	movs	r2, #0
 8006b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b18:	f000 f868 	bl	8006bec <_lseek_r>
 8006b1c:	89a3      	ldrh	r3, [r4, #12]
 8006b1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b26:	81a3      	strh	r3, [r4, #12]
 8006b28:	4632      	mov	r2, r6
 8006b2a:	463b      	mov	r3, r7
 8006b2c:	4628      	mov	r0, r5
 8006b2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b32:	f000 b817 	b.w	8006b64 <_write_r>

08006b36 <__sseek>:
 8006b36:	b510      	push	{r4, lr}
 8006b38:	460c      	mov	r4, r1
 8006b3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b3e:	f000 f855 	bl	8006bec <_lseek_r>
 8006b42:	1c43      	adds	r3, r0, #1
 8006b44:	89a3      	ldrh	r3, [r4, #12]
 8006b46:	bf15      	itete	ne
 8006b48:	6560      	strne	r0, [r4, #84]	; 0x54
 8006b4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006b4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006b52:	81a3      	strheq	r3, [r4, #12]
 8006b54:	bf18      	it	ne
 8006b56:	81a3      	strhne	r3, [r4, #12]
 8006b58:	bd10      	pop	{r4, pc}

08006b5a <__sclose>:
 8006b5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b5e:	f000 b813 	b.w	8006b88 <_close_r>
	...

08006b64 <_write_r>:
 8006b64:	b538      	push	{r3, r4, r5, lr}
 8006b66:	4c07      	ldr	r4, [pc, #28]	; (8006b84 <_write_r+0x20>)
 8006b68:	4605      	mov	r5, r0
 8006b6a:	4608      	mov	r0, r1
 8006b6c:	4611      	mov	r1, r2
 8006b6e:	2200      	movs	r2, #0
 8006b70:	6022      	str	r2, [r4, #0]
 8006b72:	461a      	mov	r2, r3
 8006b74:	f7fd fa80 	bl	8004078 <_write>
 8006b78:	1c43      	adds	r3, r0, #1
 8006b7a:	d102      	bne.n	8006b82 <_write_r+0x1e>
 8006b7c:	6823      	ldr	r3, [r4, #0]
 8006b7e:	b103      	cbz	r3, 8006b82 <_write_r+0x1e>
 8006b80:	602b      	str	r3, [r5, #0]
 8006b82:	bd38      	pop	{r3, r4, r5, pc}
 8006b84:	200003bc 	.word	0x200003bc

08006b88 <_close_r>:
 8006b88:	b538      	push	{r3, r4, r5, lr}
 8006b8a:	4c06      	ldr	r4, [pc, #24]	; (8006ba4 <_close_r+0x1c>)
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	4605      	mov	r5, r0
 8006b90:	4608      	mov	r0, r1
 8006b92:	6023      	str	r3, [r4, #0]
 8006b94:	f7fd fa7e 	bl	8004094 <_close>
 8006b98:	1c43      	adds	r3, r0, #1
 8006b9a:	d102      	bne.n	8006ba2 <_close_r+0x1a>
 8006b9c:	6823      	ldr	r3, [r4, #0]
 8006b9e:	b103      	cbz	r3, 8006ba2 <_close_r+0x1a>
 8006ba0:	602b      	str	r3, [r5, #0]
 8006ba2:	bd38      	pop	{r3, r4, r5, pc}
 8006ba4:	200003bc 	.word	0x200003bc

08006ba8 <_fstat_r>:
 8006ba8:	b538      	push	{r3, r4, r5, lr}
 8006baa:	4c07      	ldr	r4, [pc, #28]	; (8006bc8 <_fstat_r+0x20>)
 8006bac:	2300      	movs	r3, #0
 8006bae:	4605      	mov	r5, r0
 8006bb0:	4608      	mov	r0, r1
 8006bb2:	4611      	mov	r1, r2
 8006bb4:	6023      	str	r3, [r4, #0]
 8006bb6:	f7fd fa70 	bl	800409a <_fstat>
 8006bba:	1c43      	adds	r3, r0, #1
 8006bbc:	d102      	bne.n	8006bc4 <_fstat_r+0x1c>
 8006bbe:	6823      	ldr	r3, [r4, #0]
 8006bc0:	b103      	cbz	r3, 8006bc4 <_fstat_r+0x1c>
 8006bc2:	602b      	str	r3, [r5, #0]
 8006bc4:	bd38      	pop	{r3, r4, r5, pc}
 8006bc6:	bf00      	nop
 8006bc8:	200003bc 	.word	0x200003bc

08006bcc <_isatty_r>:
 8006bcc:	b538      	push	{r3, r4, r5, lr}
 8006bce:	4c06      	ldr	r4, [pc, #24]	; (8006be8 <_isatty_r+0x1c>)
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	4605      	mov	r5, r0
 8006bd4:	4608      	mov	r0, r1
 8006bd6:	6023      	str	r3, [r4, #0]
 8006bd8:	f7fd fa64 	bl	80040a4 <_isatty>
 8006bdc:	1c43      	adds	r3, r0, #1
 8006bde:	d102      	bne.n	8006be6 <_isatty_r+0x1a>
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	b103      	cbz	r3, 8006be6 <_isatty_r+0x1a>
 8006be4:	602b      	str	r3, [r5, #0]
 8006be6:	bd38      	pop	{r3, r4, r5, pc}
 8006be8:	200003bc 	.word	0x200003bc

08006bec <_lseek_r>:
 8006bec:	b538      	push	{r3, r4, r5, lr}
 8006bee:	4c07      	ldr	r4, [pc, #28]	; (8006c0c <_lseek_r+0x20>)
 8006bf0:	4605      	mov	r5, r0
 8006bf2:	4608      	mov	r0, r1
 8006bf4:	4611      	mov	r1, r2
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	6022      	str	r2, [r4, #0]
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	f7fd fa54 	bl	80040a8 <_lseek>
 8006c00:	1c43      	adds	r3, r0, #1
 8006c02:	d102      	bne.n	8006c0a <_lseek_r+0x1e>
 8006c04:	6823      	ldr	r3, [r4, #0]
 8006c06:	b103      	cbz	r3, 8006c0a <_lseek_r+0x1e>
 8006c08:	602b      	str	r3, [r5, #0]
 8006c0a:	bd38      	pop	{r3, r4, r5, pc}
 8006c0c:	200003bc 	.word	0x200003bc

08006c10 <__ascii_mbtowc>:
 8006c10:	b082      	sub	sp, #8
 8006c12:	b901      	cbnz	r1, 8006c16 <__ascii_mbtowc+0x6>
 8006c14:	a901      	add	r1, sp, #4
 8006c16:	b142      	cbz	r2, 8006c2a <__ascii_mbtowc+0x1a>
 8006c18:	b14b      	cbz	r3, 8006c2e <__ascii_mbtowc+0x1e>
 8006c1a:	7813      	ldrb	r3, [r2, #0]
 8006c1c:	600b      	str	r3, [r1, #0]
 8006c1e:	7812      	ldrb	r2, [r2, #0]
 8006c20:	1c10      	adds	r0, r2, #0
 8006c22:	bf18      	it	ne
 8006c24:	2001      	movne	r0, #1
 8006c26:	b002      	add	sp, #8
 8006c28:	4770      	bx	lr
 8006c2a:	4610      	mov	r0, r2
 8006c2c:	e7fb      	b.n	8006c26 <__ascii_mbtowc+0x16>
 8006c2e:	f06f 0001 	mvn.w	r0, #1
 8006c32:	e7f8      	b.n	8006c26 <__ascii_mbtowc+0x16>

08006c34 <memmove>:
 8006c34:	4288      	cmp	r0, r1
 8006c36:	b510      	push	{r4, lr}
 8006c38:	eb01 0302 	add.w	r3, r1, r2
 8006c3c:	d807      	bhi.n	8006c4e <memmove+0x1a>
 8006c3e:	1e42      	subs	r2, r0, #1
 8006c40:	4299      	cmp	r1, r3
 8006c42:	d00a      	beq.n	8006c5a <memmove+0x26>
 8006c44:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c48:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006c4c:	e7f8      	b.n	8006c40 <memmove+0xc>
 8006c4e:	4283      	cmp	r3, r0
 8006c50:	d9f5      	bls.n	8006c3e <memmove+0xa>
 8006c52:	1881      	adds	r1, r0, r2
 8006c54:	1ad2      	subs	r2, r2, r3
 8006c56:	42d3      	cmn	r3, r2
 8006c58:	d100      	bne.n	8006c5c <memmove+0x28>
 8006c5a:	bd10      	pop	{r4, pc}
 8006c5c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c60:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006c64:	e7f7      	b.n	8006c56 <memmove+0x22>

08006c66 <__malloc_lock>:
 8006c66:	4770      	bx	lr

08006c68 <__malloc_unlock>:
 8006c68:	4770      	bx	lr

08006c6a <_realloc_r>:
 8006c6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c6c:	4607      	mov	r7, r0
 8006c6e:	4614      	mov	r4, r2
 8006c70:	460e      	mov	r6, r1
 8006c72:	b921      	cbnz	r1, 8006c7e <_realloc_r+0x14>
 8006c74:	4611      	mov	r1, r2
 8006c76:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006c7a:	f7ff bc33 	b.w	80064e4 <_malloc_r>
 8006c7e:	b922      	cbnz	r2, 8006c8a <_realloc_r+0x20>
 8006c80:	f7ff fbe2 	bl	8006448 <_free_r>
 8006c84:	4625      	mov	r5, r4
 8006c86:	4628      	mov	r0, r5
 8006c88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c8a:	f000 f834 	bl	8006cf6 <_malloc_usable_size_r>
 8006c8e:	42a0      	cmp	r0, r4
 8006c90:	d20f      	bcs.n	8006cb2 <_realloc_r+0x48>
 8006c92:	4621      	mov	r1, r4
 8006c94:	4638      	mov	r0, r7
 8006c96:	f7ff fc25 	bl	80064e4 <_malloc_r>
 8006c9a:	4605      	mov	r5, r0
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	d0f2      	beq.n	8006c86 <_realloc_r+0x1c>
 8006ca0:	4631      	mov	r1, r6
 8006ca2:	4622      	mov	r2, r4
 8006ca4:	f7ff f8dc 	bl	8005e60 <memcpy>
 8006ca8:	4631      	mov	r1, r6
 8006caa:	4638      	mov	r0, r7
 8006cac:	f7ff fbcc 	bl	8006448 <_free_r>
 8006cb0:	e7e9      	b.n	8006c86 <_realloc_r+0x1c>
 8006cb2:	4635      	mov	r5, r6
 8006cb4:	e7e7      	b.n	8006c86 <_realloc_r+0x1c>
	...

08006cb8 <_read_r>:
 8006cb8:	b538      	push	{r3, r4, r5, lr}
 8006cba:	4c07      	ldr	r4, [pc, #28]	; (8006cd8 <_read_r+0x20>)
 8006cbc:	4605      	mov	r5, r0
 8006cbe:	4608      	mov	r0, r1
 8006cc0:	4611      	mov	r1, r2
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	6022      	str	r2, [r4, #0]
 8006cc6:	461a      	mov	r2, r3
 8006cc8:	f7fd f9c8 	bl	800405c <_read>
 8006ccc:	1c43      	adds	r3, r0, #1
 8006cce:	d102      	bne.n	8006cd6 <_read_r+0x1e>
 8006cd0:	6823      	ldr	r3, [r4, #0]
 8006cd2:	b103      	cbz	r3, 8006cd6 <_read_r+0x1e>
 8006cd4:	602b      	str	r3, [r5, #0]
 8006cd6:	bd38      	pop	{r3, r4, r5, pc}
 8006cd8:	200003bc 	.word	0x200003bc

08006cdc <__ascii_wctomb>:
 8006cdc:	b149      	cbz	r1, 8006cf2 <__ascii_wctomb+0x16>
 8006cde:	2aff      	cmp	r2, #255	; 0xff
 8006ce0:	bf85      	ittet	hi
 8006ce2:	238a      	movhi	r3, #138	; 0x8a
 8006ce4:	6003      	strhi	r3, [r0, #0]
 8006ce6:	700a      	strbls	r2, [r1, #0]
 8006ce8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8006cec:	bf98      	it	ls
 8006cee:	2001      	movls	r0, #1
 8006cf0:	4770      	bx	lr
 8006cf2:	4608      	mov	r0, r1
 8006cf4:	4770      	bx	lr

08006cf6 <_malloc_usable_size_r>:
 8006cf6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cfa:	1f18      	subs	r0, r3, #4
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	bfbc      	itt	lt
 8006d00:	580b      	ldrlt	r3, [r1, r0]
 8006d02:	18c0      	addlt	r0, r0, r3
 8006d04:	4770      	bx	lr
	...

08006d08 <_init>:
 8006d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d0a:	bf00      	nop
 8006d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d0e:	bc08      	pop	{r3}
 8006d10:	469e      	mov	lr, r3
 8006d12:	4770      	bx	lr

08006d14 <_fini>:
 8006d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d16:	bf00      	nop
 8006d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d1a:	bc08      	pop	{r3}
 8006d1c:	469e      	mov	lr, r3
 8006d1e:	4770      	bx	lr
