// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Wed Mar 25 21:37:22 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_48mhz/rtl/pll_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 12 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, output o_DAC_MOSI, 
            output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@11(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(54[7],54[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, test_c, i_ADC_Data_c, i_ADC_Clock_c, 
        o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, reset_n_N_191;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@11(32[13],32[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@11(33[12],33[20])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@11(35[21],35[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@11(36[13],36[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@11(37[13],37[23])"*/
    wire [7:0]Comb_Interval;   /* synthesis lineinfo="@11(38[12],38[25])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [8:0]Harmonic_Scale;   /* synthesis lineinfo="@11(71[22],71[36])"*/
    wire [8:0]Scale_Initial;   /* synthesis lineinfo="@11(72[22],72[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@11(73[12],73[23])"*/
    
    wire Adder_Clear;
    wire [8:0]Adder_Mult;   /* synthesis lineinfo="@11(77[23],77[33])"*/
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@11(78[21],78[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@11(78[21],78[32])"*/
    
    wire n46, n45, n44, n43, n42, n41, n40, n39;
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@11(79[20],79[33])"*/
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@11(79[20],79[33])"*/
    
    wire Start_Mult_Scaler, Reset_Mult_Scaler, Mult_Ready, DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@11(129[12],129[18])"*/
    
    wire test_N_190, n7824, n297, n8516, n10340, \<NoName> ;
    wire [1:0]Adder_Start_1__N_111;
    
    wire _47, _17, n24, n10337, n17_2, n4, n31, n21, n8500, 
        n10334, n6227, n2700;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@8(58[12],58[30])"*/
    
    wire n6974, o_Freq_Too_High_N_383, n5866, _19, n5815, n6968, 
        n6206, n6388, n10331, n6196, n6194, n6970, n6179, n86, 
        n85, _22, n84, n83, n82, _18, _40, n81, n80;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(21[12],21[24])"*/
    
    wire n5609, SM_ADC_In, CS_Stable, n8209, n8188, n6966, n5775, 
        n13, n15, n5658, n79, n78, n77, n76, n75, n74, n73, 
        _23, n72, n71, n5872;
    wire [31:0]Working_Total;   /* synthesis lineinfo="@3(19[20],19[33])"*/
    
    wire n7, n8_2, n9, n10, n11, n12, n13_adj_1171, n14, n15_adj_1172, 
        n16, n17_adj_1173, n18, n19, n20, n21_adj_1174, n22, n23, 
        n24_adj_1175, n25_2, n3116, n2219, n2218, n2217, n2216, 
        n2213, n3268, n2902, n6980, n4_adj_1176, _43, n6595, n7826, 
        n8210, n3259, n8_adj_1177, n5489, _44;
    wire [31:0]Working_Total_adj_1207;   /* synthesis lineinfo="@3(19[20],19[33])"*/
    wire [1:0]SM_Adder_adj_1208;   /* synthesis lineinfo="@3(23[12],23[20])"*/
    
    wire n6972, n3114, n1900, n5476, n5468, n3122, n5, _25, 
        _45, n8003, n5773;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(21[12],21[25])"*/
    
    wire n7953, n3120, o_Mult_Ready_N_795, n5_adj_1197;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(16[13],16[24])"*/
    
    wire DAC_Ready, DAC_Send_adj_1198;
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@7(27[12],27[28])"*/
    
    wire n6, n2832, n17_adj_1199, n16_adj_1200, n3157, n8181, n9_adj_1201, 
        n4_adj_1202, n8199, n6085, n6079, n6075, n6072, n6071, 
        n6070, n6069, n6068, n6067, n6066, n6065, n6064, n6063, 
        n6062, n6061, n6060, n6059, n6058, n9840, n6052, n6051, 
        n10163, n6050, _21, _24, _46, n6049, Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(21[12],21[22])"*/
    
    wire n6048, n6047, n6046, n6045, n6044, n2078, n2074, n2878, 
        n6043, n4858, n6042, n1867, n14_adj_1203, n6041, n6040, 
        n6573, n6037, n6036, n6035, n6034, n6_adj_1204, n6033, 
        n6032, n6031, n8884, n4666, n6030, n2707, n6029, n2047, 
        n2706, n3112, n2428, n6028, n2705, n7_adj_1205, n8534, 
        n6027, n2704, n8862, n2703, n2702, n2701, n5441, n7876, 
        n5381, _16, _48, _20, n6021, n6_adj_1206, _41, n5366, 
        n5259, _42, n6587, n10250, n5369, n10247, n5373, n5277, 
        n7985, n4862, n10244, n10355, n10352, n10349, n8546, n10241, 
        n7890, n10346, n7126, n7128, n7130, n7132, n6978, n6976, 
        n10343, n8538;
    
    VHI i2 (.Z(VCC_net));
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i0 (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[0]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Comb_Interval_i0.REGSET = "RESET";
    defparam Comb_Interval_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+(D))+!B (C (D))))" *) LUT4 i2_4_lut (.A(DAC_Ready), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n15));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i2_4_lut.INIT = "0xdec8";
    FD1P3XZ test_i0 (.D(test_N_190), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i4 (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[4]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Comb_Interval_i4.REGSET = "RESET";
    defparam Comb_Interval_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i0 (.D(\ADC_Data[1] [0]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[0]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Harmonic_Scale_i0.REGSET = "RESET";
    defparam Harmonic_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i3839_2_lut (.A(SM_Scale_Mult[0]), .B(Reset_Mult_Scaler), 
            .Z(n6196));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam i3839_2_lut.INIT = "0xeeee";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3718_3_lut (.A(Output_Data[17]), 
            .B(n2902), .C(n5476), .Z(n6075));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i3718_3_lut.INIT = "0xcaca";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i1 (.D(\ADC_Data[1] [1]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[1]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Harmonic_Scale_i1.REGSET = "RESET";
    defparam Harmonic_Scale_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i2 (.D(\ADC_Data[1] [2]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[2]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Harmonic_Scale_i2.REGSET = "RESET";
    defparam Harmonic_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i3 (.D(\ADC_Data[1] [3]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[3]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Harmonic_Scale_i3.REGSET = "RESET";
    defparam Harmonic_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i4 (.D(\ADC_Data[1] [4]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[4]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Harmonic_Scale_i4.REGSET = "RESET";
    defparam Harmonic_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i5 (.D(\ADC_Data[1] [5]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[5]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Harmonic_Scale_i5.REGSET = "RESET";
    defparam Harmonic_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i6 (.D(\ADC_Data[1] [6]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[6]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Harmonic_Scale_i6.REGSET = "RESET";
    defparam Harmonic_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i7 (.D(\ADC_Data[1] [7]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[7]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Harmonic_Scale_i7.REGSET = "RESET";
    defparam Harmonic_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i8 (.D(\ADC_Data[1] [8]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[8]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Harmonic_Scale_i8.REGSET = "RESET";
    defparam Harmonic_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n2707), .SP(n3120), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[0]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Next_Sample_c (.D(n2074), .SP(n5658), .CK(Main_Clock), .SR(n5866), 
            .Q(Next_Sample));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C+!(D))+!B !(D))))" *) LUT4 i2_3_lut_4_lut (.A(n5369), 
            .B(SM_Top[3]), .C(n31), .D(reset_n_c), .Z(n7890));
    defparam i2_3_lut_4_lut.INIT = "0x1500";
    FD1P3XZ DAC_Send_c (.D(SM_Top[3]), .SP(n8546), .CK(Main_Clock), .SR(reset_n_N_191), 
            .Q(DAC_Send));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i3829_3_lut_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[1]), 
            .Z(n6194));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i3829_3_lut_4_lut.INIT = "0x3373";
    (* lut_function="(!(A ((D)+!B)+!A !(C (D))))" *) LUT4 i2511_4_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1198), .C(n1900), .D(SM_DAC_Out[1]), .Z(n4862));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2511_4_lut_4_lut.INIT = "0x5088";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3715_3_lut (.A(Working_Total[10]), 
            .B(n24_adj_1175), .C(n3114), .Z(n6072));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3715_3_lut.INIT = "0xcaca";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i5 (.D(\ADC_Data[2] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[5]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Scale_Initial_i5.REGSET = "RESET";
    defparam Scale_Initial_i5.SRMODE = "CE_OVER_LSR";
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@11(10[15],10[25])"*/
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i4 (.D(\ADC_Data[2] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[4]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Scale_Initial_i4.REGSET = "RESET";
    defparam Scale_Initial_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i3 (.D(\ADC_Data[2] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[3]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Scale_Initial_i3.REGSET = "RESET";
    defparam Scale_Initial_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i5 (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[5]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Comb_Interval_i5.REGSET = "RESET";
    defparam Comb_Interval_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3684_3_lut (.A(Working_Total_adj_1207[20]), 
            .B(n14), .C(n3116), .Z(n6041));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3684_3_lut.INIT = "0xcaca";
    Sample_Position sample_position (.n6194(n6194), .Main_Clock(Main_Clock), 
            .reset_n_N_191(reset_n_N_191), .SM_Sample_Position({SM_Sample_Position}), 
            .n6179(n6179), .reset_n_c(reset_n_c), .n7(n7_adj_1205), .Frequency({Frequency}), 
            .n7953(n7953), .Freq_Too_High(Freq_Too_High), .GND_net(GND_net), 
            .Harmonic({Harmonic}), .Freq_Scale({Freq_Scale}), .Next_Sample(Next_Sample), 
            .Sample_Ready(Sample_Ready), .n5259(n5259), .n5381(n5381), 
            .o_Freq_Too_High_N_383(o_Freq_Too_High_N_383), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@11(40[18],50[3])"*/
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_3_lut_4_lut (.A(SM_Top[2]), 
            .B(n14_adj_1203), .C(Sample_Ready), .D(Harmonic[0]), .Z(n8209));
    defparam i1_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i1_3_lut_4_lut_adj_416 (.A(SM_Top[2]), 
            .B(n14_adj_1203), .C(Sample_Ready), .D(Harmonic[0]), .Z(n8210));
    defparam i1_3_lut_4_lut_adj_416.INIT = "0x2000";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i3_4_lut (.A(SM_Top[2]), 
            .B(reset_n_c), .C(SM_Top[3]), .D(n2832), .Z(n3112));
    defparam i3_4_lut.INIT = "0x0800";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i3 (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[3]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Comb_Interval_i3.REGSET = "RESET";
    defparam Comb_Interval_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4205_2_lut (.A(n39), .B(SM_Top[0]), 
            .Z(n2700));
    defparam i4205_2_lut.INIT = "0x8888";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_111[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Adder_Start[0]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4204_2_lut (.A(n40), .B(SM_Top[0]), 
            .Z(n2701));
    defparam i4204_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n2078), 
            .B(SM_Top[0]), .C(SM_Top[1]), .D(Sample_Ready), .Z(n4666));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i2 (.D(\ADC_Data[2] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[2]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Scale_Initial_i2.REGSET = "RESET";
    defparam Scale_Initial_i2.SRMODE = "CE_OVER_LSR";
    PLL_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), .reset_n_c(reset_n_c), 
            .Main_Clock(Main_Clock));   /* synthesis lineinfo="@11(20[12],20[99])"*/
    Sample_Output sample_output (.n13(n13), .DAC_Send_adj_1(DAC_Send_adj_1198), 
            .Main_Clock(Main_Clock), .reset_n_N_191(reset_n_N_191), .n5476(n5476), 
            .n2902(n2902), .n6206(n6206), .\SM_Sample_Output[0] (SM_Sample_Output[0]), 
            .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), .n3157(n3157), 
            .\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), 
            .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), 
            .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), .\SM_Sample_Output[1] (SM_Sample_Output[1]), 
            .\SM_Sample_Output[2] (SM_Sample_Output[2]), .DAC_Ready(DAC_Ready), 
            .n17(n17_2), .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), 
            .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), 
            .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), .n5(n5), .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), 
            .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), .reset_n_c(reset_n_c), 
            .reset_n(reset_n), .DAC_Send(DAC_Send), .n6(n6), .GND_net(GND_net), 
            ._16(_16), .VCC_net(VCC_net), ._18(_18), ._17(_17), ._20(_20), 
            ._19(_19), ._22(_22), ._21(_21), ._24(_24), ._23(_23), 
            ._25(_25), ._40(_40), ._42(_42), ._41(_41), ._44(_44), 
            ._43(_43), ._46(_46), ._45(_45), ._48(_48), ._47(_47), 
            .\<NoName> (\<NoName> ), .n6075(n6075), .\Output_Data[17] (Output_Data[17]), 
            .\SM_DAC_Out[2] (SM_DAC_Out[2]), .\SM_DAC_Out[1] (SM_DAC_Out[1]), 
            .\SM_DAC_Out[3] (SM_DAC_Out[3]), .\SM_DAC_Out[0] (SM_DAC_Out[0]), 
            .n2428(n2428), .Clock_Counter(Clock_Counter), .n4(n4_adj_1202), 
            .n8199(n8199), .n4862(n4862), .n5489(n5489), .n5775(n5775), 
            .o_DAC_SCK_c(o_DAC_SCK_c), .n1867(n1867), .n6227(n6227), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .o_DAC_CS_c(o_DAC_CS_c), .n6079(n6079), .n8003(n8003), .n1900(n1900), 
            .n6595(n6595), .n6587(n6587), .n6021(n6021));   /* synthesis lineinfo="@11(116[16],125[3])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@11(6[14],6[18])"*/
    OB debug_pad (.I(GND_net), .O(debug));   /* synthesis lineinfo="@11(5[14],5[19])"*/
    (* lut_function="(A+(B+!(C)))" *) LUT4 i2_2_lut_3_lut (.A(SM_Top[2]), 
            .B(SM_Top[1]), .C(SM_Top[3]), .Z(n6_adj_1204));   /* synthesis lineinfo="@11(229[10],229[40])"*/
    defparam i2_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (B (D)+!B !(C+!(D))))" *) LUT4 i1_4_lut_4_lut_4_lut (.A(n2078), 
            .B(SM_Top[0]), .C(SM_Top[1]), .D(n6573), .Z(n5_adj_1197));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam i1_4_lut_4_lut_4_lut.INIT = "0xed00";
    (* lut_function="(A (B))" *) LUT4 i4203_2_lut (.A(n41), .B(SM_Top[0]), 
            .Z(n2702));
    defparam i4203_2_lut.INIT = "0x8888";
    (* lut_function="(A ((C)+!B)+!A !(B+!(D)))" *) LUT4 i1_4_lut (.A(Adder_Start[1]), 
            .B(SM_Top[0]), .C(n14_adj_1203), .D(n8210), .Z(Adder_Start_1__N_111[1]));
    defparam i1_4_lut.INIT = "0xb3a2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3714_3_lut (.A(Working_Total[11]), 
            .B(n23), .C(n3114), .Z(n6071));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3714_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4202_2_lut (.A(n42), .B(SM_Top[0]), 
            .Z(n2703));
    defparam i4202_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4201_2_lut (.A(n43), .B(SM_Top[0]), 
            .Z(n2704));
    defparam i4201_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3713_3_lut (.A(Working_Total[12]), 
            .B(n22), .C(n3114), .Z(n6070));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3713_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3712_3_lut (.A(Working_Total[13]), 
            .B(n21_adj_1174), .C(n3114), .Z(n6069));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3712_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B (D)+!B (C+!(D)))))" *) LUT4 i2507_3_lut_4_lut (.A(DAC_Send_adj_1198), 
            .B(SM_DAC_Out[0]), .C(n1900), .D(SM_DAC_Out[1]), .Z(n4858));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2507_3_lut_4_lut.INIT = "0x0344";
    (* lut_function="(A (B))" *) LUT4 i4200_2_lut (.A(n44), .B(SM_Top[0]), 
            .Z(n2705));
    defparam i4200_2_lut.INIT = "0x8888";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i1 (.D(\ADC_Data[2] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[1]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Scale_Initial_i1.REGSET = "RESET";
    defparam Scale_Initial_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n2700), .SP(n3120), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[7]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut (.A(reset_n_N_191), .B(n8_adj_1177), 
            .C(n4_adj_1202), .Z(n6227));
    defparam i1_3_lut.INIT = "0xeaea";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i21_3_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(n2428), .Z(n8_adj_1177));
    defparam i21_3_lut.INIT = "0x3a3a";
    (* lut_function="(A (B))" *) LUT4 i4199_2_lut (.A(n45), .B(SM_Top[0]), 
            .Z(n2706));
    defparam i4199_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3680_3_lut (.A(Working_Total_adj_1207[19]), 
            .B(n15_adj_1172), .C(n3116), .Z(n6037));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3680_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n2701), .SP(n3120), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[6]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n2702), .SP(n3120), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[5]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n2703), .SP(n3120), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[4]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n2704), .SP(n3120), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[3]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n2705), .SP(n3120), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[2]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n2706), .SP(n3120), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[1]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i2 (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[2]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Comb_Interval_i2.REGSET = "RESET";
    defparam Comb_Interval_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n2219), .SP(n3122), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(SM_Top[0]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3711_3_lut (.A(Working_Total[14]), 
            .B(n20), .C(n3114), .Z(n6068));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3711_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3710_3_lut (.A(Working_Total[15]), 
            .B(n19), .C(n3114), .Z(n6067));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3710_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C))))" *) LUT4 i2_4_lut_adj_417 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .C(n21), .D(SM_Sample_Output[1]), 
            .Z(n24));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i2_4_lut_adj_417.INIT = "0x3032";
    (* lut_function="((B (C)+!B (C+(D)))+!A)" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(DAC_Ready), .C(n24), .D(n17_2), .Z(n6206));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0xf7f5";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 mux_576_i2_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[0]), .C(n2078), .D(n297), .Z(n2218));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam mux_576_i2_4_lut.INIT = "0xc8c0";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i0  (.D(\Adder_Total[1] [8]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\<NoName> ));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3679_3_lut (.A(Working_Total_adj_1207[18]), 
            .B(n16), .C(n3116), .Z(n6036));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3679_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3709_3_lut (.A(Working_Total[16]), 
            .B(n18), .C(n3114), .Z(n6066));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3709_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))" *) LUT4 mux_576_i3_4_lut (.A(n3268), 
            .B(n8500), .C(n2078), .D(Sample_Ready), .Z(n2217));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam mux_576_i3_4_lut.INIT = "0x3a0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3678_3_lut (.A(Working_Total_adj_1207[17]), 
            .B(n17_adj_1173), .C(n3116), .Z(n6035));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3678_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_418 (.A(DAC_Ready), 
            .B(DAC_Send), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n21));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i1_4_lut_adj_418.INIT = "0xa0a8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3708_3_lut (.A(Working_Total[17]), 
            .B(n17_adj_1173), .C(n3114), .Z(n6065));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3708_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3677_3_lut (.A(Working_Total_adj_1207[16]), 
            .B(n18), .C(n3116), .Z(n6034));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3677_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i6197_2_lut (.A(SM_Top[2]), .B(SM_Top[0]), 
            .Z(n2878));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam i6197_2_lut.INIT = "0x4444";
    (* lut_function="(A (B (C))+!A (B+!(C)))" *) LUT4 mux_1112_i3_3_lut (.A(SM_Top[3]), 
            .B(n3259), .C(SM_Top[1]), .Z(n3268));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam mux_1112_i3_3_lut.INIT = "0xc5c5";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_1109_i3_3_lut (.A(Mult_Ready), 
            .B(n297), .C(SM_Top[0]), .Z(n3259));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam mux_1109_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3707_3_lut (.A(Working_Total[18]), 
            .B(n16), .C(n3114), .Z(n6064));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3707_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C (D))+!B (C+!(D))))" *) LUT4 i6329_4_lut (.A(n6573), 
            .B(n8884), .C(n2878), .D(n2078), .Z(n5373));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam i6329_4_lut.INIT = "0xa022";
    (* lut_function="((B)+!A)" *) LUT4 i5969_2_lut (.A(SM_Top[1]), .B(SM_Top[0]), 
            .Z(n8884));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam i5969_2_lut.INIT = "0xdddd";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i1 (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[1]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Comb_Interval_i1.REGSET = "RESET";
    defparam Comb_Interval_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3706_3_lut (.A(Working_Total[19]), 
            .B(n15_adj_1172), .C(n3114), .Z(n6063));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3706_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i3_4_lut_adj_419 (.A(n2078), 
            .B(n6573), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n5872));
    defparam i3_4_lut_adj_419.INIT = "0x0400";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3705_3_lut (.A(Working_Total[20]), 
            .B(n14), .C(n3114), .Z(n6062));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3705_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[3] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[3] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3704_3_lut (.A(Working_Total[21]), 
            .B(n13_adj_1171), .C(n3114), .Z(n6061));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3704_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3703_3_lut (.A(Working_Total[22]), 
            .B(n12), .C(n3114), .Z(n6060));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3703_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[3] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3676_3_lut (.A(Working_Total_adj_1207[15]), 
            .B(n19), .C(n3116), .Z(n6033));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3676_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[3] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[3] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@11(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@11(7[14],7[24])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@11(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@11(12[15],12[23])"*/
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i8 (.D(\ADC_Data[2] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[8]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Scale_Initial_i8.REGSET = "RESET";
    defparam Scale_Initial_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i7 (.D(\ADC_Data[2] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[7]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Scale_Initial_i7.REGSET = "RESET";
    defparam Scale_Initial_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3675_3_lut (.A(Working_Total_adj_1207[14]), 
            .B(n20), .C(n3116), .Z(n6032));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3675_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3674_3_lut (.A(Working_Total_adj_1207[13]), 
            .B(n21_adj_1174), .C(n3116), .Z(n6031));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3674_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i6 (.D(\ADC_Data[2] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[6]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Scale_Initial_i6.REGSET = "RESET";
    defparam Scale_Initial_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3673_3_lut (.A(Working_Total_adj_1207[12]), 
            .B(n22), .C(n3116), .Z(n6030));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3673_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3672_3_lut (.A(Working_Total_adj_1207[11]), 
            .B(n23), .C(n3116), .Z(n6029));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3672_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i7 (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[7]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Comb_Interval_i7.REGSET = "RESET";
    defparam Comb_Interval_i7.SRMODE = "CE_OVER_LSR";
    FA2 add_11_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n6976), .CI0(n6976), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n10349), .CI1(n10349), .CO0(n10349), .CO1(n6978), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@11(162[20],162[39])"*/
    defparam add_11_add_5_13.INIT0 = "0xc33c";
    defparam add_11_add_5_13.INIT1 = "0xc33c";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i6 (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[6]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Comb_Interval_i6.REGSET = "RESET";
    defparam Comb_Interval_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Reset_Mult_Scaler_c (.D(SM_Top[3]), .SP(n7890), .CK(Main_Clock), 
            .SR(GND_net), .Q(Reset_Mult_Scaler));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Reset_Mult_Scaler_c.REGSET = "RESET";
    defparam Reset_Mult_Scaler_c.SRMODE = "CE_OVER_LSR";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@11(11[15],11[24])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3671_3_lut (.A(Working_Total[27]), 
            .B(n7), .C(n3114), .Z(n6028));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3671_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3670_3_lut (.A(Working_Total_adj_1207[10]), 
            .B(n24_adj_1175), .C(n3116), .Z(n6027));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3670_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 mux_576_i1_4_lut (.A(n297), 
            .B(n2213), .C(n2078), .D(n9840), .Z(n2219));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam mux_576_i1_4_lut.INIT = "0xc5c0";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i1068_4_lut (.A(SM_Sample_Output[2]), 
            .B(reset_n_N_191), .C(n6), .D(n5), .Z(n3157));
    defparam i1068_4_lut.INIT = "0xccdc";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (C))" *) LUT4 i1_3_lut_4_lut_adj_420 (.A(Start_Mult_Scaler), 
            .B(SM_Scale_Mult[0]), .C(Reset_Mult_Scaler), .D(SM_Scale_Mult[1]), 
            .Z(n5609));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam i1_3_lut_4_lut_adj_420.INIT = "0xf0f2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3702_3_lut (.A(Working_Total[23]), 
            .B(n11), .C(n3114), .Z(n6059));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3702_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3701_3_lut (.A(Working_Total[24]), 
            .B(n10), .C(n3114), .Z(n6058));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3701_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B (D))+!A (C+(D)))" *) LUT4 i6161_3_lut_4_lut (.A(Start_Mult_Scaler), 
            .B(SM_Scale_Mult[0]), .C(Mult_Ready), .D(o_Mult_Ready_N_795), 
            .Z(n6_adj_1206));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam i6161_3_lut_4_lut.INIT = "0xffd0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_574_i1_4_lut (.A(Sample_Ready), 
            .B(SM_Top[2]), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n2213));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam mux_574_i1_4_lut.INIT = "0xc0ca";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5773), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1626_rep_45_2_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n9840));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam i1626_rep_45_2_lut.INIT = "0x8888";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i0  (.D(\Adder_Total[0] [8]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_25));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i3664_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n6021));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3664_2_lut.INIT = "0x2222";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_111[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Adder_Start[1]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i12_4_lut (.A(Adder_Clear), 
            .B(n2832), .C(n8188), .D(n2078), .Z(n7985));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam i12_4_lut.INIT = "0xca0a";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(\Adder_Total[0] [2]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(\Adder_Total[0] [3]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(\Adder_Total[0] [4]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(\Adder_Total[0] [5]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(\Adder_Total[0] [6]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(\Adder_Total[0] [7]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[1] [2]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[1] [3]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[1] [4]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[1] [5]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[1] [6]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[1] [7]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n2218), .SP(n3122), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(SM_Top[1]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C)+!B (C+!(D)))+!A))" *) LUT4 i1_4_lut_adj_421 (.A(n6573), 
            .B(n5366), .C(n5277), .D(n4_adj_1176), .Z(n8188));
    defparam i1_4_lut_adj_421.INIT = "0x0a08";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n2217), .SP(n3122), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(SM_Top[2]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C))+!A)" *) LUT4 i2_3_lut (.A(n2047), .B(n2078), 
            .C(SM_Top[1]), .Z(n5369));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam i2_3_lut.INIT = "0xfdfd";
    (* lut_function="(!(A))" *) LUT4 test_I_99_1_lut (.A(test_c), .Z(test_N_190));   /* synthesis lineinfo="@11(149[11],149[16])"*/
    defparam test_I_99_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 i3_1_lut (.A(reset_n_c), .Z(reset_n_N_191));
    defparam i3_1_lut.INIT = "0x5555";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i3 (.D(n2216), .SP(n3122), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(SM_Top[3]));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam SM_Top__i3.REGSET = "RESET";
    defparam SM_Top__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i1  (.D(\Adder_Total[1] [9]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_48));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i2  (.D(\Adder_Total[1] [10]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_47));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i3  (.D(\Adder_Total[1] [11]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_46));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3695_3_lut (.A(Working_Total_adj_1207[27]), 
            .B(n7), .C(n3116), .Z(n6052));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3695_3_lut.INIT = "0xcaca";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut (.A(n31), .B(n2078), .Z(n4_adj_1176));
    defparam i1_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B (C)))" *) LUT4 i5965_3_lut_3_lut (.A(DAC_Send_adj_1198), 
            .B(SM_DAC_Out[0]), .C(Clock_Counter), .Z(n8862));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i5965_3_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_2_lut_4_lut (.A(Harmonic[4]), 
            .B(Harmonic[1]), .C(Harmonic[3]), .D(Harmonic[2]), .Z(n4));
    defparam i1_2_lut_4_lut.INIT = "0xaaa8";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)))" *) LUT4 i3683_4_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(ADC_Data_Received), .D(n6388), .Z(n6040));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i3683_4_lut_4_lut.INIT = "0xe0e2";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i6318_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[0]), 
            .Z(n6179));
    defparam i6318_4_lut.INIT = "0x3373";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i6405_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7_adj_1205));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i6405_4_lut.INIT = "0x575f";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_422 (.A(SM_Top[3]), .B(SM_Top[1]), 
            .Z(n14_adj_1203));
    defparam i1_2_lut_adj_422.INIT = "0xeeee";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C))+!A (B (C (D)))))" *) LUT4 i410_4_lut (.A(reset_n_c), 
            .B(n4858), .C(Clock_Counter), .D(n8199), .Z(n5489));   /* synthesis lineinfo="@4(15[6],15[19])"*/
    defparam i410_4_lut.INIT = "0x35f5";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i4  (.D(\Adder_Total[1] [12]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_45));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i5  (.D(\Adder_Total[1] [13]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_44));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i6  (.D(\Adder_Total[1] [14]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_43));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i7  (.D(\Adder_Total[1] [15]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_42));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i8  (.D(\Adder_Total[1] [16]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_41));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i9  (.D(\Adder_Total[1] [17]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_40));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Clear_c (.D(n7985), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Adder_Clear));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i1  (.D(\Adder_Total[0] [9]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_24));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3694_3_lut (.A(Working_Total[25]), 
            .B(n9), .C(n3114), .Z(n6051));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3694_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (C))" *) LUT4 i3400_3_lut_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[0]), .C(n2078), .Z(n5277));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam i3400_3_lut_3_lut.INIT = "0xdada";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut_adj_423 (.A(Harmonic[1]), 
            .B(Harmonic[3]), .C(Harmonic[2]), .Z(n5259));
    defparam i2_3_lut_adj_423.INIT = "0xfefe";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (C (D))))" *) LUT4 i6400_3_lut_4_lut (.A(SM_Top[3]), 
            .B(n31), .C(reset_n_c), .D(n5369), .Z(n8546));
    defparam i6400_3_lut_4_lut.INIT = "0x0f7f";
    (* lut_function="(A (B))" *) LUT4 i4040_2_lut (.A(n46), .B(SM_Top[0]), 
            .Z(n2707));
    defparam i4040_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i6180_4_lut (.A(n8181), 
            .B(reset_n_c), .C(SM_Top[3]), .D(SM_Top[2]), .Z(n3120));
    defparam i6180_4_lut.INIT = "0x3373";
    (* lut_function="(!(A (B (C))+!A (B (C)+!B !(C))))" *) LUT4 i1_3_lut_adj_424 (.A(n31), 
            .B(SM_Top[0]), .C(SM_Top[1]), .Z(n8181));
    defparam i1_3_lut_adj_424.INIT = "0x3e3e";
    FA2 add_19_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n7132), .CI0(n7132), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10250), .CI1(n10250), .CO0(n10250), .S0(n39));   /* synthesis lineinfo="@11(211[19],211[34])"*/
    defparam add_19_add_5_9.INIT0 = "0xc33c";
    defparam add_19_add_5_9.INIT1 = "0xc33c";
    FD1P3XZ Start_Mult_Scaler_c (.D(n2878), .SP(n5373), .CK(Main_Clock), 
            .SR(n5872), .Q(Start_Mult_Scaler));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam Start_Mult_Scaler_c.REGSET = "RESET";
    defparam Start_Mult_Scaler_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i6_4_lut (.A(Sample_Timer[3]), 
            .B(n8538), .C(n7876), .D(Sample_Timer[9]), .Z(n31));
    defparam i6_4_lut.INIT = "0xf7ff";
    FA2 add_11_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n6974), .CI0(n6974), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n10346), .CI1(n10346), .CO0(n10346), .CO1(n6976), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@11(162[20],162[39])"*/
    defparam add_11_add_5_11.INIT0 = "0xc33c";
    defparam add_11_add_5_11.INIT1 = "0xc33c";
    FA2 add_11_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n6966), .CI0(n6966), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n10334), .CI1(n10334), .CO0(n10334), .CO1(n6968), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@11(162[20],162[39])"*/
    defparam add_11_add_5_3.INIT0 = "0xc33c";
    defparam add_11_add_5_3.INIT1 = "0xc33c";
    FA2 add_11_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n6978), .CI0(n6978), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n10352), .CI1(n10352), .CO0(n10352), .CO1(n6980), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@11(162[20],162[39])"*/
    defparam add_11_add_5_15.INIT0 = "0xc33c";
    defparam add_11_add_5_15.INIT1 = "0xc33c";
    FA2 add_11_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n6968), .CI0(n6968), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n10337), .CI1(n10337), .CO0(n10337), .CO1(n6970), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@11(162[20],162[39])"*/
    defparam add_11_add_5_5.INIT0 = "0xc33c";
    defparam add_11_add_5_5.INIT1 = "0xc33c";
    FA2 add_11_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n10331), .CI1(n10331), 
        .CO0(n10331), .CO1(n6966), .S1(n86));   /* synthesis lineinfo="@11(162[20],162[39])"*/
    defparam add_11_add_5_1.INIT0 = "0xc33c";
    defparam add_11_add_5_1.INIT1 = "0xc33c";
    FA2 add_11_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n6972), .CI0(n6972), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n10343), .CI1(n10343), .CO0(n10343), .CO1(n6974), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@11(162[20],162[39])"*/
    defparam add_11_add_5_9.INIT0 = "0xc33c";
    defparam add_11_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5675_4_lut (.A(Sample_Timer[6]), 
            .B(Sample_Timer[7]), .C(Sample_Timer[5]), .D(Sample_Timer[8]), 
            .Z(n8538));
    defparam i5675_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17_adj_1199), 
            .B(Sample_Timer[11]), .C(n16_adj_1200), .D(Sample_Timer[4]), 
            .Z(n7876));   /* synthesis lineinfo="@11(229[10],229[40])"*/
    defparam i9_4_lut.INIT = "0xfffe";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Sample_Timer[1]), 
            .B(Sample_Timer[12]), .C(Sample_Timer[15]), .D(Sample_Timer[13]), 
            .Z(n17_adj_1199));   /* synthesis lineinfo="@11(229[10],229[40])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_425 (.A(Sample_Timer[0]), 
            .B(Sample_Timer[14]), .C(Sample_Timer[10]), .D(Sample_Timer[2]), 
            .Z(n16_adj_1200));   /* synthesis lineinfo="@11(229[10],229[40])"*/
    defparam i6_4_lut_adj_425.INIT = "0xfffe";
    FA2 add_19_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n7130), .CI0(n7130), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n10247), .CI1(n10247), .CO0(n10247), .CO1(n7132), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@11(211[19],211[34])"*/
    defparam add_19_add_5_7.INIT0 = "0xc33c";
    defparam add_19_add_5_7.INIT1 = "0xc33c";
    FA2 add_19_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n7128), .CI0(n7128), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n10244), .CI1(n10244), .CO0(n10244), .CO1(n7130), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@11(211[19],211[34])"*/
    defparam add_19_add_5_5.INIT0 = "0xc33c";
    defparam add_19_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i4131_2_lut_3_lut (.A(SM_Top[0]), 
            .B(SM_Top[1]), .C(n2078), .Z(n2216));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam i4131_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_486_i1_3_lut (.A(SM_Top[3]), 
            .B(SM_Top[0]), .C(SM_Top[1]), .Z(n2074));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam mux_486_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A (B (C+(D)))))" *) LUT4 i6185_4_lut (.A(SM_Top[0]), 
            .B(reset_n_c), .C(n6_adj_1204), .D(n31), .Z(n5773));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam i6185_4_lut.INIT = "0x3337";
    (* lut_function="(!((B (C)+!B (C+(D)))+!A))" *) LUT4 i3_4_lut_adj_426 (.A(n5_adj_1197), 
            .B(SM_Top[1]), .C(n7824), .D(n8516), .Z(n5658));
    defparam i3_4_lut_adj_426.INIT = "0x080a";
    (* lut_function="(A (B (C)))" *) LUT4 i2_3_lut_adj_427 (.A(n2078), .B(SM_Top[0]), 
            .C(SM_Top[2]), .Z(n7824));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam i2_3_lut_adj_427.INIT = "0x8080";
    (* lut_function="(A (B))" *) LUT4 i3509_2_lut (.A(n5658), .B(n2078), 
            .Z(n5866));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam i3509_2_lut.INIT = "0x8888";
    FA2 add_19_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n7126), .CI0(n7126), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n10241), .CI1(n10241), .CO0(n10241), .CO1(n7128), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@11(211[19],211[34])"*/
    defparam add_19_add_5_3.INIT0 = "0xc33c";
    defparam add_19_add_5_3.INIT1 = "0xc33c";
    FA2 add_19_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n10163), .CI1(n10163), .CO0(n10163), 
        .CO1(n7126), .S1(n46));   /* synthesis lineinfo="@11(211[19],211[34])"*/
    defparam add_19_add_5_1.INIT0 = "0xc33c";
    defparam add_19_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_428 (.A(SM_Top[3]), 
            .B(SM_Top[2]), .C(SM_Top[1]), .D(SM_Top[0]), .Z(n2078));
    defparam i1_4_lut_adj_428.INIT = "0x0544";
    (* lut_function="(A (B))" *) LUT4 i5653_2_lut (.A(SM_Top[3]), .B(n31), 
            .Z(n8516));
    defparam i5653_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i780_2_lut (.A(SM_Top[1]), .B(SM_Top[0]), 
            .Z(n2832));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam i780_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i4214_2_lut (.A(reset_n_c), .B(n2047), 
            .Z(n6573));
    defparam i4214_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i5637_2_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n8500));
    defparam i5637_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B+!((D)+!C))+!A (B (C (D))+!B (D))))" *) LUT4 i1_4_lut_adj_429 (.A(SM_Top[3]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n2047));
    defparam i1_4_lut_adj_429.INIT = "0x2657";
    (* lut_function="(A+!(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut_adj_430 (.A(reset_n_N_191), 
            .B(o_Freq_Too_High_N_383), .C(n8534), .D(SM_Sample_Position[2]), 
            .Z(n7953));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i1_4_lut_adj_430.INIT = "0xaeaf";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3693_3_lut (.A(Working_Total_adj_1207[26]), 
            .B(n8_2), .C(n3116), .Z(n6050));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3693_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i5671_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n8534));
    defparam i5671_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B)))" *) LUT4 i6244_2_lut (.A(reset_n_c), .B(n15), 
            .Z(n13));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i6244_2_lut.INIT = "0x7777";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_431 (.A(SM_Top[1]), .B(SM_Top[3]), 
            .Z(n5366));   /* synthesis lineinfo="@11(229[10],229[40])"*/
    defparam i1_2_lut_adj_431.INIT = "0xbbbb";
    (* lut_function="(!(A (B (C+(D)))+!A (B)))" *) LUT4 i6168_4_lut (.A(n2047), 
            .B(reset_n_c), .C(n4666), .D(n5441), .Z(n3122));
    defparam i6168_4_lut.INIT = "0x333b";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i2  (.D(\Adder_Total[0] [10]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_23));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3692_3_lut (.A(Working_Total[26]), 
            .B(n8_2), .C(n3114), .Z(n6049));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3692_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i3  (.D(\Adder_Total[0] [11]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_22));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i4  (.D(\Adder_Total[0] [12]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_21));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i5  (.D(\Adder_Total[0] [13]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_20));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i6  (.D(\Adder_Total[0] [14]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_19));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i7  (.D(\Adder_Total[0] [15]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_18));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i8  (.D(\Adder_Total[0] [16]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_17));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i9  (.D(\Adder_Total[0] [17]), .SP(n3112), 
            .CK(Main_Clock), .SR(GND_net), .Q(_16));   /* synthesis lineinfo="@11(153[9],248[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i0 (.D(\ADC_Data[2] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[0]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Scale_Initial_i0.REGSET = "RESET";
    defparam Scale_Initial_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i3722_4_lut (.A(n5775), 
            .B(SM_DAC_Out[3]), .C(n1867), .D(n5489), .Z(n6079));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3722_4_lut.INIT = "0x0544";
    (* lut_function="(!(A+!(B+!((D)+!C))))" *) LUT4 i1_4_lut_adj_432 (.A(n2078), 
            .B(n7826), .C(n2832), .D(Mult_Ready), .Z(n5441));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam i1_4_lut_adj_432.INIT = "0x4454";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut_adj_433 (.A(SM_Top[3]), 
            .B(n31), .C(SM_Top[1]), .Z(n7826));   /* synthesis lineinfo="@11(164[4],245[11])"*/
    defparam i2_3_lut_adj_433.INIT = "0x0808";
    FA2 add_11_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n6980), .CI0(n6980), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10355), .CI1(n10355), .CO0(n10355), .S0(n71));   /* synthesis lineinfo="@11(162[20],162[39])"*/
    defparam add_11_add_5_17.INIT0 = "0xc33c";
    defparam add_11_add_5_17.INIT1 = "0xc33c";
    FA2 add_11_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n6970), .CI0(n6970), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n10340), .CI1(n10340), .CO0(n10340), .CO1(n6972), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@11(162[20],162[39])"*/
    defparam add_11_add_5_7.INIT0 = "0xc33c";
    defparam add_11_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_434 (.A(n5381), 
            .B(Harmonic[5]), .C(Freq_Too_High), .D(n4), .Z(n297));   /* synthesis lineinfo="@11(213[17],213[63])"*/
    defparam i1_4_lut_adj_434.INIT = "0xfefa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3691_3_lut (.A(Working_Total_adj_1207[9]), 
            .B(n25_2), .C(n3116), .Z(n6048));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3691_3_lut.INIT = "0xcaca";
    ADC_SPI_In adc (.i_ADC_Data_c(i_ADC_Data_c), .reset_n_c(reset_n_c), 
            .\ADC_Data[2][6] (\ADC_Data[2] [6]), .\ADC_Data[2][7] (\ADC_Data[2] [7]), 
            .\ADC_Data[2][8] (\ADC_Data[2] [8]), .SM_ADC_In(SM_ADC_In), 
            .CS_Stable(CS_Stable), .\ADC_Data[3] ({\ADC_Data[3] }), .\Receive_Byte[0] (Receive_Byte[0]), 
            .\ADC_Data[1][3] (\ADC_Data[1] [3]), .\ADC_Data[2][1] (\ADC_Data[2] [1]), 
            .\ADC_Data[2][2] (\ADC_Data[2] [2]), .n5468(n5468), .\ADC_Data[4][0] (\ADC_Data[4] [0]), 
            .\ADC_Data[4][1] (\ADC_Data[4] [1]), .Main_Clock(Main_Clock), 
            .reset_n_N_191(reset_n_N_191), .\ADC_Data[4][2] (\ADC_Data[4] [2]), 
            .\ADC_Data[2][3] (\ADC_Data[2] [3]), .\ADC_Data[4][3] (\ADC_Data[4] [3]), 
            .\ADC_Data[4][4] (\ADC_Data[4] [4]), .\ADC_Data[4][5] (\ADC_Data[4] [5]), 
            .\ADC_Data[4][6] (\ADC_Data[4] [6]), .\ADC_Data[4][7] (\ADC_Data[4] [7]), 
            .\ADC_Data[1][4] (\ADC_Data[1] [4]), .\ADC_Data[2][4] (\ADC_Data[2] [4]), 
            .i_ADC_CS(i_ADC_CS), .n5815(n5815), .\ADC_Data[1][5] (\ADC_Data[1] [5]), 
            .\ADC_Data[1][6] (\ADC_Data[1] [6]), .\ADC_Data[1][7] (\ADC_Data[1] [7]), 
            .\ADC_Data[0] ({\ADC_Data[0] }), .i_ADC_Clock_c(i_ADC_Clock_c), 
            .n6388(n6388), .n6040(n6040), .ADC_Data_Received(ADC_Data_Received), 
            .n6085(n6085), .\ADC_Data[1][0] (\ADC_Data[1] [0]), .\ADC_Data[1][8] (\ADC_Data[1] [8]), 
            .\ADC_Data[2][0] (\ADC_Data[2] [0]), .\ADC_Data[1][1] (\ADC_Data[1] [1]), 
            .\ADC_Data[2][5] (\ADC_Data[2] [5]), .\ADC_Data[1][2] (\ADC_Data[1] [2]));   /* synthesis lineinfo="@11(55[13],67[3])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3690_3_lut (.A(Working_Total_adj_1207[25]), 
            .B(n9), .C(n3116), .Z(n6047));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3690_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_435 (.A(reset_n_c), 
            .B(SM_DAC_Out[1]), .C(n9_adj_1201), .D(Clock_Counter), .Z(n8003));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_435.INIT = "0xa0a8";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_436 (.A(n6587), 
            .B(n8862), .C(n6595), .D(SM_DAC_Out[1]), .Z(n9_adj_1201));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_436.INIT = "0x0544";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3689_3_lut (.A(Working_Total_adj_1207[24]), 
            .B(n10), .C(n3116), .Z(n6046));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3689_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i3728_3_lut (.A(n5815), 
            .B(Receive_Byte[0]), .C(n5468), .Z(n6085));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i3728_3_lut.INIT = "0x1414";
    (* lut_function="(A ((C)+!B)+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_437 (.A(Adder_Start[0]), 
            .B(SM_Top[0]), .C(n14_adj_1203), .D(n8209), .Z(Adder_Start_1__N_111[0]));
    defparam i1_4_lut_adj_437.INIT = "0xb3a2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3688_3_lut (.A(Working_Total_adj_1207[23]), 
            .B(n11), .C(n3116), .Z(n6045));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3688_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3687_3_lut (.A(Working_Total_adj_1207[22]), 
            .B(n12), .C(n3116), .Z(n6044));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3687_3_lut.INIT = "0xcaca";
    Adder_U0 \genadder[0].adder  (.reset_n_c(reset_n_c), .Main_Clock(Main_Clock), 
            .Adder_Clear(Adder_Clear), .GND_net(GND_net), .\Adder_Total[0][17] (\Adder_Total[0] [17]), 
            .\Working_Total[26] (Working_Total[26]), .\Working_Total[27] (Working_Total[27]), 
            .Adder_Start({Adder_Start}), .\Adder_Total[0][16] (\Adder_Total[0] [16]), 
            .\Adder_Total[0][15] (\Adder_Total[0] [15]), .\Working_Total[24] (Working_Total[24]), 
            .\Working_Total[25] (Working_Total[25]), .\Adder_Total[0][14] (\Adder_Total[0] [14]), 
            .\Adder_Total[0][13] (\Adder_Total[0] [13]), .\Working_Total[22] (Working_Total[22]), 
            .\Working_Total[23] (Working_Total[23]), .\Adder_Total[0][11] (\Adder_Total[0] [11]), 
            .\Working_Total[20] (Working_Total[20]), .\Adder_Total[0][12] (\Adder_Total[0] [12]), 
            .\Working_Total[21] (Working_Total[21]), .\Adder_Total[0][9] (\Adder_Total[0] [9]), 
            .\Working_Total[18] (Working_Total[18]), .\Adder_Total[0][10] (\Adder_Total[0] [10]), 
            .\Working_Total[19] (Working_Total[19]), .\Adder_Total[0][7] (\Adder_Total[0] [7]), 
            .\Working_Total[16] (Working_Total[16]), .\Adder_Total[0][8] (\Adder_Total[0] [8]), 
            .\Working_Total[17] (Working_Total[17]), .\Adder_Total[0][5] (\Adder_Total[0] [5]), 
            .\Working_Total[14] (Working_Total[14]), .\Adder_Total[0][6] (\Adder_Total[0] [6]), 
            .\Working_Total[15] (Working_Total[15]), .\Adder_Total[0][3] (\Adder_Total[0] [3]), 
            .\Working_Total[12] (Working_Total[12]), .\Adder_Total[0][4] (\Adder_Total[0] [4]), 
            .\Working_Total[13] (Working_Total[13]), .\Adder_Total[0][2] (\Adder_Total[0] [2]), 
            .n3114(n3114), .\SM_Adder[0] (SM_Adder_adj_1208[0]), .n3116(n3116), 
            .Adder_Mult({Adder_Mult}), .Sample_Value({Sample_Value}), .n25(n25_2), 
            .n24(n24_adj_1175), .n23(n23), .n22(n22), .n21(n21_adj_1174), 
            .n20(n20), .n19(n19), .n18(n18), .n17(n17_adj_1173), .n16(n16), 
            .n15(n15_adj_1172), .n14(n14), .n13(n13_adj_1171), .n12(n12), 
            .n11(n11), .n10(n10), .n9(n9), .n8(n8_2), .n7(n7), .\Working_Total[10] (Working_Total[10]), 
            .\Working_Total[11] (Working_Total[11]), .n6072(n6072), .n6071(n6071), 
            .n6070(n6070), .n6069(n6069), .n6068(n6068), .n6067(n6067), 
            .n6066(n6066), .n6065(n6065), .n6064(n6064), .n6063(n6063), 
            .n6062(n6062), .n6061(n6061), .n6060(n6060), .n6059(n6059), 
            .n6058(n6058), .n6051(n6051), .n6049(n6049), .n6043(n6043), 
            .\Working_Total[9] (Working_Total[9]), .n6028(n6028));   /* synthesis lineinfo="@11(85[35],95[4])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3686_3_lut (.A(Working_Total[9]), 
            .B(n25_2), .C(n3114), .Z(n6043));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3686_3_lut.INIT = "0xcaca";
    Scale_Mult mult (.Comb_Interval({Comb_Interval}), .Harmonic_Scale({Harmonic_Scale}), 
            .SM_Scale_Mult({SM_Scale_Mult}), .n6196(n6196), .Main_Clock(Main_Clock), 
            .Reset_Mult_Scaler(Reset_Mult_Scaler), .n5609(n5609), .Adder_Mult({Adder_Mult}), 
            .o_Mult_Ready_N_795(o_Mult_Ready_N_795), .Scale_Initial({Scale_Initial}), 
            .Start_Mult_Scaler(Start_Mult_Scaler), .GND_net(GND_net), .VCC_net(VCC_net), 
            .n6(n6_adj_1206), .Mult_Ready(Mult_Ready));   /* synthesis lineinfo="@11(102[34],112[3])"*/
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@11(143[9],151[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3685_3_lut (.A(Working_Total_adj_1207[21]), 
            .B(n13_adj_1171), .C(n3116), .Z(n6042));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3685_3_lut.INIT = "0xcaca";
    Adder \genadder[1].adder  (.\SM_Adder[0] (SM_Adder_adj_1208[0]), .reset_n_c(reset_n_c), 
          .\Adder_Start[1] (Adder_Start[1]), .\Adder_Total[1][3] (\Adder_Total[1] [3]), 
          .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .\Adder_Total[1][2] (\Adder_Total[1] [2]), 
          .GND_net(GND_net), .\Adder_Total[1][17] (\Adder_Total[1] [17]), 
          .\Working_Total[26] (Working_Total_adj_1207[26]), .\Working_Total[27] (Working_Total_adj_1207[27]), 
          .\Adder_Total[1][15] (\Adder_Total[1] [15]), .\Working_Total[24] (Working_Total_adj_1207[24]), 
          .\Adder_Total[1][16] (\Adder_Total[1] [16]), .\Working_Total[25] (Working_Total_adj_1207[25]), 
          .\Adder_Total[1][13] (\Adder_Total[1] [13]), .\Working_Total[22] (Working_Total_adj_1207[22]), 
          .\Adder_Total[1][14] (\Adder_Total[1] [14]), .\Working_Total[23] (Working_Total_adj_1207[23]), 
          .\Adder_Total[1][11] (\Adder_Total[1] [11]), .\Working_Total[20] (Working_Total_adj_1207[20]), 
          .\Adder_Total[1][12] (\Adder_Total[1] [12]), .\Working_Total[21] (Working_Total_adj_1207[21]), 
          .\Adder_Total[1][9] (\Adder_Total[1] [9]), .\Working_Total[18] (Working_Total_adj_1207[18]), 
          .\Adder_Total[1][10] (\Adder_Total[1] [10]), .\Working_Total[19] (Working_Total_adj_1207[19]), 
          .\Adder_Total[1][7] (\Adder_Total[1] [7]), .\Working_Total[16] (Working_Total_adj_1207[16]), 
          .\Adder_Total[1][8] (\Adder_Total[1] [8]), .\Working_Total[17] (Working_Total_adj_1207[17]), 
          .\Adder_Total[1][5] (\Adder_Total[1] [5]), .\Working_Total[14] (Working_Total_adj_1207[14]), 
          .\Adder_Total[1][6] (\Adder_Total[1] [6]), .\Working_Total[15] (Working_Total_adj_1207[15]), 
          .\Adder_Total[1][4] (\Adder_Total[1] [4]), .n6052(n6052), .n6050(n6050), 
          .n6048(n6048), .\Working_Total[9] (Working_Total_adj_1207[9]), 
          .n6047(n6047), .n6046(n6046), .n6045(n6045), .n6044(n6044), 
          .n6042(n6042), .n6041(n6041), .\Working_Total[12] (Working_Total_adj_1207[12]), 
          .\Working_Total[13] (Working_Total_adj_1207[13]), .n6037(n6037), 
          .n6036(n6036), .n6035(n6035), .n6034(n6034), .n6033(n6033), 
          .n6032(n6032), .n6031(n6031), .n6030(n6030), .n6029(n6029), 
          .\Working_Total[11] (Working_Total_adj_1207[11]), .\Working_Total[10] (Working_Total_adj_1207[10]), 
          .n6027(n6027));   /* synthesis lineinfo="@11(85[35],95[4])"*/
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input n6194, input Main_Clock, input reset_n_N_191, 
            output [2:0]SM_Sample_Position, input n6179, input reset_n_c, 
            input n7, input [15:0]Frequency, input n7953, output Freq_Too_High, 
            input GND_net, input [7:0]Harmonic, input [15:0]Freq_Scale, 
            input Next_Sample, output Sample_Ready, input n5259, output n5381, 
            output o_Freq_Too_High_N_383, input VCC_net, output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [15:0]n87;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@8(23[13],23[28])"*/
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@8(49[13],49[34])"*/
    
    wire n5263, n6877, n5363, n6875;
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@8(24[13],24[20])"*/
    
    wire n3, Sample_Pos_WE;
    wire [2:0]SM_Sample_Position_2__N_326;
    wire [15:0]Accumulated_Offset;   /* synthesis lineinfo="@8(51[20],51[38])"*/
    
    wire n6874, n6880, n6873, n8205, n5464, n6878, n7004, n10304;
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@8(50[13],50[36])"*/
    wire [15:0]n2003;
    
    wire n7006;
    wire [15:0]n87_adj_1169;
    wire [15:0]n87_adj_1170;
    wire [15:0]n105;
    
    wire n6903;
    wire [15:0]n1;
    
    wire n6896, n8530, n6894, n6900, n7002, n10301, n7000, n10298, 
        n6898, n10295, n5586, n6, n4, n5499, n30, n28, n26, 
        n6997, n10415, n6872;
    wire [15:0]n69;
    
    wire n6995, n10412, n6876, n6993, n10409, n6881, n6879, n24, 
        n22, n20, n18, n16_adj_1109, n14_adj_1110, n12_adj_1111, 
        n10, n8, n6_adj_1112, n4_adj_1114, n6884, n5819, n6882, 
        n5490, n5785, n8115, n6902, n6888, n5617, n6886, n6899, 
        n6901, n8159, n6892, n6890, n7_adj_1149, n6895, n2_adj_1150, 
        n6991, n10406, n6885, n6883, n6989, n10403, n6889, n6887, 
        n6987, n10400, n6893, n6891, n8844, n6897, n7123, n10274;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@8(22[14],22[29])"*/
    
    wire n7121, n10271, n7119, n10268, n7117, n10265, n7115, n10262, 
        n7113, n10259, n7111, n10256, n7109, n10253, n10157, n7106, 
        n10388, n7104, n10385, n7102, n10379, n7100, n10376, n7098, 
        n10373, n4_adj_1165, n7866, n6_adj_1166, n7096, n10370, 
        n7094, n10367, n7092, n10364, n6985, n10397, n7014, n10358, 
        n6983, n10394, n7012, n10328, n7010, n10313, n12_adj_1167, 
        n8_adj_1168, n10382, n7008, n10310, n10361, n10307, VCC_net_c, 
        GND_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n6179), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4852_2_lut_3_lut (.A(Accumulated_Frequency[13]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6877));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4852_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i4831_2_lut_3_lut_4_lut (.A(Accumulated_Frequency[14]), 
            .B(SM_Sample_Position[1]), .C(n5363), .D(SM_Sample_Position[2]), 
            .Z(n6875));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4831_2_lut_3_lut_4_lut.INIT = "0xaaa8";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Pos_WE_c (.D(n3), 
            .SP(n7), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(SM_Sample_Position[0]), 
            .Z(n5363));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_326[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_191), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ o_Freq_Too_High (.D(SM_Sample_Position[2]), 
            .SP(n7953), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Freq_Too_High));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i6165_2_lut_3_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .Z(n5263));   /* synthesis lineinfo="@8(71[4],127[11])"*/
    defparam i6165_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4839_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(SM_Sample_Position[2]), .Z(n6874));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4839_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_23_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_326[1]));   /* synthesis lineinfo="@8(71[4],127[11])"*/
    defparam mux_23_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4837_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(SM_Sample_Position[2]), .Z(n6880));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4837_3_lut.INIT = "0xcaca";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4840_2_lut_3_lut (.A(Accumulated_Frequency[15]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6873));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4840_2_lut_3_lut.INIT = "0xa2a2";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_326[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_191), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut (.A(reset_n_N_191), 
            .B(SM_Sample_Position[0]), .C(n8205), .D(SM_Sample_Position[2]), 
            .Z(n5464));
    defparam i1_4_lut.INIT = "0xbabb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4843_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(SM_Sample_Position[2]), .Z(n6878));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4843_3_lut.INIT = "0xcaca";
    FA2 add_434_add_5_7 (.A0(GND_net), .B0(Accumulated_Freq_Offset[5]), 
        .C0(n2003[5]), .D0(n7004), .CI0(n7004), .A1(GND_net), .B1(Accumulated_Freq_Offset[6]), 
        .C1(n2003[6]), .D1(n10304), .CI1(n10304), .CO0(n10304), .CO1(n7006), 
        .S0(n87_adj_1169[5]), .S1(n87_adj_1169[6]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_434_add_5_7.INIT0 = "0xc33c";
    defparam add_434_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i1_3_lut (.A(n87_adj_1170[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(Harmonic[0]), .Z(n105[0]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4847_2_lut_3_lut (.A(Accumulated_Frequency[0]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6903));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4847_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4827_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(SM_Sample_Position[2]), .Z(n6896));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4827_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5667_3_lut_4_lut (.A(Harmonic[4]), 
            .B(Harmonic[5]), .C(Harmonic[6]), .D(Harmonic[7]), .Z(n8530));
    defparam i5667_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4835_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(SM_Sample_Position[2]), .Z(n6894));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4835_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4044_2_lut (.A(Freq_Scale[15]), .B(Next_Sample), 
            .Z(n2003[15]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4044_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4814_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(SM_Sample_Position[2]), .Z(n6900));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4814_3_lut.INIT = "0xcaca";
    FA2 add_434_add_5_5 (.A0(GND_net), .B0(Accumulated_Freq_Offset[3]), 
        .C0(n2003[3]), .D0(n7002), .CI0(n7002), .A1(GND_net), .B1(Accumulated_Freq_Offset[4]), 
        .C1(n2003[4]), .D1(n10301), .CI1(n10301), .CO0(n10301), .CO1(n7004), 
        .S0(n87_adj_1169[3]), .S1(n87_adj_1169[4]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_434_add_5_5.INIT0 = "0xc33c";
    defparam add_434_add_5_5.INIT1 = "0xc33c";
    FA2 add_434_add_5_3 (.A0(GND_net), .B0(Accumulated_Freq_Offset[1]), 
        .C0(n2003[1]), .D0(n7000), .CI0(n7000), .A1(GND_net), .B1(Accumulated_Freq_Offset[2]), 
        .C1(n2003[2]), .D1(n10298), .CI1(n10298), .CO0(n10298), .CO1(n7002), 
        .S0(n87_adj_1169[1]), .S1(n87_adj_1169[2]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_434_add_5_3.INIT0 = "0xc33c";
    defparam add_434_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i2_3_lut (.A(n87_adj_1170[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(Harmonic[0]), .Z(n105[1]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4817_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(SM_Sample_Position[2]), .Z(n6898));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4817_3_lut.INIT = "0xcaca";
    FA2 add_434_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Accumulated_Freq_Offset[0]), .C1(n2003[0]), .D1(n10295), .CI1(n10295), 
        .CO0(n10295), .CO1(n7000), .S1(n87_adj_1169[0]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_434_add_5_1.INIT0 = "0xc33c";
    defparam add_434_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4046_2_lut (.A(Freq_Scale[13]), .B(Next_Sample), 
            .Z(n2003[13]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4046_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .Z(n5586));
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A ((C+!(D))+!B)+!A ((C)+!B)))" *) LUT4 i3_4_lut (.A(SM_Sample_Position[0]), 
            .B(n6), .C(SM_Sample_Position[2]), .D(n4), .Z(n5499));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i3_4_lut.INIT = "0x0c04";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .Z(n6));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!((D)+!C)))" *) LUT4 i1_4_lut_adj_409 (.A(n30), 
            .B(Harmonic[0]), .C(Accumulated_Frequency[15]), .D(Accumulated_Freq_Offset[15]), 
            .Z(n4));
    defparam i1_4_lut_adj_409.INIT = "0xecfe";
    (* lut_function="(A (B))" *) LUT4 i4045_2_lut (.A(Freq_Scale[14]), .B(Next_Sample), 
            .Z(n2003[14]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4045_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4048_2_lut (.A(Freq_Scale[11]), .B(Next_Sample), 
            .Z(n2003[11]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4048_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i30_3_lut (.A(n28), 
            .B(Accumulated_Frequency[14]), .C(Accumulated_Freq_Offset[14]), 
            .Z(n30));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i30_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i28_3_lut (.A(n26), 
            .B(Accumulated_Frequency[13]), .C(Accumulated_Freq_Offset[13]), 
            .Z(n28));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i28_3_lut.INIT = "0x8e8e";
    FA2 Accumulated_Frequency_1027_add_4_17 (.A0(GND_net), .B0(n6872), .C0(n6873), 
        .D0(n6997), .CI0(n6997), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10415), .CI1(n10415), .CO0(n10415), .S0(n69[15]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1027_add_4_17.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1027_add_4_15 (.A0(GND_net), .B0(n6876), .C0(n6877), 
        .D0(n6995), .CI0(n6995), .A1(GND_net), .B1(n6874), .C1(n6875), 
        .D1(n10412), .CI1(n10412), .CO0(n10412), .CO1(n6997), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1027_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4047_2_lut (.A(Freq_Scale[12]), .B(Next_Sample), 
            .Z(n2003[12]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4047_2_lut.INIT = "0x8888";
    FA2 Accumulated_Frequency_1027_add_4_13 (.A0(GND_net), .B0(n6880), .C0(n6881), 
        .D0(n6993), .CI0(n6993), .A1(GND_net), .B1(n6878), .C1(n6879), 
        .D1(n10409), .CI1(n10409), .CO0(n10409), .CO1(n6995), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1027_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i26_3_lut (.A(n24), 
            .B(Accumulated_Frequency[12]), .C(Accumulated_Freq_Offset[12]), 
            .Z(n26));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i26_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[15]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i24_3_lut (.A(n22), 
            .B(Accumulated_Frequency[11]), .C(Accumulated_Freq_Offset[11]), 
            .Z(n24));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i24_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i22_3_lut (.A(n20), 
            .B(Accumulated_Frequency[10]), .C(Accumulated_Freq_Offset[10]), 
            .Z(n22));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i20_3_lut (.A(n18), 
            .B(Accumulated_Frequency[9]), .C(Accumulated_Freq_Offset[9]), 
            .Z(n20));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i20_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[14]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i18_3_lut (.A(n16_adj_1109), 
            .B(Accumulated_Frequency[8]), .C(Accumulated_Freq_Offset[8]), 
            .Z(n18));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i16_3_lut (.A(n14_adj_1110), 
            .B(Accumulated_Frequency[7]), .C(Accumulated_Freq_Offset[7]), 
            .Z(n16_adj_1109));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i14_3_lut (.A(n12_adj_1111), 
            .B(Accumulated_Frequency[6]), .C(Accumulated_Freq_Offset[6]), 
            .Z(n14_adj_1110));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i12_3_lut (.A(n10), 
            .B(Accumulated_Frequency[5]), .C(Accumulated_Freq_Offset[5]), 
            .Z(n12_adj_1111));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i10_3_lut (.A(n8), 
            .B(Accumulated_Frequency[4]), .C(Accumulated_Freq_Offset[4]), 
            .Z(n10));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i8_3_lut (.A(n6_adj_1112), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Freq_Offset[3]), 
            .Z(n8));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i8_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i1 (.D(n87_adj_1169[1]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i6_3_lut (.A(n4_adj_1114), 
            .B(Accumulated_Frequency[2]), .C(Accumulated_Freq_Offset[2]), 
            .Z(n6_adj_1112));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A ((C)+!B)+!A !(B ((D)+!C)+!B !(C+!(D)))))" *) LUT4 LessThan_5_i4_4_lut (.A(Accumulated_Freq_Offset[0]), 
            .B(Accumulated_Frequency[1]), .C(Accumulated_Freq_Offset[1]), 
            .D(Accumulated_Frequency[0]), .Z(n4_adj_1114));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i4_4_lut.INIT = "0x4d0c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4825_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(SM_Sample_Position[2]), .Z(n6884));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4825_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4054_2_lut (.A(Freq_Scale[5]), .B(Next_Sample), 
            .Z(n2003[5]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4054_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i2 (.D(n87_adj_1169[2]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i3 (.D(n87_adj_1169[3]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i4 (.D(n87_adj_1169[4]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i5 (.D(n87_adj_1169[5]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i6 (.D(n87_adj_1169[6]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i7 (.D(n87_adj_1169[7]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i8 (.D(n87_adj_1169[8]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i9 (.D(n87_adj_1169[9]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4830_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(SM_Sample_Position[2]), .Z(n6882));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4830_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i10 (.D(n87_adj_1169[10]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i11 (.D(n87_adj_1169[11]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n6179), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n6179), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n6179), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n6179), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n6179), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n6179), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n6179), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n6179), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i12 (.D(n87_adj_1169[12]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n6179), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n6179), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i13 (.D(n87_adj_1169[13]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i14 (.D(n87_adj_1169[14]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[13]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[12]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[11]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[10]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[9]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[8]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[7]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[6]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[5]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[4]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[3]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[2]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[1]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i15 (.D(n87_adj_1169[15]), 
            .SP(n5586), .CK(Main_Clock), .SR(n5819), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((D)+!C)+!A (B+((D)+!C)))" *) LUT4 i2_3_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(n8205), .C(SM_Sample_Position[2]), .D(reset_n_N_191), .Z(n5490));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i2_3_lut_4_lut.INIT = "0xff4f";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i1 (.D(n105[1]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i3474_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[2]), 
            .Z(n5819));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i3474_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B)+!A))" *) LUT4 i3441_2_lut (.A(n5499), .B(SM_Sample_Position[0]), 
            .Z(n5785));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i3441_2_lut.INIT = "0x2222";
    (* lut_function="(A (C)+!A (B (C+(D))+!B (C)))" *) LUT4 i1_3_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(n8205), .C(reset_n_N_191), .D(SM_Sample_Position[2]), .Z(n8115));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i1_3_lut_4_lut.INIT = "0xf4f0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i3_3_lut (.A(n87_adj_1170[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(Harmonic[0]), .Z(n105[2]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i4_3_lut (.A(n87_adj_1170[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(Harmonic[0]), .Z(n105[3]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i5_3_lut (.A(n87_adj_1170[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(Harmonic[0]), .Z(n105[4]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i6_3_lut (.A(n87_adj_1170[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(Harmonic[0]), .Z(n105[5]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i7_3_lut (.A(n87_adj_1170[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(Harmonic[0]), .Z(n105[6]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4854_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(SM_Sample_Position[2]), .Z(n6902));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4854_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i8_3_lut (.A(n87_adj_1170[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(Harmonic[0]), .Z(n105[7]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4050_2_lut (.A(Freq_Scale[9]), .B(Next_Sample), 
            .Z(n2003[9]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4050_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i2 (.D(n105[2]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i3 (.D(n105[3]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i4 (.D(n105[4]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i5 (.D(n105[5]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i6 (.D(n105[6]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i7 (.D(n105[7]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i8 (.D(n105[8]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i9 (.D(n105[9]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i10 (.D(n105[10]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i11 (.D(n105[11]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i0 (.D(n69[0]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i9_3_lut (.A(n87_adj_1170[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(Harmonic[0]), .Z(n105[8]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4856_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(SM_Sample_Position[2]), .Z(n6888));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4856_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i10_3_lut (.A(n87_adj_1170[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(Harmonic[0]), .Z(n105[9]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i10_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i12 (.D(n105[12]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i13 (.D(n105[13]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i14 (.D(n105[14]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i15 (.D(n105[15]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i11_3_lut (.A(n87_adj_1170[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(Harmonic[0]), .Z(n105[10]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4049_2_lut (.A(Freq_Scale[10]), .B(Next_Sample), 
            .Z(n2003[10]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4049_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4821_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(SM_Sample_Position[2]), .Z(n6886));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4821_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ SM_Sample_Position__i2 (.D(SM_Sample_Position[0]), 
            .SP(n5490), .CK(Main_Clock), .SR(n8159), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i12_3_lut (.A(n87_adj_1170[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(Harmonic[0]), .Z(n105[11]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4053_2_lut (.A(Freq_Scale[6]), .B(Next_Sample), 
            .Z(n2003[6]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4053_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4052_2_lut (.A(Freq_Scale[7]), .B(Next_Sample), 
            .Z(n2003[7]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4052_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4051_2_lut (.A(Freq_Scale[8]), .B(Next_Sample), 
            .Z(n2003[8]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4051_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+((D)+!C))+!A (B)))" *) LUT4 i6200_4_lut (.A(SM_Sample_Position[2]), 
            .B(n5363), .C(Next_Sample), .D(SM_Sample_Position[1]), .Z(n5617));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6200_4_lut.INIT = "0x1131";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4815_2_lut_3_lut (.A(Accumulated_Frequency[2]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6899));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4815_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i13_3_lut (.A(n87_adj_1170[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(Harmonic[0]), .Z(n105[12]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4810_2_lut_3_lut (.A(Accumulated_Frequency[1]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6901));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4810_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i14_3_lut (.A(n87_adj_1170[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(Harmonic[0]), .Z(n105[13]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i15_3_lut (.A(n87_adj_1170[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(Harmonic[0]), .Z(n105[14]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i16_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ o_Sample_Ready (.D(SM_Sample_Position[1]), 
            .SP(n5464), .CK(Main_Clock), .SR(n8115), .Q(Sample_Ready));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4846_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(SM_Sample_Position[2]), .Z(n6892));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4846_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4850_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(SM_Sample_Position[2]), .Z(n6890));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4850_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i16_3_lut (.A(n87_adj_1170[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(Harmonic[0]), .Z(n105[15]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i15_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i0 (.D(n105[0]), 
            .SP(n5499), .CK(Main_Clock), .SR(n5785), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i0 (.D(n87_adj_1169[0]), 
            .SP(n5263), .CK(Main_Clock), .SR(n7_adj_1149), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i1 (.D(n69[1]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4833_2_lut_3_lut (.A(Accumulated_Frequency[4]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6895));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4833_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(!((B)+!A))" *) LUT4 i4037_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n3));   /* synthesis lineinfo="@8(71[4],127[11])"*/
    defparam i4037_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_410 (.A(reset_n_N_191), 
            .B(SM_Sample_Position[1]), .C(n2_adj_1150), .D(SM_Sample_Position[2]), 
            .Z(n8159));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i1_4_lut_adj_410.INIT = "0xbabb";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(SM_Sample_Position[0]), 
            .B(Next_Sample), .Z(n2_adj_1150));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i1_2_lut.INIT = "0x4444";
    FA2 Accumulated_Frequency_1027_add_4_11 (.A0(GND_net), .B0(n6884), .C0(n6885), 
        .D0(n6991), .CI0(n6991), .A1(GND_net), .B1(n6882), .C1(n6883), 
        .D1(n10406), .CI1(n10406), .CO0(n10406), .CO1(n6993), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1027_add_4_11.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1027_add_4_9 (.A0(GND_net), .B0(n6888), .C0(n6889), 
        .D0(n6989), .CI0(n6989), .A1(GND_net), .B1(n6886), .C1(n6887), 
        .D1(n10403), .CI1(n10403), .CO0(n10403), .CO1(n6991), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1027_add_4_9.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1027_add_4_7 (.A0(GND_net), .B0(n6892), .C0(n6893), 
        .D0(n6987), .CI0(n6987), .A1(GND_net), .B1(n6890), .C1(n6891), 
        .D1(n10400), .CI1(n10400), .CO0(n10400), .CO1(n6989), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1027_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_411 (.A(Next_Sample), 
            .B(SM_Sample_Position[1]), .Z(n8205));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i1_2_lut_adj_411.INIT = "0x2222";
    (* lut_function="(A (C)+!A !(B (C)+!B !((D)+!C)))" *) LUT4 i30_4_lut (.A(SM_Sample_Position[0]), 
            .B(n8844), .C(SM_Sample_Position[2]), .D(Next_Sample), .Z(SM_Sample_Position_2__N_326[0]));   /* synthesis lineinfo="@8(71[4],127[11])"*/
    defparam i30_4_lut.INIT = "0xb5a5";
    (* lut_function="(A (B))" *) LUT4 i4056_2_lut (.A(Freq_Scale[3]), .B(Next_Sample), 
            .Z(n2003[3]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4056_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4055_2_lut (.A(Freq_Scale[4]), .B(Next_Sample), 
            .Z(n2003[4]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4055_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4058_2_lut (.A(Freq_Scale[1]), .B(Next_Sample), 
            .Z(n2003[1]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4058_2_lut.INIT = "0x8888";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4822_2_lut_3_lut (.A(Accumulated_Frequency[3]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6897));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4822_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i5970_4_lut (.A(n5259), 
            .B(SM_Sample_Position[1]), .C(n8530), .D(Harmonic[0]), .Z(n8844));   /* synthesis lineinfo="@8(71[4],127[11])"*/
    defparam i5970_4_lut.INIT = "0xcccd";
    (* lut_function="(A (B))" *) LUT4 i4057_2_lut (.A(Freq_Scale[2]), .B(Next_Sample), 
            .Z(n2003[2]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i4057_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_412 (.A(Harmonic[6]), .B(Harmonic[7]), 
            .Z(n5381));   /* synthesis lineinfo="@8(123[30],123[50])"*/
    defparam i1_2_lut_adj_412.INIT = "0xeeee";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4848_2_lut_3_lut (.A(Accumulated_Frequency[6]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6891));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4848_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i12_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i2 (.D(n69[2]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i3 (.D(n69[3]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3989_2_lut (.A(Freq_Scale[0]), .B(Next_Sample), 
            .Z(n2003[0]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i3989_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i4 (.D(n69[4]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i5 (.D(n69[5]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i6 (.D(n69[6]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i7 (.D(n69[7]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i8 (.D(n69[8]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i9 (.D(n69[9]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i10 (.D(n69[10]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i11 (.D(n69[11]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i12 (.D(n69[12]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i13 (.D(n69[13]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i14 (.D(n69[14]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1027__i15 (.D(n69[15]), 
            .SP(n5617), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_1027__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4844_2_lut_3_lut (.A(Accumulated_Frequency[5]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6893));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4844_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4809_2_lut_3_lut (.A(Accumulated_Frequency[8]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6887));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4809_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4851_2_lut_3_lut (.A(Accumulated_Frequency[7]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6889));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4851_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4828_2_lut_3_lut (.A(Accumulated_Frequency[10]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6883));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4828_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4823_2_lut_3_lut (.A(Accumulated_Frequency[9]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6885));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4823_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4812_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(SM_Sample_Position[2]), .Z(n6872));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4812_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6397_2_lut (.A(n5263), .B(SM_Sample_Position[2]), 
            .Z(n7_adj_1149));
    defparam i6397_2_lut.INIT = "0x2222";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n7123), .CI0(n7123), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10274), .CI1(n10274), .CO0(n10274), .S0(n87[15]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n7121), .CI0(n7121), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n10271), .CI1(n10271), .CO0(n10271), 
        .CO1(n7123), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n7119), .CI0(n7119), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n10268), .CI1(n10268), .CO0(n10268), 
        .CO1(n7121), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n7117), .CI0(n7117), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n10265), .CI1(n10265), .CO0(n10265), 
        .CO1(n7119), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n7115), .CI0(n7115), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n10262), .CI1(n10262), .CO0(n10262), 
        .CO1(n7117), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n7113), .CI0(n7113), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n10259), .CI1(n10259), .CO0(n10259), 
        .CO1(n7115), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n7111), .CI0(n7111), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n10256), .CI1(n10256), .CO0(n10256), 
        .CO1(n7113), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4841_2_lut_3_lut (.A(Accumulated_Frequency[12]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6879));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4841_2_lut_3_lut.INIT = "0xa2a2";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n7109), .CI0(n7109), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n10253), .CI1(n10253), .CO0(n10253), 
        .CO1(n7111), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n10157), 
        .CI1(n10157), .CO0(n10157), .CO1(n7109), .S1(n87[0]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), 
        .D0(n7106), .CI0(n7106), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10388), .CI1(n10388), .CO0(n10388), .S0(n87_adj_1170[15]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_17.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_17.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), 
        .D0(n7104), .CI0(n7104), .A1(GND_net), .B1(GND_net), .C1(n1[14]), 
        .D1(n10385), .CI1(n10385), .CO0(n10385), .CO1(n7106), .S0(n87_adj_1170[13]), 
        .S1(n87_adj_1170[14]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_15.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_15.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), 
        .D0(n7102), .CI0(n7102), .A1(GND_net), .B1(GND_net), .C1(n1[12]), 
        .D1(n10379), .CI1(n10379), .CO0(n10379), .CO1(n7104), .S0(n87_adj_1170[11]), 
        .S1(n87_adj_1170[12]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_13.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4832_2_lut_3_lut (.A(Accumulated_Frequency[11]), 
            .B(n5263), .C(SM_Sample_Position[2]), .Z(n6881));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4832_2_lut_3_lut.INIT = "0xa2a2";
    FA2 unary_minus_6_add_3_add_5_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), 
        .D0(n7100), .CI0(n7100), .A1(GND_net), .B1(GND_net), .C1(n1[10]), 
        .D1(n10376), .CI1(n10376), .CO0(n10376), .CO1(n7102), .S0(n87_adj_1170[9]), 
        .S1(n87_adj_1170[10]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_11.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4819_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(SM_Sample_Position[2]), .Z(n6876));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i4819_3_lut.INIT = "0xcaca";
    FA2 unary_minus_6_add_3_add_5_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), 
        .D0(n7098), .CI0(n7098), .A1(GND_net), .B1(GND_net), .C1(n1[8]), 
        .D1(n10373), .CI1(n10373), .CO0(n10373), .CO1(n7100), .S0(n87_adj_1170[7]), 
        .S1(n87_adj_1170[8]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_9.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1130_4_lut (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n4_adj_1165), .Z(o_Freq_Too_High_N_383));
    defparam i1130_4_lut.INIT = "0xfcec";
    (* lut_function="(A+(B (C (D))))" *) LUT4 i1_4_lut_adj_413 (.A(Accumulated_Frequency[12]), 
            .B(n7866), .C(n6_adj_1166), .D(Accumulated_Frequency[10]), 
            .Z(n4_adj_1165));
    defparam i1_4_lut_adj_413.INIT = "0xeaaa";
    FA2 unary_minus_6_add_3_add_5_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), 
        .D0(n7096), .CI0(n7096), .A1(GND_net), .B1(GND_net), .C1(n1[6]), 
        .D1(n10370), .CI1(n10370), .CO0(n10370), .CO1(n7098), .S0(n87_adj_1170[5]), 
        .S1(n87_adj_1170[6]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_7.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_7.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), 
        .D0(n7094), .CI0(n7094), .A1(GND_net), .B1(GND_net), .C1(n1[4]), 
        .D1(n10367), .CI1(n10367), .CO0(n10367), .CO1(n7096), .S0(n87_adj_1170[3]), 
        .S1(n87_adj_1170[4]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_5.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_5.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), 
        .D0(n7092), .CI0(n7092), .A1(GND_net), .B1(GND_net), .C1(n1[2]), 
        .D1(n10364), .CI1(n10364), .CO0(n10364), .CO1(n7094), .S0(n87_adj_1170[1]), 
        .S1(n87_adj_1170[2]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_3.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_3.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1027_add_4_5 (.A0(GND_net), .B0(n6896), .C0(n6897), 
        .D0(n6985), .CI0(n6985), .A1(GND_net), .B1(n6894), .C1(n6895), 
        .D1(n10397), .CI1(n10397), .CO0(n10397), .CO1(n6987), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1027_add_4_5.INIT1 = "0xc33c";
    FA2 add_434_add_5_17 (.A0(GND_net), .B0(Accumulated_Freq_Offset[15]), 
        .C0(n2003[15]), .D0(n7014), .CI0(n7014), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n10358), .CI1(n10358), .CO0(n10358), .S0(n87_adj_1169[15]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_434_add_5_17.INIT0 = "0xc33c";
    defparam add_434_add_5_17.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1027_add_4_3 (.A0(GND_net), .B0(n6900), .C0(n6901), 
        .D0(n6983), .CI0(n6983), .A1(GND_net), .B1(n6898), .C1(n6899), 
        .D1(n10394), .CI1(n10394), .CO0(n10394), .CO1(n6985), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1027_add_4_3.INIT1 = "0xc33c";
    FA2 add_434_add_5_15 (.A0(GND_net), .B0(Accumulated_Freq_Offset[13]), 
        .C0(n2003[13]), .D0(n7012), .CI0(n7012), .A1(GND_net), .B1(Accumulated_Freq_Offset[14]), 
        .C1(n2003[14]), .D1(n10328), .CI1(n10328), .CO0(n10328), .CO1(n7014), 
        .S0(n87_adj_1169[13]), .S1(n87_adj_1169[14]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_434_add_5_15.INIT0 = "0xc33c";
    defparam add_434_add_5_15.INIT1 = "0xc33c";
    FA2 add_434_add_5_13 (.A0(GND_net), .B0(Accumulated_Freq_Offset[11]), 
        .C0(n2003[11]), .D0(n7010), .CI0(n7010), .A1(GND_net), .B1(Accumulated_Freq_Offset[12]), 
        .C1(n2003[12]), .D1(n10313), .CI1(n10313), .CO0(n10313), .CO1(n7012), 
        .S0(n87_adj_1169[11]), .S1(n87_adj_1169[12]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_434_add_5_13.INIT0 = "0xc33c";
    defparam add_434_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut_adj_414 (.A(n12_adj_1167), 
            .B(Accumulated_Frequency[8]), .C(Accumulated_Frequency[7]), 
            .D(Accumulated_Frequency[6]), .Z(n7866));
    defparam i3_4_lut_adj_414.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut_adj_415 (.A(Accumulated_Frequency[11]), 
            .B(Accumulated_Frequency[9]), .Z(n6_adj_1166));
    defparam i2_2_lut_adj_415.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1135_4_lut (.A(Accumulated_Frequency[2]), 
            .B(Accumulated_Frequency[5]), .C(n8_adj_1168), .D(Accumulated_Frequency[0]), 
            .Z(n12_adj_1167));
    defparam i1135_4_lut.INIT = "0xccc8";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8_adj_1168));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i11_1_lut.INIT = "0x5555";
    FA2 Accumulated_Frequency_1027_add_4_1 (.A0(GND_net), .B0(GND_net), 
        .C0(GND_net), .A1(GND_net), .B1(n6902), .C1(n6903), .D1(n10382), 
        .CI1(n10382), .CO0(n10382), .CO1(n6983), .S1(n69[0]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_1027_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1027_add_4_1.INIT1 = "0xc33c";
    FA2 add_434_add_5_11 (.A0(GND_net), .B0(Accumulated_Freq_Offset[9]), 
        .C0(n2003[9]), .D0(n7008), .CI0(n7008), .A1(GND_net), .B1(Accumulated_Freq_Offset[10]), 
        .C1(n2003[10]), .D1(n10310), .CI1(n10310), .CO0(n10310), .CO1(n7010), 
        .S0(n87_adj_1169[9]), .S1(n87_adj_1169[10]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_434_add_5_11.INIT0 = "0xc33c";
    defparam add_434_add_5_11.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1[0]), .D1(n10361), .CI1(n10361), 
        .CO0(n10361), .CO1(n7092), .S1(n87_adj_1170[0]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_1.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_1.INIT1 = "0xc33c";
    FA2 add_434_add_5_9 (.A0(GND_net), .B0(Accumulated_Freq_Offset[7]), 
        .C0(n2003[7]), .D0(n7006), .CI0(n7006), .A1(GND_net), .B1(Accumulated_Freq_Offset[8]), 
        .C1(n2003[8]), .D1(n10307), .CI1(n10307), .CO0(n10307), .CO1(n7008), 
        .S0(n87_adj_1169[7]), .S1(n87_adj_1169[8]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_434_add_5_9.INIT0 = "0xc33c";
    defparam add_434_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i9_1_lut.INIT = "0x5555";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@8(28[16],36[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@8(40[12],47[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n6194), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[0]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire wr_en_i_N_387;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_387));   /* synthesis lineinfo="@6(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_387), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module PLL_48MHz
//

module PLL_48MHz (input GND_net, input i_Clock_c, input reset_n_c, output Main_Clock);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \PLL_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="63",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000")  lscc_pll_inst (.GND_net(GND_net), 
            .i_Clock_c(i_Clock_c), .reset_n_c(reset_n_c), .Main_Clock(Main_Clock));   /* synthesis lineinfo="@5(33[41],47[26])"*/
    
endmodule

//
// Verilog Description of module \PLL_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="63",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \PLL_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="63",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000")  (input GND_net, 
            input i_Clock_c, input reset_n_c, output Main_Clock);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=62, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=33, LSE_RLINE=47 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@5(33[41],47[26])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (input n13, output DAC_Send_adj_1, input Main_Clock, 
            input reset_n_N_191, output n5476, output n2902, input n6206, 
            output \SM_Sample_Output[0] , input \r_Adder_Total[1][2] , input n3157, 
            input \r_Adder_Total[1][3] , input \r_Adder_Total[1][4] , input \r_Adder_Total[1][5] , 
            input \r_Adder_Total[1][6] , input \r_Adder_Total[1][7] , output \SM_Sample_Output[1] , 
            output \SM_Sample_Output[2] , output DAC_Ready, output n17, 
            input \r_Adder_Total[0][7] , input \r_Adder_Total[0][6] , input \r_Adder_Total[0][5] , 
            input \r_Adder_Total[0][4] , output n5, input \r_Adder_Total[0][3] , 
            input \r_Adder_Total[0][2] , output reset_n_c, input reset_n, 
            input DAC_Send, output n6, input GND_net, input _16, input VCC_net, 
            input _18, input _17, input _20, input _19, input _22, 
            input _21, input _24, input _23, input _25, input _40, 
            input _42, input _41, input _44, input _43, input _46, 
            input _45, input _48, input _47, input \<NoName> , input n6075, 
            output \Output_Data[17] , output \SM_DAC_Out[2] , output \SM_DAC_Out[1] , 
            output \SM_DAC_Out[3] , output \SM_DAC_Out[0] , output n2428, 
            output Clock_Counter, output n4, output n8199, input n4862, 
            input n5489, output n5775, output o_DAC_SCK_c, output n1867, 
            input n6227, output o_DAC_MOSI_c, output o_DAC_CS_c, input n6079, 
            input n8003, output n1900, output n6595, output n6587, input n6021);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n8151, n5839;
    wire [19:0]n3830;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(16[13],16[24])"*/
    
    wire n2885;
    wire [31:0]r_Sample_R;   /* synthesis lineinfo="@7(15[13],15[23])"*/
    wire [9:0]n4209;
    
    wire n8147;
    wire [9:0]n4195;
    wire [31:0]r_Sample_L;   /* synthesis lineinfo="@7(14[13],14[23])"*/
    
    wire n8137, n6073, n6074, n7163, n10292, n7161, n10289, n8520, 
        n7159, n10286, n7157, n10283, n7155, n10280, n10277, n7152, 
        n10208, n7150, n10205, n7148, n10202, n7146, n10199, n7144, 
        n10196, n10193, GND_net_c, VCC_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i0 (.D(n3830[0]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[0]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i0.REGSET = "RESET";
    defparam Output_Data__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3482_2_lut (.A(n5476), .B(n2902), 
            .Z(n5839));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i3482_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ SM_Sample_Output__i0 (.D(n2885), 
            .SP(n6206), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_Sample_Output[0] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i3 (.D(\r_Adder_Total[1][2] ), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i4 (.D(\r_Adder_Total[1][3] ), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i5 (.D(\r_Adder_Total[1][4] ), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i6 (.D(\r_Adder_Total[1][5] ), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i7 (.D(\r_Adder_Total[1][6] ), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i8 (.D(\r_Adder_Total[1][7] ), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i9 (.D(n4209[0]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i10 (.D(n4209[1]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i11 (.D(n4209[2]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i12 (.D(n4209[3]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i13 (.D(n4209[4]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i14 (.D(n4209[5]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i15 (.D(n4209[6]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i16 (.D(n4209[7]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i17 (.D(n4209[8]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i18 (.D(n4209[9]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i16 (.D(\SM_Sample_Output[0] ), 
            .SP(n5476), .CK(Main_Clock), .SR(n5839), .Q(Output_Data[16]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i16.REGSET = "RESET";
    defparam Output_Data__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i15_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[0] ), .Z(n8147));   /* synthesis lineinfo="@7(38[4],80[11])"*/
    defparam i15_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+!(B+((D)+!C))))" *) LUT4 i4026_3_lut_4_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(DAC_Ready), 
            .Z(n2885));   /* synthesis lineinfo="@7(74[4],74[14])"*/
    defparam i4026_3_lut_4_lut_4_lut.INIT = "0x5545";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i18 (.D(n4195[9]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i17 (.D(n4195[8]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i16 (.D(n4195[7]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i15 (.D(n4195[6]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i14 (.D(n4195[5]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i13 (.D(n4195[4]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i12 (.D(n4195[3]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i11 (.D(n4195[2]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_4_lut_4_lut_3_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .Z(n17));   /* synthesis lineinfo="@7(74[4],74[14])"*/
    defparam i1_4_lut_4_lut_3_lut.INIT = "0x1414";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i10 (.D(n4195[1]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i9 (.D(n4195[0]), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i8 (.D(\r_Adder_Total[0][7] ), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i7 (.D(\r_Adder_Total[0][6] ), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i6 (.D(\r_Adder_Total[0][5] ), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i5 (.D(\r_Adder_Total[0][4] ), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i4 (.D(\r_Adder_Total[0][3] ), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 SM_Sample_Output_3__I_0_65_i5_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n5));   /* synthesis lineinfo="@7(39[4],39[14])"*/
    defparam SM_Sample_Output_3__I_0_65_i5_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i3 (.D(\r_Adder_Total[0][2] ), 
            .SP(n3157), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ SM_Sample_Output__i2 (.D(n8137), 
            .SP(n6206), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_Sample_Output[2] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ SM_Sample_Output__i1 (.D(n8147), 
            .SP(n6206), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_Sample_Output[1] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i15 (.D(n3830[15]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[15]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i15.REGSET = "RESET";
    defparam Output_Data__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i14 (.D(n3830[14]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[14]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i14.REGSET = "RESET";
    defparam Output_Data__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i13 (.D(n3830[13]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[13]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i13.REGSET = "RESET";
    defparam Output_Data__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i12 (.D(n3830[12]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[12]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i12.REGSET = "RESET";
    defparam Output_Data__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i11 (.D(n3830[11]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[11]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i11.REGSET = "RESET";
    defparam Output_Data__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i10 (.D(n3830[10]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[10]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i10.REGSET = "RESET";
    defparam Output_Data__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i9 (.D(n3830[9]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[9]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i9.REGSET = "RESET";
    defparam Output_Data__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i8 (.D(n3830[8]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[8]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i8.REGSET = "RESET";
    defparam Output_Data__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i7 (.D(n3830[7]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[7]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i7.REGSET = "RESET";
    defparam Output_Data__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i6 (.D(n3830[6]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[6]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i6.REGSET = "RESET";
    defparam Output_Data__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i5 (.D(n3830[5]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[5]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i5.REGSET = "RESET";
    defparam Output_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i4 (.D(n3830[4]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[4]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i4.REGSET = "RESET";
    defparam Output_Data__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i3 (.D(n3830[3]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[3]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i3.REGSET = "RESET";
    defparam Output_Data__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i2 (.D(n3830[2]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[2]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i2.REGSET = "RESET";
    defparam Output_Data__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i1 (.D(n3830[1]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[1]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i1.REGSET = "RESET";
    defparam Output_Data__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i17 (.D(n6075), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[17] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i17.REGSET = "RESET";
    defparam Output_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i3716_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n2902), .C(n5476), .D(Output_Data[21]), .Z(n6073));
    defparam i3716_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(DAC_Send), .B(DAC_Ready), 
            .Z(n6));   /* synthesis lineinfo="@7(43[10],43[30])"*/
    defparam i4_2_lut.INIT = "0x8888";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i3717_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n2902), .C(n5476), .D(Output_Data[20]), .Z(n6074));
    defparam i3717_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i16_4_lut (.A(r_Sample_L[17]), 
            .B(r_Sample_R[17]), .C(n2902), .D(\SM_Sample_Output[0] ), 
            .Z(n3830[15]));
    defparam mux_1523_i16_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i15_4_lut (.A(r_Sample_L[16]), 
            .B(r_Sample_R[16]), .C(n2902), .D(\SM_Sample_Output[0] ), 
            .Z(n3830[14]));
    defparam mux_1523_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i14_4_lut (.A(r_Sample_L[15]), 
            .B(r_Sample_R[15]), .C(n2902), .D(\SM_Sample_Output[0] ), 
            .Z(n3830[13]));
    defparam mux_1523_i14_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i13_4_lut (.A(r_Sample_L[14]), 
            .B(r_Sample_R[14]), .C(n2902), .D(\SM_Sample_Output[0] ), 
            .Z(n3830[12]));
    defparam mux_1523_i13_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i12_4_lut (.A(r_Sample_L[13]), 
            .B(r_Sample_R[13]), .C(n2902), .D(\SM_Sample_Output[0] ), 
            .Z(n3830[11]));
    defparam mux_1523_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i11_4_lut (.A(r_Sample_L[12]), 
            .B(r_Sample_R[12]), .C(n2902), .D(\SM_Sample_Output[0] ), 
            .Z(n3830[10]));
    defparam mux_1523_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i10_4_lut (.A(r_Sample_L[11]), 
            .B(r_Sample_R[11]), .C(n2902), .D(\SM_Sample_Output[0] ), 
            .Z(n3830[9]));
    defparam mux_1523_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i9_4_lut (.A(r_Sample_L[10]), 
            .B(r_Sample_R[10]), .C(n2902), .D(\SM_Sample_Output[0] ), 
            .Z(n3830[8]));
    defparam mux_1523_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i8_4_lut (.A(r_Sample_L[9]), 
            .B(r_Sample_R[9]), .C(n2902), .D(\SM_Sample_Output[0] ), .Z(n3830[7]));
    defparam mux_1523_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i7_4_lut (.A(r_Sample_L[8]), 
            .B(r_Sample_R[8]), .C(n2902), .D(\SM_Sample_Output[0] ), .Z(n3830[6]));
    defparam mux_1523_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i6_4_lut (.A(r_Sample_L[7]), 
            .B(r_Sample_R[7]), .C(n2902), .D(\SM_Sample_Output[0] ), .Z(n3830[5]));
    defparam mux_1523_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i5_4_lut (.A(r_Sample_L[6]), 
            .B(r_Sample_R[6]), .C(n2902), .D(\SM_Sample_Output[0] ), .Z(n3830[4]));
    defparam mux_1523_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i4_4_lut (.A(r_Sample_L[5]), 
            .B(r_Sample_R[5]), .C(n2902), .D(\SM_Sample_Output[0] ), .Z(n3830[3]));
    defparam mux_1523_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i3_4_lut (.A(r_Sample_L[4]), 
            .B(r_Sample_R[4]), .C(n2902), .D(\SM_Sample_Output[0] ), .Z(n3830[2]));
    defparam mux_1523_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i2_4_lut (.A(r_Sample_L[3]), 
            .B(r_Sample_R[3]), .C(n2902), .D(\SM_Sample_Output[0] ), .Z(n3830[1]));
    defparam mux_1523_i2_4_lut.INIT = "0xcac0";
    FA2 add_1866_11 (.A0(GND_net), .B0(_16), .C0(VCC_net), .D0(n7163), 
        .CI0(n7163), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n10292), 
        .CI1(n10292), .CO0(n10292), .S0(n4195[9]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1866_11.INIT0 = "0xc33c";
    defparam add_1866_11.INIT1 = "0xc33c";
    FA2 add_1866_9 (.A0(GND_net), .B0(_18), .C0(GND_net), .D0(n7161), 
        .CI0(n7161), .A1(GND_net), .B1(_17), .C1(GND_net), .D1(n10289), 
        .CI1(n10289), .CO0(n10289), .CO1(n7163), .S0(n4195[7]), .S1(n4195[8]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1866_9.INIT0 = "0xc33c";
    defparam add_1866_9.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i847_3_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[1] ), 
            .Z(n2902));
    defparam i847_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="((B)+!A)" *) LUT4 i5657_2_lut_2_lut (.A(reset_n_c), .B(\SM_Sample_Output[2] ), 
            .Z(n8520));
    defparam i5657_2_lut_2_lut.INIT = "0xdddd";
    FA2 add_1866_7 (.A0(GND_net), .B0(_20), .C0(GND_net), .D0(n7159), 
        .CI0(n7159), .A1(GND_net), .B1(_19), .C1(GND_net), .D1(n10286), 
        .CI1(n10286), .CO0(n10286), .CO1(n7161), .S0(n4195[5]), .S1(n4195[6]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1866_7.INIT0 = "0xc33c";
    defparam add_1866_7.INIT1 = "0xc33c";
    FA2 add_1866_5 (.A0(GND_net), .B0(_22), .C0(GND_net), .D0(n7157), 
        .CI0(n7157), .A1(GND_net), .B1(_21), .C1(GND_net), .D1(n10283), 
        .CI1(n10283), .CO0(n10283), .CO1(n7159), .S0(n4195[3]), .S1(n4195[4]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1866_5.INIT0 = "0xc33c";
    defparam add_1866_5.INIT1 = "0xc33c";
    FA2 add_1866_3 (.A0(GND_net), .B0(_24), .C0(GND_net), .D0(n7155), 
        .CI0(n7155), .A1(GND_net), .B1(_23), .C1(VCC_net), .D1(n10280), 
        .CI1(n10280), .CO0(n10280), .CO1(n7157), .S0(n4195[1]), .S1(n4195[2]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1866_3.INIT0 = "0xc33c";
    defparam add_1866_3.INIT1 = "0xc33c";
    FA2 add_1866_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(_25), .C1(VCC_net), .D1(n10277), .CI1(n10277), .CO0(n10277), 
        .CO1(n7155), .S1(n4195[0]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1866_1.INIT0 = "0xc33c";
    defparam add_1866_1.INIT1 = "0xc33c";
    FA2 add_1869_11 (.A0(GND_net), .B0(_40), .C0(VCC_net), .D0(n7152), 
        .CI0(n7152), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n10208), 
        .CI1(n10208), .CO0(n10208), .S0(n4209[9]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1869_11.INIT0 = "0xc33c";
    defparam add_1869_11.INIT1 = "0xc33c";
    FA2 add_1869_9 (.A0(GND_net), .B0(_42), .C0(GND_net), .D0(n7150), 
        .CI0(n7150), .A1(GND_net), .B1(_41), .C1(GND_net), .D1(n10205), 
        .CI1(n10205), .CO0(n10205), .CO1(n7152), .S0(n4209[7]), .S1(n4209[8]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1869_9.INIT0 = "0xc33c";
    defparam add_1869_9.INIT1 = "0xc33c";
    FA2 add_1869_7 (.A0(GND_net), .B0(_44), .C0(GND_net), .D0(n7148), 
        .CI0(n7148), .A1(GND_net), .B1(_43), .C1(GND_net), .D1(n10202), 
        .CI1(n10202), .CO0(n10202), .CO1(n7150), .S0(n4209[5]), .S1(n4209[6]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1869_7.INIT0 = "0xc33c";
    defparam add_1869_7.INIT1 = "0xc33c";
    FA2 add_1869_5 (.A0(GND_net), .B0(_46), .C0(GND_net), .D0(n7146), 
        .CI0(n7146), .A1(GND_net), .B1(_45), .C1(GND_net), .D1(n10199), 
        .CI1(n10199), .CO0(n10199), .CO1(n7148), .S0(n4209[3]), .S1(n4209[4]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1869_5.INIT0 = "0xc33c";
    defparam add_1869_5.INIT1 = "0xc33c";
    FA2 add_1869_3 (.A0(GND_net), .B0(_48), .C0(GND_net), .D0(n7144), 
        .CI0(n7144), .A1(GND_net), .B1(_47), .C1(VCC_net), .D1(n10196), 
        .CI1(n10196), .CO0(n10196), .CO1(n7146), .S0(n4209[1]), .S1(n4209[2]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1869_3.INIT0 = "0xc33c";
    defparam add_1869_3.INIT1 = "0xc33c";
    FA2 add_1869_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\<NoName> ), .C1(VCC_net), .D1(n10193), .CI1(n10193), .CO0(n10193), 
        .CO1(n7144), .S1(n4209[0]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1869_1.INIT0 = "0xc33c";
    defparam add_1869_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i20 (.D(n6074), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[20]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i20.REGSET = "RESET";
    defparam Output_Data__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i21 (.D(n6073), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[21]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i21.REGSET = "RESET";
    defparam Output_Data__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1523_i1_4_lut (.A(r_Sample_L[2]), 
            .B(r_Sample_R[2]), .C(n2902), .D(\SM_Sample_Output[0] ), .Z(n3830[0]));
    defparam mux_1523_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .Z(n8151));   /* synthesis lineinfo="@7(38[4],80[11])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+!(C+!(D)))+!A))" *) LUT4 i2_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n8520), .C(DAC_Ready), .D(\SM_Sample_Output[1] ), .Z(n5476));
    defparam i2_4_lut.INIT = "0x2022";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_408 (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n8137));   /* synthesis lineinfo="@7(38[4],80[11])"*/
    defparam i1_2_lut_adj_408.INIT = "0x8888";
    DAC_SPI_Out dac (.\SM_DAC_Out[2] (\SM_DAC_Out[2] ), .\SM_DAC_Out[1] (\SM_DAC_Out[1] ), 
            .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), .\SM_DAC_Out[0] (\SM_DAC_Out[0] ), 
            .n2428(n2428), .Clock_Counter(Clock_Counter), .n4(n4), .DAC_Send(DAC_Send_adj_1), 
            .\Output_Data[0] (Output_Data[0]), .Main_Clock(Main_Clock), 
            .reset_n_c(reset_n_c), .n8199(n8199), .\Output_Data[1] (Output_Data[1]), 
            .\Output_Data[2] (Output_Data[2]), .\Output_Data[3] (Output_Data[3]), 
            .\Output_Data[4] (Output_Data[4]), .\Output_Data[5] (Output_Data[5]), 
            .\Output_Data[6] (Output_Data[6]), .\Output_Data[7] (Output_Data[7]), 
            .\Output_Data[8] (Output_Data[8]), .\Output_Data[9] (Output_Data[9]), 
            .\Output_Data[10] (Output_Data[10]), .\Output_Data[11] (Output_Data[11]), 
            .\Output_Data[12] (Output_Data[12]), .\Output_Data[13] (Output_Data[13]), 
            .\Output_Data[14] (Output_Data[14]), .\Output_Data[15] (Output_Data[15]), 
            .\Output_Data[16] (Output_Data[16]), .\Output_Data[17] (\Output_Data[17] ), 
            .\Output_Data[20] (Output_Data[20]), .\Output_Data[21] (Output_Data[21]), 
            .n4862(n4862), .n5489(n5489), .n5775(n5775), .o_DAC_SCK_c(o_DAC_SCK_c), 
            .n1867(n1867), .DAC_Ready(DAC_Ready), .reset_n_N_191(reset_n_N_191), 
            .n6227(n6227), .o_DAC_MOSI_c(o_DAC_MOSI_c), .o_DAC_CS_c(o_DAC_CS_c), 
            .n6079(n6079), .n8003(n8003), .n1900(n1900), .n6595(n6595), 
            .n6587(n6587), .n6021(n6021));   /* synthesis lineinfo="@7(20[14],20[190])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ DAC_Send_c (.D(n8151), 
            .SP(n13), .CK(Main_Clock), .SR(reset_n_N_191), .Q(DAC_Send_adj_1));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (output \SM_DAC_Out[2] , output \SM_DAC_Out[1] , output \SM_DAC_Out[3] , 
            output \SM_DAC_Out[0] , output n2428, output Clock_Counter, 
            output n4, input DAC_Send, input \Output_Data[0] , input Main_Clock, 
            input reset_n_c, output n8199, input \Output_Data[1] , input \Output_Data[2] , 
            input \Output_Data[3] , input \Output_Data[4] , input \Output_Data[5] , 
            input \Output_Data[6] , input \Output_Data[7] , input \Output_Data[8] , 
            input \Output_Data[9] , input \Output_Data[10] , input \Output_Data[11] , 
            input \Output_Data[12] , input \Output_Data[13] , input \Output_Data[14] , 
            input \Output_Data[15] , input \Output_Data[16] , input \Output_Data[17] , 
            input \Output_Data[20] , input \Output_Data[21] , input n4862, 
            input n5489, output n5775, output o_DAC_SCK_c, output n1867, 
            output DAC_Ready, input reset_n_N_191, input n6227, output o_DAC_MOSI_c, 
            output o_DAC_CS_c, input n6079, input n8003, output n1900, 
            output n6595, output n6587, input n6021);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n8836, n8837, n24;
    wire [4:0]n25;
    
    wire n2994, n10, n3118, n5690, n8, n5838, n15, n9462, n8831, 
        n8830, n9465, n8833, n8834, n9468, n9471, o_SPI_Data_N_1082, 
        n7906, n15_adj_1102, n9459, n6948, n6382, n8540, n22, 
        n8514, n9456, o_Ready_N_1084, n5487, n6591, n5298, n8202, 
        n5626, n8177, n4_adj_1103, n6;
    wire [0:0]n2378;
    
    wire n8840, n8839, n6589, GND_net, VCC_net;
    
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5880_3_lut (.A(r_Data_To_Send[12]), 
            .B(r_Data_To_Send[13]), .C(Current_Bit[0]), .Z(n8836));
    defparam i5880_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5881_3_lut (.A(r_Data_To_Send[14]), 
            .B(r_Data_To_Send[15]), .C(Current_Bit[0]), .Z(n8837));
    defparam i5881_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[3] ), .D(\SM_DAC_Out[0] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut.INIT = "0x0116";
    (* lut_function="(!(A))" *) LUT4 i4566_1_lut (.A(Current_Bit[0]), .Z(n25[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4566_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))" *) LUT4 i916_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n2428), .Z(n2994));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i916_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(Clock_Counter), .B(n24), 
            .Z(n4));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A !(B (C))))" *) LUT4 i21_3_lut (.A(\SM_DAC_Out[1] ), 
            .B(\SM_DAC_Out[0] ), .C(DAC_Send), .Z(n10));
    defparam i21_3_lut.INIT = "0x6262";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i22 (.D(\Output_Data[1] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[22]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i22.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i22.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i3481_4_lut (.A(n5690), .B(n8), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n5838));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i3481_4_lut.INIT = "0xaa8a";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n2428), .Z(n15));
    defparam i2_3_lut.INIT = "0xdfdf";
    (* lut_function="(A+(B))" *) LUT4 SM_DAC_Out_4__I_0_70_i8_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .Z(n8));   /* synthesis lineinfo="@4(44[6],44[13])"*/
    defparam SM_DAC_Out_4__I_0_70_i8_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n9462_bdd_4_lut (.A(n9462), 
            .B(n8831), .C(n8830), .D(Current_Bit[2]), .Z(n9465));
    defparam n9462_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .Z(n8199));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i4582_2_lut_4_lut (.A(Current_Bit[3]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4582_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut  (.A(Current_Bit[1]), 
            .B(n8833), .C(n8834), .D(Current_Bit[2]), .Z(n9462));
    defparam \Current_Bit[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n9468_bdd_4_lut (.A(n9468), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[2]), .D(Current_Bit[2]), 
            .Z(n9471));
    defparam n9468_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[0]_bdd_4_lut  (.A(Current_Bit[0]), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[7]), .D(Current_Bit[2]), 
            .Z(n9468));
    defparam \Current_Bit[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut_adj_398 (.A(n2428), 
            .B(o_SPI_Data_N_1082), .C(\SM_DAC_Out[0] ), .Z(n7906));
    defparam i2_3_lut_adj_398.INIT = "0x0808";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15_adj_1102), 
            .B(n9465), .C(Current_Bit[4]), .D(Current_Bit[3]), .Z(o_SPI_Data_N_1082));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n9471), 
            .B(n9459), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15_adj_1102));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C)))" *) LUT4 i4578_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n6948));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4578_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i4575_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4575_2_lut_3_lut.INIT = "0x7878";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i21 (.D(\Output_Data[2] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[21]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i21.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i20 (.D(\Output_Data[3] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[20]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i20.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i19 (.D(\Output_Data[4] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[19]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i19.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i18 (.D(\Output_Data[5] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[18]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i18.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i16 (.D(\Output_Data[7] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[16]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i16.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i14 (.D(\Output_Data[9] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[14]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i14.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i13 (.D(\Output_Data[10] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[13]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i13.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i12 (.D(\Output_Data[11] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[12]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i12.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i11 (.D(\Output_Data[12] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[11]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i11.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i10 (.D(\Output_Data[13] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[10]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i10.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i9 (.D(\Output_Data[14] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[9]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i9.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_1026__i0 (.D(n25[0]), .SP(n5690), .CK(Main_Clock), 
            .SR(n5838), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1026__i0.REGSET = "RESET";
    defparam Current_Bit_1026__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_1026__i4 (.D(n25[4]), .SP(n5690), .CK(Main_Clock), 
            .SR(n5838), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1026__i4.REGSET = "RESET";
    defparam Current_Bit_1026__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+!(D))+!B !(D))+!A !(D)))" *) LUT4 i6187_2_lut_4_lut (.A(n8199), 
            .B(Clock_Counter), .C(n4862), .D(n5489), .Z(n6382));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i6187_2_lut_4_lut.INIT = "0x7f00";
    FD1P3XZ Current_Bit_1026__i3 (.D(n25[3]), .SP(n5690), .CK(Main_Clock), 
            .SR(n5838), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1026__i3.REGSET = "RESET";
    defparam Current_Bit_1026__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3418_2_lut_4_lut (.A(n8199), 
            .B(Clock_Counter), .C(n4862), .D(n5489), .Z(n5775));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3418_2_lut_4_lut.INIT = "0x8000";
    FD1P3XZ Current_Bit_1026__i2 (.D(n25[2]), .SP(n5690), .CK(Main_Clock), 
            .SR(n5838), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1026__i2.REGSET = "RESET";
    defparam Current_Bit_1026__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_1026__i1 (.D(n25[1]), .SP(n5690), .CK(Main_Clock), 
            .SR(n5838), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1026__i1.REGSET = "RESET";
    defparam Current_Bit_1026__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i2 (.D(\SM_DAC_Out[1] ), 
            .SP(n5489), .CK(Main_Clock), .SR(n6382), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4589_3_lut (.A(Current_Bit[4]), 
            .B(Current_Bit[3]), .C(n6948), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4589_3_lut.INIT = "0x6a6a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5877_3_lut (.A(r_Data_To_Send[20]), 
            .B(r_Data_To_Send[21]), .C(Current_Bit[0]), .Z(n8833));
    defparam i5877_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5878_3_lut (.A(r_Data_To_Send[22]), 
            .B(r_Data_To_Send[23]), .C(Current_Bit[0]), .Z(n8834));
    defparam i5878_3_lut.INIT = "0xcaca";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut (.A(Clock_Counter), 
            .B(n8540), .C(n22), .D(n8514), .Z(o_DAC_SCK_c));
    defparam i1_4_lut.INIT = "0xf5f7";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5677_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[4]), .Z(n8540));
    defparam i5677_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i5651_2_lut (.A(Current_Bit[3]), .B(Current_Bit[0]), 
            .Z(n8514));
    defparam i5651_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i4568_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4568_2_lut.INIT = "0x6666";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i0 (.D(n1867), 
            .SP(n5489), .CK(Main_Clock), .SR(n5775), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_Ready (.D(o_Ready_N_1084), 
            .SP(n5487), .CK(Main_Clock), .SR(reset_n_N_191), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut_121  (.A(Current_Bit[1]), 
            .B(n8836), .C(n8837), .D(Current_Bit[2]), .Z(n9456));
    defparam \Current_Bit[1]_bdd_4_lut_121 .INIT = "0xe4aa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_Data (.D(n7906), 
            .SP(n6227), .CK(Main_Clock), .SR(reset_n_N_191), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(n6591), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .D(n10), .Z(n5690));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i2_3_lut_4_lut_adj_399 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n5298), .D(n8202), .Z(n3118));
    defparam i2_3_lut_4_lut_adj_399.INIT = "0x1000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5875_3_lut (.A(r_Data_To_Send[18]), 
            .B(r_Data_To_Send[19]), .C(Current_Bit[0]), .Z(n8831));
    defparam i5875_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5874_3_lut (.A(r_Data_To_Send[16]), 
            .B(r_Data_To_Send[17]), .C(Current_Bit[0]), .Z(n8830));
    defparam i5874_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B+(C (D)+!C !(D)))))" *) LUT4 i2_3_lut_4_lut_adj_400 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[3] ), .D(\SM_DAC_Out[0] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut_adj_400.INIT = "0x0110";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_CS (.D(n2994), 
            .SP(n5626), .CK(Main_Clock), .SR(reset_n_N_191), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i3 (.D(n6079), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (C (D))+!A !(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(n2428), .C(n24), .D(Clock_Counter), .Z(n8177));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_3_lut_4_lut.INIT = "0x4fff";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B+!(C (D))))" *) LUT4 i1_4_lut_4_lut_adj_401 (.A(\SM_DAC_Out[0] ), 
            .B(n2428), .C(n24), .D(\SM_DAC_Out[2] ), .Z(n4_adj_1103));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_4_lut_4_lut_adj_401.INIT = "0xb080";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut_adj_402 (.A(reset_n_c), 
            .B(Clock_Counter), .C(\SM_DAC_Out[3] ), .Z(n8202));
    defparam i1_2_lut_3_lut_adj_402.INIT = "0x0808";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i1 (.D(n8003), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ Clock_Counter_c (.D(n6021), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[3]), .C(Current_Bit[4]), .D(n6), .Z(n1900));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4_4_lut.INIT = "0x2000";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_403 (.A(Current_Bit[2]), 
            .B(Current_Bit[0]), .Z(n6));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_403.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4035_2_lut (.A(DAC_Send), .B(\SM_DAC_Out[0] ), 
            .Z(n2378[0]));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i4035_2_lut.INIT = "0x4444";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_404 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .Z(n5298));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_404.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i4236_2_lut (.A(\SM_DAC_Out[0] ), .B(n1900), 
            .Z(n6595));
    defparam i4236_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5884_3_lut (.A(r_Data_To_Send[10]), 
            .B(r_Data_To_Send[11]), .C(Current_Bit[0]), .Z(n8840));
    defparam i5884_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i4228_2_lut (.A(\SM_DAC_Out[3] ), .B(\SM_DAC_Out[2] ), 
            .Z(n6587));
    defparam i4228_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5883_3_lut (.A(r_Data_To_Send[8]), 
            .B(r_Data_To_Send[9]), .C(Current_Bit[0]), .Z(n8839));
    defparam i5883_3_lut.INIT = "0xcaca";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i6191_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n6589), .D(n6591), .Z(n1867));   /* synthesis lineinfo="@4(26[3],82[6])"*/
    defparam i6191_4_lut.INIT = "0xfdff";
    (* lut_function="((B (C (D)))+!A)" *) LUT4 i1_4_lut_4_lut_adj_405 (.A(reset_n_c), 
            .B(Clock_Counter), .C(n15), .D(n4_adj_1103), .Z(n5626));
    defparam i1_4_lut_4_lut_adj_405.INIT = "0xd555";
    (* lut_function="(A+(B))" *) LUT4 i4230_2_lut (.A(\SM_DAC_Out[0] ), .B(\SM_DAC_Out[3] ), 
            .Z(n6589));
    defparam i4230_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i2_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(n4), .C(n2378[0]), .D(n2428), .Z(o_Ready_N_1084));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i2_4_lut.INIT = "0xc044";
    (* lut_function="(A+(B+!(C+(D))))" *) LUT4 i2_4_lut_adj_406 (.A(reset_n_N_191), 
            .B(DAC_Send), .C(n2994), .D(n8177), .Z(n5487));
    defparam i2_4_lut_adj_406.INIT = "0xeeef";
    (* lut_function="(A (B))" *) LUT4 i4232_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n6591));
    defparam i4232_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut_adj_407 (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .D(\SM_DAC_Out[1] ), 
            .Z(n2428));
    defparam i1_3_lut_4_lut_adj_407.INIT = "0x0102";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n9456_bdd_4_lut (.A(n9456), 
            .B(n8840), .C(n8839), .D(Current_Bit[2]), .Z(n9459));
    defparam n9456_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i23 (.D(\Output_Data[0] ), 
            .SP(n3118), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[23]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i23.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i23.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (input i_ADC_Data_c, input reset_n_c, output \ADC_Data[2][6] , 
            output \ADC_Data[2][7] , output \ADC_Data[2][8] , output SM_ADC_In, 
            output CS_Stable, output [15:0]\ADC_Data[3] , output \Receive_Byte[0] , 
            output \ADC_Data[1][3] , output \ADC_Data[2][1] , output \ADC_Data[2][2] , 
            output n5468, output \ADC_Data[4][0] , output \ADC_Data[4][1] , 
            input Main_Clock, input reset_n_N_191, output \ADC_Data[4][2] , 
            output \ADC_Data[2][3] , output \ADC_Data[4][3] , output \ADC_Data[4][4] , 
            output \ADC_Data[4][5] , output \ADC_Data[4][6] , output \ADC_Data[4][7] , 
            output \ADC_Data[1][4] , output \ADC_Data[2][4] , input i_ADC_CS, 
            output n5815, output \ADC_Data[1][5] , output \ADC_Data[1][6] , 
            output \ADC_Data[1][7] , output [15:0]\ADC_Data[0] , input i_ADC_Clock_c, 
            output n6388, input n6040, output ADC_Data_Received, input n6085, 
            output \ADC_Data[1][0] , output \ADC_Data[1][8] , output \ADC_Data[2][0] , 
            output \ADC_Data[1][1] , output \ADC_Data[2][5] , output \ADC_Data[1][2] );
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(30[6],30[18])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(54[7],54[24])"*/
    
    wire Data_State, n3887, n5309, n12, n8;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(20[12],20[23])"*/
    
    wire n5437, n5393, n5398, n5422, n1, n12_adj_1096, n5428, 
        n5300, n5306;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(21[12],21[24])"*/
    
    wire n11, n5423, n7854, n6349, n5307, n5303, n5384, n5387, 
        n5301, n5410, n5415, n8_adj_1097, n12_adj_1098, n5406, n5397, 
        n5304, n5305, n5308, n5302, n5411, n7, o_Data_Received_N_592, 
        n2, n5436, n5425, n5435, n9, n5385, n12_adj_1099, n5392, 
        n9_adj_1100, n5386, n5417, n5426, n5399, n5418, n5427;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(34[12],34[24])"*/
    wire [2:0]n17;
    
    wire n6579, n6014, n7846, n8506;
    wire [3:0]n370;
    
    wire n5395;
    wire [3:0]n377;
    
    wire n5391, n3139, n5429, i_ADC_CS_c, CS_State, n3878, n5389, 
        n5430, n5834, n4349, n5396, n5431, CS_State_N_601, n5433, 
        n5434, n5419, n5438, n5439, n5420, n11_adj_1101, CS_Stable_N_611, 
        n6377, n5408, n5400, n5401, n5413, n5404, n5405, n5407, 
        n5409, n5388, n5390, n5421, n4683, n3889, Clock_State, 
        n5403, n5394, n7853, GND_net, VCC_net;
    
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1559_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n3887));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i1559_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6253_2_lut_3_lut_4_lut (.A(n5309), 
            .B(n12), .C(n8), .D(Receive_Bit[0]), .Z(n5437));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6253_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i6362_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5393), .Z(n5398));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6362_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n5423), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i4255_1_lut (.A(Receive_Bit[0]), .Z(n1));
    defparam i4255_1_lut.INIT = "0x5555";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6280_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1096), .D(n5309), .Z(n5428));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6280_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i6304_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5300), .Z(n5306));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6304_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A+(B))" *) LUT4 equal_998_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_998_i11_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n7854), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(Data_State), 
            .SP(n5303), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [0]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i6174_2_lut (.A(SM_ADC_In), .B(CS_Stable), 
            .Z(n6349));
    defparam i6174_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6301_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5300), .Z(n5307));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6301_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(Data_State), 
            .SP(n5301), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6215_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5384), .Z(n5387));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6215_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n5397), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i6268_2_lut (.A(n12), .B(n5410), 
            .Z(n5415));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6268_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6232_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1097), .C(n12_adj_1098), .D(n5309), .Z(n5406));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6232_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 equal_995_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1096));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_995_i12_2_lut_3_lut_4_lut.INIT = "0xffbf";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(Data_State), 
            .SP(n5304), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(Data_State), 
            .SP(n5305), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(Data_State), 
            .SP(n5306), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [4]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(Data_State), 
            .SP(n5307), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [5]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(Data_State), 
            .SP(n5308), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [6]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(Data_State), 
            .SP(n5302), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [7]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(Data_State), 
            .SP(n5411), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [8]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(Data_State), 
            .SP(n5425), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [9]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i6402_2_lut_3_lut (.A(SM_ADC_In), 
            .B(n7), .C(o_Data_Received_N_592), .Z(n2));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6402_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(A+!(B))" *) LUT4 equal_999_i8_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n8_adj_1097));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_999_i8_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i6256_2_lut_3_lut_4_lut (.A(n5309), 
            .B(n12), .C(n8), .D(Receive_Bit[0]), .Z(n5436));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6256_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n5417), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6259_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1097), .C(n12), .D(n5309), .Z(n5435));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6259_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i6221_2_lut (.A(n9), .B(n5384), 
            .Z(n5385));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6221_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6324_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1099), .D(n9), .Z(n5423));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6324_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i6182_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5384), .Z(n5392));
    defparam i6182_2_lut_3_lut_4_lut.INIT = "0x0080";
    (* lut_function="(!(A+(B)))" *) LUT4 i6218_2_lut (.A(n9_adj_1100), .B(n5384), 
            .Z(n5386));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6218_2_lut.INIT = "0x1111";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i6315_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5300), .Z(n5303));
    defparam i6315_2_lut_3_lut_4_lut.INIT = "0x0080";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(Data_State), 
            .SP(n5426), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [10]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n5418), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5309), .Z(n5410));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xff7f";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6359_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5393), .Z(n5399));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6359_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6327_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1099), .D(n9_adj_1100), .Z(n5422));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6327_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i60  (.D(Data_State), 
            .SP(n5427), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [11]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i60 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i60 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i61  (.D(Data_State), 
            .SP(n5428), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [12]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i61 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i61 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B+(C))))" *) LUT4 i1_3_lut_3_lut (.A(o_Data_Received_N_592), 
            .B(CS_Stable), .C(SM_ADC_In), .Z(n5468));
    defparam i1_3_lut_3_lut.INIT = "0x2323";
    (* lut_function="(!(A))" *) LUT4 i4544_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i4544_1_lut.INIT = "0x5555";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 equal_976_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1099));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_976_i12_2_lut_3_lut_4_lut.INIT = "0xffdf";
    (* lut_function="(A (B))" *) LUT4 i3657_2_lut (.A(reset_n_c), .B(n6579), 
            .Z(n6014));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i3657_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)))" *) LUT4 i6194_2_lut (.A(n7846), .B(reset_n_c), 
            .Z(n8506));
    defparam i6194_2_lut.INIT = "0x7777";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1166_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n370[1]));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i1166_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i62  (.D(Data_State), 
            .SP(n5429), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [13]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i62 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i62 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i6371_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5393), .Z(n5395));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6371_2_lut_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1202_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n377[2]));   /* synthesis lineinfo="@2(93[24],93[43])"*/
    defparam i1202_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i6203_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5384), .Z(n5391));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6203_2_lut_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1209_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n377[3]));   /* synthesis lineinfo="@2(93[24],93[43])"*/
    defparam i1209_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A))" *) LUT4 i1059_1_lut (.A(CS_Stable), .Z(n3139));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i1059_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i3_4_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[0]), .C(n6579), .D(Count_Stable[1]), .Z(n7846));
    defparam i3_4_lut.INIT = "0xfeff";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6283_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1097), .C(n12_adj_1096), .D(n5309), .Z(n5427));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6283_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i6313_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5300), .Z(n5301));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6313_2_lut_3_lut_4_lut.INIT = "0x0040";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i63  (.D(Data_State), 
            .SP(n5430), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [14]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i63 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i63 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_993_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1098));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_993_i12_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1550_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n3878));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i1550_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i6209_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5384), .Z(n5389));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6209_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i64  (.D(Data_State), 
            .SP(n5431), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [15]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i64 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i64 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i6241_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_592), .Z(n5834));
    defparam i6241_4_lut.INIT = "0x4505";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i6376_4_lut (.A(n9), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1098), .Z(n4349));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6376_4_lut.INIT = "0x0313";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i6373_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5393), .Z(n5396));
    defparam i6373_2_lut_3_lut_4_lut.INIT = "0x0080";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(Data_State), 
            .SP(n5415), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_601));   /* synthesis lineinfo="@2(54[8],54[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(Data_State), 
            .SP(n5433), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n8506), .CK(Main_Clock), .SR(reset_n_N_191), .Q(CS_Stable));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(Data_State), 
            .SP(n5434), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n5419), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(Data_State), 
            .SP(n5435), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(Data_State), 
            .SP(n5436), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(Data_State), 
            .SP(n5437), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(Data_State), 
            .SP(n5438), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(Data_State), 
            .SP(n5439), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n5398), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n5420), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_1025__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6014), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam Count_Stable_1025__i0.REGSET = "RESET";
    defparam Count_Stable_1025__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6321_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n5410), .D(n11_adj_1101), .Z(n7854));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6321_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_611));   /* synthesis lineinfo="@2(51[8],51[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6226_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n6377), .C(n12_adj_1098), .D(n5309), .Z(n5408));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6226_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="((B)+!A)" *) LUT4 equal_1005_i8_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n8));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_1005_i8_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n370[1]), 
            .SP(n3139), .CK(Clock_Stable), .SR(n5834), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n370[2]), 
            .SP(n3139), .CK(Clock_Stable), .SR(n5834), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n370[3]), 
            .SP(n3139), .CK(Clock_Stable), .SR(n5834), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_1025__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6014), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam Count_Stable_1025__i2.REGSET = "RESET";
    defparam Count_Stable_1025__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(o_Data_Received_N_592));
    defparam i3_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6265_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n6377), .C(n12), .D(n5309), .Z(n5433));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6265_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6271_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1096), .D(n9), .Z(n5431));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6271_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6274_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1096), .D(n9_adj_1100), .Z(n5430));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6274_2_lut_3_lut_4_lut.INIT = "0x0004";
    FD1P3XZ Count_Stable_1025__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6014), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam Count_Stable_1025__i1.REGSET = "RESET";
    defparam Count_Stable_1025__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_983_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_983_i9_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_978_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1100));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_978_i9_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_393 (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_393.INIT = "0xffdf";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1173_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .Z(n370[2]));
    defparam i1173_2_lut_3_lut.INIT = "0x7878";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@11(9[14],9[22])"*/
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_394 (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n11), .D(n5309), .Z(n5384));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_394.INIT = "0xfffd";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1180_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n370[3]));
    defparam i1180_3_lut_4_lut.INIT = "0x7f80";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n377[1]), 
            .SP(n5468), .CK(Clock_Stable), .SR(n5815), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n377[2]), 
            .SP(n5468), .CK(Clock_Stable), .SR(n5815), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n5399), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n5400), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n5401), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n377[3]), 
            .SP(n5468), .CK(Clock_Stable), .SR(n5815), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6338_2_lut_3_lut_4_lut (.A(n5309), 
            .B(n12_adj_1099), .C(n8_adj_1097), .D(Receive_Bit[0]), .Z(n5419));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6338_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i6344_2_lut_3_lut_4_lut (.A(n5309), 
            .B(n12_adj_1099), .C(n6377), .D(Receive_Bit[0]), .Z(n5417));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6344_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i6341_2_lut_3_lut_4_lut (.A(n5309), 
            .B(n12_adj_1099), .C(n8_adj_1097), .D(Receive_Bit[0]), .Z(n5418));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6341_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B)))" *) LUT4 i6347_2_lut (.A(n12_adj_1099), .B(n5410), 
            .Z(n5413));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6347_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n5404), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n5405), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n5406), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n5407), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n5408), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n5409), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n5385), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n5386), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n5387), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n5388), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n5389), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n5390), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n5391), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ SM_ADC_In_c (.D(n2), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i6335_2_lut_3_lut_4_lut (.A(n5309), 
            .B(n12_adj_1099), .C(n8), .D(Receive_Bit[0]), .Z(n5420));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6335_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6332_2_lut_3_lut_4_lut (.A(n5309), 
            .B(n12_adj_1099), .C(n8), .D(Receive_Bit[0]), .Z(n5421));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6332_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n4683), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6289_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n6377), .C(n12_adj_1096), .D(n5309), .Z(n5425));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6289_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n3889), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n3887), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n3878), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n5392), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_395 (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n11), .D(n5309), .Z(n5393));
    defparam i1_2_lut_3_lut_4_lut_adj_395.INIT = "0xfff7";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i6307_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5300), .Z(n5305));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6307_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B)))" *) LUT4 i6298_2_lut (.A(n9_adj_1100), .B(n5300), 
            .Z(n5308));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6298_2_lut.INIT = "0x1111";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i2_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Byte[3]), 
            .Z(n7));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i2_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i2_3_lut_4_lut_adj_396 (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n5309), .D(n11_adj_1101), .Z(n5300));
    defparam i2_3_lut_4_lut_adj_396.INIT = "0xfff7";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n1), 
            .SP(n3139), .CK(Clock_Stable), .SR(n6349), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i6295_2_lut (.A(n9), .B(n5300), 
            .Z(n5302));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6295_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i6365_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5393), .Z(n5397));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6365_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4553_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i4553_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A+(B)))" *) LUT4 i6292_2_lut (.A(n12_adj_1096), .B(n5410), 
            .Z(n5411));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6292_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n5403), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i4029_2_lut (.A(n7), .B(o_Data_Received_N_592), 
            .Z(n6388));
    defparam i4029_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6379_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1098), .D(n9_adj_1100), .Z(n5403));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6379_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n4349), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i2_2_lut (.A(reset_n_c), .B(n7846), 
            .Z(n4683));
    defparam i2_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ o_Data_Received (.D(n6040), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i6368_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5393), .Z(n5394));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6368_2_lut_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6350_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n5410), .D(n11), .Z(n7853));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6350_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i6206_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5384), .Z(n5390));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6206_2_lut_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6229_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1097), .C(n12_adj_1098), .D(n5309), .Z(n5407));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6229_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6262_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1097), .C(n12), .D(n5309), .Z(n5434));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6262_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n5309));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i1_2_lut.INIT = "0xbbbb";
    (* lut_function="((B)+!A)" *) LUT4 equal_1006_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11_adj_1101));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_1006_i11_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6238_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1098), .D(n5309), .Z(n5404));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6238_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i6310_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5300), .Z(n5304));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6310_2_lut_3_lut_4_lut.INIT = "0x0020";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n6085), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6277_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1096), .D(n5309), .Z(n5429));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6277_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n5396), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n7853), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n5413), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4018_2_lut (.A(Receive_Bit[1]), .B(Receive_Bit[2]), 
            .Z(n6377));
    defparam i4018_2_lut.INIT = "0x8888";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut_adj_397 (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_611), .D(CS_State_N_601), 
            .Z(n6579));   /* synthesis lineinfo="@2(48[8],48[34])"*/
    defparam i2_3_lut_4_lut_adj_397.INIT = "0xfff6";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1561_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n3889));   /* synthesis lineinfo="@2(48[8],48[34])"*/
    defparam i1561_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6247_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9), .Z(n5439));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6247_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6250_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1100), .Z(n5438));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6250_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n5395), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n5421), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6235_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1098), .D(n5309), .Z(n5405));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6235_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i6212_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5384), .Z(n5388));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6212_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i4546_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i4546_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1195_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n377[1]));   /* synthesis lineinfo="@2(93[24],93[43])"*/
    defparam i1195_2_lut.INIT = "0x6666";
    (* lut_function="(!((B (C))+!A))" *) LUT4 i3459_3_lut (.A(n5468), .B(n7), 
            .C(SM_ADC_In), .Z(n5815));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i3459_3_lut.INIT = "0x2a2a";
    (* lut_function="(!(A+(B)))" *) LUT4 i6356_2_lut (.A(n9_adj_1100), .B(n5393), 
            .Z(n5400));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6356_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i6353_2_lut (.A(n9), .B(n5393), 
            .Z(n5401));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6353_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6286_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1097), .C(n12_adj_1096), .D(n5309), .Z(n5426));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6286_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i6223_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n6377), .C(n12_adj_1098), .D(n5309), .Z(n5409));
    defparam i6223_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n5394), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n5422), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Adder_U0
//

module Adder_U0 (input reset_n_c, input Main_Clock, input Adder_Clear, 
            input GND_net, output \Adder_Total[0][17] , output \Working_Total[26] , 
            output \Working_Total[27] , input [1:0]Adder_Start, output \Adder_Total[0][16] , 
            output \Adder_Total[0][15] , output \Working_Total[24] , output \Working_Total[25] , 
            output \Adder_Total[0][14] , output \Adder_Total[0][13] , output \Working_Total[22] , 
            output \Working_Total[23] , output \Adder_Total[0][11] , output \Working_Total[20] , 
            output \Adder_Total[0][12] , output \Working_Total[21] , output \Adder_Total[0][9] , 
            output \Working_Total[18] , output \Adder_Total[0][10] , output \Working_Total[19] , 
            output \Adder_Total[0][7] , output \Working_Total[16] , output \Adder_Total[0][8] , 
            output \Working_Total[17] , output \Adder_Total[0][5] , output \Working_Total[14] , 
            output \Adder_Total[0][6] , output \Working_Total[15] , output \Adder_Total[0][3] , 
            output \Working_Total[12] , output \Adder_Total[0][4] , output \Working_Total[13] , 
            output \Adder_Total[0][2] , output n3114, input \SM_Adder[0] , 
            output n3116, input [8:0]Adder_Mult, input [15:0]Sample_Value, 
            output n25, output n24, output n23, output n22, output n21, 
            output n20, output n19, output n18, output n17, output n16, 
            output n15, output n14, output n13, output n12, output n11, 
            output n10, output n9, output n8, output n7, output \Working_Total[10] , 
            output \Working_Total[11] , input n6072, input n6071, input n6070, 
            input n6069, input n6068, input n6067, input n6066, input n6065, 
            input n6064, input n6063, input n6062, input n6061, input n6060, 
            input n6059, input n6058, input n6051, input n6049, input n6043, 
            output \Working_Total[9] , input n6028);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [31:0]n167;
    
    wire n5908, n5910;
    wire [1:0]n8_c;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(23[12],23[20])"*/
    
    wire n3147, n7033, n10238;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@11(78[21],78[32])"*/
    
    wire n5924, n5922, n5920, n7031, n10235, n5918, n5916, n5914, 
        n7029, n10232, n7027, n10229, n7025, n10226, n5912, n7023, 
        n10223, n7021, n10220, n5906, n7019, n10217, n5904, n5902, 
        n5900, n5898, n5896, n5894, n5892, n5890, n5782, n7017, 
        n10214, n10211, VCC_net, GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i4140_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n5908));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4140_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4141_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n5910));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4141_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i18 (.D(n5924), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [18]));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lut_function="(A+!(B))" *) LUT4 i2301_2_lut_2_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .Z(n3147));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i2301_2_lut_2_lut.INIT = "0xbbbb";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(\Working_Total[26] ), 
        .D0(n7033), .CI0(n7033), .A1(GND_net), .B1(\Adder_Total[0] [18]), 
        .C1(\Working_Total[27] ), .D1(n10238), .CI1(n10238), .CO0(n10238), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i3984_3_lut_3_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .C(Adder_Start[0]), .Z(n8_c[0]));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i3984_3_lut_3_lut.INIT = "0x4040";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i17 (.D(n5922), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i16 (.D(n5920), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i15 (.D(n5918), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(\Working_Total[24] ), 
        .D0(n7031), .CI0(n7031), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(\Working_Total[25] ), .D1(n10235), .CI1(n10235), .CO0(n10235), 
        .CO1(n7033), .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i14 (.D(n5916), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i13 (.D(n5914), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i12 (.D(n5912), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(\Working_Total[22] ), 
        .D0(n7029), .CI0(n7029), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(\Working_Total[23] ), .D1(n10232), .CI1(n10232), .CO0(n10232), 
        .CO1(n7031), .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(\Working_Total[20] ), 
        .D0(n7027), .CI0(n7027), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(\Working_Total[21] ), .D1(n10229), .CI1(n10229), .CO0(n10229), 
        .CO1(n7029), .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(\Working_Total[18] ), 
        .D0(n7025), .CI0(n7025), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(\Working_Total[19] ), .D1(n10226), .CI1(n10226), .CO0(n10226), 
        .CO1(n7027), .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i11 (.D(n5910), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(\Working_Total[16] ), 
        .D0(n7023), .CI0(n7023), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(\Working_Total[17] ), .D1(n10223), .CI1(n10223), .CO0(n10223), 
        .CO1(n7025), .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i10 (.D(n5908), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(\Working_Total[14] ), 
        .D0(n7021), .CI0(n7021), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(\Working_Total[15] ), .D1(n10220), .CI1(n10220), .CO0(n10220), 
        .CO1(n7023), .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i9 (.D(n5906), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i8 (.D(n5904), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(\Working_Total[12] ), 
        .D0(n7019), .CI0(n7019), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(\Working_Total[13] ), .D1(n10217), .CI1(n10217), .CO0(n10217), 
        .CO1(n7021), .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i7 (.D(n5902), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i6 (.D(n5900), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i5 (.D(n5898), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i4 (.D(n5896), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i3 (.D(n5894), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i2 (.D(n5892), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i1 (.D(n5890), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [1]));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(Adder_Clear), .C(SM_Adder[0]), .D(Adder_Start[0]), .Z(n3114));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_392 (.A(reset_n_c), 
            .B(Adder_Clear), .C(\SM_Adder[0] ), .D(Adder_Start[1]), .Z(n3116));
    defparam i2_3_lut_4_lut_adj_392.INIT = "0x0200";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i0 (.D(n5782), 
            .SP(n3147), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [0]));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i2 (.D(n6072), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[10] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i2.REGSET = "RESET";
    defparam Working_Total__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4138_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n5904));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4138_2_lut.INIT = "0x8888";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(Adder_Mult[8]), 
          .A7(Adder_Mult[7]), .A6(Adder_Mult[6]), .A5(Adder_Mult[5]), 
          .A4(Adder_Mult[4]), .A3(Adder_Mult[3]), .A2(Adder_Mult[2]), 
          .A1(Adder_Mult[1]), .A0(Adder_Mult[0]), .B15(Sample_Value[15]), 
          .B14(Sample_Value[14]), .B13(Sample_Value[13]), .B12(Sample_Value[12]), 
          .B11(Sample_Value[11]), .B10(Sample_Value[10]), .B9(Sample_Value[9]), 
          .B8(Sample_Value[8]), .B7(Sample_Value[7]), .B6(Sample_Value[6]), 
          .B5(Sample_Value[5]), .B4(Sample_Value[4]), .B3(Sample_Value[3]), 
          .B2(Sample_Value[2]), .B1(Sample_Value[1]), .B0(Sample_Value[0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O27(n7), .O26(n8), .O25(n9), .O24(n10), 
          .O23(n11), .O22(n12), .O21(n13), .O20(n14), .O19(n15), .O18(n16), 
          .O17(n17), .O16(n18), .O15(n19), .O14(n20), .O13(n21), .O12(n22), 
          .O11(n23), .O10(n24), .O9(n25));   /* synthesis lineinfo="@3(43[25],43[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lut_function="(A (B))" *) LUT4 i4137_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n5902));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4137_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4136_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n5900));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4136_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4135_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n5898));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4135_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4134_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n5896));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4134_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4133_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n5894));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4133_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4132_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n5892));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4132_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4111_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n5890));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4111_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4031_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n5782));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4031_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4148_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n5924));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4148_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0] [1]), .C0(\Working_Total[10] ), 
        .D0(n7017), .CI0(n7017), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(\Working_Total[11] ), .D1(n10214), .CI1(n10214), .CO0(n10214), 
        .CO1(n7019), .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4147_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n5922));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4147_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4146_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n5920));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4146_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4145_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n5918));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4145_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4144_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n5916));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4144_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i3 (.D(n6071), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[11] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i3.REGSET = "RESET";
    defparam Working_Total__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i4 (.D(n6070), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[12] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i4.REGSET = "RESET";
    defparam Working_Total__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4143_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n5914));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4143_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i5 (.D(n6069), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[13] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i5.REGSET = "RESET";
    defparam Working_Total__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i6 (.D(n6068), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[14] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i6.REGSET = "RESET";
    defparam Working_Total__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i7 (.D(n6067), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[15] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i7.REGSET = "RESET";
    defparam Working_Total__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i8 (.D(n6066), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[16] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i8.REGSET = "RESET";
    defparam Working_Total__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i9 (.D(n6065), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[17] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i9.REGSET = "RESET";
    defparam Working_Total__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i10 (.D(n6064), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[18] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i10.REGSET = "RESET";
    defparam Working_Total__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i11 (.D(n6063), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[19] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i11.REGSET = "RESET";
    defparam Working_Total__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i12 (.D(n6062), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[20] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i12.REGSET = "RESET";
    defparam Working_Total__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i13 (.D(n6061), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[21] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i13.REGSET = "RESET";
    defparam Working_Total__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i14 (.D(n6060), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[22] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i14.REGSET = "RESET";
    defparam Working_Total__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4142_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n5912));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4142_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i15 (.D(n6059), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[23] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i15.REGSET = "RESET";
    defparam Working_Total__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i16 (.D(n6058), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[24] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i16.REGSET = "RESET";
    defparam Working_Total__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i17 (.D(n6051), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[25] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i17.REGSET = "RESET";
    defparam Working_Total__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i18 (.D(n6049), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[26] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i18.REGSET = "RESET";
    defparam Working_Total__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i1 (.D(n6043), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[9] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i1.REGSET = "RESET";
    defparam Working_Total__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i19 (.D(n6028), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[27] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i19.REGSET = "RESET";
    defparam Working_Total__i19.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0] [0]), .C1(\Working_Total[9] ), .D1(n10211), 
        .CI1(n10211), .CO0(n10211), .CO1(n7017), .S1(n167[0]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4139_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n5906));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4139_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder[0]));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (input [7:0]Comb_Interval, input [8:0]Harmonic_Scale, 
            output [1:0]SM_Scale_Mult, input n6196, input Main_Clock, 
            input Reset_Mult_Scaler, input n5609, output [8:0]Adder_Mult, 
            output o_Mult_Ready_N_795, input [8:0]Scale_Initial, input Start_Mult_Scaler, 
            input GND_net, input VCC_net, input n6, output Mult_Ready);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n14, n10, n15;
    wire [8:0]n1;
    
    wire n7859, n1_2, n4003;
    wire [7:0]Comb_Counter;   /* synthesis lineinfo="@9(19[12],19[24])"*/
    
    wire n9_adj_1090, n11, n10_adj_1091, n12;
    wire [8:0]o_Mult_8__N_754;
    wire [7:0]n47;
    
    wire n1_adj_1092, n5474, n4273, n4275, n4277, n4279, n4281, 
        n4283, n4285;
    wire [9:0]n57;
    
    wire cout, n7141, n10190, n7139, n10187, n7137, n10184, n7135, 
        n10181, n10178, n7089, n10325, n7087, n10322, n7085, n10319, 
        n7083, n10316, n10166, GND_net_c, VCC_net_c;
    
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Comb_Interval[0]), 
            .B(n14), .C(n10), .D(Comb_Interval[6]), .Z(n15));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(Harmonic_Scale[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Comb_Interval[3]), 
            .B(Comb_Interval[1]), .C(Comb_Interval[5]), .D(Comb_Interval[7]), 
            .Z(n14));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(Comb_Interval[2]), .B(Comb_Interval[4]), 
            .Z(n10));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 mux_18_Mux_0_i1_3_lut (.A(n15), 
            .B(n7859), .C(SM_Scale_Mult[0]), .Z(n1_2));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam mux_18_Mux_0_i1_3_lut.INIT = "0x3a3a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_8__N_754[0]), 
            .SP(n5609), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[0]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut_adj_391 (.A(n9_adj_1090), 
            .B(n11), .C(n10_adj_1091), .D(n12), .Z(n7859));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i7_4_lut_adj_391.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut (.A(Comb_Counter[0]), 
            .B(Comb_Counter[6]), .C(Comb_Interval[0]), .D(Comb_Interval[6]), 
            .Z(n9_adj_1090));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i1_4_lut.INIT = "0x7bde";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n1_adj_1092), 
            .SP(n5474), .CK(Main_Clock), .SR(o_Mult_Ready_N_795), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut (.A(Comb_Counter[3]), 
            .B(Comb_Counter[5]), .C(Comb_Interval[3]), .D(Comb_Interval[5]), 
            .Z(n11));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i2_4_lut (.A(Comb_Counter[2]), 
            .B(Comb_Counter[4]), .C(Comb_Interval[2]), .D(Comb_Interval[4]), 
            .Z(n10_adj_1091));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i2_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut (.A(Comb_Counter[1]), 
            .B(Comb_Counter[7]), .C(Comb_Interval[1]), .D(Comb_Interval[7]), 
            .Z(n12));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i4_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B)+!A))" *) LUT4 i4060_2_lut (.A(n47[0]), .B(SM_Scale_Mult[1]), 
            .Z(n4003));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i4060_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i7 (.D(n4273), 
            .SP(n6196), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[7]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i7.REGSET = "RESET";
    defparam Comb_Counter__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i6 (.D(n4275), 
            .SP(n6196), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[6]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i6.REGSET = "RESET";
    defparam Comb_Counter__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i5 (.D(n4277), 
            .SP(n6196), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[5]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i5.REGSET = "RESET";
    defparam Comb_Counter__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i4 (.D(n4279), 
            .SP(n6196), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[4]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i4.REGSET = "RESET";
    defparam Comb_Counter__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i3 (.D(n4281), 
            .SP(n6196), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[3]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i3.REGSET = "RESET";
    defparam Comb_Counter__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i2 (.D(n4283), 
            .SP(n6196), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[2]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i2.REGSET = "RESET";
    defparam Comb_Counter__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i1 (.D(n4285), 
            .SP(n6196), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[1]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i1.REGSET = "RESET";
    defparam Comb_Counter__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_8__N_754[8]), 
            .SP(n5609), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[8]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i9_4_lut (.A(n57[9]), 
            .B(Scale_Initial[8]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_754[8]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i9_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_8__N_754[7]), 
            .SP(n5609), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[7]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_8__N_754[6]), 
            .SP(n5609), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[6]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_8__N_754[5]), 
            .SP(n5609), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[5]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_8__N_754[4]), 
            .SP(n5609), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[4]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_8__N_754[3]), 
            .SP(n5609), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[3]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_8__N_754[2]), 
            .SP(n5609), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[2]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_8__N_754[1]), 
            .SP(n5609), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[1]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ SM_Scale_Mult__i0 (.D(n1_2), 
            .SP(n5474), .CK(Main_Clock), .SR(o_Mult_Ready_N_795), .Q(SM_Scale_Mult[0]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam SM_Scale_Mult__i0.REGSET = "RESET";
    defparam SM_Scale_Mult__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i8_4_lut (.A(n57[8]), 
            .B(Scale_Initial[7]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_754[7]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i7_4_lut (.A(n57[7]), 
            .B(Scale_Initial[6]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_754[6]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i6_4_lut (.A(n57[6]), 
            .B(Scale_Initial[5]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_754[5]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i5_4_lut (.A(n57[5]), 
            .B(Scale_Initial[4]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_754[4]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i4_4_lut (.A(n57[4]), 
            .B(Scale_Initial[3]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_754[3]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i3_4_lut (.A(n57[3]), 
            .B(Scale_Initial[2]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_754[2]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i2_4_lut (.A(n57[2]), 
            .B(Scale_Initial[1]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_754[1]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i2_4_lut.INIT = "0xcac0";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_Ready (.D(n6), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Mult_Ready));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i4213_2_lut (.A(n47[7]), .B(SM_Scale_Mult[1]), 
            .Z(n4273));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i4213_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i4207_2_lut (.A(n47[6]), .B(SM_Scale_Mult[1]), 
            .Z(n4275));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i4207_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i4208_2_lut (.A(n47[5]), .B(SM_Scale_Mult[1]), 
            .Z(n4277));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i4208_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i2_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Reset_Mult_Scaler), .C(Start_Mult_Scaler), .D(SM_Scale_Mult[0]), 
            .Z(n5474));
    defparam i2_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))" *) LUT4 i4209_2_lut (.A(n47[4]), .B(SM_Scale_Mult[1]), 
            .Z(n4279));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i4209_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i4210_2_lut (.A(n47[3]), .B(SM_Scale_Mult[1]), 
            .Z(n4281));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i4210_2_lut.INIT = "0x2222";
    FA2 add_1483_10 (.A0(GND_net), .B0(Adder_Mult[8]), .C0(n1[8]), .D0(n7141), 
        .CI0(n7141), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n10190), 
        .CI1(n10190), .CO0(n10190), .S0(n57[9]), .S1(cout));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1483_10.INIT0 = "0xc33c";
    defparam add_1483_10.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i4211_2_lut (.A(n47[2]), .B(SM_Scale_Mult[1]), 
            .Z(n4283));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i4211_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(Harmonic_Scale[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    FA2 add_1483_8 (.A0(GND_net), .B0(Adder_Mult[6]), .C0(n1[6]), .D0(n7139), 
        .CI0(n7139), .A1(GND_net), .B1(Adder_Mult[7]), .C1(n1[7]), .D1(n10187), 
        .CI1(n10187), .CO0(n10187), .CO1(n7141), .S0(n57[7]), .S1(n57[8]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1483_8.INIT0 = "0xc33c";
    defparam add_1483_8.INIT1 = "0xc33c";
    FA2 add_1483_6 (.A0(GND_net), .B0(Adder_Mult[4]), .C0(n1[4]), .D0(n7137), 
        .CI0(n7137), .A1(GND_net), .B1(Adder_Mult[5]), .C1(n1[5]), .D1(n10184), 
        .CI1(n10184), .CO0(n10184), .CO1(n7139), .S0(n57[5]), .S1(n57[6]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1483_6.INIT0 = "0xc33c";
    defparam add_1483_6.INIT1 = "0xc33c";
    FA2 add_1483_4 (.A0(GND_net), .B0(Adder_Mult[2]), .C0(n1[2]), .D0(n7135), 
        .CI0(n7135), .A1(GND_net), .B1(Adder_Mult[3]), .C1(n1[3]), .D1(n10181), 
        .CI1(n10181), .CO0(n10181), .CO1(n7137), .S0(n57[3]), .S1(n57[4]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1483_4.INIT0 = "0xc33c";
    defparam add_1483_4.INIT1 = "0xc33c";
    FA2 add_1483_2 (.A0(GND_net), .B0(Adder_Mult[0]), .C0(n1[0]), .D0(VCC_net), 
        .A1(GND_net), .B1(Adder_Mult[1]), .C1(n1[1]), .D1(n10178), .CI1(n10178), 
        .CO0(n10178), .CO1(n7135), .S0(n57[1]), .S1(n57[2]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1483_2.INIT0 = "0xc33c";
    defparam add_1483_2.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i4212_2_lut (.A(n47[1]), .B(SM_Scale_Mult[1]), 
            .Z(n4285));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i4212_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(Harmonic_Scale[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    FA2 add_12_add_5_9 (.A0(GND_net), .B0(Comb_Counter[7]), .C0(GND_net), 
        .D0(n7089), .CI0(n7089), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10325), .CI1(n10325), .CO0(n10325), .S0(n47[7]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_9.INIT0 = "0xc33c";
    defparam add_12_add_5_9.INIT1 = "0xc33c";
    FA2 add_12_add_5_7 (.A0(GND_net), .B0(Comb_Counter[5]), .C0(GND_net), 
        .D0(n7087), .CI0(n7087), .A1(GND_net), .B1(Comb_Counter[6]), 
        .C1(GND_net), .D1(n10322), .CI1(n10322), .CO0(n10322), .CO1(n7089), 
        .S0(n47[5]), .S1(n47[6]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_7.INIT0 = "0xc33c";
    defparam add_12_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(Harmonic_Scale[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    FA2 add_12_add_5_5 (.A0(GND_net), .B0(Comb_Counter[3]), .C0(GND_net), 
        .D0(n7085), .CI0(n7085), .A1(GND_net), .B1(Comb_Counter[4]), 
        .C1(GND_net), .D1(n10319), .CI1(n10319), .CO0(n10319), .CO1(n7087), 
        .S0(n47[3]), .S1(n47[4]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_5.INIT0 = "0xc33c";
    defparam add_12_add_5_5.INIT1 = "0xc33c";
    FA2 add_12_add_5_3 (.A0(GND_net), .B0(Comb_Counter[1]), .C0(GND_net), 
        .D0(n7083), .CI0(n7083), .A1(GND_net), .B1(Comb_Counter[2]), 
        .C1(GND_net), .D1(n10316), .CI1(n10316), .CO0(n10316), .CO1(n7085), 
        .S0(n47[1]), .S1(n47[2]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_3.INIT0 = "0xc33c";
    defparam add_12_add_5_3.INIT1 = "0xc33c";
    FA2 add_12_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Comb_Counter[0]), .C1(VCC_net), .D1(n10166), .CI1(n10166), 
        .CO0(n10166), .CO1(n7083), .S1(n47[0]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_1.INIT0 = "0xc33c";
    defparam add_12_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i1_4_lut (.A(n57[1]), 
            .B(Scale_Initial[0]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_754[0]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(Harmonic_Scale[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(Harmonic_Scale[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="((B)+!A)" *) LUT4 i4086_2_lut (.A(n15), .B(SM_Scale_Mult[0]), 
            .Z(n1_adj_1092));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i4086_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(Harmonic_Scale[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(Harmonic_Scale[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B))" *) LUT4 i1571_2_lut (.A(SM_Scale_Mult[1]), .B(Reset_Mult_Scaler), 
            .Z(o_Mult_Ready_N_795));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam i1571_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(Harmonic_Scale[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i0 (.D(n4003), 
            .SP(n6196), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[0]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i0.REGSET = "RESET";
    defparam Comb_Counter__i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module Adder
//

module Adder (output \SM_Adder[0] , input reset_n_c, input \Adder_Start[1] , 
            output \Adder_Total[1][3] , input Main_Clock, input Adder_Clear, 
            output \Adder_Total[1][2] , input GND_net, output \Adder_Total[1][17] , 
            output \Working_Total[26] , output \Working_Total[27] , output \Adder_Total[1][15] , 
            output \Working_Total[24] , output \Adder_Total[1][16] , output \Working_Total[25] , 
            output \Adder_Total[1][13] , output \Working_Total[22] , output \Adder_Total[1][14] , 
            output \Working_Total[23] , output \Adder_Total[1][11] , output \Working_Total[20] , 
            output \Adder_Total[1][12] , output \Working_Total[21] , output \Adder_Total[1][9] , 
            output \Working_Total[18] , output \Adder_Total[1][10] , output \Working_Total[19] , 
            output \Adder_Total[1][7] , output \Working_Total[16] , output \Adder_Total[1][8] , 
            output \Working_Total[17] , output \Adder_Total[1][5] , output \Working_Total[14] , 
            output \Adder_Total[1][6] , output \Working_Total[15] , output \Adder_Total[1][4] , 
            input n6052, input n6050, input n6048, output \Working_Total[9] , 
            input n6047, input n6046, input n6045, input n6044, input n6042, 
            input n6041, output \Working_Total[12] , output \Working_Total[13] , 
            input n6037, input n6036, input n6035, input n6034, input n6033, 
            input n6032, input n6031, input n6030, input n6029, output \Working_Total[11] , 
            output \Working_Total[10] , input n6027);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [1:0]n8;
    
    wire n5956, n3152, n5954, n5952;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@11(78[21],78[32])"*/
    wire [31:0]n167;
    
    wire n5958, n7066, n10433, n5960, n7064, n10430, n7062, n10427, 
        n7060, n10424, n7058, n10421, n7056, n10418, n5962, n5964, 
        n5966, n5970, n5968, n5811, n7054, n10391, n5986, n5984, 
        n5982, n5980, n5978, n5976, n5974, n5972, n7052, n10175, 
        n7050, n10172, n10169, VCC_net, GND_net_c;
    
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i4239_3_lut_3_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .C(\Adder_Start[1] ), .Z(n8[0]));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4239_3_lut_3_lut.INIT = "0x4040";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i2 (.D(n5954), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i1 (.D(n5952), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [1]));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ SM_Adder__i0 (.D(n8[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4171_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n5958));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4171_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(\Working_Total[26] ), 
        .D0(n7066), .CI0(n7066), .A1(GND_net), .B1(\Adder_Total[1] [18]), 
        .C1(\Working_Total[27] ), .D1(n10433), .CI1(n10433), .CO0(n10433), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4172_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n5960));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4172_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(\Working_Total[24] ), 
        .D0(n7064), .CI0(n7064), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(\Working_Total[25] ), .D1(n10430), .CI1(n10430), .CO0(n10430), 
        .CO1(n7066), .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(\Working_Total[22] ), 
        .D0(n7062), .CI0(n7062), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(\Working_Total[23] ), .D1(n10427), .CI1(n10427), .CO0(n10427), 
        .CO1(n7064), .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(\Working_Total[20] ), 
        .D0(n7060), .CI0(n7060), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(\Working_Total[21] ), .D1(n10424), .CI1(n10424), .CO0(n10424), 
        .CO1(n7062), .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(\Working_Total[18] ), 
        .D0(n7058), .CI0(n7058), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(\Working_Total[19] ), .D1(n10421), .CI1(n10421), .CO0(n10421), 
        .CO1(n7060), .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i0 (.D(n5811), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [0]));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(\Working_Total[16] ), 
        .D0(n7056), .CI0(n7056), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(\Working_Total[17] ), .D1(n10418), .CI1(n10418), .CO0(n10418), 
        .CO1(n7058), .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4173_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n5962));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4173_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4174_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n5964));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4174_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4175_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n5966));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4175_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4177_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n5970));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4177_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4176_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n5968));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4176_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i4 (.D(n5958), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(\Working_Total[14] ), 
        .D0(n7054), .CI0(n7054), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(\Working_Total[15] ), .D1(n10391), .CI1(n10391), .CO0(n10391), 
        .CO1(n7056), .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4185_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n5986));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4185_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4184_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n5984));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4184_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4170_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n5956));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4170_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4183_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n5982));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4183_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4182_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n5980));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4182_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4181_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n5978));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4181_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4180_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n5976));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4180_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4179_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n5974));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4179_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4178_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n5972));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4178_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i5 (.D(n5960), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i6 (.D(n5962), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i7 (.D(n5964), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4169_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n5954));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4169_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i8 (.D(n5966), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lut_function="(A+!(B))" *) LUT4 i1066_2_lut_2_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .Z(n3152));
    defparam i1066_2_lut_2_lut.INIT = "0xbbbb";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i9 (.D(n5968), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i19 (.D(n6052), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[27] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i19.REGSET = "RESET";
    defparam Working_Total__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i18 (.D(n6050), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[26] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i18.REGSET = "RESET";
    defparam Working_Total__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i1 (.D(n6048), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[9] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i1.REGSET = "RESET";
    defparam Working_Total__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i17 (.D(n6047), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[25] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i17.REGSET = "RESET";
    defparam Working_Total__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4166_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n5952));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4166_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i16 (.D(n6046), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[24] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i16.REGSET = "RESET";
    defparam Working_Total__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i15 (.D(n6045), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[23] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i15.REGSET = "RESET";
    defparam Working_Total__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i14 (.D(n6044), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[22] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i14.REGSET = "RESET";
    defparam Working_Total__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i13 (.D(n6042), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[21] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i13.REGSET = "RESET";
    defparam Working_Total__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i12 (.D(n6041), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[20] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i12.REGSET = "RESET";
    defparam Working_Total__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i11 (.D(n6037), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[19] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i11.REGSET = "RESET";
    defparam Working_Total__i11.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(\Working_Total[12] ), 
        .D0(n7052), .CI0(n7052), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(\Working_Total[13] ), .D1(n10175), .CI1(n10175), .CO0(n10175), 
        .CO1(n7054), .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i10 (.D(n6036), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[18] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i10.REGSET = "RESET";
    defparam Working_Total__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i9 (.D(n6035), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[17] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i9.REGSET = "RESET";
    defparam Working_Total__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i8 (.D(n6034), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[16] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i8.REGSET = "RESET";
    defparam Working_Total__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i7 (.D(n6033), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[15] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i7.REGSET = "RESET";
    defparam Working_Total__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i6 (.D(n6032), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[14] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i6.REGSET = "RESET";
    defparam Working_Total__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i5 (.D(n6031), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[13] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i5.REGSET = "RESET";
    defparam Working_Total__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i4 (.D(n6030), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[12] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i4.REGSET = "RESET";
    defparam Working_Total__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i10 (.D(n5970), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i3 (.D(n6029), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[11] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i3.REGSET = "RESET";
    defparam Working_Total__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i2 (.D(n6027), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[10] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam Working_Total__i2.REGSET = "RESET";
    defparam Working_Total__i2.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1] [1]), .C0(\Working_Total[10] ), 
        .D0(n7050), .CI0(n7050), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(\Working_Total[11] ), .D1(n10172), .CI1(n10172), .CO0(n10172), 
        .CO1(n7052), .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1] [0]), .C1(\Working_Total[9] ), .D1(n10169), 
        .CI1(n10169), .CO0(n10169), .CO1(n7050), .S1(n167[0]));   /* synthesis lineinfo="@3(52[24],52[107])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i18 (.D(n5986), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [18]));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4039_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n5811));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam i4039_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i17 (.D(n5984), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i16 (.D(n5982), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i15 (.D(n5980), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i14 (.D(n5978), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i13 (.D(n5976), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i12 (.D(n5974), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i11 (.D(n5972), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i3 (.D(n5956), 
            .SP(n3152), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(31[3],58[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule
