{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 15:59:08 2025 " "Info: Processing started: Wed May 21 15:59:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock_top -c clock_top " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock_top -c clock_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 14 " "Info: Parallel compilation is enabled and will use 4 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 2 -1 0 } } { "f:/verliog/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/verliog/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register mode_control:u_mode_controller\|mode\[1\] register clock_control:u_clock_controller\|hour_ones\[1\] 33.33 MHz 30.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 33.33 MHz between source register \"mode_control:u_mode_controller\|mode\[1\]\" and destination register \"clock_control:u_clock_controller\|hour_ones\[1\]\" (period= 30.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.000 ns + Longest register register " "Info: + Longest register to register delay is 25.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode_control:u_mode_controller\|mode\[1\] 1 REG LC36 138 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 138; REG Node = 'mode_control:u_mode_controller\|mode\[1\]'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_control:u_mode_controller|mode[1] } "NODE_NAME" } } { "mode_control.v" "" { Text "F:/verliog/20250514/mode_control.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns clock_control:u_clock_controller\|hour_ones~82 2 COMB LC60 12 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC60; Fanout = 12; COMB Node = 'clock_control:u_clock_controller\|hour_ones~82'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { mode_control:u_mode_controller|mode[1] clock_control:u_clock_controller|hour_ones~82 } "NODE_NAME" } } { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 19.000 ns clock_control:u_clock_controller\|hour_ones\[1\]~90 3 COMB SEXP81 1 " "Info: 3: + IC(2.000 ns) + CELL(8.000 ns) = 19.000 ns; Loc. = SEXP81; Fanout = 1; COMB Node = 'clock_control:u_clock_controller\|hour_ones\[1\]~90'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clock_control:u_clock_controller|hour_ones~82 clock_control:u_clock_controller|hour_ones[1]~90 } "NODE_NAME" } } { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 25.000 ns clock_control:u_clock_controller\|hour_ones\[1\] 4 REG LC95 19 " "Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 25.000 ns; Loc. = LC95; Fanout = 19; REG Node = 'clock_control:u_clock_controller\|hour_ones\[1\]'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { clock_control:u_clock_controller|hour_ones[1]~90 clock_control:u_clock_controller|hour_ones[1] } "NODE_NAME" } } { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.000 ns ( 84.00 % ) " "Info: Total cell delay = 21.000 ns ( 84.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 16.00 % ) " "Info: Total interconnect delay = 4.000 ns ( 16.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { mode_control:u_mode_controller|mode[1] clock_control:u_clock_controller|hour_ones~82 clock_control:u_clock_controller|hour_ones[1]~90 clock_control:u_clock_controller|hour_ones[1] } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { mode_control:u_mode_controller|mode[1] {} clock_control:u_clock_controller|hour_ones~82 {} clock_control:u_clock_controller|hour_ones[1]~90 {} clock_control:u_clock_controller|hour_ones[1] {} } { 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_57 93 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 93; CLK Node = 'clk'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns clock_control:u_clock_controller\|hour_ones\[1\] 2 REG LC95 19 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC95; Fanout = 19; REG Node = 'clock_control:u_clock_controller\|hour_ones\[1\]'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk clock_control:u_clock_controller|hour_ones[1] } "NODE_NAME" } } { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk clock_control:u_clock_controller|hour_ones[1] } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} clock_control:u_clock_controller|hour_ones[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_57 93 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 93; CLK Node = 'clk'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns mode_control:u_mode_controller\|mode\[1\] 2 REG LC36 138 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC36; Fanout = 138; REG Node = 'mode_control:u_mode_controller\|mode\[1\]'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk mode_control:u_mode_controller|mode[1] } "NODE_NAME" } } { "mode_control.v" "" { Text "F:/verliog/20250514/mode_control.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk mode_control:u_mode_controller|mode[1] } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} mode_control:u_mode_controller|mode[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk clock_control:u_clock_controller|hour_ones[1] } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} clock_control:u_clock_controller|hour_ones[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk mode_control:u_mode_controller|mode[1] } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} mode_control:u_mode_controller|mode[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "mode_control.v" "" { Text "F:/verliog/20250514/mode_control.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { mode_control:u_mode_controller|mode[1] clock_control:u_clock_controller|hour_ones~82 clock_control:u_clock_controller|hour_ones[1]~90 clock_control:u_clock_controller|hour_ones[1] } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { mode_control:u_mode_controller|mode[1] {} clock_control:u_clock_controller|hour_ones~82 {} clock_control:u_clock_controller|hour_ones[1]~90 {} clock_control:u_clock_controller|hour_ones[1] {} } { 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 8.000ns 6.000ns } "" } } { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk clock_control:u_clock_controller|hour_ones[1] } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} clock_control:u_clock_controller|hour_ones[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk mode_control:u_mode_controller|mode[1] } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} mode_control:u_mode_controller|mode[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_handle:u_key_handle\|set_time set_time_pre clk 4.000 ns register " "Info: tsu for register \"key_handle:u_key_handle\|set_time\" (data pin = \"set_time_pre\", clock pin = \"clk\") is 4.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns + Longest pin register " "Info: + Longest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns set_time_pre 1 PIN PIN_60 2 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 2; PIN Node = 'set_time_pre'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_time_pre } "NODE_NAME" } } { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns key_handle:u_key_handle\|set_time 2 REG LC4 49 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC4; Fanout = 49; REG Node = 'key_handle:u_key_handle\|set_time'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { set_time_pre key_handle:u_key_handle|set_time } "NODE_NAME" } } { "key_handle.v" "" { Text "F:/verliog/20250514/key_handle.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set_time_pre key_handle:u_key_handle|set_time } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { set_time_pre {} set_time_pre~out {} key_handle:u_key_handle|set_time {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "key_handle.v" "" { Text "F:/verliog/20250514/key_handle.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_57 93 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 93; CLK Node = 'clk'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns key_handle:u_key_handle\|set_time 2 REG LC4 49 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC4; Fanout = 49; REG Node = 'key_handle:u_key_handle\|set_time'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk key_handle:u_key_handle|set_time } "NODE_NAME" } } { "key_handle.v" "" { Text "F:/verliog/20250514/key_handle.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk key_handle:u_key_handle|set_time } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} key_handle:u_key_handle|set_time {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set_time_pre key_handle:u_key_handle|set_time } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { set_time_pre {} set_time_pre~out {} key_handle:u_key_handle|set_time {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk key_handle:u_key_handle|set_time } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} key_handle:u_key_handle|set_time {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk hour_ten_zero2 Hz_12:u_Hz\|clk_2hz 24.000 ns register " "Info: tco from clock \"clk\" to destination pin \"hour_ten_zero2\" through register \"Hz_12:u_Hz\|clk_2hz\" is 24.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_57 93 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 93; CLK Node = 'clk'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns Hz_12:u_Hz\|clk_2hz 2 REG LC8 37 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC8; Fanout = 37; REG Node = 'Hz_12:u_Hz\|clk_2hz'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk Hz_12:u_Hz|clk_2hz } "NODE_NAME" } } { "Hz_12.v" "" { Text "F:/verliog/20250514/Hz_12.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk Hz_12:u_Hz|clk_2hz } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} Hz_12:u_Hz|clk_2hz {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "Hz_12.v" "" { Text "F:/verliog/20250514/Hz_12.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.000 ns + Longest register pin " "Info: + Longest register to pin delay is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Hz_12:u_Hz\|clk_2hz 1 REG LC8 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8; Fanout = 37; REG Node = 'Hz_12:u_Hz\|clk_2hz'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hz_12:u_Hz|clk_2hz } "NODE_NAME" } } { "Hz_12.v" "" { Text "F:/verliog/20250514/Hz_12.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns display_control:u_display_controller\|hour_ten_zero1~13 2 COMB LC46 1 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC46; Fanout = 1; COMB Node = 'display_control:u_display_controller\|hour_ten_zero1~13'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Hz_12:u_Hz|clk_2hz display_control:u_display_controller|hour_ten_zero1~13 } "NODE_NAME" } } { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 13.000 ns hour_ten_zero2 3 PIN PIN_24 0 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 13.000 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'hour_ten_zero2'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { display_control:u_display_controller|hour_ten_zero1~13 hour_ten_zero2 } "NODE_NAME" } } { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 84.62 % ) " "Info: Total cell delay = 11.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 2.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { Hz_12:u_Hz|clk_2hz display_control:u_display_controller|hour_ten_zero1~13 hour_ten_zero2 } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { Hz_12:u_Hz|clk_2hz {} display_control:u_display_controller|hour_ten_zero1~13 {} hour_ten_zero2 {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk Hz_12:u_Hz|clk_2hz } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} Hz_12:u_Hz|clk_2hz {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { Hz_12:u_Hz|clk_2hz display_control:u_display_controller|hour_ten_zero1~13 hour_ten_zero2 } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { Hz_12:u_Hz|clk_2hz {} display_control:u_display_controller|hour_ten_zero1~13 {} hour_ten_zero2 {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_handle:u_key_handle\|set_time set_time_pre clk 4.000 ns register " "Info: th for register \"key_handle:u_key_handle\|set_time\" (data pin = \"set_time_pre\", clock pin = \"clk\") is 4.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_57 93 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 93; CLK Node = 'clk'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns key_handle:u_key_handle\|set_time 2 REG LC4 49 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC4; Fanout = 49; REG Node = 'key_handle:u_key_handle\|set_time'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk key_handle:u_key_handle|set_time } "NODE_NAME" } } { "key_handle.v" "" { Text "F:/verliog/20250514/key_handle.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk key_handle:u_key_handle|set_time } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} key_handle:u_key_handle|set_time {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "key_handle.v" "" { Text "F:/verliog/20250514/key_handle.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns set_time_pre 1 PIN PIN_60 2 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 2; PIN Node = 'set_time_pre'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_time_pre } "NODE_NAME" } } { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns key_handle:u_key_handle\|set_time 2 REG LC4 49 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC4; Fanout = 49; REG Node = 'key_handle:u_key_handle\|set_time'" {  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { set_time_pre key_handle:u_key_handle|set_time } "NODE_NAME" } } { "key_handle.v" "" { Text "F:/verliog/20250514/key_handle.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set_time_pre key_handle:u_key_handle|set_time } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { set_time_pre {} set_time_pre~out {} key_handle:u_key_handle|set_time {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk key_handle:u_key_handle|set_time } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} key_handle:u_key_handle|set_time {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/verliog/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set_time_pre key_handle:u_key_handle|set_time } "NODE_NAME" } } { "f:/verliog/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/verliog/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { set_time_pre {} set_time_pre~out {} key_handle:u_key_handle|set_time {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 15:59:12 2025 " "Info: Processing ended: Wed May 21 15:59:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
