// Seed: 592842533
module module_0 (
    output tri id_0,
    output supply0 id_1
);
  assign id_1 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4,
    output uwire id_5,
    input tri id_6,
    output wor id_7,
    output logic id_8,
    output wor id_9,
    input wor id_10,
    input wand id_11
);
  reg id_13;
  always @(id_3 or posedge 1) id_8 <= id_13;
  module_0(
      id_0, id_5
  );
  wire id_14;
  wire id_15;
endmodule
