# Logic-Networks-Project
A hardware module designed in VHDL to process a continuous sequence of 8-bit words, leveraging a Mealy state machine for convolution encoding and interfacing with a synchronous memory.
