{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "import pickle\n",
    "import pandas as pd\n",
    "\n",
    "with open('list', 'rb') as f:\n",
    "\tl = pickle.load(f)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import requests\n",
    "from tqdm import tqdm\n",
    "\n",
    "s = requests.Session()\n",
    "for p in tqdm(l):\n",
    "\twith open(p, 'w') as f:\n",
    "\t\tf.write(s.get(\"https://www.felixcloutier.com/x86/\" + p).text)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "for p in tqdm(l):\n",
    "\twith open(p, 'r+') as f:\n",
    "\t\ttmp = f.read()\n",
    "\t\ttmp = tmp[tmp.find('<table'):tmp.find('</table>') + 8]\n",
    "\t\tf.seek(0)\n",
    "\t\tf.write(tmp)\n",
    "\t\tf.truncate()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "things = []\n",
    "for file in l:\n",
    "\twith open(file, 'r') as f:\n",
    "\t\tdf = pd.read_html(f.read())[0]\n",
    "\t# if 'Opcode/Instruction' in df.keys():\n",
    "\t# \tthings.append(df)\n",
    "\tif 'Opcode**' in df.keys() and 'Instruction' in df.keys():\n",
    "\t\tthing = []\n",
    "\t\tfor i in range(df.shape[0]):\n",
    "\t\t\tthing.append(str(df['Opcode**'][i]) + ' ' + str(df['Instruction'][i]))\n",
    "\t\tdf.insert(0, 'Opcode/Instruction', thing, True)\n",
    "\t\tdf.drop(['Opcode**', 'Instruction'], 1, inplace=True)\n",
    "\t\tthings.append(df)\n",
    "\tif 'Opcode***' in df.keys() and 'Instruction' in df.keys():\n",
    "\t\tthing = []\n",
    "\t\tfor i in range(df.shape[0]):\n",
    "\t\t\tthing.append(str(df['Opcode***'][i]) + ' ' + str(df['Instruction'][i]))\n",
    "\t\tdf.insert(0, 'Opcode/Instruction', thing, True)\n",
    "\t\tdf.drop(['Opcode***', 'Instruction'], 1, inplace=True)\n",
    "\t\tthings.append(df)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[                  Opcode/Instruction Op/En 64-Bit Mode Compat/Leg Mode  \\\n",
       " 0                  D0 /2 RCL r/m8, 1    M1       Valid           Valid   \n",
       " 1           REX + D0 /2 RCL r/m8*, 1    M1       Valid            N.E.   \n",
       " 2                 D2 /2 RCL r/m8, CL    MC       Valid           Valid   \n",
       " 3          REX + D2 /2 RCL r/m8*, CL    MC       Valid            N.E.   \n",
       " 4            C0 /2 ib RCL r/m8, imm8    MI       Valid           Valid   \n",
       " 5     REX + C0 /2 ib RCL r/m8*, imm8    MI       Valid            N.E.   \n",
       " 6                 D1 /2 RCL r/m16, 1    M1       Valid           Valid   \n",
       " 7                D3 /2 RCL r/m16, CL    MC       Valid           Valid   \n",
       " 8           C1 /2 ib RCL r/m16, imm8    MI       Valid           Valid   \n",
       " 9                 D1 /2 RCL r/m32, 1    M1       Valid           Valid   \n",
       " 10        REX.W + D1 /2 RCL r/m64, 1    M1       Valid            N.E.   \n",
       " 11               D3 /2 RCL r/m32, CL    MC       Valid           Valid   \n",
       " 12       REX.W + D3 /2 RCL r/m64, CL    MC       Valid            N.E.   \n",
       " 13          C1 /2 ib RCL r/m32, imm8    MI       Valid           Valid   \n",
       " 14  REX.W + C1 /2 ib RCL r/m64, imm8    MI       Valid            N.E.   \n",
       " 15                 D0 /3 RCR r/m8, 1    M1       Valid           Valid   \n",
       " 16          REX + D0 /3 RCR r/m8*, 1    M1       Valid            N.E.   \n",
       " 17                D2 /3 RCR r/m8, CL    MC       Valid           Valid   \n",
       " 18         REX + D2 /3 RCR r/m8*, CL    MC       Valid            N.E.   \n",
       " 19           C0 /3 ib RCR r/m8, imm8    MI       Valid           Valid   \n",
       " 20    REX + C0 /3 ib RCR r/m8*, imm8    MI       Valid            N.E.   \n",
       " 21                D1 /3 RCR r/m16, 1    M1       Valid           Valid   \n",
       " 22               D3 /3 RCR r/m16, CL    MC       Valid           Valid   \n",
       " 23          C1 /3 ib RCR r/m16, imm8    MI       Valid           Valid   \n",
       " 24                D1 /3 RCR r/m32, 1    M1       Valid           Valid   \n",
       " 25        REX.W + D1 /3 RCR r/m64, 1    M1       Valid            N.E.   \n",
       " 26               D3 /3 RCR r/m32, CL    MC       Valid           Valid   \n",
       " 27       REX.W + D3 /3 RCR r/m64, CL    MC       Valid            N.E.   \n",
       " 28          C1 /3 ib RCR r/m32, imm8    MI       Valid           Valid   \n",
       " 29  REX.W + C1 /3 ib RCR r/m64, imm8    MI       Valid            N.E.   \n",
       " 30                 D0 /0 ROL r/m8, 1    M1       Valid           Valid   \n",
       " 31          REX + D0 /0 ROL r/m8*, 1    M1       Valid            N.E.   \n",
       " 32                D2 /0 ROL r/m8, CL    MC       Valid           Valid   \n",
       " 33         REX + D2 /0 ROL r/m8*, CL    MC       Valid            N.E.   \n",
       " 34           C0 /0 ib ROL r/m8, imm8    MI       Valid           Valid   \n",
       " 35    REX + C0 /0 ib ROL r/m8*, imm8    MI       Valid            N.E.   \n",
       " 36                D1 /0 ROL r/m16, 1    M1       Valid           Valid   \n",
       " 37               D3 /0 ROL r/m16, CL    MC       Valid           Valid   \n",
       " 38          C1 /0 ib ROL r/m16, imm8    MI       Valid           Valid   \n",
       " 39                D1 /0 ROL r/m32, 1    M1       Valid           Valid   \n",
       " 40        REX.W + D1 /0 ROL r/m64, 1    M1       Valid            N.E.   \n",
       " 41               D3 /0 ROL r/m32, CL    MC       Valid           Valid   \n",
       " 42       REX.W + D3 /0 ROL r/m64, CL    MC       Valid            N.E.   \n",
       " 43          C1 /0 ib ROL r/m32, imm8    MI       Valid           Valid   \n",
       " 44  REX.W + C1 /0 ib ROL r/m64, imm8    MI       Valid            N.E.   \n",
       " 45                 D0 /1 ROR r/m8, 1    M1       Valid           Valid   \n",
       " 46          REX + D0 /1 ROR r/m8*, 1    M1       Valid            N.E.   \n",
       " 47                D2 /1 ROR r/m8, CL    MC       Valid           Valid   \n",
       " 48         REX + D2 /1 ROR r/m8*, CL    MC       Valid            N.E.   \n",
       " 49           C0 /1 ib ROR r/m8, imm8    MI       Valid           Valid   \n",
       " 50    REX + C0 /1 ib ROR r/m8*, imm8    MI       Valid            N.E.   \n",
       " 51                D1 /1 ROR r/m16, 1    M1       Valid           Valid   \n",
       " 52               D3 /1 ROR r/m16, CL    MC       Valid           Valid   \n",
       " 53          C1 /1 ib ROR r/m16, imm8    MI       Valid           Valid   \n",
       " 54                D1 /1 ROR r/m32, 1    M1       Valid           Valid   \n",
       " 55        REX.W + D1 /1 ROR r/m64, 1    M1       Valid            N.E.   \n",
       " 56               D3 /1 ROR r/m32, CL    MC       Valid           Valid   \n",
       " 57       REX.W + D3 /1 ROR r/m64, CL    MC       Valid            N.E.   \n",
       " 58          C1 /1 ib ROR r/m32, imm8    MI       Valid           Valid   \n",
       " 59  REX.W + C1 /1 ib ROR r/m64, imm8    MI       Valid            N.E.   \n",
       " \n",
       "                                           Description  \n",
       " 0                 Rotate 9 bits (CF, r/m8) left once.  \n",
       " 1                 Rotate 9 bits (CF, r/m8) left once.  \n",
       " 2             Rotate 9 bits (CF, r/m8) left CL times.  \n",
       " 3             Rotate 9 bits (CF, r/m8) left CL times.  \n",
       " 4           Rotate 9 bits (CF, r/m8) left imm8 times.  \n",
       " 5           Rotate 9 bits (CF, r/m8) left imm8 times.  \n",
       " 6               Rotate 17 bits (CF, r/m16) left once.  \n",
       " 7           Rotate 17 bits (CF, r/m16) left CL times.  \n",
       " 8         Rotate 17 bits (CF, r/m16) left imm8 times.  \n",
       " 9               Rotate 33 bits (CF, r/m32) left once.  \n",
       " 10  Rotate 65 bits (CF, r/m64) left once. Uses a 6...  \n",
       " 11          Rotate 33 bits (CF, r/m32) left CL times.  \n",
       " 12  Rotate 65 bits (CF, r/m64) left CL times. Uses...  \n",
       " 13        Rotate 33 bits (CF, r/m32) left imm8 times.  \n",
       " 14  Rotate 65 bits (CF, r/m64) left imm8 times. Us...  \n",
       " 15               Rotate 9 bits (CF, r/m8) right once.  \n",
       " 16               Rotate 9 bits (CF, r/m8) right once.  \n",
       " 17           Rotate 9 bits (CF, r/m8) right CL times.  \n",
       " 18           Rotate 9 bits (CF, r/m8) right CL times.  \n",
       " 19         Rotate 9 bits (CF, r/m8) right imm8 times.  \n",
       " 20         Rotate 9 bits (CF, r/m8) right imm8 times.  \n",
       " 21             Rotate 17 bits (CF, r/m16) right once.  \n",
       " 22         Rotate 17 bits (CF, r/m16) right CL times.  \n",
       " 23       Rotate 17 bits (CF, r/m16) right imm8 times.  \n",
       " 24  Rotate 33 bits (CF, r/m32) right once. Uses a ...  \n",
       " 25  Rotate 65 bits (CF, r/m64) right once. Uses a ...  \n",
       " 26         Rotate 33 bits (CF, r/m32) right CL times.  \n",
       " 27  Rotate 65 bits (CF, r/m64) right CL times. Use...  \n",
       " 28       Rotate 33 bits (CF, r/m32) right imm8 times.  \n",
       " 29  Rotate 65 bits (CF, r/m64) right imm8 times. U...  \n",
       " 30                      Rotate 8 bits r/m8 left once.  \n",
       " 31                       Rotate 8 bits r/m8 left once  \n",
       " 32                  Rotate 8 bits r/m8 left CL times.  \n",
       " 33                  Rotate 8 bits r/m8 left CL times.  \n",
       " 34                Rotate 8 bits r/m8 left imm8 times.  \n",
       " 35                Rotate 8 bits r/m8 left imm8 times.  \n",
       " 36                    Rotate 16 bits r/m16 left once.  \n",
       " 37                Rotate 16 bits r/m16 left CL times.  \n",
       " 38              Rotate 16 bits r/m16 left imm8 times.  \n",
       " 39                    Rotate 32 bits r/m32 left once.  \n",
       " 40  Rotate 64 bits r/m64 left once. Uses a 6 bit c...  \n",
       " 41                Rotate 32 bits r/m32 left CL times.  \n",
       " 42  Rotate 64 bits r/m64 left CL times. Uses a 6 b...  \n",
       " 43              Rotate 32 bits r/m32 left imm8 times.  \n",
       " 44  Rotate 64 bits r/m64 left imm8 times. Uses a 6...  \n",
       " 45                     Rotate 8 bits r/m8 right once.  \n",
       " 46                     Rotate 8 bits r/m8 right once.  \n",
       " 47                 Rotate 8 bits r/m8 right CL times.  \n",
       " 48                 Rotate 8 bits r/m8 right CL times.  \n",
       " 49              Rotate 8 bits r/m16 right imm8 times.  \n",
       " 50              Rotate 8 bits r/m16 right imm8 times.  \n",
       " 51                   Rotate 16 bits r/m16 right once.  \n",
       " 52               Rotate 16 bits r/m16 right CL times.  \n",
       " 53             Rotate 16 bits r/m16 right imm8 times.  \n",
       " 54                   Rotate 32 bits r/m32 right once.  \n",
       " 55  Rotate 64 bits r/m64 right once. Uses a 6 bit ...  \n",
       " 56               Rotate 32 bits r/m32 right CL times.  \n",
       " 57  Rotate 64 bits r/m64 right CL times. Uses a 6 ...  \n",
       " 58             Rotate 32 bits r/m32 right imm8 times.  \n",
       " 59  Rotate 64 bits r/m64 right imm8 times. Uses a ...  ,\n",
       "                   Opcode/Instruction Op/En 64-Bit Mode Compat/Leg Mode  \\\n",
       " 0                  D0 /4 SAL r/m8, 1    M1       Valid           Valid   \n",
       " 1          REX + D0 /4 SAL r/m8**, 1    M1       Valid            N.E.   \n",
       " 2                 D2 /4 SAL r/m8, CL    MC       Valid           Valid   \n",
       " 3         REX + D2 /4 SAL r/m8**, CL    MC       Valid            N.E.   \n",
       " 4            C0 /4 ib SAL r/m8, imm8    MI       Valid           Valid   \n",
       " 5    REX + C0 /4 ib SAL r/m8**, imm8    MI       Valid            N.E.   \n",
       " 6                 D1 /4 SAL r/m16, 1    M1       Valid           Valid   \n",
       " 7                D3 /4 SAL r/m16, CL    MC       Valid           Valid   \n",
       " 8           C1 /4 ib SAL r/m16, imm8    MI       Valid           Valid   \n",
       " 9                 D1 /4 SAL r/m32, 1    M1       Valid           Valid   \n",
       " 10        REX.W + D1 /4 SAL r/m64, 1    M1       Valid            N.E.   \n",
       " 11               D3 /4 SAL r/m32, CL    MC       Valid           Valid   \n",
       " 12       REX.W + D3 /4 SAL r/m64, CL    MC       Valid            N.E.   \n",
       " 13          C1 /4 ib SAL r/m32, imm8    MI       Valid           Valid   \n",
       " 14  REX.W + C1 /4 ib SAL r/m64, imm8    MI       Valid            N.E.   \n",
       " 15                 D0 /7 SAR r/m8, 1    M1       Valid           Valid   \n",
       " 16         REX + D0 /7 SAR r/m8**, 1    M1       Valid            N.E.   \n",
       " 17                D2 /7 SAR r/m8, CL    MC       Valid           Valid   \n",
       " 18        REX + D2 /7 SAR r/m8**, CL    MC       Valid            N.E.   \n",
       " 19           C0 /7 ib SAR r/m8, imm8    MI       Valid           Valid   \n",
       " 20   REX + C0 /7 ib SAR r/m8**, imm8    MI       Valid            N.E.   \n",
       " 21                 D1 /7 SAR r/m16,1    M1       Valid           Valid   \n",
       " 22               D3 /7 SAR r/m16, CL    MC       Valid           Valid   \n",
       " 23          C1 /7 ib SAR r/m16, imm8    MI       Valid           Valid   \n",
       " 24                D1 /7 SAR r/m32, 1    M1       Valid           Valid   \n",
       " 25        REX.W + D1 /7 SAR r/m64, 1    M1       Valid            N.E.   \n",
       " 26               D3 /7 SAR r/m32, CL    MC       Valid           Valid   \n",
       " 27       REX.W + D3 /7 SAR r/m64, CL    MC       Valid            N.E.   \n",
       " 28          C1 /7 ib SAR r/m32, imm8    MI       Valid           Valid   \n",
       " 29  REX.W + C1 /7 ib SAR r/m64, imm8    MI       Valid            N.E.   \n",
       " 30                 D0 /4 SHL r/m8, 1    M1       Valid           Valid   \n",
       " 31         REX + D0 /4 SHL r/m8**, 1    M1       Valid            N.E.   \n",
       " 32                D2 /4 SHL r/m8, CL    MC       Valid           Valid   \n",
       " 33        REX + D2 /4 SHL r/m8**, CL    MC       Valid            N.E.   \n",
       " 34           C0 /4 ib SHL r/m8, imm8    MI       Valid           Valid   \n",
       " 35   REX + C0 /4 ib SHL r/m8**, imm8    MI       Valid            N.E.   \n",
       " 36                 D1 /4 SHL r/m16,1    M1       Valid           Valid   \n",
       " 37               D3 /4 SHL r/m16, CL    MC       Valid           Valid   \n",
       " 38          C1 /4 ib SHL r/m16, imm8    MI       Valid           Valid   \n",
       " 39                 D1 /4 SHL r/m32,1    M1       Valid           Valid   \n",
       " 41         REX.W + D1 /4 SHL r/m64,1    M1       Valid            N.E.   \n",
       " 42               D3 /4 SHL r/m32, CL    MC       Valid           Valid   \n",
       " 43       REX.W + D3 /4 SHL r/m64, CL    MC       Valid            N.E.   \n",
       " 44          C1 /4 ib SHL r/m32, imm8    MI       Valid           Valid   \n",
       " 45  REX.W + C1 /4 ib SHL r/m64, imm8    MI       Valid            N.E.   \n",
       " 46                  D0 /5 SHR r/m8,1    M1       Valid           Valid   \n",
       " 47         REX + D0 /5 SHR r/m8**, 1    M1       Valid            N.E.   \n",
       " 48                D2 /5 SHR r/m8, CL    MC       Valid           Valid   \n",
       " 49        REX + D2 /5 SHR r/m8**, CL    MC       Valid            N.E.   \n",
       " 50           C0 /5 ib SHR r/m8, imm8    MI       Valid           Valid   \n",
       " 51   REX + C0 /5 ib SHR r/m8**, imm8    MI       Valid            N.E.   \n",
       " 52                D1 /5 SHR r/m16, 1    M1       Valid           Valid   \n",
       " 53               D3 /5 SHR r/m16, CL    MC       Valid           Valid   \n",
       " 54          C1 /5 ib SHR r/m16, imm8    MI       Valid           Valid   \n",
       " 55                D1 /5 SHR r/m32, 1    M1       Valid           Valid   \n",
       " 56        REX.W + D1 /5 SHR r/m64, 1    M1       Valid            N.E.   \n",
       " 57               D3 /5 SHR r/m32, CL    MC       Valid           Valid   \n",
       " 58       REX.W + D3 /5 SHR r/m64, CL    MC       Valid            N.E.   \n",
       " 59          C1 /5 ib SHR r/m32, imm8    MI       Valid           Valid   \n",
       " 60  REX.W + C1 /5 ib SHR r/m64, imm8    MI       Valid            N.E.   \n",
       " \n",
       "                                 Description  \n",
       " 0                 Multiply r/m8 by 2, once.  \n",
       " 1                 Multiply r/m8 by 2, once.  \n",
       " 2             Multiply r/m8 by 2, CL times.  \n",
       " 3             Multiply r/m8 by 2, CL times.  \n",
       " 4           Multiply r/m8 by 2, imm8 times.  \n",
       " 5           Multiply r/m8 by 2, imm8 times.  \n",
       " 6                Multiply r/m16 by 2, once.  \n",
       " 7            Multiply r/m16 by 2, CL times.  \n",
       " 8          Multiply r/m16 by 2, imm8 times.  \n",
       " 9                Multiply r/m32 by 2, once.  \n",
       " 10               Multiply r/m64 by 2, once.  \n",
       " 11           Multiply r/m32 by 2, CL times.  \n",
       " 12           Multiply r/m64 by 2, CL times.  \n",
       " 13         Multiply r/m32 by 2, imm8 times.  \n",
       " 14         Multiply r/m64 by 2, imm8 times.  \n",
       " 15          Signed divide* r/m8 by 2, once.  \n",
       " 16          Signed divide* r/m8 by 2, once.  \n",
       " 17      Signed divide* r/m8 by 2, CL times.  \n",
       " 18      Signed divide* r/m8 by 2, CL times.  \n",
       " 19    Signed divide* r/m8 by 2, imm8 times.  \n",
       " 20    Signed divide* r/m8 by 2, imm8 times.  \n",
       " 21         Signed divide* r/m16 by 2, once.  \n",
       " 22     Signed divide* r/m16 by 2, CL times.  \n",
       " 23   Signed divide* r/m16 by 2, imm8 times.  \n",
       " 24         Signed divide* r/m32 by 2, once.  \n",
       " 25         Signed divide* r/m64 by 2, once.  \n",
       " 26     Signed divide* r/m32 by 2, CL times.  \n",
       " 27     Signed divide* r/m64 by 2, CL times.  \n",
       " 28   Signed divide* r/m32 by 2, imm8 times.  \n",
       " 29    Signed divide* r/m64 by 2, imm8 times  \n",
       " 30                Multiply r/m8 by 2, once.  \n",
       " 31                Multiply r/m8 by 2, once.  \n",
       " 32            Multiply r/m8 by 2, CL times.  \n",
       " 33            Multiply r/m8 by 2, CL times.  \n",
       " 34          Multiply r/m8 by 2, imm8 times.  \n",
       " 35          Multiply r/m8 by 2, imm8 times.  \n",
       " 36               Multiply r/m16 by 2, once.  \n",
       " 37           Multiply r/m16 by 2, CL times.  \n",
       " 38         Multiply r/m16 by 2, imm8 times.  \n",
       " 39               Multiply r/m32 by 2, once.  \n",
       " 41               Multiply r/m64 by 2, once.  \n",
       " 42           Multiply r/m32 by 2, CL times.  \n",
       " 43           Multiply r/m64 by 2, CL times.  \n",
       " 44         Multiply r/m32 by 2, imm8 times.  \n",
       " 45         Multiply r/m64 by 2, imm8 times.  \n",
       " 46         Unsigned divide r/m8 by 2, once.  \n",
       " 47         Unsigned divide r/m8 by 2, once.  \n",
       " 48     Unsigned divide r/m8 by 2, CL times.  \n",
       " 49     Unsigned divide r/m8 by 2, CL times.  \n",
       " 50   Unsigned divide r/m8 by 2, imm8 times.  \n",
       " 51   Unsigned divide r/m8 by 2, imm8 times.  \n",
       " 52        Unsigned divide r/m16 by 2, once.  \n",
       " 53     Unsigned divide r/m16 by 2, CL times  \n",
       " 54  Unsigned divide r/m16 by 2, imm8 times.  \n",
       " 55        Unsigned divide r/m32 by 2, once.  \n",
       " 56        Unsigned divide r/m64 by 2, once.  \n",
       " 57    Unsigned divide r/m32 by 2, CL times.  \n",
       " 58    Unsigned divide r/m64 by 2, CL times.  \n",
       " 59  Unsigned divide r/m32 by 2, imm8 times.  \n",
       " 60  Unsigned divide r/m64 by 2, imm8 times.  ]"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "for thing in things:\n",
    "\tfor i in range(thing.shape[0] - 1, -1, -1):\n",
    "\t\tif thing['Opcode/Instruction'][i].startswith('VEX') or thing['Opcode/Instruction'][i].startswith('EVEX'):\n",
    "\t\t\tthing.drop(i, inplace=True)\n",
    "\t\t\tcontinue\n",
    "\t\t# remove 64-bit incompatible instructions (in column 2)\n",
    "\t\tif not thing.iloc[i][2].startswith('V'):\n",
    "\t\t\tthing.drop(i, inplace=True)\n",
    "things"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[                  Opcode/Instruction Op/En 64-Bit Mode Compat/Leg Mode  \\\n",
       " 0                  D0 /2 RCL r/m8, 1    M1       Valid           Valid   \n",
       " 1           REX + D0 /2 RCL r/m8*, 1    M1       Valid            N.E.   \n",
       " 2                 D2 /2 RCL r/m8, CL    MC       Valid           Valid   \n",
       " 3          REX + D2 /2 RCL r/m8*, CL    MC       Valid            N.E.   \n",
       " 4            C0 /2 ib RCL r/m8, imm8    MI       Valid           Valid   \n",
       " 5     REX + C0 /2 ib RCL r/m8*, imm8    MI       Valid            N.E.   \n",
       " 6                 D1 /2 RCL r/m16, 1    M1       Valid           Valid   \n",
       " 7                D3 /2 RCL r/m16, CL    MC       Valid           Valid   \n",
       " 8           C1 /2 ib RCL r/m16, imm8    MI       Valid           Valid   \n",
       " 9                 D1 /2 RCL r/m32, 1    M1       Valid           Valid   \n",
       " 10        REX.W + D1 /2 RCL r/m64, 1    M1       Valid            N.E.   \n",
       " 11               D3 /2 RCL r/m32, CL    MC       Valid           Valid   \n",
       " 12       REX.W + D3 /2 RCL r/m64, CL    MC       Valid            N.E.   \n",
       " 13          C1 /2 ib RCL r/m32, imm8    MI       Valid           Valid   \n",
       " 14  REX.W + C1 /2 ib RCL r/m64, imm8    MI       Valid            N.E.   \n",
       " 15                 D0 /3 RCR r/m8, 1    M1       Valid           Valid   \n",
       " 16          REX + D0 /3 RCR r/m8*, 1    M1       Valid            N.E.   \n",
       " 17                D2 /3 RCR r/m8, CL    MC       Valid           Valid   \n",
       " 18         REX + D2 /3 RCR r/m8*, CL    MC       Valid            N.E.   \n",
       " 19           C0 /3 ib RCR r/m8, imm8    MI       Valid           Valid   \n",
       " 20    REX + C0 /3 ib RCR r/m8*, imm8    MI       Valid            N.E.   \n",
       " 21                D1 /3 RCR r/m16, 1    M1       Valid           Valid   \n",
       " 22               D3 /3 RCR r/m16, CL    MC       Valid           Valid   \n",
       " 23          C1 /3 ib RCR r/m16, imm8    MI       Valid           Valid   \n",
       " 24                D1 /3 RCR r/m32, 1    M1       Valid           Valid   \n",
       " 25        REX.W + D1 /3 RCR r/m64, 1    M1       Valid            N.E.   \n",
       " 26               D3 /3 RCR r/m32, CL    MC       Valid           Valid   \n",
       " 27       REX.W + D3 /3 RCR r/m64, CL    MC       Valid            N.E.   \n",
       " 28          C1 /3 ib RCR r/m32, imm8    MI       Valid           Valid   \n",
       " 29  REX.W + C1 /3 ib RCR r/m64, imm8    MI       Valid            N.E.   \n",
       " 30                 D0 /0 ROL r/m8, 1    M1       Valid           Valid   \n",
       " 31          REX + D0 /0 ROL r/m8*, 1    M1       Valid            N.E.   \n",
       " 32                D2 /0 ROL r/m8, CL    MC       Valid           Valid   \n",
       " 33         REX + D2 /0 ROL r/m8*, CL    MC       Valid            N.E.   \n",
       " 34           C0 /0 ib ROL r/m8, imm8    MI       Valid           Valid   \n",
       " 35    REX + C0 /0 ib ROL r/m8*, imm8    MI       Valid            N.E.   \n",
       " 36                D1 /0 ROL r/m16, 1    M1       Valid           Valid   \n",
       " 37               D3 /0 ROL r/m16, CL    MC       Valid           Valid   \n",
       " 38          C1 /0 ib ROL r/m16, imm8    MI       Valid           Valid   \n",
       " 39                D1 /0 ROL r/m32, 1    M1       Valid           Valid   \n",
       " 40        REX.W + D1 /0 ROL r/m64, 1    M1       Valid            N.E.   \n",
       " 41               D3 /0 ROL r/m32, CL    MC       Valid           Valid   \n",
       " 42       REX.W + D3 /0 ROL r/m64, CL    MC       Valid            N.E.   \n",
       " 43          C1 /0 ib ROL r/m32, imm8    MI       Valid           Valid   \n",
       " 44  REX.W + C1 /0 ib ROL r/m64, imm8    MI       Valid            N.E.   \n",
       " 45                 D0 /1 ROR r/m8, 1    M1       Valid           Valid   \n",
       " 46          REX + D0 /1 ROR r/m8*, 1    M1       Valid            N.E.   \n",
       " 47                D2 /1 ROR r/m8, CL    MC       Valid           Valid   \n",
       " 48         REX + D2 /1 ROR r/m8*, CL    MC       Valid            N.E.   \n",
       " 49           C0 /1 ib ROR r/m8, imm8    MI       Valid           Valid   \n",
       " 50    REX + C0 /1 ib ROR r/m8*, imm8    MI       Valid            N.E.   \n",
       " 51                D1 /1 ROR r/m16, 1    M1       Valid           Valid   \n",
       " 52               D3 /1 ROR r/m16, CL    MC       Valid           Valid   \n",
       " 53          C1 /1 ib ROR r/m16, imm8    MI       Valid           Valid   \n",
       " 54                D1 /1 ROR r/m32, 1    M1       Valid           Valid   \n",
       " 55        REX.W + D1 /1 ROR r/m64, 1    M1       Valid            N.E.   \n",
       " 56               D3 /1 ROR r/m32, CL    MC       Valid           Valid   \n",
       " 57       REX.W + D3 /1 ROR r/m64, CL    MC       Valid            N.E.   \n",
       " 58          C1 /1 ib ROR r/m32, imm8    MI       Valid           Valid   \n",
       " 59  REX.W + C1 /1 ib ROR r/m64, imm8    MI       Valid            N.E.   \n",
       " \n",
       "                                           Description  \n",
       " 0                 Rotate 9 bits (CF, r/m8) left once.  \n",
       " 1                 Rotate 9 bits (CF, r/m8) left once.  \n",
       " 2             Rotate 9 bits (CF, r/m8) left CL times.  \n",
       " 3             Rotate 9 bits (CF, r/m8) left CL times.  \n",
       " 4           Rotate 9 bits (CF, r/m8) left imm8 times.  \n",
       " 5           Rotate 9 bits (CF, r/m8) left imm8 times.  \n",
       " 6               Rotate 17 bits (CF, r/m16) left once.  \n",
       " 7           Rotate 17 bits (CF, r/m16) left CL times.  \n",
       " 8         Rotate 17 bits (CF, r/m16) left imm8 times.  \n",
       " 9               Rotate 33 bits (CF, r/m32) left once.  \n",
       " 10  Rotate 65 bits (CF, r/m64) left once. Uses a 6...  \n",
       " 11          Rotate 33 bits (CF, r/m32) left CL times.  \n",
       " 12  Rotate 65 bits (CF, r/m64) left CL times. Uses...  \n",
       " 13        Rotate 33 bits (CF, r/m32) left imm8 times.  \n",
       " 14  Rotate 65 bits (CF, r/m64) left imm8 times. Us...  \n",
       " 15               Rotate 9 bits (CF, r/m8) right once.  \n",
       " 16               Rotate 9 bits (CF, r/m8) right once.  \n",
       " 17           Rotate 9 bits (CF, r/m8) right CL times.  \n",
       " 18           Rotate 9 bits (CF, r/m8) right CL times.  \n",
       " 19         Rotate 9 bits (CF, r/m8) right imm8 times.  \n",
       " 20         Rotate 9 bits (CF, r/m8) right imm8 times.  \n",
       " 21             Rotate 17 bits (CF, r/m16) right once.  \n",
       " 22         Rotate 17 bits (CF, r/m16) right CL times.  \n",
       " 23       Rotate 17 bits (CF, r/m16) right imm8 times.  \n",
       " 24  Rotate 33 bits (CF, r/m32) right once. Uses a ...  \n",
       " 25  Rotate 65 bits (CF, r/m64) right once. Uses a ...  \n",
       " 26         Rotate 33 bits (CF, r/m32) right CL times.  \n",
       " 27  Rotate 65 bits (CF, r/m64) right CL times. Use...  \n",
       " 28       Rotate 33 bits (CF, r/m32) right imm8 times.  \n",
       " 29  Rotate 65 bits (CF, r/m64) right imm8 times. U...  \n",
       " 30                      Rotate 8 bits r/m8 left once.  \n",
       " 31                       Rotate 8 bits r/m8 left once  \n",
       " 32                  Rotate 8 bits r/m8 left CL times.  \n",
       " 33                  Rotate 8 bits r/m8 left CL times.  \n",
       " 34                Rotate 8 bits r/m8 left imm8 times.  \n",
       " 35                Rotate 8 bits r/m8 left imm8 times.  \n",
       " 36                    Rotate 16 bits r/m16 left once.  \n",
       " 37                Rotate 16 bits r/m16 left CL times.  \n",
       " 38              Rotate 16 bits r/m16 left imm8 times.  \n",
       " 39                    Rotate 32 bits r/m32 left once.  \n",
       " 40  Rotate 64 bits r/m64 left once. Uses a 6 bit c...  \n",
       " 41                Rotate 32 bits r/m32 left CL times.  \n",
       " 42  Rotate 64 bits r/m64 left CL times. Uses a 6 b...  \n",
       " 43              Rotate 32 bits r/m32 left imm8 times.  \n",
       " 44  Rotate 64 bits r/m64 left imm8 times. Uses a 6...  \n",
       " 45                     Rotate 8 bits r/m8 right once.  \n",
       " 46                     Rotate 8 bits r/m8 right once.  \n",
       " 47                 Rotate 8 bits r/m8 right CL times.  \n",
       " 48                 Rotate 8 bits r/m8 right CL times.  \n",
       " 49              Rotate 8 bits r/m16 right imm8 times.  \n",
       " 50              Rotate 8 bits r/m16 right imm8 times.  \n",
       " 51                   Rotate 16 bits r/m16 right once.  \n",
       " 52               Rotate 16 bits r/m16 right CL times.  \n",
       " 53             Rotate 16 bits r/m16 right imm8 times.  \n",
       " 54                   Rotate 32 bits r/m32 right once.  \n",
       " 55  Rotate 64 bits r/m64 right once. Uses a 6 bit ...  \n",
       " 56               Rotate 32 bits r/m32 right CL times.  \n",
       " 57  Rotate 64 bits r/m64 right CL times. Uses a 6 ...  \n",
       " 58             Rotate 32 bits r/m32 right imm8 times.  \n",
       " 59  Rotate 64 bits r/m64 right imm8 times. Uses a ...  ,\n",
       "                   Opcode/Instruction Op/En 64-Bit Mode Compat/Leg Mode  \\\n",
       " 0                  D0 /4 SAL r/m8, 1    M1       Valid           Valid   \n",
       " 1          REX + D0 /4 SAL r/m8**, 1    M1       Valid            N.E.   \n",
       " 2                 D2 /4 SAL r/m8, CL    MC       Valid           Valid   \n",
       " 3         REX + D2 /4 SAL r/m8**, CL    MC       Valid            N.E.   \n",
       " 4            C0 /4 ib SAL r/m8, imm8    MI       Valid           Valid   \n",
       " 5    REX + C0 /4 ib SAL r/m8**, imm8    MI       Valid            N.E.   \n",
       " 6                 D1 /4 SAL r/m16, 1    M1       Valid           Valid   \n",
       " 7                D3 /4 SAL r/m16, CL    MC       Valid           Valid   \n",
       " 8           C1 /4 ib SAL r/m16, imm8    MI       Valid           Valid   \n",
       " 9                 D1 /4 SAL r/m32, 1    M1       Valid           Valid   \n",
       " 10        REX.W + D1 /4 SAL r/m64, 1    M1       Valid            N.E.   \n",
       " 11               D3 /4 SAL r/m32, CL    MC       Valid           Valid   \n",
       " 12       REX.W + D3 /4 SAL r/m64, CL    MC       Valid            N.E.   \n",
       " 13          C1 /4 ib SAL r/m32, imm8    MI       Valid           Valid   \n",
       " 14  REX.W + C1 /4 ib SAL r/m64, imm8    MI       Valid            N.E.   \n",
       " 15                 D0 /7 SAR r/m8, 1    M1       Valid           Valid   \n",
       " 16         REX + D0 /7 SAR r/m8**, 1    M1       Valid            N.E.   \n",
       " 17                D2 /7 SAR r/m8, CL    MC       Valid           Valid   \n",
       " 18        REX + D2 /7 SAR r/m8**, CL    MC       Valid            N.E.   \n",
       " 19           C0 /7 ib SAR r/m8, imm8    MI       Valid           Valid   \n",
       " 20   REX + C0 /7 ib SAR r/m8**, imm8    MI       Valid            N.E.   \n",
       " 21                 D1 /7 SAR r/m16,1    M1       Valid           Valid   \n",
       " 22               D3 /7 SAR r/m16, CL    MC       Valid           Valid   \n",
       " 23          C1 /7 ib SAR r/m16, imm8    MI       Valid           Valid   \n",
       " 24                D1 /7 SAR r/m32, 1    M1       Valid           Valid   \n",
       " 25        REX.W + D1 /7 SAR r/m64, 1    M1       Valid            N.E.   \n",
       " 26               D3 /7 SAR r/m32, CL    MC       Valid           Valid   \n",
       " 27       REX.W + D3 /7 SAR r/m64, CL    MC       Valid            N.E.   \n",
       " 28          C1 /7 ib SAR r/m32, imm8    MI       Valid           Valid   \n",
       " 29  REX.W + C1 /7 ib SAR r/m64, imm8    MI       Valid            N.E.   \n",
       " 30                 D0 /4 SHL r/m8, 1    M1       Valid           Valid   \n",
       " 31         REX + D0 /4 SHL r/m8**, 1    M1       Valid            N.E.   \n",
       " 32                D2 /4 SHL r/m8, CL    MC       Valid           Valid   \n",
       " 33        REX + D2 /4 SHL r/m8**, CL    MC       Valid            N.E.   \n",
       " 34           C0 /4 ib SHL r/m8, imm8    MI       Valid           Valid   \n",
       " 35   REX + C0 /4 ib SHL r/m8**, imm8    MI       Valid            N.E.   \n",
       " 36                 D1 /4 SHL r/m16,1    M1       Valid           Valid   \n",
       " 37               D3 /4 SHL r/m16, CL    MC       Valid           Valid   \n",
       " 38          C1 /4 ib SHL r/m16, imm8    MI       Valid           Valid   \n",
       " 39                 D1 /4 SHL r/m32,1    M1       Valid           Valid   \n",
       " 41         REX.W + D1 /4 SHL r/m64,1    M1       Valid            N.E.   \n",
       " 42               D3 /4 SHL r/m32, CL    MC       Valid           Valid   \n",
       " 43       REX.W + D3 /4 SHL r/m64, CL    MC       Valid            N.E.   \n",
       " 44          C1 /4 ib SHL r/m32, imm8    MI       Valid           Valid   \n",
       " 45  REX.W + C1 /4 ib SHL r/m64, imm8    MI       Valid            N.E.   \n",
       " 46                  D0 /5 SHR r/m8,1    M1       Valid           Valid   \n",
       " 47         REX + D0 /5 SHR r/m8**, 1    M1       Valid            N.E.   \n",
       " 48                D2 /5 SHR r/m8, CL    MC       Valid           Valid   \n",
       " 49        REX + D2 /5 SHR r/m8**, CL    MC       Valid            N.E.   \n",
       " 50           C0 /5 ib SHR r/m8, imm8    MI       Valid           Valid   \n",
       " 51   REX + C0 /5 ib SHR r/m8**, imm8    MI       Valid            N.E.   \n",
       " 52                D1 /5 SHR r/m16, 1    M1       Valid           Valid   \n",
       " 53               D3 /5 SHR r/m16, CL    MC       Valid           Valid   \n",
       " 54          C1 /5 ib SHR r/m16, imm8    MI       Valid           Valid   \n",
       " 55                D1 /5 SHR r/m32, 1    M1       Valid           Valid   \n",
       " 56        REX.W + D1 /5 SHR r/m64, 1    M1       Valid            N.E.   \n",
       " 57               D3 /5 SHR r/m32, CL    MC       Valid           Valid   \n",
       " 58       REX.W + D3 /5 SHR r/m64, CL    MC       Valid            N.E.   \n",
       " 59          C1 /5 ib SHR r/m32, imm8    MI       Valid           Valid   \n",
       " 60  REX.W + C1 /5 ib SHR r/m64, imm8    MI       Valid            N.E.   \n",
       " \n",
       "                                 Description  \n",
       " 0                 Multiply r/m8 by 2, once.  \n",
       " 1                 Multiply r/m8 by 2, once.  \n",
       " 2             Multiply r/m8 by 2, CL times.  \n",
       " 3             Multiply r/m8 by 2, CL times.  \n",
       " 4           Multiply r/m8 by 2, imm8 times.  \n",
       " 5           Multiply r/m8 by 2, imm8 times.  \n",
       " 6                Multiply r/m16 by 2, once.  \n",
       " 7            Multiply r/m16 by 2, CL times.  \n",
       " 8          Multiply r/m16 by 2, imm8 times.  \n",
       " 9                Multiply r/m32 by 2, once.  \n",
       " 10               Multiply r/m64 by 2, once.  \n",
       " 11           Multiply r/m32 by 2, CL times.  \n",
       " 12           Multiply r/m64 by 2, CL times.  \n",
       " 13         Multiply r/m32 by 2, imm8 times.  \n",
       " 14         Multiply r/m64 by 2, imm8 times.  \n",
       " 15          Signed divide* r/m8 by 2, once.  \n",
       " 16          Signed divide* r/m8 by 2, once.  \n",
       " 17      Signed divide* r/m8 by 2, CL times.  \n",
       " 18      Signed divide* r/m8 by 2, CL times.  \n",
       " 19    Signed divide* r/m8 by 2, imm8 times.  \n",
       " 20    Signed divide* r/m8 by 2, imm8 times.  \n",
       " 21         Signed divide* r/m16 by 2, once.  \n",
       " 22     Signed divide* r/m16 by 2, CL times.  \n",
       " 23   Signed divide* r/m16 by 2, imm8 times.  \n",
       " 24         Signed divide* r/m32 by 2, once.  \n",
       " 25         Signed divide* r/m64 by 2, once.  \n",
       " 26     Signed divide* r/m32 by 2, CL times.  \n",
       " 27     Signed divide* r/m64 by 2, CL times.  \n",
       " 28   Signed divide* r/m32 by 2, imm8 times.  \n",
       " 29    Signed divide* r/m64 by 2, imm8 times  \n",
       " 30                Multiply r/m8 by 2, once.  \n",
       " 31                Multiply r/m8 by 2, once.  \n",
       " 32            Multiply r/m8 by 2, CL times.  \n",
       " 33            Multiply r/m8 by 2, CL times.  \n",
       " 34          Multiply r/m8 by 2, imm8 times.  \n",
       " 35          Multiply r/m8 by 2, imm8 times.  \n",
       " 36               Multiply r/m16 by 2, once.  \n",
       " 37           Multiply r/m16 by 2, CL times.  \n",
       " 38         Multiply r/m16 by 2, imm8 times.  \n",
       " 39               Multiply r/m32 by 2, once.  \n",
       " 41               Multiply r/m64 by 2, once.  \n",
       " 42           Multiply r/m32 by 2, CL times.  \n",
       " 43           Multiply r/m64 by 2, CL times.  \n",
       " 44         Multiply r/m32 by 2, imm8 times.  \n",
       " 45         Multiply r/m64 by 2, imm8 times.  \n",
       " 46         Unsigned divide r/m8 by 2, once.  \n",
       " 47         Unsigned divide r/m8 by 2, once.  \n",
       " 48     Unsigned divide r/m8 by 2, CL times.  \n",
       " 49     Unsigned divide r/m8 by 2, CL times.  \n",
       " 50   Unsigned divide r/m8 by 2, imm8 times.  \n",
       " 51   Unsigned divide r/m8 by 2, imm8 times.  \n",
       " 52        Unsigned divide r/m16 by 2, once.  \n",
       " 53     Unsigned divide r/m16 by 2, CL times  \n",
       " 54  Unsigned divide r/m16 by 2, imm8 times.  \n",
       " 55        Unsigned divide r/m32 by 2, once.  \n",
       " 56        Unsigned divide r/m64 by 2, once.  \n",
       " 57    Unsigned divide r/m32 by 2, CL times.  \n",
       " 58    Unsigned divide r/m64 by 2, CL times.  \n",
       " 59  Unsigned divide r/m32 by 2, imm8 times.  \n",
       " 60  Unsigned divide r/m64 by 2, imm8 times.  ]"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "for i in range(len(things) - 1, -1, -1):\n",
    "\tif (things[i].shape[0] == 0):\n",
    "\t\tthings.pop(i)\n",
    "things"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Opcode/Instruction</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>D0 /4 SAL r/m8, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>REX + D0 /4 SAL r/m8**, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>D2 /4 SAL r/m8, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>REX + D2 /4 SAL r/m8**, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>C0 /4 ib SAL r/m8, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>REX + C0 /4 ib SAL r/m8**, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>D1 /4 SAL r/m16, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>D3 /4 SAL r/m16, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>C1 /4 ib SAL r/m16, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>D1 /4 SAL r/m32, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>REX.W + D1 /4 SAL r/m64, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>D3 /4 SAL r/m32, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>REX.W + D3 /4 SAL r/m64, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>C1 /4 ib SAL r/m32, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>REX.W + C1 /4 ib SAL r/m64, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>D0 /7 SAR r/m8, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>REX + D0 /7 SAR r/m8**, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>D2 /7 SAR r/m8, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>REX + D2 /7 SAR r/m8**, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>C0 /7 ib SAR r/m8, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>REX + C0 /7 ib SAR r/m8**, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>D1 /7 SAR r/m16,1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>D3 /7 SAR r/m16, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>C1 /7 ib SAR r/m16, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>D1 /7 SAR r/m32, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>REX.W + D1 /7 SAR r/m64, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>D3 /7 SAR r/m32, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>REX.W + D3 /7 SAR r/m64, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>C1 /7 ib SAR r/m32, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>REX.W + C1 /7 ib SAR r/m64, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>30</th>\n",
       "      <td>D0 /4 SHL r/m8, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>31</th>\n",
       "      <td>REX + D0 /4 SHL r/m8**, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>32</th>\n",
       "      <td>D2 /4 SHL r/m8, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>33</th>\n",
       "      <td>REX + D2 /4 SHL r/m8**, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>34</th>\n",
       "      <td>C0 /4 ib SHL r/m8, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>REX + C0 /4 ib SHL r/m8**, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>D1 /4 SHL r/m16,1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>37</th>\n",
       "      <td>D3 /4 SHL r/m16, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>38</th>\n",
       "      <td>C1 /4 ib SHL r/m16, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>39</th>\n",
       "      <td>D1 /4 SHL r/m32,1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>41</th>\n",
       "      <td>REX.W + D1 /4 SHL r/m64,1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>42</th>\n",
       "      <td>D3 /4 SHL r/m32, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>43</th>\n",
       "      <td>REX.W + D3 /4 SHL r/m64, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>44</th>\n",
       "      <td>C1 /4 ib SHL r/m32, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>45</th>\n",
       "      <td>REX.W + C1 /4 ib SHL r/m64, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>46</th>\n",
       "      <td>D0 /5 SHR r/m8,1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>47</th>\n",
       "      <td>REX + D0 /5 SHR r/m8**, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>48</th>\n",
       "      <td>D2 /5 SHR r/m8, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>49</th>\n",
       "      <td>REX + D2 /5 SHR r/m8**, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>50</th>\n",
       "      <td>C0 /5 ib SHR r/m8, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>51</th>\n",
       "      <td>REX + C0 /5 ib SHR r/m8**, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>52</th>\n",
       "      <td>D1 /5 SHR r/m16, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>53</th>\n",
       "      <td>D3 /5 SHR r/m16, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>54</th>\n",
       "      <td>C1 /5 ib SHR r/m16, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>55</th>\n",
       "      <td>D1 /5 SHR r/m32, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>56</th>\n",
       "      <td>REX.W + D1 /5 SHR r/m64, 1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>57</th>\n",
       "      <td>D3 /5 SHR r/m32, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>58</th>\n",
       "      <td>REX.W + D3 /5 SHR r/m64, CL</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>59</th>\n",
       "      <td>C1 /5 ib SHR r/m32, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>60</th>\n",
       "      <td>REX.W + C1 /5 ib SHR r/m64, imm8</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                  Opcode/Instruction\n",
       "0                  D0 /4 SAL r/m8, 1\n",
       "1          REX + D0 /4 SAL r/m8**, 1\n",
       "2                 D2 /4 SAL r/m8, CL\n",
       "3         REX + D2 /4 SAL r/m8**, CL\n",
       "4            C0 /4 ib SAL r/m8, imm8\n",
       "5    REX + C0 /4 ib SAL r/m8**, imm8\n",
       "6                 D1 /4 SAL r/m16, 1\n",
       "7                D3 /4 SAL r/m16, CL\n",
       "8           C1 /4 ib SAL r/m16, imm8\n",
       "9                 D1 /4 SAL r/m32, 1\n",
       "10        REX.W + D1 /4 SAL r/m64, 1\n",
       "11               D3 /4 SAL r/m32, CL\n",
       "12       REX.W + D3 /4 SAL r/m64, CL\n",
       "13          C1 /4 ib SAL r/m32, imm8\n",
       "14  REX.W + C1 /4 ib SAL r/m64, imm8\n",
       "15                 D0 /7 SAR r/m8, 1\n",
       "16         REX + D0 /7 SAR r/m8**, 1\n",
       "17                D2 /7 SAR r/m8, CL\n",
       "18        REX + D2 /7 SAR r/m8**, CL\n",
       "19           C0 /7 ib SAR r/m8, imm8\n",
       "20   REX + C0 /7 ib SAR r/m8**, imm8\n",
       "21                 D1 /7 SAR r/m16,1\n",
       "22               D3 /7 SAR r/m16, CL\n",
       "23          C1 /7 ib SAR r/m16, imm8\n",
       "24                D1 /7 SAR r/m32, 1\n",
       "25        REX.W + D1 /7 SAR r/m64, 1\n",
       "26               D3 /7 SAR r/m32, CL\n",
       "27       REX.W + D3 /7 SAR r/m64, CL\n",
       "28          C1 /7 ib SAR r/m32, imm8\n",
       "29  REX.W + C1 /7 ib SAR r/m64, imm8\n",
       "30                 D0 /4 SHL r/m8, 1\n",
       "31         REX + D0 /4 SHL r/m8**, 1\n",
       "32                D2 /4 SHL r/m8, CL\n",
       "33        REX + D2 /4 SHL r/m8**, CL\n",
       "34           C0 /4 ib SHL r/m8, imm8\n",
       "35   REX + C0 /4 ib SHL r/m8**, imm8\n",
       "36                 D1 /4 SHL r/m16,1\n",
       "37               D3 /4 SHL r/m16, CL\n",
       "38          C1 /4 ib SHL r/m16, imm8\n",
       "39                 D1 /4 SHL r/m32,1\n",
       "41         REX.W + D1 /4 SHL r/m64,1\n",
       "42               D3 /4 SHL r/m32, CL\n",
       "43       REX.W + D3 /4 SHL r/m64, CL\n",
       "44          C1 /4 ib SHL r/m32, imm8\n",
       "45  REX.W + C1 /4 ib SHL r/m64, imm8\n",
       "46                  D0 /5 SHR r/m8,1\n",
       "47         REX + D0 /5 SHR r/m8**, 1\n",
       "48                D2 /5 SHR r/m8, CL\n",
       "49        REX + D2 /5 SHR r/m8**, CL\n",
       "50           C0 /5 ib SHR r/m8, imm8\n",
       "51   REX + C0 /5 ib SHR r/m8**, imm8\n",
       "52                D1 /5 SHR r/m16, 1\n",
       "53               D3 /5 SHR r/m16, CL\n",
       "54          C1 /5 ib SHR r/m16, imm8\n",
       "55                D1 /5 SHR r/m32, 1\n",
       "56        REX.W + D1 /5 SHR r/m64, 1\n",
       "57               D3 /5 SHR r/m32, CL\n",
       "58       REX.W + D3 /5 SHR r/m64, CL\n",
       "59          C1 /5 ib SHR r/m32, imm8\n",
       "60  REX.W + C1 /5 ib SHR r/m64, imm8"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "for thing in things:\n",
    "\tfor i in range(thing.shape[1] - 1, 0, -1):\n",
    "\t\tthing.drop(thing.columns[-1], axis=1, inplace=True)\n",
    "things[1]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Opcode/Instruction</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>24 ib AND AL, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>25 iw AND AX, imm16</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>25 id AND EAX, imm32</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>REX.W + 25 id AND RAX, imm32</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>80 /4 ib AND r/m8, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>REX + 80 /4 ib AND r/m8*, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>81 /4 iw AND r/m16, imm16</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>81 /4 id AND r/m32, imm32</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>REX.W + 81 /4 id AND r/m64, imm32</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>83 /4 ib AND r/m16, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>83 /4 ib AND r/m32, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>REX.W + 83 /4 ib AND r/m64, imm8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>20 /r AND r/m8, r8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>REX + 20 /r AND r/m8*, r8*</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>21 /r AND r/m16, r16</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>21 /r AND r/m32, r32</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>REX.W + 21 /r AND r/m64, r64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>22 /r AND r8, r/m8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>REX + 22 /r AND r8*, r/m8*</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>23 /r AND r16, r/m16</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>23 /r AND r32, r/m32</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>REX.W + 23 /r AND r64, r/m64</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                   Opcode/Instruction\n",
       "0                  24 ib AND AL, imm8\n",
       "1                 25 iw AND AX, imm16\n",
       "2                25 id AND EAX, imm32\n",
       "3        REX.W + 25 id AND RAX, imm32\n",
       "4             80 /4 ib AND r/m8, imm8\n",
       "5      REX + 80 /4 ib AND r/m8*, imm8\n",
       "6           81 /4 iw AND r/m16, imm16\n",
       "7           81 /4 id AND r/m32, imm32\n",
       "8   REX.W + 81 /4 id AND r/m64, imm32\n",
       "9            83 /4 ib AND r/m16, imm8\n",
       "10           83 /4 ib AND r/m32, imm8\n",
       "11   REX.W + 83 /4 ib AND r/m64, imm8\n",
       "12                 20 /r AND r/m8, r8\n",
       "13         REX + 20 /r AND r/m8*, r8*\n",
       "14               21 /r AND r/m16, r16\n",
       "15               21 /r AND r/m32, r32\n",
       "16       REX.W + 21 /r AND r/m64, r64\n",
       "17                 22 /r AND r8, r/m8\n",
       "18         REX + 22 /r AND r8*, r/m8*\n",
       "19               23 /r AND r16, r/m16\n",
       "20               23 /r AND r32, r/m32\n",
       "21       REX.W + 23 /r AND r64, r/m64"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "things[24]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['D0 /2 RCL r/m8, 1',\n",
       " 'REX + D0 /2 RCL r/m8*, 1',\n",
       " 'D2 /2 RCL r/m8, CL',\n",
       " 'REX + D2 /2 RCL r/m8*, CL',\n",
       " 'C0 /2 ib RCL r/m8, imm8',\n",
       " 'REX + C0 /2 ib RCL r/m8*, imm8',\n",
       " 'D1 /2 RCL r/m16, 1',\n",
       " 'D3 /2 RCL r/m16, CL',\n",
       " 'C1 /2 ib RCL r/m16, imm8',\n",
       " 'D1 /2 RCL r/m32, 1',\n",
       " 'REX.W + D1 /2 RCL r/m64, 1',\n",
       " 'D3 /2 RCL r/m32, CL',\n",
       " 'REX.W + D3 /2 RCL r/m64, CL',\n",
       " 'C1 /2 ib RCL r/m32, imm8',\n",
       " 'REX.W + C1 /2 ib RCL r/m64, imm8',\n",
       " 'D0 /3 RCR r/m8, 1',\n",
       " 'REX + D0 /3 RCR r/m8*, 1',\n",
       " 'D2 /3 RCR r/m8, CL',\n",
       " 'REX + D2 /3 RCR r/m8*, CL',\n",
       " 'C0 /3 ib RCR r/m8, imm8',\n",
       " 'REX + C0 /3 ib RCR r/m8*, imm8',\n",
       " 'D1 /3 RCR r/m16, 1',\n",
       " 'D3 /3 RCR r/m16, CL',\n",
       " 'C1 /3 ib RCR r/m16, imm8',\n",
       " 'D1 /3 RCR r/m32, 1',\n",
       " 'REX.W + D1 /3 RCR r/m64, 1',\n",
       " 'D3 /3 RCR r/m32, CL',\n",
       " 'REX.W + D3 /3 RCR r/m64, CL',\n",
       " 'C1 /3 ib RCR r/m32, imm8',\n",
       " 'REX.W + C1 /3 ib RCR r/m64, imm8',\n",
       " 'D0 /0 ROL r/m8, 1',\n",
       " 'REX + D0 /0 ROL r/m8*, 1',\n",
       " 'D2 /0 ROL r/m8, CL',\n",
       " 'REX + D2 /0 ROL r/m8*, CL',\n",
       " 'C0 /0 ib ROL r/m8, imm8',\n",
       " 'REX + C0 /0 ib ROL r/m8*, imm8',\n",
       " 'D1 /0 ROL r/m16, 1',\n",
       " 'D3 /0 ROL r/m16, CL',\n",
       " 'C1 /0 ib ROL r/m16, imm8',\n",
       " 'D1 /0 ROL r/m32, 1',\n",
       " 'REX.W + D1 /0 ROL r/m64, 1',\n",
       " 'D3 /0 ROL r/m32, CL',\n",
       " 'REX.W + D3 /0 ROL r/m64, CL',\n",
       " 'C1 /0 ib ROL r/m32, imm8',\n",
       " 'REX.W + C1 /0 ib ROL r/m64, imm8',\n",
       " 'D0 /1 ROR r/m8, 1',\n",
       " 'REX + D0 /1 ROR r/m8*, 1',\n",
       " 'D2 /1 ROR r/m8, CL',\n",
       " 'REX + D2 /1 ROR r/m8*, CL',\n",
       " 'C0 /1 ib ROR r/m8, imm8',\n",
       " 'REX + C0 /1 ib ROR r/m8*, imm8',\n",
       " 'D1 /1 ROR r/m16, 1',\n",
       " 'D3 /1 ROR r/m16, CL',\n",
       " 'C1 /1 ib ROR r/m16, imm8',\n",
       " 'D1 /1 ROR r/m32, 1',\n",
       " 'REX.W + D1 /1 ROR r/m64, 1',\n",
       " 'D3 /1 ROR r/m32, CL',\n",
       " 'REX.W + D3 /1 ROR r/m64, CL',\n",
       " 'C1 /1 ib ROR r/m32, imm8',\n",
       " 'REX.W + C1 /1 ib ROR r/m64, imm8',\n",
       " 'D0 /4 SAL r/m8, 1',\n",
       " 'REX + D0 /4 SAL r/m8**, 1',\n",
       " 'D2 /4 SAL r/m8, CL',\n",
       " 'REX + D2 /4 SAL r/m8**, CL',\n",
       " 'C0 /4 ib SAL r/m8, imm8',\n",
       " 'REX + C0 /4 ib SAL r/m8**, imm8',\n",
       " 'D1 /4 SAL r/m16, 1',\n",
       " 'D3 /4 SAL r/m16, CL',\n",
       " 'C1 /4 ib SAL r/m16, imm8',\n",
       " 'D1 /4 SAL r/m32, 1',\n",
       " 'REX.W + D1 /4 SAL r/m64, 1',\n",
       " 'D3 /4 SAL r/m32, CL',\n",
       " 'REX.W + D3 /4 SAL r/m64, CL',\n",
       " 'C1 /4 ib SAL r/m32, imm8',\n",
       " 'REX.W + C1 /4 ib SAL r/m64, imm8',\n",
       " 'D0 /7 SAR r/m8, 1',\n",
       " 'REX + D0 /7 SAR r/m8**, 1',\n",
       " 'D2 /7 SAR r/m8, CL',\n",
       " 'REX + D2 /7 SAR r/m8**, CL',\n",
       " 'C0 /7 ib SAR r/m8, imm8',\n",
       " 'REX + C0 /7 ib SAR r/m8**, imm8',\n",
       " 'D1 /7 SAR r/m16,1',\n",
       " 'D3 /7 SAR r/m16, CL',\n",
       " 'C1 /7 ib SAR r/m16, imm8',\n",
       " 'D1 /7 SAR r/m32, 1',\n",
       " 'REX.W + D1 /7 SAR r/m64, 1',\n",
       " 'D3 /7 SAR r/m32, CL',\n",
       " 'REX.W + D3 /7 SAR r/m64, CL',\n",
       " 'C1 /7 ib SAR r/m32, imm8',\n",
       " 'REX.W + C1 /7 ib SAR r/m64, imm8',\n",
       " 'D0 /4 SHL r/m8, 1',\n",
       " 'REX + D0 /4 SHL r/m8**, 1',\n",
       " 'D2 /4 SHL r/m8, CL',\n",
       " 'REX + D2 /4 SHL r/m8**, CL',\n",
       " 'C0 /4 ib SHL r/m8, imm8',\n",
       " 'REX + C0 /4 ib SHL r/m8**, imm8',\n",
       " 'D1 /4 SHL r/m16,1',\n",
       " 'D3 /4 SHL r/m16, CL',\n",
       " 'C1 /4 ib SHL r/m16, imm8',\n",
       " 'D1 /4 SHL r/m32,1',\n",
       " 'REX.W + D1 /4 SHL r/m64,1',\n",
       " 'D3 /4 SHL r/m32, CL',\n",
       " 'REX.W + D3 /4 SHL r/m64, CL',\n",
       " 'C1 /4 ib SHL r/m32, imm8',\n",
       " 'REX.W + C1 /4 ib SHL r/m64, imm8',\n",
       " 'D0 /5 SHR r/m8,1',\n",
       " 'REX + D0 /5 SHR r/m8**, 1',\n",
       " 'D2 /5 SHR r/m8, CL',\n",
       " 'REX + D2 /5 SHR r/m8**, CL',\n",
       " 'C0 /5 ib SHR r/m8, imm8',\n",
       " 'REX + C0 /5 ib SHR r/m8**, imm8',\n",
       " 'D1 /5 SHR r/m16, 1',\n",
       " 'D3 /5 SHR r/m16, CL',\n",
       " 'C1 /5 ib SHR r/m16, imm8',\n",
       " 'D1 /5 SHR r/m32, 1',\n",
       " 'REX.W + D1 /5 SHR r/m64, 1',\n",
       " 'D3 /5 SHR r/m32, CL',\n",
       " 'REX.W + D3 /5 SHR r/m64, CL',\n",
       " 'C1 /5 ib SHR r/m32, imm8',\n",
       " 'REX.W + C1 /5 ib SHR r/m64, imm8']"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "s = []\n",
    "for thing in things:\n",
    "\tfor entry in thing['Opcode/Instruction']:\n",
    "\t\ts.append(entry)\n",
    "s"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['adc al imm8 14',\n",
       " 'adc ax imm16 15',\n",
       " 'adc eax imm32 15',\n",
       " 'adc rax imm32 w15',\n",
       " 'adc r/m8 imm8 80/2',\n",
       " 'adc r/m16 imm16 81/2',\n",
       " 'adc r/m32 imm32 81/2',\n",
       " 'adc r/m64 imm32 w81/2',\n",
       " 'adc r/m16 imm8 83/2',\n",
       " 'adc r/m32 imm8 83/2',\n",
       " 'adc r/m64 imm8 w83/2',\n",
       " 'adc r/m8 r8 10',\n",
       " 'adc r/m16 r16 11',\n",
       " 'adc r/m32 r32 11',\n",
       " 'adc r/m64 r64 w11',\n",
       " 'adc r8 r/m8 12',\n",
       " 'adc r16 r/m16 13',\n",
       " 'adc r32 r/m32 13',\n",
       " 'adc r64 r/m64 w13',\n",
       " 'adcx r32 r/m32 p660f38f6',\n",
       " 'adcx r64 r/m64 p66w0f38f6',\n",
       " 'add al imm8 04',\n",
       " 'add ax imm16 05',\n",
       " 'add eax imm32 05',\n",
       " 'add rax imm32 w05',\n",
       " 'add r/m8 imm8 80/0',\n",
       " 'add r/m16 imm16 81/0',\n",
       " 'add r/m32 imm32 81/0',\n",
       " 'add r/m64 imm32 w81/0',\n",
       " 'add r/m16 imm8 83/0',\n",
       " 'add r/m32 imm8 83/0',\n",
       " 'add r/m64 imm8 w83/0',\n",
       " 'add r/m8 r8 00',\n",
       " 'add r/m16 r16 01',\n",
       " 'add r/m32 r32 01',\n",
       " 'add r/m64 r64 w01',\n",
       " 'add r8 r/m8 02',\n",
       " 'add r16 r/m16 03',\n",
       " 'add r32 r/m32 03',\n",
       " 'add r64 r/m64 w03',\n",
       " 'addpd xmm1 xmm2/m128 p660f58',\n",
       " 'addps xmm1 xmm2/m128 0f58',\n",
       " 'addsd xmm1 xmm2/m64 pf20f58',\n",
       " 'addss xmm1 xmm2/m32 pf30f58',\n",
       " 'addsubpd xmm1 xmm2/m128 p660fd0',\n",
       " 'addsubps xmm1 xmm2/m128 pf20fd0',\n",
       " 'adox r32 r/m32 pf30f38f6',\n",
       " 'adox r64 r/m64 pf3w0f38f6',\n",
       " 'aesdec xmm1 xmm2/m128 p660f38de',\n",
       " 'aesdeclast xmm1 xmm2/m128 p660f38df',\n",
       " 'aesenc xmm1 xmm2/m128 p660f38dc',\n",
       " 'aesenclast xmm1 xmm2/m128 p660f38dd',\n",
       " 'aesimc xmm1 xmm2/m128 p660f38db',\n",
       " 'aeskeygenassist xmm1 xmm2/m128 imm8 p660f3adf',\n",
       " 'and al imm8 24',\n",
       " 'and ax imm16 25',\n",
       " 'and eax imm32 25',\n",
       " 'and rax imm32 w25',\n",
       " 'and r/m8 imm8 80/4',\n",
       " 'and r/m16 imm16 81/4',\n",
       " 'and r/m32 imm32 81/4',\n",
       " 'and r/m64 imm32 w81/4',\n",
       " 'and r/m16 imm8 83/4',\n",
       " 'and r/m32 imm8 83/4',\n",
       " 'and r/m64 imm8 w83/4',\n",
       " 'and r/m8 r8 20',\n",
       " 'and r/m16 r16 21',\n",
       " 'and r/m32 r32 21',\n",
       " 'and r/m64 r64 w21',\n",
       " 'and r8 r/m8 22',\n",
       " 'and r16 r/m16 23',\n",
       " 'and r32 r/m32 23',\n",
       " 'and r64 r/m64 w23',\n",
       " 'andnpd xmm1 xmm2/m128 p660f55',\n",
       " 'andnps xmm1 xmm2/m128 0f55',\n",
       " 'andpd xmm1 xmm2/m128 p660f54',\n",
       " 'andps xmm1 xmm2/m128 0f54',\n",
       " 'blendpd xmm1 xmm2/m128 imm8 p660f3a0d',\n",
       " 'blendps xmm1 xmm2/m128 imm8 p660f3a0c',\n",
       " 'blendvpd xmm1 xmm2/m128  <xmm0> p660f3815',\n",
       " 'blendvps xmm1 xmm2/m128 <xmm0> p660f3814',\n",
       " 'bndcl bnd r/m64 pf30f1a',\n",
       " 'bndcu bnd r/m64 pf20f1a',\n",
       " 'bndcn bnd r/m64 pf20f1b',\n",
       " 'bndldx bnd mib 0f1a',\n",
       " 'bndmk bnd m64 pf30f1b',\n",
       " 'bndmov bnd1 bnd2/m128 p660f1a',\n",
       " 'bndmov bnd1/m128 bnd2 p660f1b',\n",
       " 'bndstx mib bnd 0f1b',\n",
       " 'bsf r16 r/m16 0fbc',\n",
       " 'bsf r32 r/m32 0fbc',\n",
       " 'bsf r64 r/m64 w0fbc',\n",
       " 'bsr r16 r/m16 0fbd',\n",
       " 'bsr r32 r/m32 0fbd',\n",
       " 'bsr r64 r/m64 w0fbd',\n",
       " 'bswap r32 0fc8',\n",
       " 'bswap r64 w0fc8',\n",
       " 'bt r/m16 r16 0fa3',\n",
       " 'bt r/m32 r32 0fa3',\n",
       " 'bt r/m64 r64 w0fa3',\n",
       " 'bt r/m16 imm8 0fba/4',\n",
       " 'bt r/m32 imm8 0fba/4',\n",
       " 'bt r/m64 imm8 w0fba/4',\n",
       " 'btc r/m16 r16 0fbb',\n",
       " 'btc r/m32 r32 0fbb',\n",
       " 'btc r/m64 r64 w0fbb',\n",
       " 'btc r/m16 imm8 0fba/7',\n",
       " 'btc r/m32 imm8 0fba/7',\n",
       " 'btc r/m64 imm8 w0fba/7',\n",
       " 'btr r/m16 r16 0fb3',\n",
       " 'btr r/m32 r32 0fb3',\n",
       " 'btr r/m64 r64 w0fb3',\n",
       " 'btr r/m16 imm8 0fba/6',\n",
       " 'btr r/m32 imm8 0fba/6',\n",
       " 'btr r/m64 imm8 w0fba/6',\n",
       " 'bts r/m16 r16 0fab',\n",
       " 'bts r/m32 r32 0fab',\n",
       " 'bts r/m64 r64 w0fab',\n",
       " 'bts r/m16 imm8 0fba/5',\n",
       " 'bts r/m32 imm8 0fba/5',\n",
       " 'bts r/m64 imm8 w0fba/5',\n",
       " 'call rel32 e8cd',\n",
       " 'call r/m64 ff/2',\n",
       " 'call m16:16 ff/3',\n",
       " 'call m16:32 ff/3',\n",
       " 'call m16:64 wff/3',\n",
       " 'cbw 98',\n",
       " 'cwde 98',\n",
       " 'cdqe w98',\n",
       " 'clac 0f01ca',\n",
       " 'clc f8',\n",
       " 'cld fc',\n",
       " 'cldemote m8 0f1c/0',\n",
       " 'cli fa',\n",
       " 'clrssbsy m64 pf30fae/6',\n",
       " 'clts 0f06',\n",
       " 'clwb m8 p660fae/6',\n",
       " 'cmc f5',\n",
       " 'cmova r16 r/m16 0f47',\n",
       " 'cmova r32 r/m32 0f47',\n",
       " 'cmova r64 r/m64 w0f47',\n",
       " 'cmovae r16 r/m16 0f43',\n",
       " 'cmovae r32 r/m32 0f43',\n",
       " 'cmovae r64 r/m64 w0f43',\n",
       " 'cmovb r16 r/m16 0f42',\n",
       " 'cmovb r32 r/m32 0f42',\n",
       " 'cmovb r64 r/m64 w0f42',\n",
       " 'cmovbe r16 r/m16 0f46',\n",
       " 'cmovbe r32 r/m32 0f46',\n",
       " 'cmovbe r64 r/m64 w0f46',\n",
       " 'cmovc r16 r/m16 0f42',\n",
       " 'cmovc r32 r/m32 0f42',\n",
       " 'cmovc r64 r/m64 w0f42',\n",
       " 'cmove r16 r/m16 0f44',\n",
       " 'cmove r32 r/m32 0f44',\n",
       " 'cmove r64 r/m64 w0f44',\n",
       " 'cmovg r16 r/m16 0f4f',\n",
       " 'cmovg r32 r/m32 0f4f',\n",
       " 'cmovg r64 r/m64 w0f4f',\n",
       " 'cmovge r16 r/m16 0f4d',\n",
       " 'cmovge r32 r/m32 0f4d',\n",
       " 'cmovge r64 r/m64 w0f4d',\n",
       " 'cmovl r16 r/m16 0f4c',\n",
       " 'cmovl r32 r/m32 0f4c',\n",
       " 'cmovl r64 r/m64 w0f4c',\n",
       " 'cmovle r16 r/m16 0f4e',\n",
       " 'cmovle r32 r/m32 0f4e',\n",
       " 'cmovle r64 r/m64 w0f4e',\n",
       " 'cmovna r16 r/m16 0f46',\n",
       " 'cmovna r32 r/m32 0f46',\n",
       " 'cmovna r64 r/m64 w0f46',\n",
       " 'cmovnae r16 r/m16 0f42',\n",
       " 'cmovnae r32 r/m32 0f42',\n",
       " 'cmovnae r64 r/m64 w0f42',\n",
       " 'cmovnb r16 r/m16 0f43',\n",
       " 'cmovnb r32 r/m32 0f43',\n",
       " 'cmovnb r64 r/m64 w0f43',\n",
       " 'cmovnbe r16 r/m16 0f47',\n",
       " 'cmovnbe r32 r/m32 0f47',\n",
       " 'cmovnbe r64 r/m64 w0f47',\n",
       " 'cmovnc r16 r/m16 0f43',\n",
       " 'cmovnc r32 r/m32 0f43',\n",
       " 'cmovnc r64 r/m64 w0f43',\n",
       " 'cmovne r16 r/m16 0f45',\n",
       " 'cmovne r32 r/m32 0f45',\n",
       " 'cmovne r64 r/m64 w0f45',\n",
       " 'cmovng r16 r/m16 0f4e',\n",
       " 'cmovng r32 r/m32 0f4e',\n",
       " 'cmovng r64 r/m64 w0f4e',\n",
       " 'cmovnge r16 r/m16 0f4c',\n",
       " 'cmovnge r32 r/m32 0f4c',\n",
       " 'cmovnge r64 r/m64 w0f4c',\n",
       " 'cmovnl r16 r/m16 0f4d',\n",
       " 'cmovnl r32 r/m32 0f4d',\n",
       " 'cmovnl r64 r/m64 w0f4d',\n",
       " 'cmovnle r16 r/m16 0f4f',\n",
       " 'cmovnle r32 r/m32 0f4f',\n",
       " 'cmovnle r64 r/m64 w0f4f',\n",
       " 'cmovno r16 r/m16 0f41',\n",
       " 'cmovno r32 r/m32 0f41',\n",
       " 'cmovno r64 r/m64 w0f41',\n",
       " 'cmovnp r16 r/m16 0f4b',\n",
       " 'cmovnp r32 r/m32 0f4b',\n",
       " 'cmovnp r64 r/m64 w0f4b',\n",
       " 'cmovns r16 r/m16 0f49',\n",
       " 'cmovns r32 r/m32 0f49',\n",
       " 'cmovns r64 r/m64 w0f49',\n",
       " 'cmovnz r16 r/m16 0f45',\n",
       " 'cmovnz r32 r/m32 0f45',\n",
       " 'cmovnz r64 r/m64 w0f45',\n",
       " 'cmovo r16 r/m16 0f40',\n",
       " 'cmovo r32 r/m32 0f40',\n",
       " 'cmovo r64 r/m64 w0f40',\n",
       " 'cmovp r16 r/m16 0f4a',\n",
       " 'cmovp r32 r/m32 0f4a',\n",
       " 'cmovp r64 r/m64 w0f4a',\n",
       " 'cmovpe r16 r/m16 0f4a',\n",
       " 'cmovpe r32 r/m32 0f4a',\n",
       " 'cmovpe r64 r/m64 w0f4a',\n",
       " 'cmovpo r16 r/m16 0f4b',\n",
       " 'cmovpo r32 r/m32 0f4b',\n",
       " 'cmovpo r64 r/m64 w0f4b',\n",
       " 'cmovs r16 r/m16 0f48',\n",
       " 'cmovs r32 r/m32 0f48',\n",
       " 'cmovs r64 r/m64 w0f48',\n",
       " 'cmovz r16 r/m16 0f44',\n",
       " 'cmovz r32 r/m32 0f44',\n",
       " 'cmovz r64 r/m64 w0f44',\n",
       " 'cmp al imm8 3c',\n",
       " 'cmp ax imm16 3d',\n",
       " 'cmp eax imm32 3d',\n",
       " 'cmp rax imm32 w3d',\n",
       " 'cmp r/m8 imm8 80/7',\n",
       " 'cmp r/m16 imm16 81/7',\n",
       " 'cmp r/m32 imm32 81/7',\n",
       " 'cmp r/m64 imm32 w81/7',\n",
       " 'cmp r/m16 imm8 83/7',\n",
       " 'cmp r/m32 imm8 83/7',\n",
       " 'cmp r/m64 imm8 w83/7',\n",
       " 'cmp r/m8 r8 38',\n",
       " 'cmp r/m16 r16 39',\n",
       " 'cmp r/m32 r32 39',\n",
       " 'cmp r/m64 r64 w39',\n",
       " 'cmp r8 r/m8 3a',\n",
       " 'cmp r16 r/m16 3b',\n",
       " 'cmp r32 r/m32 3b',\n",
       " 'cmp r64 r/m64 w3b',\n",
       " 'cmppd xmm1 xmm2/m128 imm8 p660fc2',\n",
       " 'cmpps xmm1 xmm2/m128 imm8 0fc2',\n",
       " 'cmps m8 m8 a6',\n",
       " 'cmps m16 m16 a7',\n",
       " 'cmps m32 m32 a7',\n",
       " 'cmps m64 m64 wa7',\n",
       " 'cmpsb a6',\n",
       " 'cmpsw a7',\n",
       " 'cmpsd a7',\n",
       " 'cmpsq wa7',\n",
       " 'cmpsd xmm1 xmm2/m64 imm8 pf20fc2',\n",
       " 'cmpss xmm1 xmm2/m32 imm8 pf30fc2',\n",
       " 'cmpxchg r/m8 r8 0fb0',\n",
       " 'cmpxchg r/m16 r16 0fb1',\n",
       " 'cmpxchg r/m32 r32 0fb1',\n",
       " 'cmpxchg r/m64 r64 w0fb1',\n",
       " 'cmpxchg8b m64 0fc7/1',\n",
       " 'cmpxchg16b m128 w0fc7/1',\n",
       " 'comisd xmm1 xmm2/m64 p660f2f',\n",
       " 'comiss xmm1 xmm2/m32 0f2f',\n",
       " 'cpuid 0fa2',\n",
       " 'crc32 r32 r/m8 pf20f38f0',\n",
       " 'crc32 r32 r/m16 pf20f38f1',\n",
       " 'crc32 r32 r/m32 pf20f38f1',\n",
       " 'crc32 r64 r/m8 pf2w0f38f0',\n",
       " 'crc32 r64 r/m64 pf2w0f38f1',\n",
       " 'cvtdq2pd xmm1 xmm2/m64 pf30fe6',\n",
       " 'cvtpd2ps xmm1 xmm2/m128 p660f5a',\n",
       " 'cvtpi2pd xmm mm/m64 p660f2a',\n",
       " 'cvtpi2ps xmm mm/m64 0f2a',\n",
       " 'cvtps2dq xmm1 xmm2/m128 p660f5b',\n",
       " 'cvtps2pd xmm1 xmm2/m64 0f5a',\n",
       " 'cvtsd2si r32 xmm1/m64 pf20f2d',\n",
       " 'cvtsd2si r64 xmm1/m64 pf2w0f2d',\n",
       " 'cvtsd2ss xmm1 xmm2/m64 pf20f5a',\n",
       " 'cvtsi2sd xmm1 r32/m32 pf20f2a',\n",
       " 'cvtsi2sd xmm1 r/m64 pf2w0f2a',\n",
       " 'cvtsi2ss xmm1 r/m32 pf30f2a',\n",
       " 'cvtsi2ss xmm1 r/m64 pf3w0f2a',\n",
       " 'cvtss2sd xmm1 xmm2/m32 pf30f5a',\n",
       " 'cvtss2si r32 xmm1/m32 pf30f2d',\n",
       " 'cvtss2si r64 xmm1/m32 pf3w0f2d',\n",
       " 'cvttpd2dq xmm1 xmm2/m128 p660fe6',\n",
       " 'cvttps2dq xmm1 xmm2/m128 pf30f5b',\n",
       " 'cvttsd2si r32 xmm1/m64 pf20f2c',\n",
       " 'cvttsd2si r64 xmm1/m64 pf2w0f2c',\n",
       " 'cvttss2si r32 xmm1/m32 pf30f2c',\n",
       " 'cvttss2si r64 xmm1/m32 pf3w0f2c',\n",
       " 'cwd 99',\n",
       " 'cdq 99',\n",
       " 'cqo w99',\n",
       " 'dec r/m8 fe/1',\n",
       " 'dec r/m16 ff/1',\n",
       " 'dec r/m32 ff/1',\n",
       " 'dec r/m64 wff/1',\n",
       " 'div r/m8 f6/6',\n",
       " 'div r/m16 f7/6',\n",
       " 'div r/m32 f7/6',\n",
       " 'div r/m64 wf7/6',\n",
       " 'divpd xmm1 xmm2/m128 p660f5e',\n",
       " 'divps xmm1 xmm2/m128 0f5e',\n",
       " 'divsd xmm1 xmm2/m64 pf20f5e',\n",
       " 'divss xmm1 xmm2/m32 pf30f5e',\n",
       " 'dppd xmm1 xmm2/m128 imm8 p660f3a41',\n",
       " 'dpps xmm1 xmm2/m128 imm8 p660f3a40',\n",
       " 'emms 0f77',\n",
       " '11:rrr:bbb encodekey128 r32 r32 <xmm0-2> <xmm4-6> pf30f38fa',\n",
       " '11:rrr:bbb encodekey256 r32 r32 <xmm0-6> pf30f38fb',\n",
       " 'endbr32 pf30f1efb',\n",
       " 'endbr64 pf30f1efa',\n",
       " 'enter imm16 0 c800',\n",
       " 'enter imm16 1 c801',\n",
       " 'ib enter imm16 imm8 c8',\n",
       " 'extractps reg/m32 xmm1 imm8 p660f3a17',\n",
       " 'fadd m32fp d8/0',\n",
       " 'fadd m64fp dc/0',\n",
       " 'st(0) st(i) d8c0fadd',\n",
       " 'st(i) st(0) dcc0fadd',\n",
       " 'faddp st(i) st(0) dec0',\n",
       " 'faddp dec1',\n",
       " 'fiadd m32int da/0',\n",
       " 'fiadd m16int de/0',\n",
       " 'fbld m80bcd df/4',\n",
       " 'fclex 9bdbe2',\n",
       " 'fnclex dbe2',\n",
       " 'fcmovb st(0) st(i) dac0',\n",
       " 'fcmove st(0) st(i) dac8',\n",
       " 'fcmovbe st(0) st(i) dad0',\n",
       " 'fcmovu st(0) st(i) dad8',\n",
       " 'fcmovnb st(0) st(i) dbc0',\n",
       " 'fcmovne st(0) st(i) dbc8',\n",
       " 'fcmovnbe st(0) st(i) dbd0',\n",
       " 'fcmovnu st(0) st(i) dbd8',\n",
       " 'fcom m32fp d8/2',\n",
       " 'fcom m64fp dc/2',\n",
       " 'fcom st(i) d8d0',\n",
       " 'fcom d8d1',\n",
       " 'fcomp m32fp d8/3',\n",
       " 'fcomp m64fp dc/3',\n",
       " 'fcomp st(i) d8d8',\n",
       " 'fcomp d8d9',\n",
       " 'fcompp ded9',\n",
       " 'fcomi st st(i) dbf0',\n",
       " 'fcomip st st(i) dff0',\n",
       " 'fucomi st st(i) dbe8',\n",
       " 'fucomip st st(i) dfe8',\n",
       " 'fdiv m32fp d8/6',\n",
       " 'fdiv m64fp dc/6',\n",
       " 'fdiv st(0) st(i) d8f0',\n",
       " 'fdiv st(i) st(0) dcf8',\n",
       " 'fdivp st(i) st(0) def8',\n",
       " 'fdivp def9',\n",
       " 'fidiv m32int da/6',\n",
       " 'fidiv m16int de/6',\n",
       " 'fdivr m32fp d8/7',\n",
       " 'fdivr m64fp dc/7',\n",
       " 'fdivr st(0) st(i) d8f8',\n",
       " 'fdivr st(i) st(0) dcf0',\n",
       " 'fdivrp st(i) st(0) def0',\n",
       " 'fdivrp def1',\n",
       " 'fidivr m32int da/7',\n",
       " 'fidivr m16int de/7',\n",
       " 'ficom m16int de/2',\n",
       " 'ficom m32int da/2',\n",
       " 'ficomp m16int de/3',\n",
       " 'ficomp m32int da/3',\n",
       " 'fild m16int df/0',\n",
       " 'fild m32int db/0',\n",
       " 'fild m64int df/5',\n",
       " 'finit 9bdbe3',\n",
       " 'fninit dbe3',\n",
       " 'fist m16int df/2',\n",
       " 'fist m32int db/2',\n",
       " 'fistp m16int df/3',\n",
       " 'fistp m32int db/3',\n",
       " 'fistp m64int df/7',\n",
       " 'fisttp m16int df/1',\n",
       " 'fisttp m32int db/1',\n",
       " 'fisttp m64int dd/1',\n",
       " 'fld m32fp d9/0',\n",
       " 'fld m64fp dd/0',\n",
       " 'fld m80fp db/5',\n",
       " 'fld st(i) d9c0',\n",
       " 'fld1 d9e8',\n",
       " 'fldl2t d9e9',\n",
       " 'fldl2e d9ea',\n",
       " 'fldpi d9eb',\n",
       " 'fldlg2 d9ec',\n",
       " 'fldln2 d9ed',\n",
       " 'fldz d9ee',\n",
       " 'fmul m32fp d8/1',\n",
       " 'fmul m64fp dc/1',\n",
       " 'fmul st(0) st(i) d8c8',\n",
       " 'fmul st(i) st(0) dcc8',\n",
       " 'fmulp st(i) st(0) dec8',\n",
       " 'fmulp dec9',\n",
       " 'fimul m32int da/1',\n",
       " 'fimul m16int de/1',\n",
       " 'nan d9f3',\n",
       " 'fprem d9f8',\n",
       " 'fprem1 d9f5',\n",
       " 'fptan d9f2',\n",
       " 'fsave m94/108byte 9bdd/6',\n",
       " 'fnsave m94/108byte dd/6',\n",
       " 'fsincos d9fb',\n",
       " 'fstcw m2byte 9bd9/7',\n",
       " 'fnstcw m2byte d9/7',\n",
       " 'fstenv m14/28byte 9bd9/6',\n",
       " 'fnstenv m14/28byte d9/6',\n",
       " 'fst m32fp d9/2',\n",
       " 'fst m64fp dd/2',\n",
       " 'fst st(i) ddd0',\n",
       " 'fstp m32fp d9/3',\n",
       " 'fstp m64fp dd/3',\n",
       " 'fstp m80fp db/7',\n",
       " 'fstp st(i) ddd8',\n",
       " 'fstsw m2byte 9bdd/7',\n",
       " 'fstsw ax 9bdfe0',\n",
       " 'fnstsw m2byte dd/7',\n",
       " 'fnstsw ax dfe0',\n",
       " 'fsub m32fp d8/4',\n",
       " 'fsub m64fp dc/4',\n",
       " 'fsub st(0) st(i) d8e0',\n",
       " 'fsub st(i) st(0) dce8',\n",
       " 'fsubp st(i) st(0) dee8',\n",
       " 'fsubp dee9',\n",
       " 'fisub m32int da/4',\n",
       " 'fisub m16int de/4',\n",
       " 'fsubr m32fp d8/5',\n",
       " 'fsubr m64fp dc/5',\n",
       " 'fsubr st(0) st(i) d8e8',\n",
       " 'fsubr st(i) st(0) dce0',\n",
       " 'fsubrp st(i) st(0) dee0',\n",
       " 'fsubrp dee1',\n",
       " 'fisubr m32int da/5',\n",
       " 'fisubr m16int de/5',\n",
       " 'fucom st(i) dde0',\n",
       " 'fucom dde1',\n",
       " 'fucomp st(i) dde8',\n",
       " 'fucomp dde9',\n",
       " 'fucompp dae9',\n",
       " 'fxch st(i) d9c8',\n",
       " 'fxch d9c9',\n",
       " 'fxrstor m512byte 0fae/1',\n",
       " 'fxrstor64 m512byte w0fae/1',\n",
       " 'fxsave m512byte 0fae/0',\n",
       " 'fxsave64 m512byte w0fae/0',\n",
       " 'fxtract d9f4',\n",
       " 'fyl2x d9f1',\n",
       " 'fyl2xp1 d9f9',\n",
       " 'gf2p8affineinvqb xmm1 xmm2/m128 imm8 p660f3acf',\n",
       " 'gf2p8affineqb xmm1 xmm2/m128 imm8 p660f3ace',\n",
       " 'gf2p8mulb xmm1 xmm2/m128 p660f38cf',\n",
       " 'haddpd xmm1 xmm2/m128 p660f7c',\n",
       " 'haddps xmm1 xmm2/m128 pf20f7c',\n",
       " 'hlt f4',\n",
       " 'hsubpd xmm1 xmm2/m128 p660f7d',\n",
       " 'hsubps xmm1 xmm2/m128 pf20f7d',\n",
       " 'idiv r/m8 f6/7',\n",
       " 'idiv r/m16 f7/7',\n",
       " 'idiv r/m32 f7/7',\n",
       " 'idiv r/m64 wf7/7',\n",
       " 'imul r/m8 f6/5',\n",
       " 'imul r/m16 f7/5',\n",
       " 'imul r/m32 f7/5',\n",
       " 'imul r/m64 wf7/5',\n",
       " 'imul r16 r/m16 0faf',\n",
       " 'imul r32 r/m32 0faf',\n",
       " 'imul r64 r/m64 w0faf',\n",
       " 'imul r16 r/m16 imm8 6b',\n",
       " 'imul r32 r/m32 imm8 6b',\n",
       " 'imul r64 r/m64 imm8 w6b',\n",
       " 'imul r16 r/m16 imm16 69',\n",
       " 'imul r32 r/m32 imm32 69',\n",
       " 'imul r64 r/m64 imm32 w69',\n",
       " 'in al imm8 e4',\n",
       " 'in ax imm8 e5',\n",
       " 'in eax imm8 e5',\n",
       " 'in al dx ec',\n",
       " 'in ax dx ed',\n",
       " 'in eax dx ed',\n",
       " 'inc r/m8 fe/0',\n",
       " 'inc r/m16 ff/0',\n",
       " 'inc r/m32 ff/0',\n",
       " 'inc r/m64 wff/0',\n",
       " 'ae/05 incsspd r32 pf30f',\n",
       " 'ae/05 incsspq r64 pf3w0f',\n",
       " 'insertps xmm1 xmm2/m32 imm8 p660f3a21',\n",
       " 'ins m8 dx 6c',\n",
       " 'ins m16 dx 6d',\n",
       " 'ins m32 dx 6d',\n",
       " 'insb 6c',\n",
       " 'insw 6d',\n",
       " 'insd 6d',\n",
       " 'int3 cc',\n",
       " 'int imm8 cd',\n",
       " 'int1 f1',\n",
       " 'invd 0f08',\n",
       " 'invlpg m 0f01/7',\n",
       " 'invpcid r64 m128 p660f3882',\n",
       " 'iret cf',\n",
       " 'iretd cf',\n",
       " 'iretq wcf',\n",
       " 'ja rel8 77cb',\n",
       " 'jae rel8 73cb',\n",
       " 'jb rel8 72cb',\n",
       " 'jbe rel8 76cb',\n",
       " 'jc rel8 72cb',\n",
       " 'jecxz rel8 e3cb',\n",
       " 'jrcxz rel8 e3cb',\n",
       " 'je rel8 74cb',\n",
       " 'jg rel8 7fcb',\n",
       " 'jge rel8 7dcb',\n",
       " 'jl rel8 7ccb',\n",
       " 'jle rel8 7ecb',\n",
       " 'jna rel8 76cb',\n",
       " 'jnae rel8 72cb',\n",
       " 'jnb rel8 73cb',\n",
       " 'jnbe rel8 77cb',\n",
       " 'jnc rel8 73cb',\n",
       " 'jne rel8 75cb',\n",
       " 'jng rel8 7ecb',\n",
       " 'jnge rel8 7ccb',\n",
       " 'jnl rel8 7dcb',\n",
       " 'jnle rel8 7fcb',\n",
       " 'jno rel8 71cb',\n",
       " 'jnp rel8 7bcb',\n",
       " 'jns rel8 79cb',\n",
       " 'jnz rel8 75cb',\n",
       " 'jo rel8 70cb',\n",
       " 'jp rel8 7acb',\n",
       " 'jpe rel8 7acb',\n",
       " 'jpo rel8 7bcb',\n",
       " 'js rel8 78cb',\n",
       " 'jz rel8 74cb',\n",
       " 'ja rel32 0f87cd',\n",
       " 'jae rel32 0f83cd',\n",
       " 'jb rel32 0f82cd',\n",
       " 'jbe rel32 0f86cd',\n",
       " 'jc rel32 0f82cd',\n",
       " 'je rel32 0f84cd',\n",
       " 'jz rel32 0f84cd',\n",
       " 'jg rel32 0f8fcd',\n",
       " 'jge rel32 0f8dcd',\n",
       " 'jl rel32 0f8ccd',\n",
       " 'jle rel32 0f8ecd',\n",
       " 'jna rel32 0f86cd',\n",
       " 'jnae rel32 0f82cd',\n",
       " 'jnb rel32 0f83cd',\n",
       " 'jnbe rel32 0f87cd',\n",
       " 'jnc rel32 0f83cd',\n",
       " 'jne rel32 0f85cd',\n",
       " 'jng rel32 0f8ecd',\n",
       " 'jnge rel32 0f8ccd',\n",
       " 'jnl rel32 0f8dcd',\n",
       " 'jnle rel32 0f8fcd',\n",
       " 'jno rel32 0f81cd',\n",
       " 'jnp rel32 0f8bcd',\n",
       " 'jns rel32 0f89cd',\n",
       " 'jnz rel32 0f85cd',\n",
       " 'jo rel32 0f80cd',\n",
       " 'jp rel32 0f8acd',\n",
       " 'jpe rel32 0f8acd',\n",
       " 'jpo rel32 0f8bcd',\n",
       " 'js rel32 0f88cd',\n",
       " 'jz rel32 0f84cd',\n",
       " 'jmp rel8 ebcb',\n",
       " 'jmp rel32 e9cd',\n",
       " 'jmp r/m64 ff/4',\n",
       " 'jmp m16:16 ff/5',\n",
       " 'jmp m16:32 ff/5',\n",
       " 'jmp m16:64 wff/5',\n",
       " 'lar r16 r16/m16 0f02',\n",
       " 'lar reg r32/m161 0f02',\n",
       " 'lddqu xmm1 mem pf20ff0',\n",
       " 'ldmxcsr m32 0fae/2',\n",
       " 'lss r16 m16:16 0fb2',\n",
       " 'lss r32 m16:32 0fb2',\n",
       " 'lfs r16 m16:16 0fb4',\n",
       " 'lfs r32 m16:32 0fb4',\n",
       " 'lgs r16 m16:16 0fb5',\n",
       " 'lgs r32 m16:32 0fb5',\n",
       " 'lea r16 m 8d',\n",
       " 'lea r32 m 8d',\n",
       " 'lea r64 m w8d',\n",
       " 'leave c9',\n",
       " 'leave c9',\n",
       " 'lgdt m16&64 0f01/2',\n",
       " 'lidt m16&64 0f01/3',\n",
       " 'lldt r/m16 0f00/2',\n",
       " 'lmsw r/m16 0f01/6',\n",
       " 'lock f0',\n",
       " 'lods m8 ac',\n",
       " 'lods m16 ad',\n",
       " 'lods m32 ad',\n",
       " 'lods m64 wad',\n",
       " 'lodsb ac',\n",
       " 'lodsw ad',\n",
       " 'lodsd ad',\n",
       " 'lodsq wad',\n",
       " 'loop rel8 e2cb',\n",
       " 'loope rel8 e1cb',\n",
       " 'loopne rel8 e0cb',\n",
       " 'lsl r16 r16/m16 0f03',\n",
       " 'lsl r32 r32/m16 0f03',\n",
       " 'lsl r64 r32/m16 w0f03',\n",
       " 'ltr r/m16 0f00/3',\n",
       " 'lzcnt r16 r/m16 pf30fbd',\n",
       " 'lzcnt r32 r/m32 pf30fbd',\n",
       " 'lzcnt r64 r/m64 pf3w0fbd',\n",
       " 'maskmovdqu xmm1 xmm2 p660ff7',\n",
       " 'maskmovq mm1 mm2 0ff7',\n",
       " 'maxpd xmm1 xmm2/m128 p660f5f',\n",
       " 'maxps xmm1 xmm2/m128 0f5f',\n",
       " 'maxsd xmm1 xmm2/m64 pf20f5f',\n",
       " 'maxss xmm1 xmm2/m32 pf30f5f',\n",
       " 'minpd xmm1 xmm2/m128 p660f5d',\n",
       " 'minps xmm1 xmm2/m128 0f5d',\n",
       " 'minsd xmm1 xmm2/m64 pf20f5d',\n",
       " 'minss xmm1 xmm2/m32 pf30f5d',\n",
       " 'mov r/m8 r8 88',\n",
       " 'mov r/m16 r16 89',\n",
       " 'mov r/m32 r32 89',\n",
       " 'mov r/m64 r64 w89',\n",
       " 'mov r8 r/m8 8a',\n",
       " 'mov r16 r/m16 8b',\n",
       " 'mov r32 r/m32 8b',\n",
       " 'mov r64 r/m64 w8b',\n",
       " 'mov r/m16 sreg 8c',\n",
       " 'mov r16 32/m16 sreg 8c',\n",
       " 'mov r64/m16 sreg w8c',\n",
       " 'mov sreg r/m16 8e',\n",
       " 'mov sreg r/m64 w8e',\n",
       " 'mov al moffs8 a0',\n",
       " 'mov al moffs8 wa0',\n",
       " 'mov ax moffs16 a1',\n",
       " 'mov eax moffs32 a1',\n",
       " 'mov rax moffs64 wa1',\n",
       " 'mov moffs8 al a2',\n",
       " 'mov moffs8 al wa2',\n",
       " 'mov moffs16 ax a3',\n",
       " 'mov moffs32 eax a3',\n",
       " 'mov moffs64 rax wa3',\n",
       " 'mov r8 imm8 b0',\n",
       " 'mov r16 imm16 b8',\n",
       " 'mov r32 imm32 b8',\n",
       " 'io mov r64 imm64 wb8',\n",
       " 'mov r/m8 imm8 c6/0',\n",
       " 'mov r/m16 imm16 c7/0',\n",
       " 'mov r/m32 imm32 c7/0',\n",
       " 'mov r/m64 imm32 wc7/0',\n",
       " 'movapd xmm1 xmm2/m128 p660f28',\n",
       " 'movapd xmm2/m128 xmm1 p660f29',\n",
       " 'movaps xmm1 xmm2/m128 0f28',\n",
       " 'movaps xmm2/m128 xmm1 0f29',\n",
       " 'movbe r16 m16 0f38f0',\n",
       " 'movbe r32 m32 0f38f0',\n",
       " 'movbe r64 m64 w0f38f0',\n",
       " 'movbe m16 r16 0f38f1',\n",
       " 'movbe m32 r32 0f38f1',\n",
       " 'movbe m64 r64 w0f38f1',\n",
       " 'movddup xmm1 xmm2/m64 pf20f12',\n",
       " 'movdir64b r16 32 64 m512 p660f38f8',\n",
       " 'movdiri m32 r32 0f38f9',\n",
       " 'movdiri m64 r64 w0f38f9',\n",
       " 'movd r/m32 mm 0f7e',\n",
       " 'movq r/m64 mm w0f7e',\n",
       " 'movd xmm r/m32 p660f6e',\n",
       " 'movq xmm r/m64 p66w0f6e',\n",
       " 'movd r/m32 xmm p660f7e',\n",
       " 'movq r/m64 xmm p66w0f7e',\n",
       " 'movdqa xmm1 xmm2/m128 p660f6f',\n",
       " 'movdqa xmm2/m128 xmm1 p660f7f',\n",
       " 'movdqu xmm1 xmm2/m128 pf30f6f',\n",
       " 'movdqu xmm2/m128 xmm1 pf30f7f',\n",
       " 'movhlps xmm1 xmm2 0f12',\n",
       " 'movhpd xmm1 m64 p660f16',\n",
       " 'movhpd m64 xmm1 p660f17',\n",
       " 'movhps xmm1 m64 0f16',\n",
       " 'movhps m64 xmm1 0f17',\n",
       " 'movlhps xmm1 xmm2 0f16',\n",
       " 'movlpd xmm1 m64 p660f12',\n",
       " 'movlpd m64 xmm1 p660f13',\n",
       " 'movlps xmm1 m64 0f12',\n",
       " 'movlps m64 xmm1 0f13',\n",
       " 'movmskpd reg xmm p660f50',\n",
       " 'movmskps reg xmm 0f50',\n",
       " 'movntdq m128 xmm1 p660fe7',\n",
       " 'movntdqa xmm1 m128 p660f382a',\n",
       " 'movntpd m128 xmm1 p660f2b',\n",
       " 'movntps m128 xmm1 0f2b',\n",
       " 'movntq m64 mm 0fe7',\n",
       " 'movq mm/m64 mm 0f7f',\n",
       " 'movq xmm1 xmm2/m64 pf30f7e',\n",
       " 'movq xmm2/m64 xmm1 p660fd6',\n",
       " 'movsd xmm1 xmm2 pf20f10',\n",
       " 'movsd xmm1 m64 pf20f10',\n",
       " 'movsd xmm1/m64 xmm2 pf20f11',\n",
       " 'movshdup xmm1 xmm2/m128 pf30f16',\n",
       " 'movsldup xmm1 xmm2/m128 pf30f12',\n",
       " 'movs m8 m8 a4',\n",
       " 'movs m16 m16 a5',\n",
       " 'movs m32 m32 a5',\n",
       " 'movs m64 m64 wa5',\n",
       " 'movsb a4',\n",
       " 'movsw a5',\n",
       " 'movsd a5',\n",
       " 'movsq wa5',\n",
       " 'movss xmm1 xmm2 pf30f10',\n",
       " 'movss xmm1 m32 pf30f10',\n",
       " 'movss xmm2/m32 xmm1 pf30f11',\n",
       " 'movsx r16 r/m8 0fbe',\n",
       " 'movsx r32 r/m8 0fbe',\n",
       " 'movsx r64 r/m8 w0fbe',\n",
       " 'movsx r32 r/m16 0fbf',\n",
       " 'movsx r64 r/m16 w0fbf',\n",
       " 'movsxd r16 r/m16 63',\n",
       " 'movsxd r32 r/m32 63',\n",
       " 'movsxd r64 r/m32 w63',\n",
       " 'movupd xmm1 xmm2/m128 p660f10',\n",
       " 'movupd xmm2/m128 xmm1 p660f11',\n",
       " 'movups xmm1 xmm2/m128 0f10',\n",
       " 'movups xmm2/m128 xmm1 0f11',\n",
       " 'movzx r16 r/m8 0fb6',\n",
       " 'movzx r32 r/m8 0fb6',\n",
       " 'movzx r64 r/m8 w0fb6',\n",
       " 'movzx r32 r/m16 0fb7',\n",
       " 'movzx r64 r/m16 w0fb7',\n",
       " 'mpsadbw xmm1 xmm2/m128 imm8 p660f3a42',\n",
       " 'mul r/m8 f6/4',\n",
       " 'mul r/m16 f7/4',\n",
       " 'mul r/m32 f7/4',\n",
       " 'mul r/m64 wf7/4',\n",
       " 'mulpd xmm1 xmm2/m128 p660f59',\n",
       " 'mulps xmm1 xmm2/m128 0f59',\n",
       " 'mulsd xmm1 xmm2/m64 pf20f59',\n",
       " 'mulss xmm1 xmm2/m32 pf30f59',\n",
       " 'mwait 0f01c9',\n",
       " 'neg r/m8 f6/3',\n",
       " 'neg r/m16 f7/3',\n",
       " 'neg r/m32 f7/3',\n",
       " 'neg r/m64 wf7/3',\n",
       " 'nop 90',\n",
       " 'nop r/m16 0f1f/0',\n",
       " 'nop r/m32 0f1f/0',\n",
       " 'not r/m8 f6/2',\n",
       " 'not r/m16 f7/2',\n",
       " 'not r/m32 f7/2',\n",
       " 'not r/m64 wf7/2',\n",
       " 'or al imm8 0c',\n",
       " 'or ax imm16 0d',\n",
       " 'or eax imm32 0d',\n",
       " 'or rax imm32 w0d',\n",
       " 'or r/m8 imm8 80/1',\n",
       " 'or r/m16 imm16 81/1',\n",
       " 'or r/m32 imm32 81/1',\n",
       " 'or r/m64 imm32 w81/1',\n",
       " 'or r/m16 imm8 83/1',\n",
       " 'or r/m32 imm8 83/1',\n",
       " 'or r/m64 imm8 w83/1',\n",
       " 'or r/m8 r8 08',\n",
       " 'or r/m16 r16 09',\n",
       " 'or r/m32 r32 09',\n",
       " 'or r/m64 r64 w09',\n",
       " 'or r8 r/m8 0a',\n",
       " 'or r16 r/m16 0b',\n",
       " 'or r32 r/m32 0b',\n",
       " 'or r64 r/m64 w0b',\n",
       " 'orpd xmm1 xmm2/m128 p660f56',\n",
       " 'orps xmm1 xmm2/m128 0f56',\n",
       " 'out imm8 al e6',\n",
       " 'out imm8 ax e7',\n",
       " 'out imm8 eax e7',\n",
       " 'out dx al ee',\n",
       " 'out dx ax ef',\n",
       " 'out dx eax ef',\n",
       " 'outs dx m8 6e',\n",
       " 'outs dx m16 6f',\n",
       " 'outs dx m32 6f',\n",
       " 'outsb 6e',\n",
       " 'outsw 6f',\n",
       " 'outsd 6f',\n",
       " '1cpabsb mm1 mm2/m64 0f38',\n",
       " 'pabsb xmm1 xmm2/m128 p660f381c',\n",
       " '1dpabsw mm1 mm2/m64 0f38',\n",
       " 'pabsw xmm1 xmm2/m128 p660f381d',\n",
       " '1epabsd mm1 mm2/m64 0f38',\n",
       " 'pabsd xmm1 xmm2/m128 p660f381e',\n",
       " '63packsswb mm1 mm2/m64 0f',\n",
       " 'packsswb xmm1 xmm2/m128 p660f63',\n",
       " '6bpackssdw mm1 mm2/m64 0f',\n",
       " 'packssdw xmm1 xmm2/m128 p660f6b',\n",
       " 'packusdw xmm1 xmm2/m128 p660f382b',\n",
       " 'packuswb xmm1 xmm2/m128 p660f67',\n",
       " 'paddb xmm1 xmm2/m128 p660ffc',\n",
       " 'paddw xmm1 xmm2/m128 p660ffd',\n",
       " 'paddd xmm1 xmm2/m128 p660ffe',\n",
       " 'paddq xmm1 xmm2/m128 p660fd4',\n",
       " 'paddsb xmm1 xmm2/m128 p660fec',\n",
       " 'paddsw xmm1 xmm2/m128 p660fed',\n",
       " 'paddusb xmm1 xmm2/m128 p660fdc',\n",
       " 'paddusw xmm1 xmm2/m128 p660fdd',\n",
       " 'ib1 palignr mm1 mm2/m64 imm8 0f3a0f',\n",
       " 'palignr xmm1 xmm2/m128 imm8 p660f3a0f',\n",
       " 'pand xmm1 xmm2/m128 p660fdb',\n",
       " 'pandn xmm1 xmm2/m128 p660fdf',\n",
       " 'pause pf390',\n",
       " 'e0pavgb mm1 mm2/m64 0f',\n",
       " 'pavgb xmm1 xmm2/m128 p660fe0',\n",
       " 'e3pavgw mm1 mm2/m64 0f',\n",
       " 'pavgw xmm1 xmm2/m128 p660fe3',\n",
       " 'pblendvb xmm1 xmm2/m128 <xmm0> p660f3810',\n",
       " 'pblendw xmm1 xmm2/m128 imm8 p660f3a0e',\n",
       " 'pclmulqdq xmm1 xmm2/m128 imm8 p660f3a44',\n",
       " 'pcmpeqb xmm1 xmm2/m128 p660f74',\n",
       " 'pcmpeqw xmm1 xmm2/m128 p660f75',\n",
       " 'pcmpeqd xmm1 xmm2/m128 p660f76',\n",
       " 'pcmpeqq xmm1 xmm2/m128 p660f3829',\n",
       " 'imm8 pcmpestri xmm1 xmm2/m128 imm8 p660f3a61',\n",
       " 'imm8 pcmpestrm xmm1 xmm2/m128 imm8 p660f3a60',\n",
       " 'pcmpgtb xmm1 xmm2/m128 p660f64',\n",
       " 'pcmpgtw xmm1 xmm2/m128 p660f65',\n",
       " 'pcmpgtd xmm1 xmm2/m128 p660f66',\n",
       " 'pcmpgtq xmm1 xmm2/m128 p660f3837',\n",
       " 'imm8 pcmpistri xmm1 xmm2/m128 imm8 p660f3a63',\n",
       " 'imm8 pcmpistrm xmm1 xmm2/m128 imm8 p660f3a62',\n",
       " 'pconfig 0f01c5',\n",
       " 'pextrb reg/m8 xmm2 imm8 p660f3a14',\n",
       " 'pextrd r/m32 xmm2 imm8 p660f3a16',\n",
       " 'pextrq r/m64 xmm2 imm8 p66w0f3a16',\n",
       " 'pextrw reg xmm imm8 p660fc5',\n",
       " 'pextrw reg/m16 xmm imm8 p660f3a15',\n",
       " '03phaddsw mm1 mm2/m64 0f38',\n",
       " 'phaddsw xmm1 xmm2/m128 p660f3803',\n",
       " '01phaddw mm1 mm2/m64 0f38',\n",
       " 'phaddw xmm1 xmm2/m128 p660f3801',\n",
       " 'phaddd mm1 mm2/m64 0f3802',\n",
       " 'phaddd xmm1 xmm2/m128 p660f3802',\n",
       " 'phminposuw xmm1 xmm2/m128 p660f3841',\n",
       " '07phsubsw mm1 mm2/m64 0f38',\n",
       " 'phsubsw xmm1 xmm2/m128 p660f3807',\n",
       " '05phsubw mm1 mm2/m64 0f38',\n",
       " 'phsubw xmm1 xmm2/m128 p660f3805',\n",
       " 'phsubd mm1 mm2/m64 0f3806',\n",
       " 'phsubd xmm1 xmm2/m128 p660f3806',\n",
       " 'pinsrb xmm1 r32/m8 imm8 p660f3a20',\n",
       " 'pinsrd xmm1 r/m32 imm8 p660f3a22',\n",
       " 'pinsrq xmm1 r/m64 imm8 p66w0f3a22',\n",
       " 'pinsrw xmm r32/m16 imm8 p660fc4',\n",
       " '04pmaddubsw mm1 mm2/m64 0f38',\n",
       " 'pmaddubsw xmm1 xmm2/m128 p660f3804',\n",
       " 'pmaddwd xmm1 xmm2/m128 p660ff5',\n",
       " 'eepmaxsw mm1 mm2/m64 0f',\n",
       " 'pmaxsb xmm1 xmm2/m128 p660f383c',\n",
       " 'pmaxsw xmm1 xmm2/m128 p660fee',\n",
       " 'pmaxsd xmm1 xmm2/m128 p660f383d',\n",
       " 'depmaxub mm1 mm2/m64 0f',\n",
       " 'pmaxub xmm1 xmm2/m128 p660fde',\n",
       " 'pmaxuw xmm1 xmm2/m128 p660f383e',\n",
       " 'pmaxud xmm1 xmm2/m128 p660f383f',\n",
       " 'eapminsw mm1 mm2/m64 0f',\n",
       " 'pminsb xmm1 xmm2/m128 p660f3838',\n",
       " 'pminsw xmm1 xmm2/m128 p660fea',\n",
       " 'pminsd xmm1 xmm2/m128 p660f3839',\n",
       " 'dapminub mm1 mm2/m64 0f',\n",
       " 'pminub xmm1 xmm2/m128 p660fda',\n",
       " 'pminuw xmm1 xmm2/m128 p660f383a',\n",
       " 'pminud xmm1 xmm2/m128 p660f383b',\n",
       " 'd7pmovmskb reg mm 0f',\n",
       " 'pmovmskb reg xmm p660fd7',\n",
       " 'pmovsxbw xmm1 xmm2/m64 p660f3820',\n",
       " 'pmovsxbd xmm1 xmm2/m32 p660f3821',\n",
       " 'pmovsxbq xmm1 xmm2/m16 p660f3822',\n",
       " 'pmovsxwd xmm1 xmm2/m64 p660f3823',\n",
       " 'pmovsxwq xmm1 xmm2/m32 p660f3824',\n",
       " 'pmovsxdq xmm1 xmm2/m64 p660f3825',\n",
       " 'pmovzxbw xmm1 xmm2/m64 p660f3830',\n",
       " 'pmovzxbd xmm1 xmm2/m32 p660f3831',\n",
       " 'pmovzxbq xmm1 xmm2/m16 p660f3832',\n",
       " 'pmovzxwd xmm1 xmm2/m64 p660f3833',\n",
       " 'pmovzxwq xmm1 xmm2/m32 p660f3834',\n",
       " 'pmovzxdq xmm1 xmm2/m64 p660f3835',\n",
       " 'pmuldq xmm1 xmm2/m128 p660f3828',\n",
       " '0bpmulhrsw mm1 mm2/m64 0f38',\n",
       " 'pmulhrsw xmm1 xmm2/m128 p660f380b',\n",
       " 'e4pmulhuw mm1 mm2/m64 0f',\n",
       " 'pmulhuw xmm1 xmm2/m128 p660fe4',\n",
       " 'pmulhw xmm1 xmm2/m128 p660fe5',\n",
       " 'pmulld xmm1 xmm2/m128 p660f3840',\n",
       " 'pmullw xmm1 xmm2/m128 p660fd5',\n",
       " 'f4pmuludq mm1 mm2/m64 0f',\n",
       " 'pmuludq xmm1 xmm2/m128 p660ff4',\n",
       " 'pop r/m16 8f/0',\n",
       " 'pop r/m64 8f/0',\n",
       " 'pop r16 58',\n",
       " 'pop r64 58',\n",
       " 'pop fs 0fa1',\n",
       " 'pop fs 0fa1',\n",
       " 'pop gs 0fa9',\n",
       " 'pop gs 0fa9',\n",
       " 'popcnt r16 r/m16 pf30fb8',\n",
       " 'popcnt r32 r/m32 pf30fb8',\n",
       " 'popcnt r64 r/m64 pf3w0fb8',\n",
       " 'popf 9d',\n",
       " 'popfq 9d',\n",
       " 'por xmm1 xmm2/m128 p660feb',\n",
       " 'prefetcht0 m8 0f18/1',\n",
       " 'prefetcht1 m8 0f18/2',\n",
       " 'prefetcht2 m8 0f18/3',\n",
       " 'prefetchnta m8 0f18/0',\n",
       " 'prefetchw m8 0f0d/1',\n",
       " 'f6psadbw mm1 mm2/m64 0f',\n",
       " 'psadbw xmm1 xmm2/m128 p660ff6',\n",
       " '00pshufb mm1 mm2/m64 0f38',\n",
       " 'pshufb xmm1 xmm2/m128 p660f3800',\n",
       " 'pshufd xmm1 xmm2/m128 imm8 p660f70',\n",
       " 'pshufhw xmm1 xmm2/m128 imm8 pf30f70',\n",
       " 'pshuflw xmm1 xmm2/m128 imm8 pf20f70',\n",
       " 'pshufw mm1 mm2/m64 imm8 0f70',\n",
       " '08psignb mm1 mm2/m64 0f38',\n",
       " 'psignb xmm1 xmm2/m128 p660f3808',\n",
       " '09psignw mm1 mm2/m64 0f38',\n",
       " 'psignw xmm1 xmm2/m128 p660f3809',\n",
       " '0apsignd mm1 mm2/m64 0f38',\n",
       " 'psignd xmm1 xmm2/m128 p660f380a',\n",
       " 'pslldq xmm1 imm8 p660f73/7',\n",
       " 'psllw xmm1 xmm2/m128 p660ff1',\n",
       " 'psllw mm1 imm8 0f71/6',\n",
       " 'psllw xmm1 imm8 p660f71/6',\n",
       " 'pslld xmm1 xmm2/m128 p660ff2',\n",
       " 'pslld xmm1 imm8 p660f72/6',\n",
       " 'psllq xmm1 xmm2/m128 p660ff3',\n",
       " 'psllq xmm1 imm8 p660f73/6',\n",
       " 'psraw xmm1 xmm2/m128 p660fe1',\n",
       " 'psraw xmm1 imm8 p660f71/4',\n",
       " 'psrad xmm1 xmm2/m128 p660fe2',\n",
       " 'psrad xmm1 imm8 p660f72/4',\n",
       " 'psrldq xmm1 imm8 p660f73/3',\n",
       " 'psrlw xmm1 xmm2/m128 p660fd1',\n",
       " 'psrlw xmm1 imm8 p660f71/2',\n",
       " 'psrld xmm1 xmm2/m128 p660fd2',\n",
       " 'psrld xmm1 imm8 p660f72/2',\n",
       " 'psrlq xmm1 xmm2/m128 p660fd3',\n",
       " 'psrlq xmm1 imm8 p660f73/2',\n",
       " 'psubb xmm1 xmm2/m128 p660ff8',\n",
       " 'psubw xmm1 xmm2/m128 p660ff9',\n",
       " 'psubd xmm1 xmm2/m128 p660ffa',\n",
       " 'fbpsubq mm1 mm2/m64 0f',\n",
       " 'psubq xmm1 xmm2/m128 p660ffb',\n",
       " 'psubsb xmm1 xmm2/m128 p660fe8',\n",
       " 'psubsw xmm1 xmm2/m128 p660fe9',\n",
       " 'psubusb xmm1 xmm2/m128 p660fd8',\n",
       " 'psubusw xmm1 xmm2/m128 p660fd9',\n",
       " 'ptest xmm1 xmm2/m128 p660f3817',\n",
       " 'ptwrite r64/m64 pf3w0fae/4',\n",
       " 'ptwrite r32/m32 pf30fae/4',\n",
       " 'punpckhbw xmm1 xmm2/m128 p660f68',\n",
       " 'punpckhwd xmm1 xmm2/m128 p660f69',\n",
       " 'punpckhdq xmm1 xmm2/m128 p660f6a',\n",
       " 'punpckhqdq xmm1 xmm2/m128 p660f6d',\n",
       " 'punpcklbw xmm1 xmm2/m128 p660f60',\n",
       " 'punpcklwd xmm1 xmm2/m128 p660f61',\n",
       " 'punpckldq xmm1 xmm2/m128 p660f62',\n",
       " 'punpcklqdq xmm1 xmm2/m128 p660f6c',\n",
       " 'push r/m16 ff/6',\n",
       " 'push r/m64 ff/6',\n",
       " 'push r16 50',\n",
       " 'push r64 50',\n",
       " 'push imm8 6a',\n",
       " 'push imm16 68',\n",
       " 'push imm32 68',\n",
       " 'push fs 0fa0',\n",
       " 'push gs 0fa8',\n",
       " 'pushf 9c',\n",
       " 'pushfq 9c',\n",
       " 'rdmsr 0f32',\n",
       " 'rdpid r64 pf30fc7/7',\n",
       " 'rdpkru 0f01ee',\n",
       " 'rdpmc 0f33',\n",
       " 'rdseed r16 0fc7/7',\n",
       " 'rdseed r32 0fc7/7',\n",
       " 'rdseed r64 w0fc7/7',\n",
       " 'rdtsc 0f31',\n",
       " 'rdtscp 0f01f9',\n",
       " 'ret c3',\n",
       " 'ret cb',\n",
       " 'ret imm16 c2',\n",
       " 'ret imm16 ca',\n",
       " 'rsm 0faa',\n",
       " 'sbb al imm8 1c',\n",
       " 'sbb ax imm16 1d',\n",
       " 'sbb eax imm32 1d',\n",
       " 'sbb rax imm32 w1d',\n",
       " ...]"
      ]
     },
     "execution_count": 28,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "tmp = [str(line) for line in s]\n",
    "for i, line in enumerate(s):\n",
    "\ta = line.split('                                                                                     ')\n",
    "\ta[1] = a[1].replace(' ', '')\n",
    "\ts[i] = a[0] + ' ' + a[1]\n",
    "s"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D0 /2 RCL r/m8, 1\n",
      "REX + D0 /2 RCL r/m8*, 1\n",
      "D2 /2 RCL r/m8, CL\n",
      "REX + D2 /2 RCL r/m8*, CL\n",
      "C0 /2 ib RCL r/m8, imm8\n",
      "REX + C0 /2 ib RCL r/m8*, imm8\n",
      "D1 /2 RCL r/m16, 1\n",
      "D3 /2 RCL r/m16, CL\n",
      "C1 /2 ib RCL r/m16, imm8\n",
      "D1 /2 RCL r/m32, 1\n",
      "REX.W + D1 /2 RCL r/m64, 1\n",
      "D3 /2 RCL r/m32, CL\n",
      "REX.W + D3 /2 RCL r/m64, CL\n",
      "C1 /2 ib RCL r/m32, imm8\n",
      "REX.W + C1 /2 ib RCL r/m64, imm8\n",
      "D0 /3 RCR r/m8, 1\n",
      "REX + D0 /3 RCR r/m8*, 1\n",
      "D2 /3 RCR r/m8, CL\n",
      "REX + D2 /3 RCR r/m8*, CL\n",
      "C0 /3 ib RCR r/m8, imm8\n",
      "REX + C0 /3 ib RCR r/m8*, imm8\n",
      "D1 /3 RCR r/m16, 1\n",
      "D3 /3 RCR r/m16, CL\n",
      "C1 /3 ib RCR r/m16, imm8\n",
      "D1 /3 RCR r/m32, 1\n",
      "REX.W + D1 /3 RCR r/m64, 1\n",
      "D3 /3 RCR r/m32, CL\n",
      "REX.W + D3 /3 RCR r/m64, CL\n",
      "C1 /3 ib RCR r/m32, imm8\n",
      "REX.W + C1 /3 ib RCR r/m64, imm8\n",
      "D0 /0 ROL r/m8, 1\n",
      "REX + D0 /0 ROL r/m8*, 1\n",
      "D2 /0 ROL r/m8, CL\n",
      "REX + D2 /0 ROL r/m8*, CL\n",
      "C0 /0 ib ROL r/m8, imm8\n",
      "REX + C0 /0 ib ROL r/m8*, imm8\n",
      "D1 /0 ROL r/m16, 1\n",
      "D3 /0 ROL r/m16, CL\n",
      "C1 /0 ib ROL r/m16, imm8\n",
      "D1 /0 ROL r/m32, 1\n",
      "REX.W + D1 /0 ROL r/m64, 1\n",
      "D3 /0 ROL r/m32, CL\n",
      "REX.W + D3 /0 ROL r/m64, CL\n",
      "C1 /0 ib ROL r/m32, imm8\n",
      "REX.W + C1 /0 ib ROL r/m64, imm8\n",
      "D0 /1 ROR r/m8, 1\n",
      "REX + D0 /1 ROR r/m8*, 1\n",
      "D2 /1 ROR r/m8, CL\n",
      "REX + D2 /1 ROR r/m8*, CL\n",
      "C0 /1 ib ROR r/m8, imm8\n",
      "REX + C0 /1 ib ROR r/m8*, imm8\n",
      "D1 /1 ROR r/m16, 1\n",
      "D3 /1 ROR r/m16, CL\n",
      "C1 /1 ib ROR r/m16, imm8\n",
      "D1 /1 ROR r/m32, 1\n",
      "REX.W + D1 /1 ROR r/m64, 1\n",
      "D3 /1 ROR r/m32, CL\n",
      "REX.W + D3 /1 ROR r/m64, CL\n",
      "C1 /1 ib ROR r/m32, imm8\n",
      "REX.W + C1 /1 ib ROR r/m64, imm8\n",
      "D0 /4 SAL r/m8, 1\n",
      "REX + D0 /4 SAL r/m8**, 1\n",
      "D2 /4 SAL r/m8, CL\n",
      "REX + D2 /4 SAL r/m8**, CL\n",
      "C0 /4 ib SAL r/m8, imm8\n",
      "REX + C0 /4 ib SAL r/m8**, imm8\n",
      "D1 /4 SAL r/m16, 1\n",
      "D3 /4 SAL r/m16, CL\n",
      "C1 /4 ib SAL r/m16, imm8\n",
      "D1 /4 SAL r/m32, 1\n",
      "REX.W + D1 /4 SAL r/m64, 1\n",
      "D3 /4 SAL r/m32, CL\n",
      "REX.W + D3 /4 SAL r/m64, CL\n",
      "C1 /4 ib SAL r/m32, imm8\n",
      "REX.W + C1 /4 ib SAL r/m64, imm8\n",
      "D0 /7 SAR r/m8, 1\n",
      "REX + D0 /7 SAR r/m8**, 1\n",
      "D2 /7 SAR r/m8, CL\n",
      "REX + D2 /7 SAR r/m8**, CL\n",
      "C0 /7 ib SAR r/m8, imm8\n",
      "REX + C0 /7 ib SAR r/m8**, imm8\n",
      "D1 /7 SAR r/m16,1\n",
      "D3 /7 SAR r/m16, CL\n",
      "C1 /7 ib SAR r/m16, imm8\n",
      "D1 /7 SAR r/m32, 1\n",
      "REX.W + D1 /7 SAR r/m64, 1\n",
      "D3 /7 SAR r/m32, CL\n",
      "REX.W + D3 /7 SAR r/m64, CL\n",
      "C1 /7 ib SAR r/m32, imm8\n",
      "REX.W + C1 /7 ib SAR r/m64, imm8\n",
      "D0 /4 SHL r/m8, 1\n",
      "REX + D0 /4 SHL r/m8**, 1\n",
      "D2 /4 SHL r/m8, CL\n",
      "REX + D2 /4 SHL r/m8**, CL\n",
      "C0 /4 ib SHL r/m8, imm8\n",
      "REX + C0 /4 ib SHL r/m8**, imm8\n",
      "D1 /4 SHL r/m16,1\n",
      "D3 /4 SHL r/m16, CL\n",
      "C1 /4 ib SHL r/m16, imm8\n",
      "D1 /4 SHL r/m32,1\n",
      "REX.W + D1 /4 SHL r/m64,1\n",
      "D3 /4 SHL r/m32, CL\n",
      "REX.W + D3 /4 SHL r/m64, CL\n",
      "C1 /4 ib SHL r/m32, imm8\n",
      "REX.W + C1 /4 ib SHL r/m64, imm8\n",
      "D0 /5 SHR r/m8,1\n",
      "REX + D0 /5 SHR r/m8**, 1\n",
      "D2 /5 SHR r/m8, CL\n",
      "REX + D2 /5 SHR r/m8**, CL\n",
      "C0 /5 ib SHR r/m8, imm8\n",
      "REX + C0 /5 ib SHR r/m8**, imm8\n",
      "D1 /5 SHR r/m16, 1\n",
      "D3 /5 SHR r/m16, CL\n",
      "C1 /5 ib SHR r/m16, imm8\n",
      "D1 /5 SHR r/m32, 1\n",
      "REX.W + D1 /5 SHR r/m64, 1\n",
      "D3 /5 SHR r/m32, CL\n",
      "REX.W + D3 /5 SHR r/m64, CL\n",
      "C1 /5 ib SHR r/m32, imm8\n",
      "REX.W + C1 /5 ib SHR r/m64, imm8\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "[None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None,\n",
       " None]"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# s = tmp\n",
    "[print(x) for x in s]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "adc 0B IB 14\n",
      "adc 0D ID 15\n",
      "adc 0Q ID w15\n",
      "adc 0W IW 15\n",
      "adc MB IB 80/2\n",
      "adc MB RB 10\n",
      "adc MD IB 83/2\n",
      "adc MD ID 81/2\n",
      "adc MD RD 11\n",
      "adc MQ IB w83/2\n",
      "adc MQ ID w81/2\n",
      "adc MQ RQ w11\n",
      "adc MW IB 83/2\n",
      "adc MW IW 81/2\n",
      "adc MW RW 11\n",
      "adc RB MB 12\n",
      "adc RD MD 13\n",
      "adc RQ MQ w13\n",
      "adc RW MW 13\n",
      "\n",
      "adcx RD MD p660f38f6\n",
      "adcx RQ MQ p66w0f38f6\n",
      "\n",
      "add 0B IB 04\n",
      "add 0D ID 05\n",
      "add 0Q ID w05\n",
      "add 0W IW 05\n",
      "add MB IB 80/0\n",
      "add MB RB 00\n",
      "add MD IB 83/0\n",
      "add MD ID 81/0\n",
      "add MD RD 01\n",
      "add MQ IB w83/0\n",
      "add MQ ID w81/0\n",
      "add MQ RQ w01\n",
      "add MW IB 83/0\n",
      "add MW IW 81/0\n",
      "add MW RW 01\n",
      "add RB MB 02\n",
      "add RD MD 03\n",
      "add RQ MQ w03\n",
      "add RW MW 03\n",
      "\n",
      "addpd RX MX p660f58\n",
      "\n",
      "addps RX MX 0f58\n",
      "\n",
      "addsd RX MQ pf20f58\n",
      "addsd RX RX pf20f58\n",
      "\n",
      "addss RX MD pf30f58\n",
      "addss RX RX pf30f58\n",
      "\n",
      "addsubpd RX MX p660fd0\n",
      "\n",
      "addsubps RX MX pf20fd0\n",
      "\n",
      "adox RD MD pf30f38f6\n",
      "adox RQ MQ pf3w0f38f6\n",
      "\n",
      "aesdec RX MX p660f38de\n",
      "\n",
      "aesdeclast RX MX p660f38df\n",
      "\n",
      "aesenc RX MX p660f38dc\n",
      "\n",
      "aesenclast RX MX p660f38dd\n",
      "\n",
      "aesimc RX MX p660f38db\n",
      "\n",
      "aeskeygenassist RX MX IB p660f3adf\n",
      "\n",
      "and 0B IB 24\n",
      "and 0D ID 25\n",
      "and 0Q ID w25\n",
      "and 0W IW 25\n",
      "and MB IB 80/4\n",
      "and MB RB 20\n",
      "and MD IB 83/4\n",
      "and MD ID 81/4\n",
      "and MD RD 21\n",
      "and MQ IB w83/4\n",
      "and MQ ID w81/4\n",
      "and MQ RQ w21\n",
      "and MW IB 83/4\n",
      "and MW IW 81/4\n",
      "and MW RW 21\n",
      "and RB MB 22\n",
      "and RD MD 23\n",
      "and RQ MQ w23\n",
      "and RW MW 23\n",
      "\n",
      "andnpd RX MX p660f55\n",
      "\n",
      "andnps RX MX 0f55\n",
      "\n",
      "andpd RX MX p660f54\n",
      "\n",
      "andps RX MX 0f54\n",
      "\n",
      "blendpd RX MX IB p660f3a0d\n",
      "\n",
      "blendps RX MX IB p660f3a0c\n",
      "\n",
      "blendvpd RX MX p660f3815\n",
      "\n",
      "blendvps RX MX p660f3814\n",
      "\n",
      "bsf RD MD 0fbc\n",
      "bsf RQ MQ w0fbc\n",
      "bsf RW MW 0fbc\n",
      "\n",
      "bsr RD MD 0fbd\n",
      "bsr RQ MQ w0fbd\n",
      "bsr RW MW 0fbd\n",
      "\n",
      "bswap RD 0fc8\n",
      "bswap RQ w0fc8\n",
      "\n",
      "bt MD IB 0fba/4\n",
      "bt MD RD 0fa3\n",
      "bt MQ IB w0fba/4\n",
      "bt MQ RQ w0fa3\n",
      "bt MW IB 0fba/4\n",
      "bt MW RW 0fa3\n",
      "\n",
      "btc MD IB 0fba/7\n",
      "btc MD RD 0fbb\n",
      "btc MQ IB w0fba/7\n",
      "btc MQ RQ w0fbb\n",
      "btc MW IB 0fba/7\n",
      "btc MW RW 0fbb\n",
      "\n",
      "btr MD IB 0fba/6\n",
      "btr MD RD 0fb3\n",
      "btr MQ IB w0fba/6\n",
      "btr MQ RQ w0fb3\n",
      "btr MW IB 0fba/6\n",
      "btr MW RW 0fb3\n",
      "\n",
      "bts MD IB 0fba/5\n",
      "bts MD RD 0fab\n",
      "bts MQ IB w0fba/5\n",
      "bts MQ RQ w0fab\n",
      "bts MW IB 0fba/5\n",
      "bts MW RW 0fab\n",
      "\n",
      "call MQ ff/2\n",
      "call RD e8cd\n",
      "\n",
      "cbw 98\n",
      "\n",
      "cdq 99\n",
      "\n",
      "cdqe w98\n",
      "\n",
      "clac 0f01ca\n",
      "\n",
      "clc f8\n",
      "\n",
      "cld fc\n",
      "\n",
      "cldemote MB 0f1c/0\n",
      "\n",
      "cli fa\n",
      "\n",
      "clrssbsy MQ pf30fae/6\n",
      "\n",
      "clts 0f06\n",
      "\n",
      "clwb MB p660fae/6\n",
      "\n",
      "cmc f5\n",
      "\n",
      "cmova RD MD 0f47\n",
      "cmova RQ MQ w0f47\n",
      "cmova RW MW 0f47\n",
      "\n",
      "cmovae RD MD 0f43\n",
      "cmovae RQ MQ w0f43\n",
      "cmovae RW MW 0f43\n",
      "\n",
      "cmovb RD MD 0f42\n",
      "cmovb RQ MQ w0f42\n",
      "cmovb RW MW 0f42\n",
      "\n",
      "cmovbe RD MD 0f46\n",
      "cmovbe RQ MQ w0f46\n",
      "cmovbe RW MW 0f46\n",
      "\n",
      "cmovc RD MD 0f42\n",
      "cmovc RQ MQ w0f42\n",
      "cmovc RW MW 0f42\n",
      "\n",
      "cmove RD MD 0f44\n",
      "cmove RQ MQ w0f44\n",
      "cmove RW MW 0f44\n",
      "\n",
      "cmovg RD MD 0f4f\n",
      "cmovg RQ MQ w0f4f\n",
      "cmovg RW MW 0f4f\n",
      "\n",
      "cmovge RD MD 0f4d\n",
      "cmovge RQ MQ w0f4d\n",
      "cmovge RW MW 0f4d\n",
      "\n",
      "cmovl RD MD 0f4c\n",
      "cmovl RQ MQ w0f4c\n",
      "cmovl RW MW 0f4c\n",
      "\n",
      "cmovle RD MD 0f4e\n",
      "cmovle RQ MQ w0f4e\n",
      "cmovle RW MW 0f4e\n",
      "\n",
      "cmovna RD MD 0f46\n",
      "cmovna RQ MQ w0f46\n",
      "cmovna RW MW 0f46\n",
      "\n",
      "cmovnae RD MD 0f42\n",
      "cmovnae RQ MQ w0f42\n",
      "cmovnae RW MW 0f42\n",
      "\n",
      "cmovnb RD MD 0f43\n",
      "cmovnb RQ MQ w0f43\n",
      "cmovnb RW MW 0f43\n",
      "\n",
      "cmovnbe RD MD 0f47\n",
      "cmovnbe RQ MQ w0f47\n",
      "cmovnbe RW MW 0f47\n",
      "\n",
      "cmovnc RD MD 0f43\n",
      "cmovnc RQ MQ w0f43\n",
      "cmovnc RW MW 0f43\n",
      "\n",
      "cmovne RD MD 0f45\n",
      "cmovne RQ MQ w0f45\n",
      "cmovne RW MW 0f45\n",
      "\n",
      "cmovng RD MD 0f4e\n",
      "cmovng RQ MQ w0f4e\n",
      "cmovng RW MW 0f4e\n",
      "\n",
      "cmovnge RD MD 0f4c\n",
      "cmovnge RQ MQ w0f4c\n",
      "cmovnge RW MW 0f4c\n",
      "\n",
      "cmovnl RD MD 0f4d\n",
      "cmovnl RQ MQ w0f4d\n",
      "cmovnl RW MW 0f4d\n",
      "\n",
      "cmovnle RD MD 0f4f\n",
      "cmovnle RQ MQ w0f4f\n",
      "cmovnle RW MW 0f4f\n",
      "\n",
      "cmovno RD MD 0f41\n",
      "cmovno RQ MQ w0f41\n",
      "cmovno RW MW 0f41\n",
      "\n",
      "cmovnp RD MD 0f4b\n",
      "cmovnp RQ MQ w0f4b\n",
      "cmovnp RW MW 0f4b\n",
      "\n",
      "cmovns RD MD 0f49\n",
      "cmovns RQ MQ w0f49\n",
      "cmovns RW MW 0f49\n",
      "\n",
      "cmovnz RD MD 0f45\n",
      "cmovnz RQ MQ w0f45\n",
      "cmovnz RW MW 0f45\n",
      "\n",
      "cmovo RD MD 0f40\n",
      "cmovo RQ MQ w0f40\n",
      "cmovo RW MW 0f40\n",
      "\n",
      "cmovp RD MD 0f4a\n",
      "cmovp RQ MQ w0f4a\n",
      "cmovp RW MW 0f4a\n",
      "\n",
      "cmovpe RD MD 0f4a\n",
      "cmovpe RQ MQ w0f4a\n",
      "cmovpe RW MW 0f4a\n",
      "\n",
      "cmovpo RD MD 0f4b\n",
      "cmovpo RQ MQ w0f4b\n",
      "cmovpo RW MW 0f4b\n",
      "\n",
      "cmovs RD MD 0f48\n",
      "cmovs RQ MQ w0f48\n",
      "cmovs RW MW 0f48\n",
      "\n",
      "cmovz RD MD 0f44\n",
      "cmovz RQ MQ w0f44\n",
      "cmovz RW MW 0f44\n",
      "\n",
      "cmp 0B IB 3c\n",
      "cmp 0D ID 3d\n",
      "cmp 0Q ID w3d\n",
      "cmp 0W IW 3d\n",
      "cmp MB IB 80/7\n",
      "cmp MB RB 38\n",
      "cmp MD IB 83/7\n",
      "cmp MD ID 81/7\n",
      "cmp MD RD 39\n",
      "cmp MQ IB w83/7\n",
      "cmp MQ ID w81/7\n",
      "cmp MQ RQ w39\n",
      "cmp MW IB 83/7\n",
      "cmp MW IW 81/7\n",
      "cmp MW RW 39\n",
      "cmp RB MB 3a\n",
      "cmp RD MD 3b\n",
      "cmp RQ MQ w3b\n",
      "cmp RW MW 3b\n",
      "\n",
      "cmppd RX MX IB p660fc2\n",
      "\n",
      "cmpps RX MX IB 0fc2\n",
      "\n",
      "cmps MB MB a6\n",
      "cmps MD MD a7\n",
      "cmps MQ MQ wa7\n",
      "cmps MW MW a7\n",
      "\n",
      "cmpsb a6\n",
      "\n",
      "cmpsd RX MQ IB pf20fc2\n",
      "cmpsd RX RX IB pf20fc2\n",
      "cmpsd a7\n",
      "\n",
      "cmpsq wa7\n",
      "\n",
      "cmpss RX MD IB pf30fc2\n",
      "cmpss RX RX IB pf30fc2\n",
      "\n",
      "cmpsw a7\n",
      "\n",
      "cmpxchg MB RB 0fb0\n",
      "cmpxchg MD RD 0fb1\n",
      "cmpxchg MQ RQ w0fb1\n",
      "cmpxchg MW RW 0fb1\n",
      "\n",
      "cmpxchg16b MX w0fc7/1\n",
      "\n",
      "cmpxchg8b MQ 0fc7/1\n",
      "\n",
      "comisd RX MQ p660f2f\n",
      "comisd RX RX p660f2f\n",
      "\n",
      "comiss RX MD 0f2f\n",
      "comiss RX RX 0f2f\n",
      "\n",
      "cpuid 0fa2\n",
      "\n",
      "cqo w99\n",
      "\n",
      "crc32 RD MB pf20f38f0\n",
      "crc32 RD MD pf20f38f1\n",
      "crc32 RD MW pf20f38f1\n",
      "crc32 RQ MB pf2w0f38f0\n",
      "crc32 RQ MQ pf2w0f38f1\n",
      "\n",
      "cvtdq2pd RX MQ pf30fe6\n",
      "cvtdq2pd RX RX pf30fe6\n",
      "\n",
      "cvtpd2ps RX MX p660f5a\n",
      "\n",
      "cvtps2dq RX MX p660f5b\n",
      "\n",
      "cvtps2pd RX MQ 0f5a\n",
      "cvtps2pd RX RX 0f5a\n",
      "\n",
      "cvtsd2si RD MQ pf20f2d\n",
      "cvtsd2si RD RX pf20f2d\n",
      "cvtsd2si RQ MQ pf2w0f2d\n",
      "cvtsd2si RQ RX pf2w0f2d\n",
      "\n",
      "cvtsd2ss RX MQ pf20f5a\n",
      "cvtsd2ss RX RX pf20f5a\n",
      "\n",
      "cvtsi2sd RX MD pf20f2a\n",
      "cvtsi2sd RX MQ pf2w0f2a\n",
      "\n",
      "cvtsi2ss RX MD pf30f2a\n",
      "cvtsi2ss RX MQ pf3w0f2a\n",
      "\n",
      "cvtss2sd RX MD pf30f5a\n",
      "cvtss2sd RX RX pf30f5a\n",
      "\n",
      "cvtss2si RD MD pf30f2d\n",
      "cvtss2si RD RX pf30f2d\n",
      "cvtss2si RQ MD pf3w0f2d\n",
      "cvtss2si RQ RX pf3w0f2d\n",
      "\n",
      "cvttpd2dq RX MX p660fe6\n",
      "\n",
      "cvttps2dq RX MX pf30f5b\n",
      "\n",
      "cvttsd2si RD MQ pf20f2c\n",
      "cvttsd2si RD RX pf20f2c\n",
      "cvttsd2si RQ MQ pf2w0f2c\n",
      "cvttsd2si RQ RX pf2w0f2c\n",
      "\n",
      "cvttss2si RD MD pf30f2c\n",
      "cvttss2si RD RX pf30f2c\n",
      "cvttss2si RQ MD pf3w0f2c\n",
      "cvttss2si RQ RX pf3w0f2c\n",
      "\n",
      "cwd 99\n",
      "\n",
      "cwde 98\n",
      "\n",
      "dec MB fe/1\n",
      "dec MD ff/1\n",
      "dec MQ wff/1\n",
      "dec MW ff/1\n",
      "\n",
      "div MB f6/6\n",
      "div MD f7/6\n",
      "div MQ wf7/6\n",
      "div MW f7/6\n",
      "\n",
      "divpd RX MX p660f5e\n",
      "\n",
      "divps RX MX 0f5e\n",
      "\n",
      "divsd RX MQ pf20f5e\n",
      "divsd RX RX pf20f5e\n",
      "\n",
      "divss RX MD pf30f5e\n",
      "divss RX RX pf30f5e\n",
      "\n",
      "dppd RX MX IB p660f3a41\n",
      "\n",
      "dpps RX MX IB p660f3a40\n",
      "\n",
      "emms 0f77\n",
      "\n",
      "endbr32 pf30f1efb\n",
      "\n",
      "endbr64 pf30f1efa\n",
      "\n",
      "enter IW IB c8\n",
      "enter IW L0 c800\n",
      "enter IW L1 c801\n",
      "\n",
      "extractps MD RX IB p660f3a17\n",
      "\n",
      "fadd 0F RF d8c0\n",
      "fadd MD d8/0\n",
      "fadd MQ dc/0\n",
      "fadd RF 0F dcc0\n",
      "\n",
      "faddp RF 0F dec0\n",
      "faddp dec1\n",
      "\n",
      "fclex 9bdbe2\n",
      "\n",
      "fcmovb 0F RF dac0\n",
      "\n",
      "fcmovbe 0F RF dad0\n",
      "\n",
      "fcmove 0F RF dac8\n",
      "\n",
      "fcmovnb 0F RF dbc0\n",
      "\n",
      "fcmovnbe 0F RF dbd0\n",
      "\n",
      "fcmovne 0F RF dbc8\n",
      "\n",
      "fcmovnu 0F RF dbd8\n",
      "\n",
      "fcmovu 0F RF dad8\n",
      "\n",
      "fcom MD d8/2\n",
      "fcom MQ dc/2\n",
      "fcom RF d8d0\n",
      "fcom d8d1\n",
      "\n",
      "fcomi 0F RF dbf0\n",
      "\n",
      "fcomip 0F RF dff0\n",
      "\n",
      "fcomp MD d8/3\n",
      "fcomp MQ dc/3\n",
      "fcomp RF d8d8\n",
      "fcomp d8d9\n",
      "\n",
      "fcompp ded9\n",
      "\n",
      "fdiv 0F RF d8f0\n",
      "fdiv MD d8/6\n",
      "fdiv MQ dc/6\n",
      "fdiv RF 0F dcf8\n",
      "\n",
      "fdivp RF 0F def8\n",
      "fdivp def9\n",
      "\n",
      "fdivr 0F RF d8f8\n",
      "fdivr MD d8/7\n",
      "fdivr MQ dc/7\n",
      "fdivr RF 0F dcf0\n",
      "\n",
      "fdivrp RF 0F def0\n",
      "fdivrp def1\n",
      "\n",
      "fiadd MD da/0\n",
      "fiadd MW de/0\n",
      "\n",
      "ficom MD da/2\n",
      "ficom MW de/2\n",
      "\n",
      "ficomp MD da/3\n",
      "ficomp MW de/3\n",
      "\n",
      "fidiv MD da/6\n",
      "fidiv MW de/6\n",
      "\n",
      "fidivr MD da/7\n",
      "fidivr MW de/7\n",
      "\n",
      "fild MD db/0\n",
      "fild MQ df/5\n",
      "fild MW df/0\n",
      "\n",
      "fimul MD da/1\n",
      "fimul MW de/1\n",
      "\n",
      "finit 9bdbe3\n",
      "\n",
      "fist MD db/2\n",
      "fist MW df/2\n",
      "\n",
      "fistp MD db/3\n",
      "fistp MQ df/7\n",
      "fistp MW df/3\n",
      "\n",
      "fisttp MD db/1\n",
      "fisttp MQ dd/1\n",
      "fisttp MW df/1\n",
      "\n",
      "fisub MD da/4\n",
      "fisub MW de/4\n",
      "\n",
      "fisubr MD da/5\n",
      "fisubr MW de/5\n",
      "\n",
      "fld MD d9/0\n",
      "fld MQ dd/0\n",
      "fld MT db/5\n",
      "fld RF d9c0\n",
      "\n",
      "fld1 d9e8\n",
      "\n",
      "fldl2e d9ea\n",
      "\n",
      "fldl2t d9e9\n",
      "\n",
      "fldlg2 d9ec\n",
      "\n",
      "fldln2 d9ed\n",
      "\n",
      "fldpi d9eb\n",
      "\n",
      "fldz d9ee\n",
      "\n",
      "fmul 0F RF d8c8\n",
      "fmul MD d8/1\n",
      "fmul MQ dc/1\n",
      "fmul RF 0F dcc8\n",
      "\n",
      "fmulp RF 0F dec8\n",
      "fmulp dec9\n",
      "\n",
      "fnclex dbe2\n",
      "\n",
      "fninit dbe3\n",
      "\n",
      "fnstsw 0W dfe0\n",
      "\n",
      "fpatan d9f3\n",
      "\n",
      "fprem d9f8\n",
      "\n",
      "fprem1 d9f5\n",
      "\n",
      "fptan d9f2\n",
      "\n",
      "fsincos d9fb\n",
      "\n",
      "fst MD d9/2\n",
      "fst MQ dd/2\n",
      "fst RF ddd0\n",
      "\n",
      "fstp MD d9/3\n",
      "fstp MQ dd/3\n",
      "fstp MT db/7\n",
      "fstp RF ddd8\n",
      "\n",
      "fstsw 0W 9bdfe0\n",
      "\n",
      "fsub 0F RF d8e0\n",
      "fsub MD d8/4\n",
      "fsub MQ dc/4\n",
      "fsub RF 0F dce8\n",
      "\n",
      "fsubp RF 0F dee8\n",
      "fsubp dee9\n",
      "\n",
      "fsubr 0F RF d8e8\n",
      "fsubr MD d8/5\n",
      "fsubr MQ dc/5\n",
      "fsubr RF 0F dce0\n",
      "\n",
      "fsubrp RF 0F dee0\n",
      "fsubrp dee1\n",
      "\n",
      "fucom RF dde0\n",
      "fucom dde1\n",
      "\n",
      "fucomi 0F RF dbe8\n",
      "\n",
      "fucomip 0F RF dfe8\n",
      "\n",
      "fucomp RF dde8\n",
      "fucomp dde9\n",
      "\n",
      "fucompp dae9\n",
      "\n",
      "fwait 9b\n",
      "\n",
      "fxch RF d9c8\n",
      "fxch d9c9\n",
      "\n",
      "fxtract d9f4\n",
      "\n",
      "fyl2x d9f1\n",
      "\n",
      "fyl2xp1 d9f9\n",
      "\n",
      "gf2p8affineinvqb RX MX IB p660f3acf\n",
      "\n",
      "gf2p8affineqb RX MX IB p660f3ace\n",
      "\n",
      "gf2p8mulb RX MX p660f38cf\n",
      "\n",
      "haddpd RX MX p660f7c\n",
      "\n",
      "haddps RX MX pf20f7c\n",
      "\n",
      "hlt f4\n",
      "\n",
      "hsubpd RX MX p660f7d\n",
      "\n",
      "hsubps RX MX pf20f7d\n",
      "\n",
      "idiv MB f6/7\n",
      "idiv MD f7/7\n",
      "idiv MQ wf7/7\n",
      "idiv MW f7/7\n",
      "\n",
      "imul MB f6/5\n",
      "imul MD f7/5\n",
      "imul MQ wf7/5\n",
      "imul MW f7/5\n",
      "imul RD MD 0faf\n",
      "imul RD MD IB 6b\n",
      "imul RD MD ID 69\n",
      "imul RQ MQ IB w6b\n",
      "imul RQ MQ ID w69\n",
      "imul RQ MQ w0faf\n",
      "imul RW MW 0faf\n",
      "imul RW MW IB 6b\n",
      "imul RW MW IW 69\n",
      "\n",
      "in 0B 2W ec\n",
      "in 0B IB e4\n",
      "in 0D 2W ed\n",
      "in 0D IB e5\n",
      "in 0W 2W ed\n",
      "in 0W IB e5\n",
      "\n",
      "inc MB fe/0\n",
      "inc MD ff/0\n",
      "inc MQ wff/0\n",
      "inc MW ff/0\n",
      "\n",
      "incsspd RD pf30fae/5\n",
      "\n",
      "incsspq RQ pf3w0fae/5\n",
      "\n",
      "ins MB 2W 6c\n",
      "ins MD 2W 6d\n",
      "ins MW 2W 6d\n",
      "\n",
      "insb 6c\n",
      "\n",
      "insd 6d\n",
      "\n",
      "insertps RX MD IB p660f3a21\n",
      "insertps RX RX IB p660f3a21\n",
      "\n",
      "insw 6d\n",
      "\n",
      "int IB cd\n",
      "\n",
      "int1 f1\n",
      "\n",
      "int3 cc\n",
      "\n",
      "invd 0f08\n",
      "\n",
      "invpcid RQ MX p660f3882\n",
      "\n",
      "iret cf\n",
      "\n",
      "iretd cf\n",
      "\n",
      "iretq wcf\n",
      "\n",
      "ja RB 77cb\n",
      "ja RD 0f87cd\n",
      "\n",
      "jae RB 73cb\n",
      "jae RD 0f83cd\n",
      "\n",
      "jb RB 72cb\n",
      "jb RD 0f82cd\n",
      "\n",
      "jbe RB 76cb\n",
      "jbe RD 0f86cd\n",
      "\n",
      "jc RB 72cb\n",
      "jc RD 0f82cd\n",
      "\n",
      "je RB 74cb\n",
      "je RD 0f84cd\n",
      "\n",
      "jecxz RB e3cb\n",
      "\n",
      "jg RB 7fcb\n",
      "jg RD 0f8fcd\n",
      "\n",
      "jge RB 7dcb\n",
      "jge RD 0f8dcd\n",
      "\n",
      "jl RB 7ccb\n",
      "jl RD 0f8ccd\n",
      "\n",
      "jle RB 7ecb\n",
      "jle RD 0f8ecd\n",
      "\n",
      "jmp MQ ff/4\n",
      "jmp RB ebcb\n",
      "jmp RD e9cd\n",
      "\n",
      "jna RB 76cb\n",
      "jna RD 0f86cd\n",
      "\n",
      "jnae RB 72cb\n",
      "jnae RD 0f82cd\n",
      "\n",
      "jnb RB 73cb\n",
      "jnb RD 0f83cd\n",
      "\n",
      "jnbe RB 77cb\n",
      "jnbe RD 0f87cd\n",
      "\n",
      "jnc RB 73cb\n",
      "jnc RD 0f83cd\n",
      "\n",
      "jne RB 75cb\n",
      "jne RD 0f85cd\n",
      "\n",
      "jng RB 7ecb\n",
      "jng RD 0f8ecd\n",
      "\n",
      "jnge RB 7ccb\n",
      "jnge RD 0f8ccd\n",
      "\n",
      "jnl RB 7dcb\n",
      "jnl RD 0f8dcd\n",
      "\n",
      "jnle RB 7fcb\n",
      "jnle RD 0f8fcd\n",
      "\n",
      "jno RB 71cb\n",
      "jno RD 0f81cd\n",
      "\n",
      "jnp RB 7bcb\n",
      "jnp RD 0f8bcd\n",
      "\n",
      "jns RB 79cb\n",
      "jns RD 0f89cd\n",
      "\n",
      "jnz RB 75cb\n",
      "jnz RD 0f85cd\n",
      "\n",
      "jo RB 70cb\n",
      "jo RD 0f80cd\n",
      "\n",
      "jp RB 7acb\n",
      "jp RD 0f8acd\n",
      "\n",
      "jpe RB 7acb\n",
      "jpe RD 0f8acd\n",
      "\n",
      "jpo RB 7bcb\n",
      "jpo RD 0f8bcd\n",
      "\n",
      "jrcxz RB e3cb\n",
      "\n",
      "js RB 78cb\n",
      "js RD 0f88cd\n",
      "\n",
      "jz RB 74cb\n",
      "jz RD 0f84cd\n",
      "jz RD 0f84cd\n",
      "\n",
      "lddqu RX MX pf20ff0\n",
      "\n",
      "ldmxcsr MD 0fae/2\n",
      "\n",
      "lea RD M* 8d\n",
      "lea RQ M* w8d\n",
      "lea RW M* 8d\n",
      "\n",
      "leave c9\n",
      "leave c9\n",
      "\n",
      "lldt MW 0f00/2\n",
      "\n",
      "lmsw MW 0f01/6\n",
      "\n",
      "lods MB ac\n",
      "lods MD ad\n",
      "lods MQ wad\n",
      "lods MW ad\n",
      "\n",
      "lodsb ac\n",
      "\n",
      "lodsd ad\n",
      "\n",
      "lodsq wad\n",
      "\n",
      "lodsw ad\n",
      "\n",
      "loop RB e2cb\n",
      "\n",
      "loope RB e1cb\n",
      "\n",
      "loopne RB e0cb\n",
      "\n",
      "lsl RD MW 0f03\n",
      "lsl RQ MW w0f03\n",
      "lsl RW MW 0f03\n",
      "\n",
      "ltr MW 0f00/3\n",
      "\n",
      "lzcnt RD MD pf30fbd\n",
      "lzcnt RQ MQ pf3w0fbd\n",
      "lzcnt RW MW pf30fbd\n",
      "\n",
      "maskmovdqu RX RX p660ff7\n",
      "\n",
      "maxpd RX MX p660f5f\n",
      "\n",
      "maxps RX MX 0f5f\n",
      "\n",
      "maxsd RX MQ pf20f5f\n",
      "maxsd RX RX pf20f5f\n",
      "\n",
      "maxss RX MD pf30f5f\n",
      "maxss RX RX pf30f5f\n",
      "\n",
      "minpd RX MX p660f5d\n",
      "\n",
      "minps RX MX 0f5d\n",
      "\n",
      "minsd RX MQ pf20f5d\n",
      "minsd RX RX pf20f5d\n",
      "\n",
      "minss RX MD pf30f5d\n",
      "minss RX RX pf30f5d\n",
      "\n",
      "mov MB IB c6/0\n",
      "mov MB RB 88\n",
      "mov MD ID c7/0\n",
      "mov MD RD 89\n",
      "mov MQ ID wc7/0\n",
      "mov MQ RQ w89\n",
      "mov MW IW c7/0\n",
      "mov MW RW 89\n",
      "mov RB IB b0\n",
      "mov RB MB 8a\n",
      "mov RD ID b8\n",
      "mov RD MD 8b\n",
      "mov RQ IQ wb8\n",
      "mov RQ MQ w8b\n",
      "mov RW IW b8\n",
      "mov RW MW 8b\n",
      "\n",
      "movapd MX RX p660f29\n",
      "movapd RX MX p660f28\n",
      "\n",
      "movaps MX RX 0f29\n",
      "movaps RX MX 0f28\n",
      "\n",
      "movbe MD RD 0f38f1\n",
      "movbe MQ RQ w0f38f1\n",
      "movbe MW RW 0f38f1\n",
      "movbe RD MD 0f38f0\n",
      "movbe RQ MQ w0f38f0\n",
      "movbe RW MW 0f38f0\n",
      "\n",
      "movd MD MX p660f7e\n",
      "movd MX MD p660f6e\n",
      "\n",
      "movddup RX MQ pf20f12\n",
      "movddup RX RX pf20f12\n",
      "\n",
      "movdiri MD RD 0f38f9\n",
      "movdiri MQ RQ w0f38f9\n",
      "\n",
      "movdqa MX RX p660f7f\n",
      "movdqa RX MX p660f6f\n",
      "\n",
      "movdqu MX RX pf30f7f\n",
      "movdqu RX MX pf30f6f\n",
      "\n",
      "movhlps RX RX 0f12\n",
      "\n",
      "movhpd MQ RX p660f17\n",
      "movhpd RX MQ p660f16\n",
      "\n",
      "movhps MQ RX 0f17\n",
      "movhps RX MQ 0f16\n",
      "\n",
      "movlhps RX RX 0f16\n",
      "\n",
      "movlpd MQ RX p660f13\n",
      "movlpd RX MQ p660f12\n",
      "\n",
      "movlps MQ RX 0f13\n",
      "movlps RX MQ 0f12\n",
      "\n",
      "movmskpd RD MX p660f50\n",
      "movmskpd RQ MX p66w0f50\n",
      "\n",
      "movmskps RD MX 0f50\n",
      "movmskps RQ MX w0f50\n",
      "\n",
      "movntdq MX RX p660fe7\n",
      "\n",
      "movntdqa RX MX p660f382a\n",
      "\n",
      "movntpd MX RX p660f2b\n",
      "\n",
      "movntps MX RX 0f2b\n",
      "\n",
      "movq MQ MX p66w0f7e\n",
      "movq MQ RX p660fd6\n",
      "movq MX MQ p66w0f6e\n",
      "movq RX MQ pf30f7e\n",
      "movq RX RX p660fd6\n",
      "movq RX RX pf30f7e\n",
      "\n",
      "movs MB MB a4\n",
      "movs MD MD a5\n",
      "movs MQ MQ wa5\n",
      "movs MW MW a5\n",
      "\n",
      "movsb a4\n",
      "\n",
      "movsd MQ RX pf20f11\n",
      "movsd RX MQ pf20f10\n",
      "movsd RX RX pf20f10\n",
      "movsd RX RX pf20f11\n",
      "movsd a5\n",
      "\n",
      "movshdup RX MX pf30f16\n",
      "\n",
      "movsldup RX MX pf30f12\n",
      "\n",
      "movsq wa5\n",
      "\n",
      "movss MD RX pf30f11\n",
      "movss RX MD pf30f10\n",
      "movss RX RX pf30f10\n",
      "movss RX RX pf30f11\n",
      "\n",
      "movsw a5\n",
      "\n",
      "movsx RD MB 0fbe\n",
      "movsx RD MW 0fbf\n",
      "movsx RQ MB w0fbe\n",
      "movsx RQ MW w0fbf\n",
      "movsx RW MB 0fbe\n",
      "\n",
      "movsxd RD MD 63\n",
      "movsxd RQ MD w63\n",
      "movsxd RW MW 63\n",
      "\n",
      "movupd MX RX p660f11\n",
      "movupd RX MX p660f10\n",
      "\n",
      "movups MX RX 0f11\n",
      "movups RX MX 0f10\n",
      "\n",
      "movzx RD MB 0fb6\n",
      "movzx RD MW 0fb7\n",
      "movzx RQ MB w0fb6\n",
      "movzx RQ MW w0fb7\n",
      "movzx RW MB 0fb6\n",
      "\n",
      "mpsadbw RX MX IB p660f3a42\n",
      "\n",
      "mul MB f6/4\n",
      "mul MD f7/4\n",
      "mul MQ wf7/4\n",
      "mul MW f7/4\n",
      "\n",
      "mulpd RX MX p660f59\n",
      "\n",
      "mulps RX MX 0f59\n",
      "\n",
      "mulsd RX MQ pf20f59\n",
      "mulsd RX RX pf20f59\n",
      "\n",
      "mulss RX MD pf30f59\n",
      "mulss RX RX pf30f59\n",
      "\n",
      "mwait 0f01c9\n",
      "\n",
      "neg MB f6/3\n",
      "neg MD f7/3\n",
      "neg MQ wf7/3\n",
      "neg MW f7/3\n",
      "\n",
      "nop 90\n",
      "nop MD 0f1f/0\n",
      "nop MW 0f1f/0\n",
      "\n",
      "not MB f6/2\n",
      "not MD f7/2\n",
      "not MQ wf7/2\n",
      "not MW f7/2\n",
      "\n",
      "or 0B IB 0c\n",
      "or 0D ID 0d\n",
      "or 0Q ID w0d\n",
      "or 0W IW 0d\n",
      "or MB IB 80/1\n",
      "or MB RB 08\n",
      "or MD IB 83/1\n",
      "or MD ID 81/1\n",
      "or MD RD 09\n",
      "or MQ IB w83/1\n",
      "or MQ ID w81/1\n",
      "or MQ RQ w09\n",
      "or MW IB 83/1\n",
      "or MW IW 81/1\n",
      "or MW RW 09\n",
      "or RB MB 0a\n",
      "or RD MD 0b\n",
      "or RQ MQ w0b\n",
      "or RW MW 0b\n",
      "\n",
      "orpd RX MX p660f56\n",
      "\n",
      "orps RX MX 0f56\n",
      "\n",
      "out 2W 0B ee\n",
      "out 2W 0D ef\n",
      "out 2W 0W ef\n",
      "out IB 0B e6\n",
      "out IB 0D e7\n",
      "out IB 0W e7\n",
      "\n",
      "outs 2W MB 6e\n",
      "outs 2W MD 6f\n",
      "outs 2W MW 6f\n",
      "\n",
      "outsb 6e\n",
      "\n",
      "outsd 6f\n",
      "\n",
      "outsw 6f\n",
      "\n",
      "pabsb RX MX p660f381c\n",
      "\n",
      "pabsd RX MX p660f381e\n",
      "\n",
      "pabsw RX MX p660f381d\n",
      "\n",
      "packssdw RX MX p660f6b\n",
      "\n",
      "packsswb RX MX p660f63\n",
      "\n",
      "packusdw RX MX p660f382b\n",
      "\n",
      "packuswb RX MX p660f67\n",
      "\n",
      "paddb RX MX p660ffc\n",
      "\n",
      "paddd RX MX p660ffe\n",
      "\n",
      "paddq RX MX p660fd4\n",
      "\n",
      "paddsb RX MX p660fec\n",
      "\n",
      "paddsw RX MX p660fed\n",
      "\n",
      "paddusb RX MX p660fdc\n",
      "\n",
      "paddusw RX MX p660fdd\n",
      "\n",
      "paddw RX MX p660ffd\n",
      "\n",
      "palignr RX MX IB p660f3a0f\n",
      "\n",
      "pand RX MX p660fdb\n",
      "\n",
      "pandn RX MX p660fdf\n",
      "\n",
      "pause pf390\n",
      "\n",
      "pavgb RX MX p660fe0\n",
      "\n",
      "pavgw RX MX p660fe3\n",
      "\n",
      "pblendvb RX MX p660f3810\n",
      "\n",
      "pblendw RX MX IB p660f3a0e\n",
      "\n",
      "pclmulqdq RX MX IB p660f3a44\n",
      "\n",
      "pcmpeqb RX MX p660f74\n",
      "\n",
      "pcmpeqd RX MX p660f76\n",
      "\n",
      "pcmpeqq RX MX p660f3829\n",
      "\n",
      "pcmpeqw RX MX p660f75\n",
      "\n",
      "pcmpestri RX MX IB p660f3a61\n",
      "\n",
      "pcmpestrm RX MX IB p660f3a60\n",
      "\n",
      "pcmpgtb RX MX p660f64\n",
      "\n",
      "pcmpgtd RX MX p660f66\n",
      "\n",
      "pcmpgtq RX MX p660f3837\n",
      "\n",
      "pcmpgtw RX MX p660f65\n",
      "\n",
      "pcmpistri RX MX IB p660f3a63\n",
      "\n",
      "pcmpistrm RX MX IB p660f3a62\n",
      "\n",
      "pconfig 0f01c5\n",
      "\n",
      "pextrb MB RX IB p660f3a14\n",
      "\n",
      "pextrd MD RX IB p660f3a16\n",
      "\n",
      "pextrq MQ RX IB p66w0f3a16\n",
      "\n",
      "pextrw RD MX IB p660fc5\n",
      "\n",
      "phaddd RX MX p660f3802\n",
      "\n",
      "phaddsw RX MX p660f3803\n",
      "\n",
      "phaddw RX MX p660f3801\n",
      "\n",
      "phminposuw RX MX p660f3841\n",
      "\n",
      "phsubd RX MX p660f3806\n",
      "\n",
      "phsubsw RX MX p660f3807\n",
      "\n",
      "phsubw RX MX p660f3805\n",
      "\n",
      "pinsrb RX MB IB p660f3a20\n",
      "pinsrb RX RD IB p660f3a20\n",
      "\n",
      "pinsrd RX MD IB p660f3a22\n",
      "\n",
      "pinsrq RX MQ IB p66w0f3a22\n",
      "\n",
      "pinsrw MX MW IB p660fc4\n",
      "pinsrw MX RD IB p660fc4\n",
      "\n",
      "pmaddubsw RX MX p660f3804\n",
      "\n",
      "pmaddwd RX MX p660ff5\n",
      "\n",
      "pmaxsb RX MX p660f383c\n",
      "\n",
      "pmaxsd RX MX p660f383d\n",
      "\n",
      "pmaxsw RX MX p660fee\n",
      "\n",
      "pmaxub RX MX p660fde\n",
      "\n",
      "pmaxud RX MX p660f383f\n",
      "\n",
      "pmaxuw RX MX p660f383e\n",
      "\n",
      "pminsb RX MX p660f3838\n",
      "\n",
      "pminsd RX MX p660f3839\n",
      "\n",
      "pminsw RX MX p660fea\n",
      "\n",
      "pminub RX MX p660fda\n",
      "\n",
      "pminud RX MX p660f383b\n",
      "\n",
      "pminuw RX MX p660f383a\n",
      "\n",
      "pmovmskb RD MX p660fd7\n",
      "\n",
      "pmovsxbd RX MD p660f3821\n",
      "pmovsxbd RX RX p660f3821\n",
      "\n",
      "pmovsxbq RX MW p660f3822\n",
      "pmovsxbq RX RX p660f3822\n",
      "\n",
      "pmovsxbw RX MQ p660f3820\n",
      "pmovsxbw RX RX p660f3820\n",
      "\n",
      "pmovsxdq RX MQ p660f3825\n",
      "pmovsxdq RX RX p660f3825\n",
      "\n",
      "pmovsxwd RX MQ p660f3823\n",
      "pmovsxwd RX RX p660f3823\n",
      "\n",
      "pmovsxwq RX MD p660f3824\n",
      "pmovsxwq RX RX p660f3824\n",
      "\n",
      "pmovzxbd RX MD p660f3831\n",
      "pmovzxbd RX RX p660f3831\n",
      "\n",
      "pmovzxbq RX MW p660f3832\n",
      "pmovzxbq RX RX p660f3832\n",
      "\n",
      "pmovzxbw RX MQ p660f3830\n",
      "pmovzxbw RX RX p660f3830\n",
      "\n",
      "pmovzxdq RX MQ p660f3835\n",
      "pmovzxdq RX RX p660f3835\n",
      "\n",
      "pmovzxwd RX MQ p660f3833\n",
      "pmovzxwd RX RX p660f3833\n",
      "\n",
      "pmovzxwq RX MD p660f3834\n",
      "pmovzxwq RX RX p660f3834\n",
      "\n",
      "pmuldq RX MX p660f3828\n",
      "\n",
      "pmulhrsw RX MX p660f380b\n",
      "\n",
      "pmulhuw RX MX p660fe4\n",
      "\n",
      "pmulhw RX MX p660fe5\n",
      "\n",
      "pmulld RX MX p660f3840\n",
      "\n",
      "pmullw RX MX p660fd5\n",
      "\n",
      "pmuludq RX MX p660ff4\n",
      "\n",
      "pop MQ 8f/0\n",
      "pop MW 8f/0\n",
      "pop RQ 58\n",
      "pop RW 58\n",
      "\n",
      "popcnt RD MD pf30fb8\n",
      "popcnt RQ MQ pf3w0fb8\n",
      "popcnt RW MW pf30fb8\n",
      "\n",
      "popf 9d\n",
      "\n",
      "popfq 9d\n",
      "\n",
      "por RX MX p660feb\n",
      "\n",
      "prefetchnta MB 0f18/0\n",
      "\n",
      "prefetcht0 MB 0f18/1\n",
      "\n",
      "prefetcht1 MB 0f18/2\n",
      "\n",
      "prefetcht2 MB 0f18/3\n",
      "\n",
      "prefetchw MB 0f0d/1\n",
      "\n",
      "psadbw RX MX p660ff6\n",
      "\n",
      "pshufb RX MX p660f3800\n",
      "\n",
      "pshufd RX MX IB p660f70\n",
      "\n",
      "pshufhw RX MX IB pf30f70\n",
      "\n",
      "pshuflw RX MX IB pf20f70\n",
      "\n",
      "psignb RX MX p660f3808\n",
      "\n",
      "psignd RX MX p660f380a\n",
      "\n",
      "psignw RX MX p660f3809\n",
      "\n",
      "pslld RX IB p660f72/6\n",
      "pslld RX MX p660ff2\n",
      "\n",
      "pslldq RX IB p660f73/7\n",
      "\n",
      "psllq RX IB p660f73/6\n",
      "psllq RX MX p660ff3\n",
      "\n",
      "psllw RX IB p660f71/6\n",
      "psllw RX MX p660ff1\n",
      "\n",
      "psrad RX IB p660f72/4\n",
      "psrad RX MX p660fe2\n",
      "\n",
      "psraw RX IB p660f71/4\n",
      "psraw RX MX p660fe1\n",
      "\n",
      "psrld RX IB p660f72/2\n",
      "psrld RX MX p660fd2\n",
      "\n",
      "psrldq RX IB p660f73/3\n",
      "\n",
      "psrlq RX IB p660f73/2\n",
      "psrlq RX MX p660fd3\n",
      "\n",
      "psrlw RX IB p660f71/2\n",
      "psrlw RX MX p660fd1\n",
      "\n",
      "psubb RX MX p660ff8\n",
      "\n",
      "psubd RX MX p660ffa\n",
      "\n",
      "psubq RX MX p660ffb\n",
      "\n",
      "psubsb RX MX p660fe8\n",
      "\n",
      "psubsw RX MX p660fe9\n",
      "\n",
      "psubusb RX MX p660fd8\n",
      "\n",
      "psubusw RX MX p660fd9\n",
      "\n",
      "psubw RX MX p660ff9\n",
      "\n",
      "ptest RX MX p660f3817\n",
      "\n",
      "ptwrite MD pf30fae/4\n",
      "ptwrite MQ pf3w0fae/4\n",
      "\n",
      "punpckhbw RX MX p660f68\n",
      "\n",
      "punpckhdq RX MX p660f6a\n",
      "\n",
      "punpckhqdq RX MX p660f6d\n",
      "\n",
      "punpckhwd RX MX p660f69\n",
      "\n",
      "punpcklbw RX MX p660f60\n",
      "\n",
      "punpckldq RX MX p660f62\n",
      "\n",
      "punpcklqdq RX MX p660f6c\n",
      "\n",
      "punpcklwd RX MX p660f61\n",
      "\n",
      "push IB 6a\n",
      "push ID 68\n",
      "push IW 68\n",
      "push MQ ff/6\n",
      "push MW ff/6\n",
      "push RQ 50\n",
      "push RW 50\n",
      "\n",
      "pushf 9c\n",
      "\n",
      "pushfq 9c\n",
      "\n",
      "rdmsr 0f32\n",
      "\n",
      "rdpid RQ pf30fc7/7\n",
      "\n",
      "rdpkru 0f01ee\n",
      "\n",
      "rdpmc 0f33\n",
      "\n",
      "rdseed RD 0fc7/7\n",
      "rdseed RQ w0fc7/7\n",
      "rdseed RW 0fc7/7\n",
      "\n",
      "rdtsc 0f31\n",
      "\n",
      "rdtscp 0f01f9\n",
      "\n",
      "ret IW c2\n",
      "ret IW ca\n",
      "ret c3\n",
      "ret cb\n",
      "\n",
      "rsm 0faa\n",
      "\n",
      "sbb 0B IB 1c\n",
      "sbb 0D ID 1d\n",
      "sbb 0Q ID w1d\n",
      "sbb 0W IW 1d\n",
      "sbb MB IB 80/3\n",
      "sbb MB RB 18\n",
      "sbb MD IB 83/3\n",
      "sbb MD ID 81/3\n",
      "sbb MD RD 19\n",
      "sbb MQ IB w83/3\n",
      "sbb MQ ID w81/3\n",
      "sbb MQ RQ w19\n",
      "sbb MW IB 83/3\n",
      "sbb MW IW 81/3\n",
      "sbb MW RW 19\n",
      "sbb RB MB 1a\n",
      "sbb RD MD 1b\n",
      "sbb RQ MQ w1b\n",
      "sbb RW MW 1b\n",
      "\n",
      "scas MB ae\n",
      "scas MD af\n",
      "scas MQ waf\n",
      "scas MW af\n",
      "\n",
      "scasb ae\n",
      "\n",
      "scasd af\n",
      "\n",
      "scasq waf\n",
      "\n",
      "scasw af\n",
      "\n",
      "serialize 0f01e8\n",
      "\n",
      "seta MB 0f97\n",
      "\n",
      "setae MB 0f93\n",
      "\n",
      "setb MB 0f92\n",
      "\n",
      "setbe MB 0f96\n",
      "\n",
      "setc MB 0f92\n",
      "\n",
      "sete MB 0f94\n",
      "\n",
      "setg MB 0f9f\n",
      "\n",
      "setge MB 0f9d\n",
      "\n",
      "setl MB 0f9c\n",
      "\n",
      "setle MB 0f9e\n",
      "\n",
      "setna MB 0f96\n",
      "\n",
      "setnae MB 0f92\n",
      "\n",
      "setnb MB 0f93\n",
      "\n",
      "setnbe MB 0f97\n",
      "\n",
      "setnc MB 0f93\n",
      "\n",
      "setne MB 0f95\n",
      "\n",
      "setng MB 0f9e\n",
      "\n",
      "setnge MB 0f9c\n",
      "\n",
      "setnl MB 0f9d\n",
      "\n",
      "setnle MB 0f9f\n",
      "\n",
      "setno MB 0f91\n",
      "\n",
      "setnp MB 0f9b\n",
      "\n",
      "setns MB 0f99\n",
      "\n",
      "setnz MB 0f95\n",
      "\n",
      "seto MB 0f90\n",
      "\n",
      "setp MB 0f9a\n",
      "\n",
      "setpe MB 0f9a\n",
      "\n",
      "setpo MB 0f9b\n",
      "\n",
      "sets MB 0f98\n",
      "\n",
      "setssbsy pf30f01e8\n",
      "\n",
      "setz MB 0f94\n",
      "\n",
      "sfence 0faef8\n",
      "\n",
      "sha1msg1 RX MX 0f38c9\n",
      "\n",
      "sha1msg2 RX MX 0f38ca\n",
      "\n",
      "sha1nexte RX MX 0f38c8\n",
      "\n",
      "sha1rnds4 RX MX IB 0f3acc\n",
      "\n",
      "sha256msg1 RX MX 0f38cc\n",
      "\n",
      "sha256msg2 RX MX 0f38cd\n",
      "\n",
      "sha256rnds2 RX MX 0f38cb\n",
      "\n",
      "shld MD RD 1B 0fa5\n",
      "shld MD RD IB 0fa4\n",
      "shld MQ RQ 1B w0fa5\n",
      "shld MQ RQ IB w0fa4\n",
      "shld MW RW 1B 0fa5\n",
      "shld MW RW IB 0fa4\n",
      "\n",
      "shrd MD RD 1B 0fad\n",
      "shrd MD RD IB 0fac\n",
      "shrd MQ RQ 1B w0fad\n",
      "shrd MQ RQ IB w0fac\n",
      "shrd MW RW 1B 0fad\n",
      "shrd MW RW IB 0fac\n",
      "\n",
      "shufpd RX MX IB p660fc6\n",
      "\n",
      "shufps RX MX IB 0fc6\n",
      "\n",
      "sldt MW 0f00/0\n",
      "\n",
      "smsw MW 0f01/4\n",
      "smsw RD 0f01/4\n",
      "smsw RQ w0f01/4\n",
      "\n",
      "sqrtpd RX MX p660f51\n",
      "\n",
      "sqrtps RX MX 0f51\n",
      "\n",
      "sqrtsd RX MQ pf20f51\n",
      "sqrtsd RX RX pf20f51\n",
      "\n",
      "sqrtss RX MD pf30f51\n",
      "sqrtss RX RX pf30f51\n",
      "\n",
      "stac 0f01cb\n",
      "\n",
      "stc f9\n",
      "\n",
      "std fd\n",
      "\n",
      "sti fb\n",
      "\n",
      "stos MB aa\n",
      "stos MD ab\n",
      "stos MQ wab\n",
      "stos MW ab\n",
      "\n",
      "stosb aa\n",
      "\n",
      "stosd ab\n",
      "\n",
      "stosq wab\n",
      "\n",
      "stosw ab\n",
      "\n",
      "str MW 0f00/1\n",
      "\n",
      "sub 0B IB 2c\n",
      "sub 0D ID 2d\n",
      "sub 0Q ID w2d\n",
      "sub 0W IW 2d\n",
      "sub MB IB 80/5\n",
      "sub MB RB 28\n",
      "sub MD IB 83/5\n",
      "sub MD ID 81/5\n",
      "sub MD RD 29\n",
      "sub MQ IB w83/5\n",
      "sub MQ ID w81/5\n",
      "sub MQ RQ w29\n",
      "sub MW IB 83/5\n",
      "sub MW IW 81/5\n",
      "sub MW RW 29\n",
      "sub RB MB 2a\n",
      "sub RD MD 2b\n",
      "sub RQ MQ w2b\n",
      "sub RW MW 2b\n",
      "\n",
      "subpd RX MX p660f5c\n",
      "\n",
      "subps RX MX 0f5c\n",
      "\n",
      "subsd RX MQ pf20f5c\n",
      "subsd RX RX pf20f5c\n",
      "\n",
      "subss RX MD pf30f5c\n",
      "subss RX RX pf30f5c\n",
      "\n",
      "swapgs 0f01f8\n",
      "\n",
      "syscall 0f05\n",
      "\n",
      "sysenter 0f34\n",
      "\n",
      "sysexit 0f35\n",
      "sysexit w0f35\n",
      "\n",
      "sysret 0f07\n",
      "sysret w0f07\n",
      "\n",
      "test 0B IB a8\n",
      "test 0D ID a9\n",
      "test 0Q ID wa9\n",
      "test 0W IW a9\n",
      "test MB IB f6/0\n",
      "test MB RB 84\n",
      "test MD ID f7/0\n",
      "test MD RD 85\n",
      "test MQ ID wf7/0\n",
      "test MQ RQ w85\n",
      "test MW IW f7/0\n",
      "test MW RW 85\n",
      "\n",
      "tzcnt RD MD pf30fbc\n",
      "tzcnt RQ MQ pf3w0fbc\n",
      "tzcnt RW MW pf30fbc\n",
      "\n",
      "ucomisd RX MQ p660f2e\n",
      "ucomisd RX RX p660f2e\n",
      "\n",
      "ucomiss RX MD 0f2e\n",
      "ucomiss RX RX 0f2e\n",
      "\n",
      "ud01 RD MD 0fff\n",
      "\n",
      "ud1 RD MD 0fb9\n",
      "\n",
      "ud2 0f0b\n",
      "\n",
      "unpckhpd RX MX p660f15\n",
      "\n",
      "unpckhps RX MX 0f15\n",
      "\n",
      "unpcklpd RX MX p660f14\n",
      "\n",
      "unpcklps RX MX 0f14\n",
      "\n",
      "verr MW 0f00/4\n",
      "\n",
      "verw MW 0f00/5\n",
      "\n",
      "wait 9b\n",
      "\n",
      "wbinvd 0f09\n",
      "\n",
      "wrmsr 0f30\n",
      "\n",
      "wrpkru 0f01ef\n",
      "\n",
      "xabort IB c6f8\n",
      "\n",
      "xadd MB RB 0fc0\n",
      "xadd MD RD 0fc1\n",
      "xadd MQ RQ w0fc1\n",
      "xadd MW RW 0fc1\n",
      "\n",
      "xbegin RD c7f8\n",
      "xbegin RW c7f8\n",
      "\n",
      "xchg 0D RD 90\n",
      "xchg 0Q RQ w90\n",
      "xchg 0W RW 90\n",
      "xchg MB RB 86\n",
      "xchg MD RD 87\n",
      "xchg MQ RQ w87\n",
      "xchg MW RW 87\n",
      "xchg RB MB 86\n",
      "xchg RD 0D 90\n",
      "xchg RD MD 87\n",
      "xchg RQ 0Q w90\n",
      "xchg RQ MQ w87\n",
      "xchg RW 0W 90\n",
      "xchg RW MW 87\n",
      "\n",
      "xend 0f01d5\n",
      "\n",
      "xgetbv 0f01d0\n",
      "\n",
      "xlat MB d7\n",
      "\n",
      "xlatb d7\n",
      "xlatb wd7\n",
      "\n",
      "xor 0B IB 34\n",
      "xor 0D ID 35\n",
      "xor 0Q ID w35\n",
      "xor 0W IW 35\n",
      "xor MB IB 80/6\n",
      "xor MB RB 30\n",
      "xor MD IB 83/6\n",
      "xor MD ID 81/6\n",
      "xor MD RD 31\n",
      "xor MQ IB w83/6\n",
      "xor MQ ID w81/6\n",
      "xor MQ RQ w31\n",
      "xor MW IB 83/6\n",
      "xor MW IW 81/6\n",
      "xor MW RW 31\n",
      "xor RB MB 32\n",
      "xor RD MD 33\n",
      "xor RQ MQ w33\n",
      "xor RW MW 33\n",
      "\n",
      "xorpd RX MX p660f57\n",
      "\n",
      "xorps RX MX 0f57\n"
     ]
    }
   ],
   "source": [
    "new = [x for x in s]\n",
    "s.sort()\n",
    "prev = s[0].split(' ')[0]\n",
    "for line in s:\n",
    "\tif line.split(' ')[0] != prev:\n",
    "\t\tprint()\n",
    "\tprev = line.split(' ')[0]\n",
    "\tprint(line)\n",
    "s = new"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.2"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
