// Seed: 275282679
module module_0 (
    input tri1 id_0
);
  initial begin : LABEL_0
    `define pp_2 0
  end
  tri0 id_3 = -1;
  tri1 id_4;
  assign id_4 = -1 - id_3;
  assign id_3 = -1 || -1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    output wor id_4,
    output wire id_5,
    output tri0 id_6,
    input wand id_7,
    output tri1 id_8
    , id_15,
    output tri id_9,
    output uwire id_10,
    input wand id_11,
    input uwire id_12,
    output wand id_13
);
  wire id_16;
  module_0 modCall_1 (id_12);
  assign modCall_1.id_3 = 0;
  assign id_9 = id_1;
  int id_17;
  ;
endmodule
