
Use this
```SystemVerilog
function dut(.a(a), .b(b));
```
