

================================================================
== Vitis HLS Report for 'argmax_Pipeline_digit_loop'
================================================================
* Date:           Sun Nov 10 15:49:35 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.097 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- digit_loop  |        9|        9|         2|          1|          1|     9|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       56|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       31|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       31|      110|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_107_p2           |         +|   0|  0|  12|           4|           1|
    |icmp_ln1081_fu_128_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln189_fu_96_p2     |      icmp|   0|  0|   9|           4|           4|
    |max_V_1_fu_141_p3       |    select|   0|  0|  16|           1|          16|
    |select_ln190_fu_134_p3  |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  56|          27|          43|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    4|          8|
    |i_fu_44                  |   9|          2|    4|          8|
    |max_V_fu_36              |   9|          2|   16|         32|
    |max_id_V_fu_40           |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   30|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_3_reg_185              |   4|   0|    4|          0|
    |i_fu_44                  |   4|   0|    4|          0|
    |max_V_fu_36              |  16|   0|   16|          0|
    |max_id_V_fu_40           |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  argmax_Pipeline_digit_loop|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  argmax_Pipeline_digit_loop|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  argmax_Pipeline_digit_loop|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  argmax_Pipeline_digit_loop|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  argmax_Pipeline_digit_loop|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  argmax_Pipeline_digit_loop|  return value|
|sext_ln187           |   in|   10|     ap_none|                  sext_ln187|        scalar|
|input_r_address0     |  out|    4|   ap_memory|                     input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|                     input_r|         array|
|input_r_q0           |   in|   10|   ap_memory|                     input_r|         array|
|max_id_V_out         |  out|    4|      ap_vld|                max_id_V_out|       pointer|
|max_id_V_out_ap_vld  |  out|    1|      ap_vld|                max_id_V_out|       pointer|
+---------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_V = alloca i32 1"   --->   Operation 5 'alloca' 'max_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_id_V = alloca i32 1"   --->   Operation 6 'alloca' 'max_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln187_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln187"   --->   Operation 8 'read' 'sext_ln187_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln187_cast = sext i10 %sext_ln187_read"   --->   Operation 9 'sext' 'sext_ln187_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 1, i4 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %max_id_V"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 %sext_ln187_cast, i16 %max_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [./layer.h:189]   --->   Operation 14 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "%icmp_ln189 = icmp_eq  i4 %i_3, i4 10" [./layer.h:189]   --->   Operation 16 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %icmp_ln189, void %for.body.split, void %for.end.exitStub" [./layer.h:189]   --->   Operation 18 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i_3" [./layer.h:189]   --->   Operation 19 'zext' 'i_cast' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i10 %input_r, i64 0, i64 %i_cast"   --->   Operation 20 'getelementptr' 'input_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.68ns)   --->   "%input_load = load i4 %input_addr"   --->   Operation 21 'load' 'input_load' <Predicate = (!icmp_ln189)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%i_4 = add i4 %i_3, i4 1" [./layer.h:189]   --->   Operation 22 'add' 'i_4' <Predicate = (!icmp_ln189)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln189 = store i4 %i_4, i4 %i" [./layer.h:189]   --->   Operation 23 'store' 'store_ln189' <Predicate = (!icmp_ln189)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%max_id_V_load = load i4 %max_id_V"   --->   Operation 35 'load' 'max_id_V_load' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %max_id_V_out, i4 %max_id_V_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln189)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%max_V_load = load i16 %max_V" [./layer.h:190]   --->   Operation 24 'load' 'max_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%max_id_V_load_1 = load i4 %max_id_V" [./layer.h:190]   --->   Operation 25 'load' 'max_id_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./layer.h:187]   --->   Operation 26 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.68ns)   --->   "%input_load = load i4 %input_addr"   --->   Operation 27 'load' 'input_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1081 = sext i10 %input_load"   --->   Operation 28 'sext' 'sext_ln1081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.67ns)   --->   "%icmp_ln1081 = icmp_slt  i16 %max_V_load, i16 %sext_ln1081"   --->   Operation 29 'icmp' 'icmp_ln1081' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.35ns)   --->   "%select_ln190 = select i1 %icmp_ln1081, i4 %i_3, i4 %max_id_V_load_1" [./layer.h:190]   --->   Operation 30 'select' 'select_ln190' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.24ns)   --->   "%max_V_1 = select i1 %icmp_ln1081, i16 %sext_ln1081, i16 %max_V_load" [./layer.h:190]   --->   Operation 31 'select' 'max_V_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln189 = store i4 %select_ln190, i4 %max_id_V" [./layer.h:189]   --->   Operation 32 'store' 'store_ln189' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln189 = store i16 %max_V_1, i16 %max_V" [./layer.h:189]   --->   Operation 33 'store' 'store_ln189' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln189 = br void %for.body" [./layer.h:189]   --->   Operation 34 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln187]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_id_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_V              (alloca           ) [ 011]
max_id_V           (alloca           ) [ 011]
i                  (alloca           ) [ 010]
sext_ln187_read    (read             ) [ 000]
sext_ln187_cast    (sext             ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_3                (load             ) [ 011]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln189         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
br_ln189           (br               ) [ 000]
i_cast             (zext             ) [ 000]
input_addr         (getelementptr    ) [ 011]
i_4                (add              ) [ 000]
store_ln189        (store            ) [ 000]
max_V_load         (load             ) [ 000]
max_id_V_load_1    (load             ) [ 000]
specloopname_ln187 (specloopname     ) [ 000]
input_load         (load             ) [ 000]
sext_ln1081        (sext             ) [ 000]
icmp_ln1081        (icmp             ) [ 000]
select_ln190       (select           ) [ 000]
max_V_1            (select           ) [ 000]
store_ln189        (store            ) [ 000]
store_ln189        (store            ) [ 000]
br_ln189           (br               ) [ 000]
max_id_V_load      (load             ) [ 000]
write_ln0          (write            ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln187">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln187"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_id_V_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_id_V_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="max_V_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_V/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="max_id_V_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_id_V/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="sext_ln187_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="10" slack="0"/>
<pin id="50" dir="0" index="1" bw="10" slack="0"/>
<pin id="51" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln187_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln0_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="input_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="10" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="4" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln187_cast_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln187_cast/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="4" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_3_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln189_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_4_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln189_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="max_V_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="1"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_V_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="max_id_V_load_1_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="1"/>
<pin id="123" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_id_V_load_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln1081_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1081/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln1081_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1081/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="select_ln190_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="1"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="max_V_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln189_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="1"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln189_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="1"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="max_id_V_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_id_V_load/1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="max_V_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="max_V "/>
</bind>
</comp>

<comp id="170" class="1005" name="max_id_V_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="max_id_V "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_3_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="input_addr_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="48" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="74" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="127"><net_src comp="68" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="118" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="124" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="121" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="128" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="124" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="118" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="134" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="141" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="166"><net_src comp="36" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="173"><net_src comp="40" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="181"><net_src comp="44" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="188"><net_src comp="93" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="196"><net_src comp="61" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: max_id_V_out | {1 }
 - Input state : 
	Port: argmax_Pipeline_digit_loop : sext_ln187 | {1 }
	Port: argmax_Pipeline_digit_loop : input_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln189 : 2
		br_ln189 : 3
		i_cast : 2
		input_addr : 3
		input_load : 4
		i_4 : 2
		store_ln189 : 3
		max_id_V_load : 1
		write_ln0 : 2
	State 2
		sext_ln1081 : 1
		icmp_ln1081 : 2
		select_ln190 : 3
		max_V_1 : 3
		store_ln189 : 4
		store_ln189 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln189_fu_96      |    0    |    9    |
|          |     icmp_ln1081_fu_128     |    0    |    13   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln190_fu_134    |    0    |    4    |
|          |       max_V_1_fu_141       |    0    |    16   |
|----------|----------------------------|---------|---------|
|    add   |         i_4_fu_107         |    0    |    12   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln187_read_read_fu_48 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_54   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln187_cast_fu_74   |    0    |    0    |
|          |     sext_ln1081_fu_124     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        i_cast_fu_102       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    54   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_3_reg_185   |    4   |
|     i_reg_178    |    4   |
|input_addr_reg_193|    4   |
|   max_V_reg_163  |   16   |
| max_id_V_reg_170 |    4   |
+------------------+--------+
|       Total      |   32   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   54   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   32   |   63   |
+-----------+--------+--------+--------+
