#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May 16 13:12:00 2023
# Process ID: 13232
# Current directory: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6336 C:\Users\paw\Desktop\AAUSAT6_P4\projects\fpga\FPGAStateMachineProject\FPGAStateMachineProject.xpr
# Log file: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/vivado.log
# Journal file: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject\vivado.jou
# Running On: LAPTOP-5FSB23OP, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/paw/Desktop/Alle semestre/P4/FPGAStateMachineProject' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/paw/Desktop/AppData/Roaming/Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store'; using path 'C:/Users/paw/AppData/Roaming/Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.gen/sources_1'.
WARNING: [Project 1-312] File not found as 'C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/project_1/Cmod-A7-Master.xdc'; using path 'C:/Users/paw/Desktop/Alle semestre/P4/project_1/Cmod-A7-Master.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/project_1/Cmod-A7-Master.xdc'; using path 'C:/Users/paw/Desktop/Alle semestre/P4/project_1/Cmod-A7-Master.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/project_1/Cmod-A7-Master.xdc'; using path 'C:/Users/paw/Desktop/Alle semestre/P4/project_1/Cmod-A7-Master.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1784.312 ; gain = 370.203
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B792D0A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3941.648 ; gain = 2156.891
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 13:19:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 13:19:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 13:24:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 13:24:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 13:29:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 13:29:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 13:35:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 13:35:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 13:47:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 13:47:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 13:51:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 13:51:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 13:56:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 13:56:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 13:58:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 13:58:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 14:05:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 14:05:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 14:11:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 14:11:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 14:18:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 14:18:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 14:20:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 14:30:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 14:30:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 14:33:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 14:33:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 14:42:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 14:42:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 14:46:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 14:46:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 14:54:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 14:54:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 15:10:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 15:10:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 15:15:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 15:15:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 15:30:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 15:30:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328B792D0A
close [ open C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/sources_1/new/hej.vhd w ]
add_files C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/sources_1/new/hej.vhd
update_compile_order -fileset sources_1
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B792D0A
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 16:43:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 16:43:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 16:46:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 16:46:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.srcs/utils_1/imports/synth_1/StateMachine.dcp with file C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/StateMachine.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 16:49:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 16:49:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 16:51:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/synth_1/runme.log
[Tue May 16 16:51:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paw/Desktop/AAUSAT6_P4/projects/fpga/FPGAStateMachineProject/FPGAStateMachineProject.runs/impl_1/StateMachine.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328B792D0A
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 16 16:56:30 2023...
