// Seed: 1926219481
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    output wor id_9,
    output tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wire id_16,
    input tri id_17,
    input wand id_18,
    input tri id_19,
    input wor id_20
);
  initial @(posedge -1);
  assign module_1.id_2 = 0;
  logic id_22;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input tri id_2,
    input wire id_3
);
  buf primCall (id_1, id_2);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_3,
      id_2,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_0,
      id_3
  );
endmodule
