Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date             : Mon Aug 08 19:05:03 2016
| Host             : TAKAGIWA-L running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : sjtrax
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.269 |
| Dynamic (W)              | 0.019 |
| Device Static (W)        | 0.251 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 84.7  |
| Junction Temperature (C) | 25.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.001 |        4 |       --- |             --- |
| Slice Logic              |     0.006 |     8383 |       --- |             --- |
|   LUT as Logic           |     0.005 |     3477 |    303600 |            1.15 |
|   CARRY4                 |    <0.001 |      227 |     75900 |            0.30 |
|   Register               |    <0.001 |     3149 |    607200 |            0.52 |
|   F7/F8 Muxes            |    <0.001 |      226 |    303600 |            0.07 |
|   LUT as Shift Register  |    <0.001 |       87 |    130800 |            0.07 |
|   LUT as Distributed RAM |    <0.001 |       24 |    130800 |            0.02 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      628 |       --- |             --- |
| Signals                  |     0.007 |     6987 |       --- |             --- |
| Block RAM                |    <0.001 |      146 |      1030 |           14.17 |
| I/O                      |     0.004 |       13 |       700 |            1.86 |
| Static Power             |     0.251 |          |           |                 |
| Total                    |     0.269 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.153 |       0.015 |      0.137 |
| Vccaux    |       1.800 |     0.039 |       0.002 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.000 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| Clock                                                               | Domain                                     | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |            60.0 |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------+-----------+
| Name                                                                    | Power (W) |
+-------------------------------------------------------------------------+-----------+
| sjtrax                                                                  |     0.019 |
|   dbg_hub                                                               |     0.001 |
|     inst                                                                |     0.001 |
|       CORE_XSDB.UUT_MASTER                                              |     0.001 |
|         U_ICON_INTERFACE                                                |    <0.001 |
|           U_CMD1                                                        |    <0.001 |
|           U_CMD2                                                        |    <0.001 |
|           U_CMD3                                                        |    <0.001 |
|           U_CMD4                                                        |    <0.001 |
|           U_CMD5                                                        |    <0.001 |
|           U_CMD6_RD                                                     |    <0.001 |
|             U_RD_FIFO                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                           |    <0.001 |
|                   gconvfifo.rf                                          |    <0.001 |
|                     grf.rf                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                         gr1.rfwft                                       |    <0.001 |
|                         gras.rsts                                       |    <0.001 |
|                         rpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                         gwas.wsts                                       |    <0.001 |
|                         wpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                             |    <0.001 |
|                         gdm.dm                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                              |    <0.001 |
|                           RAM_reg_0_15_12_15                            |    <0.001 |
|                           RAM_reg_0_15_6_11                             |    <0.001 |
|                       rstblk                                            |    <0.001 |
|           U_CMD6_WR                                                     |    <0.001 |
|             U_WR_FIFO                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                           |    <0.001 |
|                   gconvfifo.rf                                          |    <0.001 |
|                     grf.rf                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                         gras.rsts                                       |    <0.001 |
|                         rpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                         gwas.wsts                                       |    <0.001 |
|                         wpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                             |    <0.001 |
|                         gdm.dm                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                              |    <0.001 |
|                           RAM_reg_0_15_12_15                            |    <0.001 |
|                           RAM_reg_0_15_6_11                             |    <0.001 |
|                       rstblk                                            |    <0.001 |
|           U_CMD7_CTL                                                    |    <0.001 |
|           U_CMD7_STAT                                                   |    <0.001 |
|           U_STATIC_STATUS                                               |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                       |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                  |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                           |    <0.001 |
|           U_RD_ABORT_FLAG                                               |    <0.001 |
|           U_RD_REQ_FLAG                                                 |    <0.001 |
|           U_TIMER                                                       |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                   |    <0.001 |
|       CORE_XSDB.U_ICON                                                  |    <0.001 |
|         U_CMD                                                           |    <0.001 |
|         U_STAT                                                          |    <0.001 |
|         U_SYNC                                                          |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                            |    <0.001 |
|   i_bot                                                                 |     0.004 |
|     i_board_area                                                        |    <0.001 |
|     i_color_tile                                                        |    <0.001 |
|     i_is_consistent_placement                                           |    <0.001 |
|     i_is_isolated                                                       |    <0.001 |
|     i_is_prohibited_3                                                   |    <0.001 |
|     i_lookup_occupied                                                   |    <0.001 |
|     i_map_arbiter                                                       |    <0.001 |
|     i_map_board                                                         |     0.002 |
|       i_mem                                                             |     0.002 |
|         i_mem                                                           |    <0.001 |
|           U0                                                            |    <0.001 |
|             inst_blk_mem_gen                                            |    <0.001 |
|               gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                 valid.cstr                                              |    <0.001 |
|                   bindec_a.bindec_inst_a                                |    <0.001 |
|                   has_mux_a.A                                           |    <0.001 |
|                   ramloop[0].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[10].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[11].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[12].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[13].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[14].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[15].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[16].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[17].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[18].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[19].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[1].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[20].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[21].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[22].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[23].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[24].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[25].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[26].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[27].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[28].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[29].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[2].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[30].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[31].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[32].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[33].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[3].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[4].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[5].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[6].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[7].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[8].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[9].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|         i_shadow_mem                                                    |    <0.001 |
|           U0                                                            |    <0.001 |
|             inst_blk_mem_gen                                            |    <0.001 |
|               gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                 valid.cstr                                              |    <0.001 |
|                   bindec_a.bindec_inst_a                                |    <0.001 |
|                   has_mux_a.A                                           |    <0.001 |
|                   ramloop[0].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[10].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[11].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[12].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[13].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[14].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[15].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[16].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[17].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[18].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[19].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[1].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[20].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[21].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[22].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[23].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[24].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[25].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[26].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[27].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[28].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[29].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[2].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[30].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[31].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[32].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[33].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[3].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[4].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[5].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[6].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[7].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[8].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[9].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|     i_map_board_color                                                   |     0.002 |
|       i_mem                                                             |     0.002 |
|         i_mem                                                           |    <0.001 |
|           U0                                                            |    <0.001 |
|             inst_blk_mem_gen                                            |    <0.001 |
|               gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                 valid.cstr                                              |    <0.001 |
|                   bindec_a.bindec_inst_a                                |    <0.001 |
|                   has_mux_a.A                                           |    <0.001 |
|                   ramloop[0].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[10].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[11].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[12].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[13].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[14].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[15].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[16].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[17].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[18].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[19].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[1].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[20].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[21].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[22].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[23].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[24].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[25].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[26].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[27].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[28].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[29].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[2].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[30].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[31].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[32].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[33].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[3].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[4].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[5].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[6].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[7].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[8].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[9].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|         i_shadow_mem                                                    |    <0.001 |
|           U0                                                            |    <0.001 |
|             inst_blk_mem_gen                                            |    <0.001 |
|               gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                 valid.cstr                                              |    <0.001 |
|                   bindec_a.bindec_inst_a                                |    <0.001 |
|                   has_mux_a.A                                           |    <0.001 |
|                   ramloop[0].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[10].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[11].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[12].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[13].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[14].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[15].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[16].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[17].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[18].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[19].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[1].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[20].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[21].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[22].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[23].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[24].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[25].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[26].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[27].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[28].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[29].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[2].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[30].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[31].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[32].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[33].ram.r                                     |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[3].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[4].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[5].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[6].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[7].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[8].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[9].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|     i_map_board_marks                                                   |    <0.001 |
|       i_mem                                                             |    <0.001 |
|     i_map_color_arbiter                                                 |    <0.001 |
|     i_place_getaroundcolors                                             |    <0.001 |
|       i_dc_color_lookup                                                 |    <0.001 |
|       i_dc_map_lookup                                                   |    <0.001 |
|       i_lc_color_lookup                                                 |    <0.001 |
|       i_rc_color_lookup                                                 |    <0.001 |
|       i_rc_map_lookup                                                   |    <0.001 |
|       i_uc_color_lookup                                                 |    <0.001 |
|       i_uc_map_lookup                                                   |    <0.001 |
|     i_rnd_note_gen                                                      |    <0.001 |
|       i_mask_left                                                       |    <0.001 |
|       i_mask_right                                                      |    <0.001 |
|   i_rx_led                                                              |    <0.001 |
|   i_traxif_rx                                                           |    <0.001 |
|   i_traxif_tx                                                           |     0.007 |
|     note_x_div                                                          |     0.003 |
|     note_y_div                                                          |     0.003 |
|   i_try_led                                                             |    <0.001 |
|   i_tx_led                                                              |    <0.001 |
|   i_uart_rx                                                             |    <0.001 |
|   i_uart_tx                                                             |    <0.001 |
|   i_uart_tx_fifo                                                        |    <0.001 |
|     U0                                                                  |    <0.001 |
|       inst_fifo_gen                                                     |    <0.001 |
|         gconvfifo.rf                                                    |    <0.001 |
|           grf.rf                                                        |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|               grhf.rhf                                                  |    <0.001 |
|               grss.rsts                                                 |    <0.001 |
|               rpntr                                                     |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|               gwss.wsts                                                 |    <0.001 |
|               wpntr                                                     |    <0.001 |
|             gntv_or_sync_fifo.mem                                       |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                                  |    <0.001 |
|                 inst_blk_mem_gen                                        |    <0.001 |
|                   gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                     valid.cstr                                          |    <0.001 |
|                       ramloop[0].ram.r                                  |    <0.001 |
|                         prim_noinit.ram                                 |    <0.001 |
|             rstblk                                                      |    <0.001 |
|   notesmongen.i_notes_mon_ila                                           |    <0.001 |
|     U0                                                                  |    <0.001 |
|       ila_core_inst                                                     |    <0.001 |
|         ila_trace_memory_inst                                           |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |    <0.001 |
|             inst_blk_mem_gen                                            |    <0.001 |
|               gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                 valid.cstr                                              |    <0.001 |
|                   ramloop[0].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[1].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|         u_ila_cap_ctrl                                                  |    <0.001 |
|           U_CDONE                                                       |    <0.001 |
|           U_NS0                                                         |    <0.001 |
|           U_NS1                                                         |    <0.001 |
|           u_cap_addrgen                                                 |    <0.001 |
|             U_CMPRESET                                                  |     0.000 |
|             u_cap_sample_counter                                        |    <0.001 |
|               U_SCE                                                     |     0.000 |
|               U_SCMPCE                                                  |     0.000 |
|               U_SCRST                                                   |     0.000 |
|               u_scnt_cmp                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                       u_srlA                                            |     0.000 |
|                       u_srlB                                            |     0.000 |
|                       u_srlC                                            |     0.000 |
|                       u_srlD                                            |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |     0.000 |
|                       u_srlA                                            |     0.000 |
|                       u_srlB                                            |     0.000 |
|                       u_srlC                                            |     0.000 |
|                       u_srlD                                            |     0.000 |
|             u_cap_window_counter                                        |    <0.001 |
|               U_WCE                                                     |     0.000 |
|               U_WHCMPCE                                                 |     0.000 |
|               U_WLCMPCE                                                 |     0.000 |
|               u_wcnt_hcmp                                               |     0.000 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |     0.000 |
|                   DUT                                                   |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                       u_srlA                                            |     0.000 |
|                       u_srlB                                            |     0.000 |
|                       u_srlC                                            |     0.000 |
|                       u_srlD                                            |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |     0.000 |
|                       u_srlA                                            |     0.000 |
|                       u_srlB                                            |     0.000 |
|                       u_srlC                                            |     0.000 |
|                       u_srlD                                            |     0.000 |
|               u_wcnt_lcmp                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                       u_srlA                                            |     0.000 |
|                       u_srlB                                            |     0.000 |
|                       u_srlC                                            |     0.000 |
|                       u_srlD                                            |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |     0.000 |
|                       u_srlA                                            |     0.000 |
|                       u_srlB                                            |     0.000 |
|                       u_srlC                                            |     0.000 |
|                       u_srlD                                            |     0.000 |
|         u_ila_regs                                                      |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|           U_XSDB_SLAVE                                                  |    <0.001 |
|           reg_15                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_16                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_17                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_18                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_19                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_1a                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_6                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_7                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_8                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_80                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_81                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_82                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_83                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_84                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_85                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_887                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_88d                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_890                                                       |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                        |     0.000 |
|           reg_9                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_srl_fff                                                   |    <0.001 |
|           reg_stream_ffd                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_stream_ffe                                                |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                        |     0.000 |
|         u_ila_reset_ctrl                                                |    <0.001 |
|           arm_detection_inst                                            |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|           halt_detection_inst                                           |    <0.001 |
|         u_trig                                                          |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |     0.000 |
|               DUT                                                       |     0.000 |
|         xsdb_memory_read_inst                                           |    <0.001 |
+-------------------------------------------------------------------------+-----------+


