## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Mon Nov 10 21:43:48 India Standard Time 2025
##
vlib work
vlog  half_adder.v
vlog  full_adder.v
vlog  full_adder_tb.v
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps  -L cpld_ver -L uni9000_ver  -lib work full_adder_tb glbl
do {full_adder_tb.udo}
view wave
add wave *
view structure
view signals
run 1000ns
