Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\CPEN430\niostutorial\blinky.qsys --block-symbol-file --output-directory=D:\CPEN430\niostutorial\blinky --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading niostutorial/blinky.qsys
Progress: Reading input file
Progress: Adding clk_main [clock_source 18.0]
Progress: Parameterizing module clk_main
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 18.0]
Progress: Parameterizing module leds
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_ram
Progress: Adding switches [altera_avalon_pio 18.0]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: blinky.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: blinky.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\CPEN430\niostutorial\blinky.qsys --synthesis=VHDL --output-directory=D:\CPEN430\niostutorial\blinky\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading niostutorial/blinky.qsys
Progress: Reading input file
Progress: Adding clk_main [clock_source 18.0]
Progress: Parameterizing module clk_main
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 18.0]
Progress: Parameterizing module leds
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_ram
Progress: Adding switches [altera_avalon_pio 18.0]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: blinky.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: blinky.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: blinky: Generating blinky "blinky" for QUARTUS_SYNTH
Info: cpu: "blinky" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'blinky_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=blinky_jtag_uart --dir=C:/Users/eosgood/AppData/Local/Temp/alt9663_3677788504302481816.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/eosgood/AppData/Local/Temp/alt9663_3677788504302481816.dir/0002_jtag_uart_gen//blinky_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'blinky_jtag_uart'
Info: jtag_uart: "blinky" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: leds: Starting RTL generation for module 'blinky_leds'
Info: leds:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=blinky_leds --dir=C:/Users/eosgood/AppData/Local/Temp/alt9663_3677788504302481816.dir/0003_leds_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/eosgood/AppData/Local/Temp/alt9663_3677788504302481816.dir/0003_leds_gen//blinky_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'blinky_leds'
Info: leds: "blinky" instantiated altera_avalon_pio "leds"
Info: onchip_ram: Starting RTL generation for module 'blinky_onchip_ram'
Info: onchip_ram:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=blinky_onchip_ram --dir=C:/Users/eosgood/AppData/Local/Temp/alt9663_3677788504302481816.dir/0004_onchip_ram_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/eosgood/AppData/Local/Temp/alt9663_3677788504302481816.dir/0004_onchip_ram_gen//blinky_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'blinky_onchip_ram'
Info: onchip_ram: "blinky" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: switches: Starting RTL generation for module 'blinky_switches'
Info: switches:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=blinky_switches --dir=C:/Users/eosgood/AppData/Local/Temp/alt9663_3677788504302481816.dir/0005_switches_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/eosgood/AppData/Local/Temp/alt9663_3677788504302481816.dir/0005_switches_gen//blinky_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'blinky_switches'
Info: switches: "blinky" instantiated altera_avalon_pio "switches"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "blinky" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "blinky" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "blinky" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'blinky_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.0/quartus/bin64//perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=blinky_cpu_cpu --dir=C:/Users/eosgood/AppData/Local/Temp/alt9663_3677788504302481816.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/Users/eosgood/AppData/Local/Temp/alt9663_3677788504302481816.dir/0008_cpu_gen//blinky_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.11.02 13:38:57 (*) Starting Nios II generation
Info: cpu: # 2023.11.02 13:38:57 (*)   Checking for plaintext license.
Info: cpu: # 2023.11.02 13:38:58 (*)   Plaintext license not found.
Info: cpu: # 2023.11.02 13:38:58 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.11.02 13:38:58 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.11.02 13:38:58 (*)   Creating all objects for CPU
Info: cpu: # 2023.11.02 13:38:58 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.11.02 13:38:58 (*)   Creating plain-text RTL
Info: cpu: # 2023.11.02 13:38:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'blinky_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/CPEN430/niostutorial/blinky/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/CPEN430/niostutorial/blinky/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/CPEN430/niostutorial/blinky/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: blinky: Done "blinky" with 28 modules, 40 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
