
hello_ETM:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400d10 <_init>:
  400d10:	d503201f 	nop
  400d14:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  400d18:	910003fd 	mov	x29, sp
  400d1c:	940000ba 	bl	401004 <call_weak_fn>
  400d20:	a8c17bfd 	ldp	x29, x30, [sp], #16
  400d24:	d65f03c0 	ret

Disassembly of section .plt:

0000000000400d30 <.plt>:
  400d30:	a9bf7bf0 	stp	x16, x30, [sp, #-16]!
  400d34:	f00000f0 	adrp	x16, 41f000 <__FRAME_END__+0x17670>
  400d38:	f947fe11 	ldr	x17, [x16, #4088]
  400d3c:	913fe210 	add	x16, x16, #0xff8
  400d40:	d61f0220 	br	x17
  400d44:	d503201f 	nop
  400d48:	d503201f 	nop
  400d4c:	d503201f 	nop

0000000000400d50 <strlen@plt>:
  400d50:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400d54:	f9400211 	ldr	x17, [x16]
  400d58:	91000210 	add	x16, x16, #0x0
  400d5c:	d61f0220 	br	x17

0000000000400d60 <exit@plt>:
  400d60:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400d64:	f9400611 	ldr	x17, [x16, #8]
  400d68:	91002210 	add	x16, x16, #0x8
  400d6c:	d61f0220 	br	x17

0000000000400d70 <__libc_start_main@plt>:
  400d70:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400d74:	f9400a11 	ldr	x17, [x16, #16]
  400d78:	91004210 	add	x16, x16, #0x10
  400d7c:	d61f0220 	br	x17

0000000000400d80 <perror@plt>:
  400d80:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400d84:	f9400e11 	ldr	x17, [x16, #24]
  400d88:	91006210 	add	x16, x16, #0x18
  400d8c:	d61f0220 	br	x17

0000000000400d90 <ftell@plt>:
  400d90:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400d94:	f9401211 	ldr	x17, [x16, #32]
  400d98:	91008210 	add	x16, x16, #0x20
  400d9c:	d61f0220 	br	x17

0000000000400da0 <sprintf@plt>:
  400da0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400da4:	f9401611 	ldr	x17, [x16, #40]
  400da8:	9100a210 	add	x16, x16, #0x28
  400dac:	d61f0220 	br	x17

0000000000400db0 <fork@plt>:
  400db0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400db4:	f9401a11 	ldr	x17, [x16, #48]
  400db8:	9100c210 	add	x16, x16, #0x30
  400dbc:	d61f0220 	br	x17

0000000000400dc0 <fclose@plt>:
  400dc0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400dc4:	f9401e11 	ldr	x17, [x16, #56]
  400dc8:	9100e210 	add	x16, x16, #0x38
  400dcc:	d61f0220 	br	x17

0000000000400dd0 <getpid@plt>:
  400dd0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400dd4:	f9402211 	ldr	x17, [x16, #64]
  400dd8:	91010210 	add	x16, x16, #0x40
  400ddc:	d61f0220 	br	x17

0000000000400de0 <fopen@plt>:
  400de0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400de4:	f9402611 	ldr	x17, [x16, #72]
  400de8:	91012210 	add	x16, x16, #0x48
  400dec:	d61f0220 	br	x17

0000000000400df0 <malloc@plt>:
  400df0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400df4:	f9402a11 	ldr	x17, [x16, #80]
  400df8:	91014210 	add	x16, x16, #0x50
  400dfc:	d61f0220 	br	x17

0000000000400e00 <open@plt>:
  400e00:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400e04:	f9402e11 	ldr	x17, [x16, #88]
  400e08:	91016210 	add	x16, x16, #0x58
  400e0c:	d61f0220 	br	x17

0000000000400e10 <get_nprocs@plt>:
  400e10:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400e14:	f9403211 	ldr	x17, [x16, #96]
  400e18:	91018210 	add	x16, x16, #0x60
  400e1c:	d61f0220 	br	x17

0000000000400e20 <sleep@plt>:
  400e20:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400e24:	f9403611 	ldr	x17, [x16, #104]
  400e28:	9101a210 	add	x16, x16, #0x68
  400e2c:	d61f0220 	br	x17

0000000000400e30 <rewind@plt>:
  400e30:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400e34:	f9403a11 	ldr	x17, [x16, #112]
  400e38:	9101c210 	add	x16, x16, #0x70
  400e3c:	d61f0220 	br	x17

0000000000400e40 <close@plt>:
  400e40:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400e44:	f9403e11 	ldr	x17, [x16, #120]
  400e48:	9101e210 	add	x16, x16, #0x78
  400e4c:	d61f0220 	br	x17

0000000000400e50 <__gmon_start__@plt>:
  400e50:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400e54:	f9404211 	ldr	x17, [x16, #128]
  400e58:	91020210 	add	x16, x16, #0x80
  400e5c:	d61f0220 	br	x17

0000000000400e60 <write@plt>:
  400e60:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400e64:	f9404611 	ldr	x17, [x16, #136]
  400e68:	91022210 	add	x16, x16, #0x88
  400e6c:	d61f0220 	br	x17

0000000000400e70 <fseek@plt>:
  400e70:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400e74:	f9404a11 	ldr	x17, [x16, #144]
  400e78:	91024210 	add	x16, x16, #0x90
  400e7c:	d61f0220 	br	x17

0000000000400e80 <abort@plt>:
  400e80:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400e84:	f9404e11 	ldr	x17, [x16, #152]
  400e88:	91026210 	add	x16, x16, #0x98
  400e8c:	d61f0220 	br	x17

0000000000400e90 <puts@plt>:
  400e90:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400e94:	f9405211 	ldr	x17, [x16, #160]
  400e98:	91028210 	add	x16, x16, #0xa0
  400e9c:	d61f0220 	br	x17

0000000000400ea0 <__ctype_b_loc@plt>:
  400ea0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400ea4:	f9405611 	ldr	x17, [x16, #168]
  400ea8:	9102a210 	add	x16, x16, #0xa8
  400eac:	d61f0220 	br	x17

0000000000400eb0 <mmap@plt>:
  400eb0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400eb4:	f9405a11 	ldr	x17, [x16, #176]
  400eb8:	9102c210 	add	x16, x16, #0xb0
  400ebc:	d61f0220 	br	x17

0000000000400ec0 <sched_yield@plt>:
  400ec0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400ec4:	f9405e11 	ldr	x17, [x16, #184]
  400ec8:	9102e210 	add	x16, x16, #0xb8
  400ecc:	d61f0220 	br	x17

0000000000400ed0 <fread@plt>:
  400ed0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400ed4:	f9406211 	ldr	x17, [x16, #192]
  400ed8:	91030210 	add	x16, x16, #0xc0
  400edc:	d61f0220 	br	x17

0000000000400ee0 <sched_setaffinity@plt>:
  400ee0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400ee4:	f9406611 	ldr	x17, [x16, #200]
  400ee8:	91032210 	add	x16, x16, #0xc8
  400eec:	d61f0220 	br	x17

0000000000400ef0 <free@plt>:
  400ef0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400ef4:	f9406a11 	ldr	x17, [x16, #208]
  400ef8:	91034210 	add	x16, x16, #0xd0
  400efc:	d61f0220 	br	x17

0000000000400f00 <strchr@plt>:
  400f00:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400f04:	f9406e11 	ldr	x17, [x16, #216]
  400f08:	91036210 	add	x16, x16, #0xd8
  400f0c:	d61f0220 	br	x17

0000000000400f10 <fwrite@plt>:
  400f10:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400f14:	f9407211 	ldr	x17, [x16, #224]
  400f18:	91038210 	add	x16, x16, #0xe0
  400f1c:	d61f0220 	br	x17

0000000000400f20 <munmap@plt>:
  400f20:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400f24:	f9407611 	ldr	x17, [x16, #232]
  400f28:	9103a210 	add	x16, x16, #0xe8
  400f2c:	d61f0220 	br	x17

0000000000400f30 <read@plt>:
  400f30:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400f34:	f9407a11 	ldr	x17, [x16, #240]
  400f38:	9103c210 	add	x16, x16, #0xf0
  400f3c:	d61f0220 	br	x17

0000000000400f40 <sysconf@plt>:
  400f40:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400f44:	f9407e11 	ldr	x17, [x16, #248]
  400f48:	9103e210 	add	x16, x16, #0xf8
  400f4c:	d61f0220 	br	x17

0000000000400f50 <clock_nanosleep@plt>:
  400f50:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400f54:	f9408211 	ldr	x17, [x16, #256]
  400f58:	91040210 	add	x16, x16, #0x100
  400f5c:	d61f0220 	br	x17

0000000000400f60 <printf@plt>:
  400f60:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400f64:	f9408611 	ldr	x17, [x16, #264]
  400f68:	91042210 	add	x16, x16, #0x108
  400f6c:	d61f0220 	br	x17

0000000000400f70 <__assert_fail@plt>:
  400f70:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400f74:	f9408a11 	ldr	x17, [x16, #272]
  400f78:	91044210 	add	x16, x16, #0x110
  400f7c:	d61f0220 	br	x17

0000000000400f80 <__errno_location@plt>:
  400f80:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400f84:	f9408e11 	ldr	x17, [x16, #280]
  400f88:	91046210 	add	x16, x16, #0x118
  400f8c:	d61f0220 	br	x17

0000000000400f90 <putchar@plt>:
  400f90:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400f94:	f9409211 	ldr	x17, [x16, #288]
  400f98:	91048210 	add	x16, x16, #0x120
  400f9c:	d61f0220 	br	x17

0000000000400fa0 <syscall@plt>:
  400fa0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400fa4:	f9409611 	ldr	x17, [x16, #296]
  400fa8:	9104a210 	add	x16, x16, #0x128
  400fac:	d61f0220 	br	x17

0000000000400fb0 <fprintf@plt>:
  400fb0:	90000110 	adrp	x16, 420000 <strlen@GLIBC_2.17>
  400fb4:	f9409a11 	ldr	x17, [x16, #304]
  400fb8:	9104c210 	add	x16, x16, #0x130
  400fbc:	d61f0220 	br	x17

Disassembly of section .text:

0000000000400fc0 <_start>:
  400fc0:	d503201f 	nop
  400fc4:	d280001d 	mov	x29, #0x0                   	// #0
  400fc8:	d280001e 	mov	x30, #0x0                   	// #0
  400fcc:	aa0003e5 	mov	x5, x0
  400fd0:	f94003e1 	ldr	x1, [sp]
  400fd4:	910023e2 	add	x2, sp, #0x8
  400fd8:	910003e6 	mov	x6, sp
  400fdc:	90000000 	adrp	x0, 400000 <__abi_tag-0x278>
  400fe0:	913fd000 	add	x0, x0, #0xff4
  400fe4:	d2800003 	mov	x3, #0x0                   	// #0
  400fe8:	d2800004 	mov	x4, #0x0                   	// #0
  400fec:	97ffff61 	bl	400d70 <__libc_start_main@plt>
  400ff0:	97ffffa4 	bl	400e80 <abort@plt>

0000000000400ff4 <__wrap_main>:
  400ff4:	d503201f 	nop
  400ff8:	14000033 	b	4010c4 <main>
  400ffc:	d503201f 	nop

0000000000401000 <_dl_relocate_static_pie>:
  401000:	d65f03c0 	ret

0000000000401004 <call_weak_fn>:
  401004:	d00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  401008:	f947e000 	ldr	x0, [x0, #4032]
  40100c:	b4000040 	cbz	x0, 401014 <call_weak_fn+0x10>
  401010:	17ffff90 	b	400e50 <__gmon_start__@plt>
  401014:	d65f03c0 	ret
  401018:	d503201f 	nop
  40101c:	d503201f 	nop

0000000000401020 <deregister_tm_clones>:
  401020:	f00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  401024:	91062000 	add	x0, x0, #0x188
  401028:	f00000e1 	adrp	x1, 420000 <strlen@GLIBC_2.17>
  40102c:	91062021 	add	x1, x1, #0x188
  401030:	eb00003f 	cmp	x1, x0
  401034:	540000c0 	b.eq	40104c <deregister_tm_clones+0x2c>  // b.none
  401038:	d00000e1 	adrp	x1, 41f000 <__FRAME_END__+0x17670>
  40103c:	f947d821 	ldr	x1, [x1, #4016]
  401040:	b4000061 	cbz	x1, 40104c <deregister_tm_clones+0x2c>
  401044:	aa0103f0 	mov	x16, x1
  401048:	d61f0200 	br	x16
  40104c:	d65f03c0 	ret

0000000000401050 <register_tm_clones>:
  401050:	f00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  401054:	91062000 	add	x0, x0, #0x188
  401058:	f00000e1 	adrp	x1, 420000 <strlen@GLIBC_2.17>
  40105c:	91062021 	add	x1, x1, #0x188
  401060:	cb000021 	sub	x1, x1, x0
  401064:	d37ffc22 	lsr	x2, x1, #63
  401068:	8b810c41 	add	x1, x2, x1, asr #3
  40106c:	9341fc21 	asr	x1, x1, #1
  401070:	b40000c1 	cbz	x1, 401088 <register_tm_clones+0x38>
  401074:	d00000e2 	adrp	x2, 41f000 <__FRAME_END__+0x17670>
  401078:	f947ec42 	ldr	x2, [x2, #4056]
  40107c:	b4000062 	cbz	x2, 401088 <register_tm_clones+0x38>
  401080:	aa0203f0 	mov	x16, x2
  401084:	d61f0200 	br	x16
  401088:	d65f03c0 	ret
  40108c:	d503201f 	nop

0000000000401090 <__do_global_dtors_aux>:
  401090:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  401094:	910003fd 	mov	x29, sp
  401098:	f9000bf3 	str	x19, [sp, #16]
  40109c:	f00000f3 	adrp	x19, 420000 <strlen@GLIBC_2.17>
  4010a0:	39462260 	ldrb	w0, [x19, #392]
  4010a4:	35000080 	cbnz	w0, 4010b4 <__do_global_dtors_aux+0x24>
  4010a8:	97ffffde 	bl	401020 <deregister_tm_clones>
  4010ac:	52800020 	mov	w0, #0x1                   	// #1
  4010b0:	39062260 	strb	w0, [x19, #392]
  4010b4:	f9400bf3 	ldr	x19, [sp, #16]
  4010b8:	a8c27bfd 	ldp	x29, x30, [sp], #32
  4010bc:	d65f03c0 	ret

00000000004010c0 <frame_dummy>:
  4010c0:	17ffffe4 	b	401050 <register_tm_clones>

00000000004010c4 <main>:
  4010c4:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
  4010c8:	910003fd 	mov	x29, sp
  4010cc:	a90153f3 	stp	x19, x20, [sp, #16]
  4010d0:	a9025bf5 	stp	x21, x22, [sp, #32]
  4010d4:	a90363f7 	stp	x23, x24, [sp, #48]
  4010d8:	a9046bf9 	stp	x25, x26, [sp, #64]
  4010dc:	f9002bfb 	str	x27, [sp, #80]
  4010e0:	910003e0 	mov	x0, sp
  4010e4:	aa0003f3 	mov	x19, x0
  4010e8:	97ffff3a 	bl	400dd0 <getpid@plt>
  4010ec:	2a0003e1 	mov	w1, w0
  4010f0:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4010f4:	91226000 	add	x0, x0, #0x898
  4010f8:	97ffff9a 	bl	400f60 <printf@plt>
  4010fc:	52808000 	mov	w0, #0x400                 	// #1024
  401100:	b90077a0 	str	w0, [x29, #116]
  401104:	b9007fbf 	str	wzr, [x29, #124]
  401108:	b94077a0 	ldr	w0, [x29, #116]
  40110c:	93407c01 	sxtw	x1, w0
  401110:	d1000421 	sub	x1, x1, #0x1
  401114:	f90037a1 	str	x1, [x29, #104]
  401118:	93407c01 	sxtw	x1, w0
  40111c:	aa0103fa 	mov	x26, x1
  401120:	d280001b 	mov	x27, #0x0                   	// #0
  401124:	d37dff41 	lsr	x1, x26, #61
  401128:	d37df377 	lsl	x23, x27, #3
  40112c:	aa170037 	orr	x23, x1, x23
  401130:	d37df356 	lsl	x22, x26, #3
  401134:	93407c01 	sxtw	x1, w0
  401138:	aa0103f8 	mov	x24, x1
  40113c:	d2800019 	mov	x25, #0x0                   	// #0
  401140:	d37dff01 	lsr	x1, x24, #61
  401144:	d37df335 	lsl	x21, x25, #3
  401148:	aa150035 	orr	x21, x1, x21
  40114c:	d37df314 	lsl	x20, x24, #3
  401150:	93407c00 	sxtw	x0, w0
  401154:	91003c00 	add	x0, x0, #0xf
  401158:	d344fc00 	lsr	x0, x0, #4
  40115c:	d37cec00 	lsl	x0, x0, #4
  401160:	cb2063ff 	sub	sp, sp, x0
  401164:	910003e0 	mov	x0, sp
  401168:	91000000 	add	x0, x0, #0x0
  40116c:	f90033a0 	str	x0, [x29, #96]
  401170:	b9007bbf 	str	wzr, [x29, #120]
  401174:	14000010 	b	4011b4 <main+0xf0>
  401178:	b9407ba0 	ldr	w0, [x29, #120]
  40117c:	12001c02 	and	w2, w0, #0xff
  401180:	f94033a1 	ldr	x1, [x29, #96]
  401184:	b9807ba0 	ldrsw	x0, [x29, #120]
  401188:	38206822 	strb	w2, [x1, x0]
  40118c:	f94033a1 	ldr	x1, [x29, #96]
  401190:	b9807ba0 	ldrsw	x0, [x29, #120]
  401194:	38606820 	ldrb	w0, [x1, x0]
  401198:	2a0003e1 	mov	w1, w0
  40119c:	b9407fa0 	ldr	w0, [x29, #124]
  4011a0:	0b010000 	add	w0, w0, w1
  4011a4:	b9007fa0 	str	w0, [x29, #124]
  4011a8:	b9407ba0 	ldr	w0, [x29, #120]
  4011ac:	11000400 	add	w0, w0, #0x1
  4011b0:	b9007ba0 	str	w0, [x29, #120]
  4011b4:	b9407ba1 	ldr	w1, [x29, #120]
  4011b8:	b94077a0 	ldr	w0, [x29, #116]
  4011bc:	6b00003f 	cmp	w1, w0
  4011c0:	54fffdcb 	b.lt	401178 <main+0xb4>  // b.tstop
  4011c4:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4011c8:	9122c000 	add	x0, x0, #0x8b0
  4011cc:	97ffff31 	bl	400e90 <puts@plt>
  4011d0:	52800000 	mov	w0, #0x0                   	// #0
  4011d4:	9100027f 	mov	sp, x19
  4011d8:	910003bf 	mov	sp, x29
  4011dc:	a94153f3 	ldp	x19, x20, [sp, #16]
  4011e0:	a9425bf5 	ldp	x21, x22, [sp, #32]
  4011e4:	a94363f7 	ldp	x23, x24, [sp, #48]
  4011e8:	a9446bf9 	ldp	x25, x26, [sp, #64]
  4011ec:	f9402bfb 	ldr	x27, [sp, #80]
  4011f0:	a8c87bfd 	ldp	x29, x30, [sp], #128
  4011f4:	d65f03c0 	ret

00000000004011f8 <get_buf_ptr>:
  4011f8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  4011fc:	910003fd 	mov	x29, sp
  401200:	f9000fe0 	str	x0, [sp, #24]
  401204:	b90017e1 	str	w1, [sp, #20]
  401208:	f90017ff 	str	xzr, [sp, #40]
  40120c:	52800041 	mov	w1, #0x2                   	// #2
  401210:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401214:	91230000 	add	x0, x0, #0x8c0
  401218:	97fffefa 	bl	400e00 <open@plt>
  40121c:	b90027e0 	str	w0, [sp, #36]
  401220:	b94027e0 	ldr	w0, [sp, #36]
  401224:	7100001f 	cmp	w0, #0x0
  401228:	540000ca 	b.ge	401240 <get_buf_ptr+0x48>  // b.tcont
  40122c:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401230:	91234000 	add	x0, x0, #0x8d0
  401234:	97fffed3 	bl	400d80 <perror@plt>
  401238:	52800020 	mov	w0, #0x1                   	// #1
  40123c:	97fffec9 	bl	400d60 <exit@plt>
  401240:	b94017e0 	ldr	w0, [sp, #20]
  401244:	f9400fe1 	ldr	x1, [sp, #24]
  401248:	aa0103e5 	mov	x5, x1
  40124c:	b94027e4 	ldr	w4, [sp, #36]
  401250:	52800023 	mov	w3, #0x1                   	// #1
  401254:	52800062 	mov	w2, #0x3                   	// #3
  401258:	aa0003e1 	mov	x1, x0
  40125c:	d2800000 	mov	x0, #0x0                   	// #0
  401260:	97ffff14 	bl	400eb0 <mmap@plt>
  401264:	f90017e0 	str	x0, [sp, #40]
  401268:	f94017e0 	ldr	x0, [sp, #40]
  40126c:	b100041f 	cmn	x0, #0x1
  401270:	54000141 	b.ne	401298 <get_buf_ptr+0xa0>  // b.any
  401274:	d00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  401278:	f947dc00 	ldr	x0, [x0, #4024]
  40127c:	f9400000 	ldr	x0, [x0]
  401280:	aa0003e3 	mov	x3, x0
  401284:	d28002e2 	mov	x2, #0x17                  	// #23
  401288:	d2800021 	mov	x1, #0x1                   	// #1
  40128c:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401290:	9123a000 	add	x0, x0, #0x8e8
  401294:	97ffff1f 	bl	400f10 <fwrite@plt>
  401298:	b94027e0 	ldr	w0, [sp, #36]
  40129c:	97fffee9 	bl	400e40 <close@plt>
  4012a0:	f94017e0 	ldr	x0, [sp, #40]
  4012a4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  4012a8:	d65f03c0 	ret

00000000004012ac <clear_buffer>:
  4012ac:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  4012b0:	910003fd 	mov	x29, sp
  4012b4:	f9000fe0 	str	x0, [sp, #24]
  4012b8:	b90017e1 	str	w1, [sp, #20]
  4012bc:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4012c0:	91240000 	add	x0, x0, #0x900
  4012c4:	97fffef3 	bl	400e90 <puts@plt>
  4012c8:	b94017e1 	ldr	w1, [sp, #20]
  4012cc:	f9400fe0 	ldr	x0, [sp, #24]
  4012d0:	97ffffca 	bl	4011f8 <get_buf_ptr>
  4012d4:	f90017e0 	str	x0, [sp, #40]
  4012d8:	f94017e0 	ldr	x0, [sp, #40]
  4012dc:	f9001fe0 	str	x0, [sp, #56]
  4012e0:	b90037ff 	str	wzr, [sp, #52]
  4012e4:	14000009 	b	401308 <clear_buffer+0x5c>
  4012e8:	f9401fe0 	ldr	x0, [sp, #56]
  4012ec:	91001001 	add	x1, x0, #0x4
  4012f0:	f9001fe1 	str	x1, [sp, #56]
  4012f4:	12800001 	mov	w1, #0xffffffff            	// #-1
  4012f8:	b9000001 	str	w1, [x0]
  4012fc:	b94037e0 	ldr	w0, [sp, #52]
  401300:	11000400 	add	w0, w0, #0x1
  401304:	b90037e0 	str	w0, [sp, #52]
  401308:	b94017e0 	ldr	w0, [sp, #20]
  40130c:	53027c00 	lsr	w0, w0, #2
  401310:	b94037e1 	ldr	w1, [sp, #52]
  401314:	6b00003f 	cmp	w1, w0
  401318:	54fffe83 	b.cc	4012e8 <clear_buffer+0x3c>  // b.lo, b.ul, b.last
  40131c:	b94017e0 	ldr	w0, [sp, #20]
  401320:	aa0003e1 	mov	x1, x0
  401324:	f94017e0 	ldr	x0, [sp, #40]
  401328:	97fffefe 	bl	400f20 <munmap@plt>
  40132c:	d503201f 	nop
  401330:	a8c47bfd 	ldp	x29, x30, [sp], #64
  401334:	d65f03c0 	ret

0000000000401338 <dump_buffer>:
  401338:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
  40133c:	910003fd 	mov	x29, sp
  401340:	f9000fe0 	str	x0, [sp, #24]
  401344:	b90017e1 	str	w1, [sp, #20]
  401348:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  40134c:	91248000 	add	x0, x0, #0x920
  401350:	97fffed0 	bl	400e90 <puts@plt>
  401354:	b94017e1 	ldr	w1, [sp, #20]
  401358:	f9400fe0 	ldr	x0, [sp, #24]
  40135c:	97ffffa7 	bl	4011f8 <get_buf_ptr>
  401360:	f9001fe0 	str	x0, [sp, #56]
  401364:	f9401fe0 	ldr	x0, [sp, #56]
  401368:	f90027e0 	str	x0, [sp, #72]
  40136c:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401370:	91252001 	add	x1, x0, #0x948
  401374:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401378:	91254000 	add	x0, x0, #0x950
  40137c:	97fffe99 	bl	400de0 <fopen@plt>
  401380:	f9001be0 	str	x0, [sp, #48]
  401384:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401388:	91252001 	add	x1, x0, #0x948
  40138c:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401390:	91258000 	add	x0, x0, #0x960
  401394:	97fffe93 	bl	400de0 <fopen@plt>
  401398:	f90017e0 	str	x0, [sp, #40]
  40139c:	f9401be0 	ldr	x0, [sp, #48]
  4013a0:	f100001f 	cmp	x0, #0x0
  4013a4:	54000080 	b.eq	4013b4 <dump_buffer+0x7c>  // b.none
  4013a8:	f94017e0 	ldr	x0, [sp, #40]
  4013ac:	f100001f 	cmp	x0, #0x0
  4013b0:	540000c1 	b.ne	4013c8 <dump_buffer+0x90>  // b.any
  4013b4:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4013b8:	9125c000 	add	x0, x0, #0x970
  4013bc:	97fffeb5 	bl	400e90 <puts@plt>
  4013c0:	52800020 	mov	w0, #0x1                   	// #1
  4013c4:	97fffe67 	bl	400d60 <exit@plt>
  4013c8:	f9401fe0 	ldr	x0, [sp, #56]
  4013cc:	f90027e0 	str	x0, [sp, #72]
  4013d0:	b90047ff 	str	wzr, [sp, #68]
  4013d4:	14000017 	b	401430 <dump_buffer+0xf8>
  4013d8:	f94027e0 	ldr	x0, [sp, #72]
  4013dc:	b9400000 	ldr	w0, [x0]
  4013e0:	3100041f 	cmn	w0, #0x1
  4013e4:	54000320 	b.eq	401448 <dump_buffer+0x110>  // b.none
  4013e8:	f94027e0 	ldr	x0, [sp, #72]
  4013ec:	b9400000 	ldr	w0, [x0]
  4013f0:	2a0003e2 	mov	w2, w0
  4013f4:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4013f8:	91262001 	add	x1, x0, #0x988
  4013fc:	f9401be0 	ldr	x0, [sp, #48]
  401400:	97fffeec 	bl	400fb0 <fprintf@plt>
  401404:	f94017e3 	ldr	x3, [sp, #40]
  401408:	d2800022 	mov	x2, #0x1                   	// #1
  40140c:	d2800081 	mov	x1, #0x4                   	// #4
  401410:	f94027e0 	ldr	x0, [sp, #72]
  401414:	97fffebf 	bl	400f10 <fwrite@plt>
  401418:	f94027e0 	ldr	x0, [sp, #72]
  40141c:	91001000 	add	x0, x0, #0x4
  401420:	f90027e0 	str	x0, [sp, #72]
  401424:	b94047e0 	ldr	w0, [sp, #68]
  401428:	11000400 	add	w0, w0, #0x1
  40142c:	b90047e0 	str	w0, [sp, #68]
  401430:	b94017e0 	ldr	w0, [sp, #20]
  401434:	53027c00 	lsr	w0, w0, #2
  401438:	b94047e1 	ldr	w1, [sp, #68]
  40143c:	6b00003f 	cmp	w1, w0
  401440:	54fffcc3 	b.cc	4013d8 <dump_buffer+0xa0>  // b.lo, b.ul, b.last
  401444:	14000002 	b	40144c <dump_buffer+0x114>
  401448:	d503201f 	nop
  40144c:	f9401be0 	ldr	x0, [sp, #48]
  401450:	97fffe5c 	bl	400dc0 <fclose@plt>
  401454:	f94017e0 	ldr	x0, [sp, #40]
  401458:	97fffe5a 	bl	400dc0 <fclose@plt>
  40145c:	b94017e0 	ldr	w0, [sp, #20]
  401460:	aa0003e1 	mov	x1, x0
  401464:	f9401fe0 	ldr	x0, [sp, #56]
  401468:	97fffeae 	bl	400f20 <munmap@plt>
  40146c:	d503201f 	nop
  401470:	a8c57bfd 	ldp	x29, x30, [sp], #80
  401474:	d65f03c0 	ret

0000000000401478 <spawn_child>:
  401478:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  40147c:	910003fd 	mov	x29, sp
  401480:	f9000fe0 	str	x0, [sp, #24]
  401484:	97fffe4b 	bl	400db0 <fork@plt>
  401488:	b9002fe0 	str	w0, [sp, #44]
  40148c:	b9402fe0 	ldr	w0, [sp, #44]
  401490:	7100001f 	cmp	w0, #0x0
  401494:	540000a1 	b.ne	4014a8 <spawn_child+0x30>  // b.any
  401498:	f9400fe0 	ldr	x0, [sp, #24]
  40149c:	d63f0000 	blr	x0
  4014a0:	52800000 	mov	w0, #0x0                   	// #0
  4014a4:	97fffe2f 	bl	400d60 <exit@plt>
  4014a8:	b9402fe0 	ldr	w0, [sp, #44]
  4014ac:	7100001f 	cmp	w0, #0x0
  4014b0:	540000ca 	b.ge	4014c8 <spawn_child+0x50>  // b.tcont
  4014b4:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4014b8:	91264000 	add	x0, x0, #0x990
  4014bc:	97fffe31 	bl	400d80 <perror@plt>
  4014c0:	52800020 	mov	w0, #0x1                   	// #1
  4014c4:	97fffe27 	bl	400d60 <exit@plt>
  4014c8:	d503201f 	nop
  4014cc:	a8c37bfd 	ldp	x29, x30, [sp], #48
  4014d0:	d65f03c0 	ret

00000000004014d4 <poller>:
  4014d4:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
  4014d8:	910003fd 	mov	x29, sp
  4014dc:	a90153f3 	stp	x19, x20, [sp, #16]
  4014e0:	a9025bf5 	stp	x21, x22, [sp, #32]
  4014e4:	a90363f7 	stp	x23, x24, [sp, #48]
  4014e8:	a9046bf9 	stp	x25, x26, [sp, #64]
  4014ec:	f9002bfb 	str	x27, [sp, #80]
  4014f0:	910003e0 	mov	x0, sp
  4014f4:	aa0003f3 	mov	x19, x0
  4014f8:	52800020 	mov	w0, #0x1                   	// #1
  4014fc:	940000fc 	bl	4018ec <pin_to_core>
  401500:	52900000 	mov	w0, #0x8000                	// #32768
  401504:	b9008fa0 	str	w0, [x29, #140]
  401508:	b9408fa0 	ldr	w0, [x29, #140]
  40150c:	d1000400 	sub	x0, x0, #0x1
  401510:	f90043a0 	str	x0, [x29, #128]
  401514:	b9408fa0 	ldr	w0, [x29, #140]
  401518:	2a0003e0 	mov	w0, w0
  40151c:	aa0003fa 	mov	x26, x0
  401520:	d280001b 	mov	x27, #0x0                   	// #0
  401524:	d37bff40 	lsr	x0, x26, #59
  401528:	d37beb77 	lsl	x23, x27, #5
  40152c:	aa170017 	orr	x23, x0, x23
  401530:	d37beb56 	lsl	x22, x26, #5
  401534:	b9408fa0 	ldr	w0, [x29, #140]
  401538:	2a0003e0 	mov	w0, w0
  40153c:	aa0003f8 	mov	x24, x0
  401540:	d2800019 	mov	x25, #0x0                   	// #0
  401544:	d37bff00 	lsr	x0, x24, #59
  401548:	d37beb35 	lsl	x21, x25, #5
  40154c:	aa150015 	orr	x21, x0, x21
  401550:	d37beb14 	lsl	x20, x24, #5
  401554:	b9408fa0 	ldr	w0, [x29, #140]
  401558:	d37ef400 	lsl	x0, x0, #2
  40155c:	91003c00 	add	x0, x0, #0xf
  401560:	d344fc00 	lsr	x0, x0, #4
  401564:	d37cec00 	lsl	x0, x0, #4
  401568:	cb2063ff 	sub	sp, sp, x0
  40156c:	910003e0 	mov	x0, sp
  401570:	91000c00 	add	x0, x0, #0x3
  401574:	d342fc00 	lsr	x0, x0, #2
  401578:	d37ef400 	lsl	x0, x0, #2
  40157c:	f9003fa0 	str	x0, [x29, #120]
  401580:	b9009fbf 	str	wzr, [x29, #156]
  401584:	b9009bbf 	str	wzr, [x29, #152]
  401588:	d503201f 	nop
  40158c:	d00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  401590:	f947e800 	ldr	x0, [x0, #4048]
  401594:	f9400000 	ldr	x0, [x0]
  401598:	b9400400 	ldr	w0, [x0, #4]
  40159c:	7100001f 	cmp	w0, #0x0
  4015a0:	54ffff60 	b.eq	40158c <poller+0xb8>  // b.none
  4015a4:	1400001f 	b	401620 <poller+0x14c>
  4015a8:	d00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  4015ac:	f947e400 	ldr	x0, [x0, #4040]
  4015b0:	f9400000 	ldr	x0, [x0]
  4015b4:	b9401000 	ldr	w0, [x0, #16]
  4015b8:	b90067a0 	str	w0, [x29, #100]
  4015bc:	b94067a0 	ldr	w0, [x29, #100]
  4015c0:	3100041f 	cmn	w0, #0x1
  4015c4:	540000a1 	b.ne	4015d8 <poller+0x104>  // b.any
  4015c8:	b9409ba0 	ldr	w0, [x29, #152]
  4015cc:	11000400 	add	w0, w0, #0x1
  4015d0:	b9009ba0 	str	w0, [x29, #152]
  4015d4:	14000013 	b	401620 <poller+0x14c>
  4015d8:	b9409fa0 	ldr	w0, [x29, #156]
  4015dc:	11000401 	add	w1, w0, #0x1
  4015e0:	b9009fa1 	str	w1, [x29, #156]
  4015e4:	f9403fa1 	ldr	x1, [x29, #120]
  4015e8:	2a0003e0 	mov	w0, w0
  4015ec:	b94067a2 	ldr	w2, [x29, #100]
  4015f0:	b8207822 	str	w2, [x1, x0, lsl #2]
  4015f4:	b9409fa1 	ldr	w1, [x29, #156]
  4015f8:	b9408fa0 	ldr	w0, [x29, #140]
  4015fc:	6b00003f 	cmp	w1, w0
  401600:	54000101 	b.ne	401620 <poller+0x14c>  // b.any
  401604:	d503201f 	nop
  401608:	d00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  40160c:	f947e800 	ldr	x0, [x0, #4048]
  401610:	f9400000 	ldr	x0, [x0]
  401614:	b9400400 	ldr	w0, [x0, #4]
  401618:	7100041f 	cmp	w0, #0x1
  40161c:	54ffff60 	b.eq	401608 <poller+0x134>  // b.none
  401620:	d00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  401624:	f947e800 	ldr	x0, [x0, #4048]
  401628:	f9400000 	ldr	x0, [x0]
  40162c:	b9400400 	ldr	w0, [x0, #4]
  401630:	7100041f 	cmp	w0, #0x1
  401634:	54fffba0 	b.eq	4015a8 <poller+0xd4>  // b.none
  401638:	d00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  40163c:	f947e800 	ldr	x0, [x0, #4048]
  401640:	f9400000 	ldr	x0, [x0]
  401644:	9400063c 	bl	402f34 <etm_is_idle>
  401648:	12001c00 	and	w0, w0, #0xff
  40164c:	7100001f 	cmp	w0, #0x0
  401650:	54fffac0 	b.eq	4015a8 <poller+0xd4>  // b.none
  401654:	d00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  401658:	f947e400 	ldr	x0, [x0, #4040]
  40165c:	f9400000 	ldr	x0, [x0]
  401660:	b9401801 	ldr	w1, [x0, #24]
  401664:	d00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  401668:	f947e400 	ldr	x0, [x0, #4040]
  40166c:	f9400000 	ldr	x0, [x0]
  401670:	b9401400 	ldr	w0, [x0, #20]
  401674:	6b00003f 	cmp	w1, w0
  401678:	54fff981 	b.ne	4015a8 <poller+0xd4>  // b.any
  40167c:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401680:	91266000 	add	x0, x0, #0x998
  401684:	97fffe03 	bl	400e90 <puts@plt>
  401688:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  40168c:	91272001 	add	x1, x0, #0x9c8
  401690:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401694:	91274000 	add	x0, x0, #0x9d0
  401698:	97fffdd2 	bl	400de0 <fopen@plt>
  40169c:	f9003ba0 	str	x0, [x29, #112]
  4016a0:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4016a4:	91278001 	add	x1, x0, #0x9e0
  4016a8:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4016ac:	9127a000 	add	x0, x0, #0x9e8
  4016b0:	97fffdcc 	bl	400de0 <fopen@plt>
  4016b4:	f90037a0 	str	x0, [x29, #104]
  4016b8:	b90097bf 	str	wzr, [x29, #148]
  4016bc:	14000014 	b	40170c <poller+0x238>
  4016c0:	f9403fa0 	ldr	x0, [x29, #120]
  4016c4:	b94097a1 	ldr	w1, [x29, #148]
  4016c8:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  4016cc:	2a0003e2 	mov	w2, w0
  4016d0:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4016d4:	9127e001 	add	x1, x0, #0x9f8
  4016d8:	f9403ba0 	ldr	x0, [x29, #112]
  4016dc:	97fffe35 	bl	400fb0 <fprintf@plt>
  4016e0:	b94097a0 	ldr	w0, [x29, #148]
  4016e4:	d37ef400 	lsl	x0, x0, #2
  4016e8:	f9403fa1 	ldr	x1, [x29, #120]
  4016ec:	8b000020 	add	x0, x1, x0
  4016f0:	f94037a3 	ldr	x3, [x29, #104]
  4016f4:	d2800022 	mov	x2, #0x1                   	// #1
  4016f8:	d2800081 	mov	x1, #0x4                   	// #4
  4016fc:	97fffe05 	bl	400f10 <fwrite@plt>
  401700:	b94097a0 	ldr	w0, [x29, #148]
  401704:	11000400 	add	w0, w0, #0x1
  401708:	b90097a0 	str	w0, [x29, #148]
  40170c:	b94097a1 	ldr	w1, [x29, #148]
  401710:	b9409fa0 	ldr	w0, [x29, #156]
  401714:	6b00003f 	cmp	w1, w0
  401718:	54fffd43 	b.cc	4016c0 <poller+0x1ec>  // b.lo, b.ul, b.last
  40171c:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401720:	91280000 	add	x0, x0, #0xa00
  401724:	97fffddb 	bl	400e90 <puts@plt>
  401728:	b90093bf 	str	wzr, [x29, #144]
  40172c:	1400000e 	b	401764 <poller+0x290>
  401730:	f9403fa0 	ldr	x0, [x29, #120]
  401734:	b94093a1 	ldr	w1, [x29, #144]
  401738:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  40173c:	2a0003e1 	mov	w1, w0
  401740:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401744:	9127e000 	add	x0, x0, #0x9f8
  401748:	97fffe06 	bl	400f60 <printf@plt>
  40174c:	b94093a0 	ldr	w0, [x29, #144]
  401750:	7100781f 	cmp	w0, #0x1e
  401754:	54000120 	b.eq	401778 <poller+0x2a4>  // b.none
  401758:	b94093a0 	ldr	w0, [x29, #144]
  40175c:	11000400 	add	w0, w0, #0x1
  401760:	b90093a0 	str	w0, [x29, #144]
  401764:	b94093a1 	ldr	w1, [x29, #144]
  401768:	b9409fa0 	ldr	w0, [x29, #156]
  40176c:	6b00003f 	cmp	w1, w0
  401770:	54fffe03 	b.cc	401730 <poller+0x25c>  // b.lo, b.ul, b.last
  401774:	14000002 	b	40177c <poller+0x2a8>
  401778:	d503201f 	nop
  40177c:	f9403ba0 	ldr	x0, [x29, #112]
  401780:	97fffd90 	bl	400dc0 <fclose@plt>
  401784:	f94037a0 	ldr	x0, [x29, #104]
  401788:	97fffd8e 	bl	400dc0 <fclose@plt>
  40178c:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401790:	91288000 	add	x0, x0, #0xa20
  401794:	97fffdbf 	bl	400e90 <puts@plt>
  401798:	b9409ba1 	ldr	w1, [x29, #152]
  40179c:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4017a0:	9128c000 	add	x0, x0, #0xa30
  4017a4:	97fffdef 	bl	400f60 <printf@plt>
  4017a8:	b9409fa1 	ldr	w1, [x29, #156]
  4017ac:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4017b0:	91292000 	add	x0, x0, #0xa48
  4017b4:	97fffdeb 	bl	400f60 <printf@plt>
  4017b8:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4017bc:	91298000 	add	x0, x0, #0xa60
  4017c0:	97fffdb4 	bl	400e90 <puts@plt>
  4017c4:	9100027f 	mov	sp, x19
  4017c8:	d503201f 	nop
  4017cc:	910003bf 	mov	sp, x29
  4017d0:	a94153f3 	ldp	x19, x20, [sp, #16]
  4017d4:	a9425bf5 	ldp	x21, x22, [sp, #32]
  4017d8:	a94363f7 	ldp	x23, x24, [sp, #48]
  4017dc:	a9446bf9 	ldp	x25, x26, [sp, #64]
  4017e0:	f9402bfb 	ldr	x27, [sp, #80]
  4017e4:	a8ca7bfd 	ldp	x29, x30, [sp], #160
  4017e8:	d65f03c0 	ret

00000000004017ec <write_mem>:
  4017ec:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
  4017f0:	910003fd 	mov	x29, sp
  4017f4:	f9000fe0 	str	x0, [sp, #24]
  4017f8:	b90017e1 	str	w1, [sp, #20]
  4017fc:	52820041 	mov	w1, #0x1002                	// #4098
  401800:	72a00201 	movk	w1, #0x10, lsl #16
  401804:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401808:	912a2000 	add	x0, x0, #0xa88
  40180c:	97fffd7d 	bl	400e00 <open@plt>
  401810:	b9004fe0 	str	w0, [sp, #76]
  401814:	b9404fe0 	ldr	w0, [sp, #76]
  401818:	3100041f 	cmn	w0, #0x1
  40181c:	540000c1 	b.ne	401834 <write_mem+0x48>  // b.any
  401820:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401824:	912a6000 	add	x0, x0, #0xa98
  401828:	97fffd56 	bl	400d80 <perror@plt>
  40182c:	52800020 	mov	w0, #0x1                   	// #1
  401830:	1400002d 	b	4018e4 <write_mem+0xf8>
  401834:	528003c0 	mov	w0, #0x1e                  	// #30
  401838:	97fffdc2 	bl	400f40 <sysconf@plt>
  40183c:	f90023e0 	str	x0, [sp, #64]
  401840:	f94023e0 	ldr	x0, [sp, #64]
  401844:	cb0003e0 	neg	x0, x0
  401848:	f9400fe1 	ldr	x1, [sp, #24]
  40184c:	8a000020 	and	x0, x1, x0
  401850:	f9001fe0 	str	x0, [sp, #56]
  401854:	f9400fe1 	ldr	x1, [sp, #24]
  401858:	f9401fe0 	ldr	x0, [sp, #56]
  40185c:	cb000020 	sub	x0, x1, x0
  401860:	f9001be0 	str	x0, [sp, #48]
  401864:	f9401fe0 	ldr	x0, [sp, #56]
  401868:	aa0003e5 	mov	x5, x0
  40186c:	b9404fe4 	ldr	w4, [sp, #76]
  401870:	52800023 	mov	w3, #0x1                   	// #1
  401874:	52800062 	mov	w2, #0x3                   	// #3
  401878:	f94023e1 	ldr	x1, [sp, #64]
  40187c:	d2800000 	mov	x0, #0x0                   	// #0
  401880:	97fffd8c 	bl	400eb0 <mmap@plt>
  401884:	f90017e0 	str	x0, [sp, #40]
  401888:	f94017e0 	ldr	x0, [sp, #40]
  40188c:	b100041f 	cmn	x0, #0x1
  401890:	54000101 	b.ne	4018b0 <write_mem+0xc4>  // b.any
  401894:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401898:	912ac000 	add	x0, x0, #0xab0
  40189c:	97fffd39 	bl	400d80 <perror@plt>
  4018a0:	b9404fe0 	ldr	w0, [sp, #76]
  4018a4:	97fffd67 	bl	400e40 <close@plt>
  4018a8:	52800020 	mov	w0, #0x1                   	// #1
  4018ac:	1400000e 	b	4018e4 <write_mem+0xf8>
  4018b0:	f94017e1 	ldr	x1, [sp, #40]
  4018b4:	f9401be0 	ldr	x0, [sp, #48]
  4018b8:	8b000020 	add	x0, x1, x0
  4018bc:	f90013e0 	str	x0, [sp, #32]
  4018c0:	f94013e0 	ldr	x0, [sp, #32]
  4018c4:	b94017e1 	ldr	w1, [sp, #20]
  4018c8:	b9000001 	str	w1, [x0]
  4018cc:	b9404fe0 	ldr	w0, [sp, #76]
  4018d0:	97fffd5c 	bl	400e40 <close@plt>
  4018d4:	f94023e1 	ldr	x1, [sp, #64]
  4018d8:	f94017e0 	ldr	x0, [sp, #40]
  4018dc:	97fffd91 	bl	400f20 <munmap@plt>
  4018e0:	52800000 	mov	w0, #0x0                   	// #0
  4018e4:	a8c57bfd 	ldp	x29, x30, [sp], #80
  4018e8:	d65f03c0 	ret

00000000004018ec <pin_to_core>:
  4018ec:	a9b57bfd 	stp	x29, x30, [sp, #-176]!
  4018f0:	910003fd 	mov	x29, sp
  4018f4:	39007fe0 	strb	w0, [sp, #31]
  4018f8:	9100a3e0 	add	x0, sp, #0x28
  4018fc:	4f000400 	movi	v0.4s, #0x0
  401900:	ad000000 	stp	q0, q0, [x0]
  401904:	ad010000 	stp	q0, q0, [x0, #32]
  401908:	ad020000 	stp	q0, q0, [x0, #64]
  40190c:	ad030000 	stp	q0, q0, [x0, #96]
  401910:	39407fe0 	ldrb	w0, [sp, #31]
  401914:	f90057e0 	str	x0, [sp, #168]
  401918:	f94057e0 	ldr	x0, [sp, #168]
  40191c:	f10ffc1f 	cmp	x0, #0x3ff
  401920:	54000208 	b.hi	401960 <pin_to_core+0x74>  // b.pmore
  401924:	f94057e0 	ldr	x0, [sp, #168]
  401928:	d346fc00 	lsr	x0, x0, #6
  40192c:	d37df001 	lsl	x1, x0, #3
  401930:	9100a3e2 	add	x2, sp, #0x28
  401934:	8b010041 	add	x1, x2, x1
  401938:	f9400022 	ldr	x2, [x1]
  40193c:	f94057e1 	ldr	x1, [sp, #168]
  401940:	12001421 	and	w1, w1, #0x3f
  401944:	d2800023 	mov	x3, #0x1                   	// #1
  401948:	9ac12061 	lsl	x1, x3, x1
  40194c:	d37df000 	lsl	x0, x0, #3
  401950:	9100a3e3 	add	x3, sp, #0x28
  401954:	8b000060 	add	x0, x3, x0
  401958:	aa010041 	orr	x1, x2, x1
  40195c:	f9000001 	str	x1, [x0]
  401960:	9100a3e0 	add	x0, sp, #0x28
  401964:	aa0003e2 	mov	x2, x0
  401968:	d2801001 	mov	x1, #0x80                  	// #128
  40196c:	52800000 	mov	w0, #0x0                   	// #0
  401970:	97fffd5c 	bl	400ee0 <sched_setaffinity@plt>
  401974:	97fffd53 	bl	400ec0 <sched_yield@plt>
  401978:	d503201f 	nop
  40197c:	a8cb7bfd 	ldp	x29, x30, [sp], #176
  401980:	d65f03c0 	ret

0000000000401984 <linux_disable_cpuidle_cpu>:
  401984:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
  401988:	910003fd 	mov	x29, sp
  40198c:	b9001fe0 	str	w0, [sp, #28]
  401990:	910083e3 	add	x3, sp, #0x20
  401994:	b9401fe2 	ldr	w2, [sp, #28]
  401998:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  40199c:	912b2001 	add	x1, x0, #0xac8
  4019a0:	aa0303e0 	mov	x0, x3
  4019a4:	97fffcff 	bl	400da0 <sprintf@plt>
  4019a8:	910083e0 	add	x0, sp, #0x20
  4019ac:	52800041 	mov	w1, #0x2                   	// #2
  4019b0:	97fffd14 	bl	400e00 <open@plt>
  4019b4:	b9007be0 	str	w0, [sp, #120]
  4019b8:	b9407be0 	ldr	w0, [sp, #120]
  4019bc:	3100041f 	cmn	w0, #0x1
  4019c0:	54000141 	b.ne	4019e8 <linux_disable_cpuidle_cpu+0x64>  // b.any
  4019c4:	97fffd6f 	bl	400f80 <__errno_location@plt>
  4019c8:	b9400000 	ldr	w0, [x0]
  4019cc:	b9007fe0 	str	w0, [sp, #124]
  4019d0:	b9407fe0 	ldr	w0, [sp, #124]
  4019d4:	7100081f 	cmp	w0, #0x2
  4019d8:	54000041 	b.ne	4019e0 <linux_disable_cpuidle_cpu+0x5c>  // b.any
  4019dc:	b9007fff 	str	wzr, [sp, #124]
  4019e0:	b9407fe0 	ldr	w0, [sp, #124]
  4019e4:	14000012 	b	401a2c <linux_disable_cpuidle_cpu+0xa8>
  4019e8:	d2800022 	mov	x2, #0x1                   	// #1
  4019ec:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  4019f0:	912c0001 	add	x1, x0, #0xb00
  4019f4:	b9407be0 	ldr	w0, [sp, #120]
  4019f8:	97fffd1a 	bl	400e60 <write@plt>
  4019fc:	f9003be0 	str	x0, [sp, #112]
  401a00:	97fffd60 	bl	400f80 <__errno_location@plt>
  401a04:	b9400000 	ldr	w0, [x0]
  401a08:	b9007fe0 	str	w0, [sp, #124]
  401a0c:	b9407be0 	ldr	w0, [sp, #120]
  401a10:	97fffd0c 	bl	400e40 <close@plt>
  401a14:	f9403be0 	ldr	x0, [sp, #112]
  401a18:	f100041f 	cmp	x0, #0x1
  401a1c:	54000060 	b.eq	401a28 <linux_disable_cpuidle_cpu+0xa4>  // b.none
  401a20:	b9407fe0 	ldr	w0, [sp, #124]
  401a24:	14000002 	b	401a2c <linux_disable_cpuidle_cpu+0xa8>
  401a28:	52800000 	mov	w0, #0x0                   	// #0
  401a2c:	a8c87bfd 	ldp	x29, x30, [sp], #128
  401a30:	d65f03c0 	ret

0000000000401a34 <linux_disable_cpuidle>:
  401a34:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  401a38:	910003fd 	mov	x29, sp
  401a3c:	b9002bff 	str	wzr, [sp, #40]
  401a40:	97fffcf4 	bl	400e10 <get_nprocs@plt>
  401a44:	b90027e0 	str	w0, [sp, #36]
  401a48:	b9002fff 	str	wzr, [sp, #44]
  401a4c:	1400000a 	b	401a74 <linux_disable_cpuidle+0x40>
  401a50:	b9402fe0 	ldr	w0, [sp, #44]
  401a54:	97ffffcc 	bl	401984 <linux_disable_cpuidle_cpu>
  401a58:	2a0003e1 	mov	w1, w0
  401a5c:	b9402be0 	ldr	w0, [sp, #40]
  401a60:	2a010000 	orr	w0, w0, w1
  401a64:	b9002be0 	str	w0, [sp, #40]
  401a68:	b9402fe0 	ldr	w0, [sp, #44]
  401a6c:	11000400 	add	w0, w0, #0x1
  401a70:	b9002fe0 	str	w0, [sp, #44]
  401a74:	b9402fe1 	ldr	w1, [sp, #44]
  401a78:	b94027e0 	ldr	w0, [sp, #36]
  401a7c:	6b00003f 	cmp	w1, w0
  401a80:	54fffe83 	b.cc	401a50 <linux_disable_cpuidle+0x1c>  // b.lo, b.ul, b.last
  401a84:	b9402be0 	ldr	w0, [sp, #40]
  401a88:	7100001f 	cmp	w0, #0x0
  401a8c:	540000c1 	b.ne	401aa4 <linux_disable_cpuidle+0x70>  // b.any
  401a90:	b94027e1 	ldr	w1, [sp, #36]
  401a94:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401a98:	912c2000 	add	x0, x0, #0xb08
  401a9c:	97fffd31 	bl	400f60 <printf@plt>
  401aa0:	14000004 	b	401ab0 <linux_disable_cpuidle+0x7c>
  401aa4:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401aa8:	912ce000 	add	x0, x0, #0xb38
  401aac:	97fffcf9 	bl	400e90 <puts@plt>
  401ab0:	f9000bff 	str	xzr, [sp, #16]
  401ab4:	d292d000 	mov	x0, #0x9680                	// #38528
  401ab8:	f2a01300 	movk	x0, #0x98, lsl #16
  401abc:	f9000fe0 	str	x0, [sp, #24]
  401ac0:	910043e0 	add	x0, sp, #0x10
  401ac4:	d2800003 	mov	x3, #0x0                   	// #0
  401ac8:	aa0003e2 	mov	x2, x0
  401acc:	52800001 	mov	w1, #0x0                   	// #0
  401ad0:	52800000 	mov	w0, #0x0                   	// #0
  401ad4:	97fffd1f 	bl	400f50 <clock_nanosleep@plt>
  401ad8:	d503201f 	nop
  401adc:	a8c37bfd 	ldp	x29, x30, [sp], #48
  401ae0:	d65f03c0 	ret

0000000000401ae4 <buff_read>:
  401ae4:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  401ae8:	910003fd 	mov	x29, sp
  401aec:	d2bfff80 	mov	x0, #0xfffc0000            	// #4294705152
  401af0:	f9001be0 	str	x0, [sp, #48]
  401af4:	52900000 	mov	w0, #0x8000                	// #32768
  401af8:	b9002fe0 	str	w0, [sp, #44]
  401afc:	52800001 	mov	w1, #0x0                   	// #0
  401b00:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401b04:	912a2000 	add	x0, x0, #0xa88
  401b08:	97fffcbe 	bl	400e00 <open@plt>
  401b0c:	b9002be0 	str	w0, [sp, #40]
  401b10:	b9402be0 	ldr	w0, [sp, #40]
  401b14:	3100041f 	cmn	w0, #0x1
  401b18:	540000c1 	b.ne	401b30 <buff_read+0x4c>  // b.any
  401b1c:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401b20:	912dc000 	add	x0, x0, #0xb70
  401b24:	97fffc97 	bl	400d80 <perror@plt>
  401b28:	52800020 	mov	w0, #0x1                   	// #1
  401b2c:	14000048 	b	401c4c <buff_read+0x168>
  401b30:	b9402fe0 	ldr	w0, [sp, #44]
  401b34:	f9401be1 	ldr	x1, [sp, #48]
  401b38:	aa0103e5 	mov	x5, x1
  401b3c:	b9402be4 	ldr	w4, [sp, #40]
  401b40:	52800023 	mov	w3, #0x1                   	// #1
  401b44:	52800022 	mov	w2, #0x1                   	// #1
  401b48:	aa0003e1 	mov	x1, x0
  401b4c:	d2800000 	mov	x0, #0x0                   	// #0
  401b50:	97fffcd8 	bl	400eb0 <mmap@plt>
  401b54:	f90013e0 	str	x0, [sp, #32]
  401b58:	f94013e0 	ldr	x0, [sp, #32]
  401b5c:	b100041f 	cmn	x0, #0x1
  401b60:	54000101 	b.ne	401b80 <buff_read+0x9c>  // b.any
  401b64:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401b68:	912e2000 	add	x0, x0, #0xb88
  401b6c:	97fffc85 	bl	400d80 <perror@plt>
  401b70:	b9402be0 	ldr	w0, [sp, #40]
  401b74:	97fffcb3 	bl	400e40 <close@plt>
  401b78:	52800020 	mov	w0, #0x1                   	// #1
  401b7c:	14000034 	b	401c4c <buff_read+0x168>
  401b80:	52800020 	mov	w0, #0x1                   	// #1
  401b84:	97fffca7 	bl	400e20 <sleep@plt>
  401b88:	f9401be1 	ldr	x1, [sp, #48]
  401b8c:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401b90:	912e6000 	add	x0, x0, #0xb98
  401b94:	97fffcf3 	bl	400f60 <printf@plt>
  401b98:	f94013e0 	ldr	x0, [sp, #32]
  401b9c:	f9000fe0 	str	x0, [sp, #24]
  401ba0:	b9003fff 	str	wzr, [sp, #60]
  401ba4:	1400001e 	b	401c1c <buff_read+0x138>
  401ba8:	b9403fe0 	ldr	w0, [sp, #60]
  401bac:	12000c00 	and	w0, w0, #0xf
  401bb0:	7100001f 	cmp	w0, #0x0
  401bb4:	54000101 	b.ne	401bd4 <buff_read+0xf0>  // b.any
  401bb8:	b9403fe1 	ldr	w1, [sp, #60]
  401bbc:	f9401be0 	ldr	x0, [sp, #48]
  401bc0:	8b000020 	add	x0, x1, x0
  401bc4:	aa0003e1 	mov	x1, x0
  401bc8:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401bcc:	912ee000 	add	x0, x0, #0xbb8
  401bd0:	97fffce4 	bl	400f60 <printf@plt>
  401bd4:	b9403fe0 	ldr	w0, [sp, #60]
  401bd8:	f9400fe1 	ldr	x1, [sp, #24]
  401bdc:	8b000020 	add	x0, x1, x0
  401be0:	39400000 	ldrb	w0, [x0]
  401be4:	2a0003e1 	mov	w1, w0
  401be8:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401bec:	912f2000 	add	x0, x0, #0xbc8
  401bf0:	97fffcdc 	bl	400f60 <printf@plt>
  401bf4:	b9403fe0 	ldr	w0, [sp, #60]
  401bf8:	11000400 	add	w0, w0, #0x1
  401bfc:	12000800 	and	w0, w0, #0x7
  401c00:	7100001f 	cmp	w0, #0x0
  401c04:	54000061 	b.ne	401c10 <buff_read+0x12c>  // b.any
  401c08:	52800400 	mov	w0, #0x20                  	// #32
  401c0c:	97fffce1 	bl	400f90 <putchar@plt>
  401c10:	b9403fe0 	ldr	w0, [sp, #60]
  401c14:	11000400 	add	w0, w0, #0x1
  401c18:	b9003fe0 	str	w0, [sp, #60]
  401c1c:	b9403fe0 	ldr	w0, [sp, #60]
  401c20:	7100fc1f 	cmp	w0, #0x3f
  401c24:	54fffc29 	b.ls	401ba8 <buff_read+0xc4>  // b.plast
  401c28:	52800140 	mov	w0, #0xa                   	// #10
  401c2c:	97fffcd9 	bl	400f90 <putchar@plt>
  401c30:	b9402fe0 	ldr	w0, [sp, #44]
  401c34:	aa0003e1 	mov	x1, x0
  401c38:	f94013e0 	ldr	x0, [sp, #32]
  401c3c:	97fffcb9 	bl	400f20 <munmap@plt>
  401c40:	b9402be0 	ldr	w0, [sp, #40]
  401c44:	97fffc7f 	bl	400e40 <close@plt>
  401c48:	52800000 	mov	w0, #0x0                   	// #0
  401c4c:	a8c47bfd 	ldp	x29, x30, [sp], #64
  401c50:	d65f03c0 	ret

0000000000401c54 <wrmem>:
  401c54:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
  401c58:	910003fd 	mov	x29, sp
  401c5c:	f9000fe0 	str	x0, [sp, #24]
  401c60:	f9000be1 	str	x1, [sp, #16]
  401c64:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401c68:	912f4001 	add	x1, x0, #0xbd0
  401c6c:	f9400fe0 	ldr	x0, [sp, #24]
  401c70:	97fffc5c 	bl	400de0 <fopen@plt>
  401c74:	f9003be0 	str	x0, [sp, #112]
  401c78:	f9403be0 	ldr	x0, [sp, #112]
  401c7c:	f100001f 	cmp	x0, #0x0
  401c80:	540000c1 	b.ne	401c98 <wrmem+0x44>  // b.any
  401c84:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401c88:	912f6000 	add	x0, x0, #0xbd8
  401c8c:	97fffc3d 	bl	400d80 <perror@plt>
  401c90:	52800020 	mov	w0, #0x1                   	// #1
  401c94:	1400007c 	b	401e84 <wrmem+0x230>
  401c98:	910093e0 	add	x0, sp, #0x24
  401c9c:	f9403be3 	ldr	x3, [sp, #112]
  401ca0:	d2800022 	mov	x2, #0x1                   	// #1
  401ca4:	d2800081 	mov	x1, #0x4                   	// #4
  401ca8:	97fffc8a 	bl	400ed0 <fread@plt>
  401cac:	f9403be0 	ldr	x0, [sp, #112]
  401cb0:	97fffc60 	bl	400e30 <rewind@plt>
  401cb4:	52800042 	mov	w2, #0x2                   	// #2
  401cb8:	d2800001 	mov	x1, #0x0                   	// #0
  401cbc:	f9403be0 	ldr	x0, [sp, #112]
  401cc0:	97fffc6c 	bl	400e70 <fseek@plt>
  401cc4:	f9403be0 	ldr	x0, [sp, #112]
  401cc8:	97fffc32 	bl	400d90 <ftell@plt>
  401ccc:	f90037e0 	str	x0, [sp, #104]
  401cd0:	f9403be0 	ldr	x0, [sp, #112]
  401cd4:	97fffc57 	bl	400e30 <rewind@plt>
  401cd8:	f94037e0 	ldr	x0, [sp, #104]
  401cdc:	97fffc45 	bl	400df0 <malloc@plt>
  401ce0:	f90033e0 	str	x0, [sp, #96]
  401ce4:	f94033e0 	ldr	x0, [sp, #96]
  401ce8:	f100001f 	cmp	x0, #0x0
  401cec:	54000101 	b.ne	401d0c <wrmem+0xb8>  // b.any
  401cf0:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401cf4:	912fc000 	add	x0, x0, #0xbf0
  401cf8:	97fffc22 	bl	400d80 <perror@plt>
  401cfc:	f9403be0 	ldr	x0, [sp, #112]
  401d00:	97fffc30 	bl	400dc0 <fclose@plt>
  401d04:	52800020 	mov	w0, #0x1                   	// #1
  401d08:	1400005f 	b	401e84 <wrmem+0x230>
  401d0c:	f94037e0 	ldr	x0, [sp, #104]
  401d10:	f9403be3 	ldr	x3, [sp, #112]
  401d14:	aa0003e2 	mov	x2, x0
  401d18:	d2800021 	mov	x1, #0x1                   	// #1
  401d1c:	f94033e0 	ldr	x0, [sp, #96]
  401d20:	97fffc6c 	bl	400ed0 <fread@plt>
  401d24:	f9403be0 	ldr	x0, [sp, #112]
  401d28:	97fffc26 	bl	400dc0 <fclose@plt>
  401d2c:	52820041 	mov	w1, #0x1002                	// #4098
  401d30:	72a00201 	movk	w1, #0x10, lsl #16
  401d34:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401d38:	912a2000 	add	x0, x0, #0xa88
  401d3c:	97fffc31 	bl	400e00 <open@plt>
  401d40:	b9005fe0 	str	w0, [sp, #92]
  401d44:	b9405fe0 	ldr	w0, [sp, #92]
  401d48:	3100041f 	cmn	w0, #0x1
  401d4c:	54000101 	b.ne	401d6c <wrmem+0x118>  // b.any
  401d50:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401d54:	912a6000 	add	x0, x0, #0xa98
  401d58:	97fffc0a 	bl	400d80 <perror@plt>
  401d5c:	f94033e0 	ldr	x0, [sp, #96]
  401d60:	97fffc64 	bl	400ef0 <free@plt>
  401d64:	52800020 	mov	w0, #0x1                   	// #1
  401d68:	14000047 	b	401e84 <wrmem+0x230>
  401d6c:	f9400be0 	ldr	x0, [sp, #16]
  401d70:	f9002be0 	str	x0, [sp, #80]
  401d74:	528003c0 	mov	w0, #0x1e                  	// #30
  401d78:	97fffc72 	bl	400f40 <sysconf@plt>
  401d7c:	f90027e0 	str	x0, [sp, #72]
  401d80:	f94027e0 	ldr	x0, [sp, #72]
  401d84:	cb0003e0 	neg	x0, x0
  401d88:	f9402be1 	ldr	x1, [sp, #80]
  401d8c:	8a000020 	and	x0, x1, x0
  401d90:	f90023e0 	str	x0, [sp, #64]
  401d94:	f9402be1 	ldr	x1, [sp, #80]
  401d98:	f94023e0 	ldr	x0, [sp, #64]
  401d9c:	cb000020 	sub	x0, x1, x0
  401da0:	f9001fe0 	str	x0, [sp, #56]
  401da4:	f94037e1 	ldr	x1, [sp, #104]
  401da8:	f9401fe0 	ldr	x0, [sp, #56]
  401dac:	8b000020 	add	x0, x1, x0
  401db0:	f94023e1 	ldr	x1, [sp, #64]
  401db4:	aa0103e5 	mov	x5, x1
  401db8:	b9405fe4 	ldr	w4, [sp, #92]
  401dbc:	52800023 	mov	w3, #0x1                   	// #1
  401dc0:	52800062 	mov	w2, #0x3                   	// #3
  401dc4:	aa0003e1 	mov	x1, x0
  401dc8:	d2800000 	mov	x0, #0x0                   	// #0
  401dcc:	97fffc39 	bl	400eb0 <mmap@plt>
  401dd0:	f9001be0 	str	x0, [sp, #48]
  401dd4:	f9401be0 	ldr	x0, [sp, #48]
  401dd8:	b100041f 	cmn	x0, #0x1
  401ddc:	54000141 	b.ne	401e04 <wrmem+0x1b0>  // b.any
  401de0:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401de4:	912ac000 	add	x0, x0, #0xab0
  401de8:	97fffbe6 	bl	400d80 <perror@plt>
  401dec:	b9405fe0 	ldr	w0, [sp, #92]
  401df0:	97fffc14 	bl	400e40 <close@plt>
  401df4:	f94033e0 	ldr	x0, [sp, #96]
  401df8:	97fffc3e 	bl	400ef0 <free@plt>
  401dfc:	52800020 	mov	w0, #0x1                   	// #1
  401e00:	14000021 	b	401e84 <wrmem+0x230>
  401e04:	f9401be1 	ldr	x1, [sp, #48]
  401e08:	f9401fe0 	ldr	x0, [sp, #56]
  401e0c:	8b000020 	add	x0, x1, x0
  401e10:	f90017e0 	str	x0, [sp, #40]
  401e14:	f9003fff 	str	xzr, [sp, #120]
  401e18:	1400000c 	b	401e48 <wrmem+0x1f4>
  401e1c:	f9403fe0 	ldr	x0, [sp, #120]
  401e20:	f94033e1 	ldr	x1, [sp, #96]
  401e24:	8b000021 	add	x1, x1, x0
  401e28:	f9403fe0 	ldr	x0, [sp, #120]
  401e2c:	f94017e2 	ldr	x2, [sp, #40]
  401e30:	8b000040 	add	x0, x2, x0
  401e34:	39400021 	ldrb	w1, [x1]
  401e38:	39000001 	strb	w1, [x0]
  401e3c:	f9403fe0 	ldr	x0, [sp, #120]
  401e40:	91000400 	add	x0, x0, #0x1
  401e44:	f9003fe0 	str	x0, [sp, #120]
  401e48:	f9403fe1 	ldr	x1, [sp, #120]
  401e4c:	f94037e0 	ldr	x0, [sp, #104]
  401e50:	eb00003f 	cmp	x1, x0
  401e54:	54fffe4b 	b.lt	401e1c <wrmem+0x1c8>  // b.tstop
  401e58:	f94037e1 	ldr	x1, [sp, #104]
  401e5c:	f9401fe0 	ldr	x0, [sp, #56]
  401e60:	8b000020 	add	x0, x1, x0
  401e64:	aa0003e1 	mov	x1, x0
  401e68:	f9401be0 	ldr	x0, [sp, #48]
  401e6c:	97fffc2d 	bl	400f20 <munmap@plt>
  401e70:	b9405fe0 	ldr	w0, [sp, #92]
  401e74:	97fffbf3 	bl	400e40 <close@plt>
  401e78:	f94033e0 	ldr	x0, [sp, #96]
  401e7c:	97fffc1d 	bl	400ef0 <free@plt>
  401e80:	b94027e0 	ldr	w0, [sp, #36]
  401e84:	a8c87bfd 	ldp	x29, x30, [sp], #128
  401e88:	d65f03c0 	ret

0000000000401e8c <etm_set_cid>:
  401e8c:	d10043ff 	sub	sp, sp, #0x10
  401e90:	f90007e0 	str	x0, [sp, #8]
  401e94:	f94007e0 	ldr	x0, [sp, #8]
  401e98:	b9401000 	ldr	w0, [x0, #16]
  401e9c:	321a0001 	orr	w1, w0, #0x40
  401ea0:	f94007e0 	ldr	x0, [sp, #8]
  401ea4:	b9001001 	str	w1, [x0, #16]
  401ea8:	d503201f 	nop
  401eac:	910043ff 	add	sp, sp, #0x10
  401eb0:	d65f03c0 	ret

0000000000401eb4 <funnel_unlock>:
  401eb4:	d10043ff 	sub	sp, sp, #0x10
  401eb8:	f90007e0 	str	x0, [sp, #8]
  401ebc:	f94007e0 	ldr	x0, [sp, #8]
  401ec0:	5299caa1 	mov	w1, #0xce55                	// #52821
  401ec4:	72b8b581 	movk	w1, #0xc5ac, lsl #16
  401ec8:	b90fb001 	str	w1, [x0, #4016]
  401ecc:	d503201f 	nop
  401ed0:	910043ff 	add	sp, sp, #0x10
  401ed4:	d65f03c0 	ret

0000000000401ed8 <tmc_unlock>:
  401ed8:	d10043ff 	sub	sp, sp, #0x10
  401edc:	f90007e0 	str	x0, [sp, #8]
  401ee0:	f94007e0 	ldr	x0, [sp, #8]
  401ee4:	5299caa1 	mov	w1, #0xce55                	// #52821
  401ee8:	72b8b581 	movk	w1, #0xc5ac, lsl #16
  401eec:	b90fb001 	str	w1, [x0, #4016]
  401ef0:	d503201f 	nop
  401ef4:	910043ff 	add	sp, sp, #0x10
  401ef8:	d65f03c0 	ret

0000000000401efc <tmc_enable>:
  401efc:	d10043ff 	sub	sp, sp, #0x10
  401f00:	f90007e0 	str	x0, [sp, #8]
  401f04:	f94007e0 	ldr	x0, [sp, #8]
  401f08:	52800021 	mov	w1, #0x1                   	// #1
  401f0c:	b9002001 	str	w1, [x0, #32]
  401f10:	d503201f 	nop
  401f14:	910043ff 	add	sp, sp, #0x10
  401f18:	d65f03c0 	ret

0000000000401f1c <tmc_ready>:
  401f1c:	d10043ff 	sub	sp, sp, #0x10
  401f20:	f90007e0 	str	x0, [sp, #8]
  401f24:	f94007e0 	ldr	x0, [sp, #8]
  401f28:	b9400c00 	ldr	w0, [x0, #12]
  401f2c:	53027c00 	lsr	w0, w0, #2
  401f30:	12000000 	and	w0, w0, #0x1
  401f34:	910043ff 	add	sp, sp, #0x10
  401f38:	d65f03c0 	ret

0000000000401f3c <tmc_disable>:
  401f3c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  401f40:	910003fd 	mov	x29, sp
  401f44:	f9000fe0 	str	x0, [sp, #24]
  401f48:	f9400fe0 	ldr	x0, [sp, #24]
  401f4c:	b900201f 	str	wzr, [x0, #32]
  401f50:	d503201f 	nop
  401f54:	f9400fe0 	ldr	x0, [sp, #24]
  401f58:	97fffff1 	bl	401f1c <tmc_ready>
  401f5c:	7100001f 	cmp	w0, #0x0
  401f60:	54ffffa0 	b.eq	401f54 <tmc_disable+0x18>  // b.none
  401f64:	d503201f 	nop
  401f68:	d503201f 	nop
  401f6c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  401f70:	d65f03c0 	ret

0000000000401f74 <cs_config_tmc1_softfifo>:
  401f74:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  401f78:	910003fd 	mov	x29, sp
  401f7c:	90000020 	adrp	x0, 405000 <perf_open+0x5c>
  401f80:	91304000 	add	x0, x0, #0xc10
  401f84:	97fffbc3 	bl	400e90 <puts@plt>
  401f88:	52800340 	mov	w0, #0x1a                  	// #26
  401f8c:	94000cf5 	bl	405360 <cs_register>
  401f90:	aa0003e1 	mov	x1, x0
  401f94:	f00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  401f98:	91064000 	add	x0, x0, #0x190
  401f9c:	f9000001 	str	x1, [x0]
  401fa0:	528003c0 	mov	w0, #0x1e                  	// #30
  401fa4:	94000cef 	bl	405360 <cs_register>
  401fa8:	aa0003e1 	mov	x1, x0
  401fac:	f00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  401fb0:	91064000 	add	x0, x0, #0x190
  401fb4:	f9000401 	str	x1, [x0, #8]
  401fb8:	52800440 	mov	w0, #0x22                  	// #34
  401fbc:	94000ce9 	bl	405360 <cs_register>
  401fc0:	aa0003e1 	mov	x1, x0
  401fc4:	f00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  401fc8:	91064000 	add	x0, x0, #0x190
  401fcc:	f9000801 	str	x1, [x0, #16]
  401fd0:	528004c0 	mov	w0, #0x26                  	// #38
  401fd4:	94000ce3 	bl	405360 <cs_register>
  401fd8:	aa0003e1 	mov	x1, x0
  401fdc:	f00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  401fe0:	91064000 	add	x0, x0, #0x190
  401fe4:	f9000c01 	str	x1, [x0, #24]
  401fe8:	52800060 	mov	w0, #0x3                   	// #3
  401fec:	94000cdd 	bl	405360 <cs_register>
  401ff0:	aa0003e1 	mov	x1, x0
  401ff4:	f00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  401ff8:	9106e000 	add	x0, x0, #0x1b8
  401ffc:	f9000001 	str	x1, [x0]
  402000:	52800080 	mov	w0, #0x4                   	// #4
  402004:	94000cd7 	bl	405360 <cs_register>
  402008:	aa0003e1 	mov	x1, x0
  40200c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402010:	91070000 	add	x0, x0, #0x1c0
  402014:	f9000001 	str	x1, [x0]
  402018:	528000a0 	mov	w0, #0x5                   	// #5
  40201c:	94000cd1 	bl	405360 <cs_register>
  402020:	aa0003e1 	mov	x1, x0
  402024:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402028:	91072000 	add	x0, x0, #0x1c8
  40202c:	f9000001 	str	x1, [x0]
  402030:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402034:	9106e000 	add	x0, x0, #0x1b8
  402038:	f9400000 	ldr	x0, [x0]
  40203c:	97ffff9e 	bl	401eb4 <funnel_unlock>
  402040:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402044:	91070000 	add	x0, x0, #0x1c0
  402048:	f9400000 	ldr	x0, [x0]
  40204c:	97ffff9a 	bl	401eb4 <funnel_unlock>
  402050:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402054:	9106e000 	add	x0, x0, #0x1b8
  402058:	f9400000 	ldr	x0, [x0]
  40205c:	52800002 	mov	w2, #0x0                   	// #0
  402060:	12800001 	mov	w1, #0xffffffff            	// #-1
  402064:	940007e9 	bl	404008 <funnel_config_port>
  402068:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40206c:	91070000 	add	x0, x0, #0x1c0
  402070:	f9400000 	ldr	x0, [x0]
  402074:	52800002 	mov	w2, #0x0                   	// #0
  402078:	12800001 	mov	w1, #0xffffffff            	// #-1
  40207c:	940007e3 	bl	404008 <funnel_config_port>
  402080:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402084:	9106e000 	add	x0, x0, #0x1b8
  402088:	f9400000 	ldr	x0, [x0]
  40208c:	d2820001 	mov	x1, #0x1000                	// #4096
  402090:	97fffba4 	bl	400f20 <munmap@plt>
  402094:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402098:	91070000 	add	x0, x0, #0x1c0
  40209c:	f9400000 	ldr	x0, [x0]
  4020a0:	d2820001 	mov	x1, #0x1000                	// #4096
  4020a4:	97fffb9f 	bl	400f20 <munmap@plt>
  4020a8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4020ac:	91072000 	add	x0, x0, #0x1c8
  4020b0:	f9400000 	ldr	x0, [x0]
  4020b4:	97ffff89 	bl	401ed8 <tmc_unlock>
  4020b8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4020bc:	91072000 	add	x0, x0, #0x1c8
  4020c0:	f9400000 	ldr	x0, [x0]
  4020c4:	97ffff9e 	bl	401f3c <tmc_disable>
  4020c8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4020cc:	91072000 	add	x0, x0, #0x1c8
  4020d0:	f9400000 	ldr	x0, [x0]
  4020d4:	52800061 	mov	w1, #0x3                   	// #3
  4020d8:	b9030401 	str	w1, [x0, #772]
  4020dc:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4020e0:	91072000 	add	x0, x0, #0x1c8
  4020e4:	f9400000 	ldr	x0, [x0]
  4020e8:	52800021 	mov	w1, #0x1                   	// #1
  4020ec:	940007e5 	bl	404080 <tmc_set_mode>
  4020f0:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4020f4:	91072000 	add	x0, x0, #0x1c8
  4020f8:	f9400000 	ldr	x0, [x0]
  4020fc:	528001e1 	mov	w1, #0xf                   	// #15
  402100:	94000802 	bl	404108 <tmc_set_axi>
  402104:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402108:	91072000 	add	x0, x0, #0x1c8
  40210c:	f9400000 	ldr	x0, [x0]
  402110:	97ffff7b 	bl	401efc <tmc_enable>
  402114:	d503201f 	nop
  402118:	a8c17bfd 	ldp	x29, x30, [sp], #16
  40211c:	d65f03c0 	ret

0000000000402120 <cs_config_SRAM>:
  402120:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  402124:	910003fd 	mov	x29, sp
  402128:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  40212c:	91314000 	add	x0, x0, #0xc50
  402130:	97fffb58 	bl	400e90 <puts@plt>
  402134:	52800340 	mov	w0, #0x1a                  	// #26
  402138:	94000c8a 	bl	405360 <cs_register>
  40213c:	aa0003e1 	mov	x1, x0
  402140:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402144:	91064000 	add	x0, x0, #0x190
  402148:	f9000001 	str	x1, [x0]
  40214c:	528003c0 	mov	w0, #0x1e                  	// #30
  402150:	94000c84 	bl	405360 <cs_register>
  402154:	aa0003e1 	mov	x1, x0
  402158:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40215c:	91064000 	add	x0, x0, #0x190
  402160:	f9000401 	str	x1, [x0, #8]
  402164:	52800440 	mov	w0, #0x22                  	// #34
  402168:	94000c7e 	bl	405360 <cs_register>
  40216c:	aa0003e1 	mov	x1, x0
  402170:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402174:	91064000 	add	x0, x0, #0x190
  402178:	f9000801 	str	x1, [x0, #16]
  40217c:	528004c0 	mov	w0, #0x26                  	// #38
  402180:	94000c78 	bl	405360 <cs_register>
  402184:	aa0003e1 	mov	x1, x0
  402188:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40218c:	91064000 	add	x0, x0, #0x190
  402190:	f9000c01 	str	x1, [x0, #24]
  402194:	52800060 	mov	w0, #0x3                   	// #3
  402198:	94000c72 	bl	405360 <cs_register>
  40219c:	aa0003e1 	mov	x1, x0
  4021a0:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4021a4:	9106e000 	add	x0, x0, #0x1b8
  4021a8:	f9000001 	str	x1, [x0]
  4021ac:	52800080 	mov	w0, #0x4                   	// #4
  4021b0:	94000c6c 	bl	405360 <cs_register>
  4021b4:	aa0003e1 	mov	x1, x0
  4021b8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4021bc:	91070000 	add	x0, x0, #0x1c0
  4021c0:	f9000001 	str	x1, [x0]
  4021c4:	528000a0 	mov	w0, #0x5                   	// #5
  4021c8:	94000c66 	bl	405360 <cs_register>
  4021cc:	aa0003e1 	mov	x1, x0
  4021d0:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4021d4:	91072000 	add	x0, x0, #0x1c8
  4021d8:	f9000001 	str	x1, [x0]
  4021dc:	528000c0 	mov	w0, #0x6                   	// #6
  4021e0:	94000c60 	bl	405360 <cs_register>
  4021e4:	aa0003e1 	mov	x1, x0
  4021e8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4021ec:	91074000 	add	x0, x0, #0x1d0
  4021f0:	f9000001 	str	x1, [x0]
  4021f4:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4021f8:	9106e000 	add	x0, x0, #0x1b8
  4021fc:	f9400000 	ldr	x0, [x0]
  402200:	97ffff2d 	bl	401eb4 <funnel_unlock>
  402204:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402208:	91070000 	add	x0, x0, #0x1c0
  40220c:	f9400000 	ldr	x0, [x0]
  402210:	97ffff29 	bl	401eb4 <funnel_unlock>
  402214:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402218:	9106e000 	add	x0, x0, #0x1b8
  40221c:	f9400000 	ldr	x0, [x0]
  402220:	52800002 	mov	w2, #0x0                   	// #0
  402224:	12800001 	mov	w1, #0xffffffff            	// #-1
  402228:	94000778 	bl	404008 <funnel_config_port>
  40222c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402230:	91070000 	add	x0, x0, #0x1c0
  402234:	f9400000 	ldr	x0, [x0]
  402238:	52800002 	mov	w2, #0x0                   	// #0
  40223c:	12800001 	mov	w1, #0xffffffff            	// #-1
  402240:	94000772 	bl	404008 <funnel_config_port>
  402244:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402248:	91072000 	add	x0, x0, #0x1c8
  40224c:	f9400000 	ldr	x0, [x0]
  402250:	97ffff22 	bl	401ed8 <tmc_unlock>
  402254:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402258:	91074000 	add	x0, x0, #0x1d0
  40225c:	f9400000 	ldr	x0, [x0]
  402260:	97ffff1e 	bl	401ed8 <tmc_unlock>
  402264:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402268:	91072000 	add	x0, x0, #0x1c8
  40226c:	f9400000 	ldr	x0, [x0]
  402270:	97ffff33 	bl	401f3c <tmc_disable>
  402274:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402278:	91074000 	add	x0, x0, #0x1d0
  40227c:	f9400000 	ldr	x0, [x0]
  402280:	97ffff2f 	bl	401f3c <tmc_disable>
  402284:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402288:	91072000 	add	x0, x0, #0x1c8
  40228c:	f9400000 	ldr	x0, [x0]
  402290:	52800041 	mov	w1, #0x2                   	// #2
  402294:	9400077b 	bl	404080 <tmc_set_mode>
  402298:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40229c:	91074000 	add	x0, x0, #0x1d0
  4022a0:	f9400000 	ldr	x0, [x0]
  4022a4:	52800001 	mov	w1, #0x0                   	// #0
  4022a8:	94000776 	bl	404080 <tmc_set_mode>
  4022ac:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4022b0:	91072000 	add	x0, x0, #0x1c8
  4022b4:	f9400000 	ldr	x0, [x0]
  4022b8:	52800061 	mov	w1, #0x3                   	// #3
  4022bc:	b9030401 	str	w1, [x0, #772]
  4022c0:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4022c4:	91074000 	add	x0, x0, #0x1d0
  4022c8:	f9400000 	ldr	x0, [x0]
  4022cc:	52800061 	mov	w1, #0x3                   	// #3
  4022d0:	b9030401 	str	w1, [x0, #772]
  4022d4:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4022d8:	91072000 	add	x0, x0, #0x1c8
  4022dc:	f9400000 	ldr	x0, [x0]
  4022e0:	528001e1 	mov	w1, #0xf                   	// #15
  4022e4:	94000789 	bl	404108 <tmc_set_axi>
  4022e8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4022ec:	91074000 	add	x0, x0, #0x1d0
  4022f0:	f9400000 	ldr	x0, [x0]
  4022f4:	528001e1 	mov	w1, #0xf                   	// #15
  4022f8:	94000784 	bl	404108 <tmc_set_axi>
  4022fc:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402300:	91072000 	add	x0, x0, #0x1c8
  402304:	f9400000 	ldr	x0, [x0]
  402308:	97fffefd 	bl	401efc <tmc_enable>
  40230c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402310:	91074000 	add	x0, x0, #0x1d0
  402314:	f9400000 	ldr	x0, [x0]
  402318:	97fffef9 	bl	401efc <tmc_enable>
  40231c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402320:	91072000 	add	x0, x0, #0x1c8
  402324:	f9400000 	ldr	x0, [x0]
  402328:	d2820001 	mov	x1, #0x1000                	// #4096
  40232c:	97fffafd 	bl	400f20 <munmap@plt>
  402330:	d503201f 	nop
  402334:	a8c17bfd 	ldp	x29, x30, [sp], #16
  402338:	d65f03c0 	ret

000000000040233c <cs_config_etr_mp>:
  40233c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  402340:	910003fd 	mov	x29, sp
  402344:	f9000fe0 	str	x0, [sp, #24]
  402348:	b90017e1 	str	w1, [sp, #20]
  40234c:	f9400fe1 	ldr	x1, [sp, #24]
  402350:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402354:	9131e000 	add	x0, x0, #0xc78
  402358:	97fffb02 	bl	400f60 <printf@plt>
  40235c:	b94017e1 	ldr	w1, [sp, #20]
  402360:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402364:	91334000 	add	x0, x0, #0xcd0
  402368:	97fffafe 	bl	400f60 <printf@plt>
  40236c:	52800340 	mov	w0, #0x1a                  	// #26
  402370:	94000bfc 	bl	405360 <cs_register>
  402374:	aa0003e1 	mov	x1, x0
  402378:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40237c:	91064000 	add	x0, x0, #0x190
  402380:	f9000001 	str	x1, [x0]
  402384:	52800100 	mov	w0, #0x8                   	// #8
  402388:	94000bf6 	bl	405360 <cs_register>
  40238c:	aa0003e1 	mov	x1, x0
  402390:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402394:	9106c000 	add	x0, x0, #0x1b0
  402398:	f9000001 	str	x1, [x0]
  40239c:	52800060 	mov	w0, #0x3                   	// #3
  4023a0:	94000bf0 	bl	405360 <cs_register>
  4023a4:	aa0003e1 	mov	x1, x0
  4023a8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4023ac:	9106e000 	add	x0, x0, #0x1b8
  4023b0:	f9000001 	str	x1, [x0]
  4023b4:	52800080 	mov	w0, #0x4                   	// #4
  4023b8:	94000bea 	bl	405360 <cs_register>
  4023bc:	aa0003e1 	mov	x1, x0
  4023c0:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4023c4:	91070000 	add	x0, x0, #0x1c0
  4023c8:	f9000001 	str	x1, [x0]
  4023cc:	528000a0 	mov	w0, #0x5                   	// #5
  4023d0:	94000be4 	bl	405360 <cs_register>
  4023d4:	aa0003e1 	mov	x1, x0
  4023d8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4023dc:	91072000 	add	x0, x0, #0x1c8
  4023e0:	f9000001 	str	x1, [x0]
  4023e4:	528000c0 	mov	w0, #0x6                   	// #6
  4023e8:	94000bde 	bl	405360 <cs_register>
  4023ec:	aa0003e1 	mov	x1, x0
  4023f0:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4023f4:	91074000 	add	x0, x0, #0x1d0
  4023f8:	f9000001 	str	x1, [x0]
  4023fc:	528000e0 	mov	w0, #0x7                   	// #7
  402400:	94000bd8 	bl	405360 <cs_register>
  402404:	aa0003e1 	mov	x1, x0
  402408:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40240c:	91076000 	add	x0, x0, #0x1d8
  402410:	f9000001 	str	x1, [x0]
  402414:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402418:	9106c000 	add	x0, x0, #0x1b0
  40241c:	f9400000 	ldr	x0, [x0]
  402420:	5299caa1 	mov	w1, #0xce55                	// #52821
  402424:	72b8b581 	movk	w1, #0xc5ac, lsl #16
  402428:	b90fb001 	str	w1, [x0, #4016]
  40242c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402430:	9106c000 	add	x0, x0, #0x1b0
  402434:	f9400000 	ldr	x0, [x0]
  402438:	52801fe1 	mov	w1, #0xff                  	// #255
  40243c:	b9000401 	str	w1, [x0, #4]
  402440:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402444:	9106c000 	add	x0, x0, #0x1b0
  402448:	f9400000 	ldr	x0, [x0]
  40244c:	d2820001 	mov	x1, #0x1000                	// #4096
  402450:	97fffab4 	bl	400f20 <munmap@plt>
  402454:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402458:	9106e000 	add	x0, x0, #0x1b8
  40245c:	f9400000 	ldr	x0, [x0]
  402460:	97fffe95 	bl	401eb4 <funnel_unlock>
  402464:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402468:	91070000 	add	x0, x0, #0x1c0
  40246c:	f9400000 	ldr	x0, [x0]
  402470:	97fffe91 	bl	401eb4 <funnel_unlock>
  402474:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402478:	9106e000 	add	x0, x0, #0x1b8
  40247c:	f9400000 	ldr	x0, [x0]
  402480:	52800002 	mov	w2, #0x0                   	// #0
  402484:	12800001 	mov	w1, #0xffffffff            	// #-1
  402488:	940006e0 	bl	404008 <funnel_config_port>
  40248c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402490:	91070000 	add	x0, x0, #0x1c0
  402494:	f9400000 	ldr	x0, [x0]
  402498:	52800002 	mov	w2, #0x0                   	// #0
  40249c:	12800001 	mov	w1, #0xffffffff            	// #-1
  4024a0:	940006da 	bl	404008 <funnel_config_port>
  4024a4:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4024a8:	9106e000 	add	x0, x0, #0x1b8
  4024ac:	f9400000 	ldr	x0, [x0]
  4024b0:	d2820001 	mov	x1, #0x1000                	// #4096
  4024b4:	97fffa9b 	bl	400f20 <munmap@plt>
  4024b8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4024bc:	91070000 	add	x0, x0, #0x1c0
  4024c0:	f9400000 	ldr	x0, [x0]
  4024c4:	d2820001 	mov	x1, #0x1000                	// #4096
  4024c8:	97fffa96 	bl	400f20 <munmap@plt>
  4024cc:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4024d0:	91072000 	add	x0, x0, #0x1c8
  4024d4:	f9400000 	ldr	x0, [x0]
  4024d8:	97fffe80 	bl	401ed8 <tmc_unlock>
  4024dc:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4024e0:	91074000 	add	x0, x0, #0x1d0
  4024e4:	f9400000 	ldr	x0, [x0]
  4024e8:	97fffe7c 	bl	401ed8 <tmc_unlock>
  4024ec:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4024f0:	91076000 	add	x0, x0, #0x1d8
  4024f4:	f9400000 	ldr	x0, [x0]
  4024f8:	97fffe78 	bl	401ed8 <tmc_unlock>
  4024fc:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402500:	91072000 	add	x0, x0, #0x1c8
  402504:	f9400000 	ldr	x0, [x0]
  402508:	97fffe8d 	bl	401f3c <tmc_disable>
  40250c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402510:	91074000 	add	x0, x0, #0x1d0
  402514:	f9400000 	ldr	x0, [x0]
  402518:	97fffe89 	bl	401f3c <tmc_disable>
  40251c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402520:	91076000 	add	x0, x0, #0x1d8
  402524:	f9400000 	ldr	x0, [x0]
  402528:	97fffe85 	bl	401f3c <tmc_disable>
  40252c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402530:	91072000 	add	x0, x0, #0x1c8
  402534:	f9400000 	ldr	x0, [x0]
  402538:	52800041 	mov	w1, #0x2                   	// #2
  40253c:	940006d1 	bl	404080 <tmc_set_mode>
  402540:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402544:	91074000 	add	x0, x0, #0x1d0
  402548:	f9400000 	ldr	x0, [x0]
  40254c:	52800041 	mov	w1, #0x2                   	// #2
  402550:	940006cc 	bl	404080 <tmc_set_mode>
  402554:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402558:	91076000 	add	x0, x0, #0x1d8
  40255c:	f9400000 	ldr	x0, [x0]
  402560:	52800001 	mov	w1, #0x0                   	// #0
  402564:	940006c7 	bl	404080 <tmc_set_mode>
  402568:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40256c:	91072000 	add	x0, x0, #0x1c8
  402570:	f9400000 	ldr	x0, [x0]
  402574:	52800061 	mov	w1, #0x3                   	// #3
  402578:	b9030401 	str	w1, [x0, #772]
  40257c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402580:	91074000 	add	x0, x0, #0x1d0
  402584:	f9400000 	ldr	x0, [x0]
  402588:	52800061 	mov	w1, #0x3                   	// #3
  40258c:	b9030401 	str	w1, [x0, #772]
  402590:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402594:	91076000 	add	x0, x0, #0x1d8
  402598:	f9400000 	ldr	x0, [x0]
  40259c:	52800061 	mov	w1, #0x3                   	// #3
  4025a0:	b9030401 	str	w1, [x0, #772]
  4025a4:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4025a8:	91076000 	add	x0, x0, #0x1d8
  4025ac:	f9400000 	ldr	x0, [x0]
  4025b0:	528001e1 	mov	w1, #0xf                   	// #15
  4025b4:	940006d5 	bl	404108 <tmc_set_axi>
  4025b8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4025bc:	91076000 	add	x0, x0, #0x1d8
  4025c0:	f9400000 	ldr	x0, [x0]
  4025c4:	b94017e1 	ldr	w1, [sp, #20]
  4025c8:	940006b7 	bl	4040a4 <tmc_set_size>
  4025cc:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4025d0:	91076000 	add	x0, x0, #0x1d8
  4025d4:	f9400000 	ldr	x0, [x0]
  4025d8:	f9400fe1 	ldr	x1, [sp, #24]
  4025dc:	940006bc 	bl	4040cc <tmc_set_data_buf>
  4025e0:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4025e4:	91076000 	add	x0, x0, #0x1d8
  4025e8:	f9400000 	ldr	x0, [x0]
  4025ec:	f9400fe1 	ldr	x1, [sp, #24]
  4025f0:	940006cf 	bl	40412c <tmc_set_read_pt>
  4025f4:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4025f8:	91076000 	add	x0, x0, #0x1d8
  4025fc:	f9400000 	ldr	x0, [x0]
  402600:	f9400fe1 	ldr	x1, [sp, #24]
  402604:	940006d9 	bl	404168 <tmc_set_write_pt>
  402608:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40260c:	91072000 	add	x0, x0, #0x1c8
  402610:	f9400000 	ldr	x0, [x0]
  402614:	97fffe3a 	bl	401efc <tmc_enable>
  402618:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40261c:	91074000 	add	x0, x0, #0x1d0
  402620:	f9400000 	ldr	x0, [x0]
  402624:	97fffe36 	bl	401efc <tmc_enable>
  402628:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40262c:	91076000 	add	x0, x0, #0x1d8
  402630:	f9400000 	ldr	x0, [x0]
  402634:	97fffe32 	bl	401efc <tmc_enable>
  402638:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40263c:	91072000 	add	x0, x0, #0x1c8
  402640:	f9400000 	ldr	x0, [x0]
  402644:	d2820001 	mov	x1, #0x1000                	// #4096
  402648:	97fffa36 	bl	400f20 <munmap@plt>
  40264c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402650:	91074000 	add	x0, x0, #0x1d0
  402654:	f9400000 	ldr	x0, [x0]
  402658:	d2820001 	mov	x1, #0x1000                	// #4096
  40265c:	97fffa31 	bl	400f20 <munmap@plt>
  402660:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402664:	91076000 	add	x0, x0, #0x1d8
  402668:	f9400000 	ldr	x0, [x0]
  40266c:	d2820001 	mov	x1, #0x1000                	// #4096
  402670:	97fffa2c 	bl	400f20 <munmap@plt>
  402674:	d503201f 	nop
  402678:	a8c27bfd 	ldp	x29, x30, [sp], #32
  40267c:	d65f03c0 	ret

0000000000402680 <config_pmu_enable_export>:
  402680:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  402684:	910003fd 	mov	x29, sp
  402688:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  40268c:	91340000 	add	x0, x0, #0xd00
  402690:	97fffa00 	bl	400e90 <puts@plt>
  402694:	52800320 	mov	w0, #0x19                  	// #25
  402698:	94000b32 	bl	405360 <cs_register>
  40269c:	aa0003e1 	mov	x1, x0
  4026a0:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4026a4:	9108c000 	add	x0, x0, #0x230
  4026a8:	f9000001 	str	x1, [x0]
  4026ac:	528003a0 	mov	w0, #0x1d                  	// #29
  4026b0:	94000b2c 	bl	405360 <cs_register>
  4026b4:	aa0003e1 	mov	x1, x0
  4026b8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4026bc:	9108c000 	add	x0, x0, #0x230
  4026c0:	f9000401 	str	x1, [x0, #8]
  4026c4:	52800420 	mov	w0, #0x21                  	// #33
  4026c8:	94000b26 	bl	405360 <cs_register>
  4026cc:	aa0003e1 	mov	x1, x0
  4026d0:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4026d4:	9108c000 	add	x0, x0, #0x230
  4026d8:	f9000801 	str	x1, [x0, #16]
  4026dc:	528004a0 	mov	w0, #0x25                  	// #37
  4026e0:	94000b20 	bl	405360 <cs_register>
  4026e4:	aa0003e1 	mov	x1, x0
  4026e8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4026ec:	9108c000 	add	x0, x0, #0x230
  4026f0:	f9000c01 	str	x1, [x0, #24]
  4026f4:	b9001fff 	str	wzr, [sp, #28]
  4026f8:	14000017 	b	402754 <config_pmu_enable_export+0xd4>
  4026fc:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402700:	9108c000 	add	x0, x0, #0x230
  402704:	b9801fe1 	ldrsw	x1, [sp, #28]
  402708:	f8617800 	ldr	x0, [x0, x1, lsl #3]
  40270c:	5299caa1 	mov	w1, #0xce55                	// #52821
  402710:	72b8b581 	movk	w1, #0xc5ac, lsl #16
  402714:	b90fb001 	str	w1, [x0, #4016]
  402718:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40271c:	9108c000 	add	x0, x0, #0x230
  402720:	b9801fe1 	ldrsw	x1, [sp, #28]
  402724:	f8617800 	ldr	x0, [x0, x1, lsl #3]
  402728:	52800221 	mov	w1, #0x11                  	// #17
  40272c:	b90e0401 	str	w1, [x0, #3588]
  402730:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402734:	9108c000 	add	x0, x0, #0x230
  402738:	b9801fe1 	ldrsw	x1, [sp, #28]
  40273c:	f8617800 	ldr	x0, [x0, x1, lsl #3]
  402740:	d2820001 	mov	x1, #0x1000                	// #4096
  402744:	97fff9f7 	bl	400f20 <munmap@plt>
  402748:	b9401fe0 	ldr	w0, [sp, #28]
  40274c:	11000400 	add	w0, w0, #0x1
  402750:	b9001fe0 	str	w0, [sp, #28]
  402754:	b9401fe0 	ldr	w0, [sp, #28]
  402758:	71000c1f 	cmp	w0, #0x3
  40275c:	54fffd0d 	b.le	4026fc <config_pmu_enable_export+0x7c>
  402760:	d503201f 	nop
  402764:	d503201f 	nop
  402768:	a8c27bfd 	ldp	x29, x30, [sp], #32
  40276c:	d65f03c0 	ret

0000000000402770 <config_etm_n>:
  402770:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  402774:	910003fd 	mov	x29, sp
  402778:	f9000fe0 	str	x0, [sp, #24]
  40277c:	b90017e1 	str	w1, [sp, #20]
  402780:	b90013e2 	str	w2, [sp, #16]
  402784:	f9400fe0 	ldr	x0, [sp, #24]
  402788:	940001c3 	bl	402e94 <etm_unlock>
  40278c:	f9400fe0 	ldr	x0, [sp, #24]
  402790:	940001cc 	bl	402ec0 <etm_disable>
  402794:	f9400fe0 	ldr	x0, [sp, #24]
  402798:	940001f0 	bl	402f58 <etm_reset>
  40279c:	b94013e1 	ldr	w1, [sp, #16]
  4027a0:	f9400fe0 	ldr	x0, [sp, #24]
  4027a4:	b9004001 	str	w1, [x0, #64]
  4027a8:	f9400fe0 	ldr	x0, [sp, #24]
  4027ac:	97fffdb8 	bl	401e8c <etm_set_cid>
  4027b0:	b94017e1 	ldr	w1, [sp, #20]
  4027b4:	f9400fe0 	ldr	x0, [sp, #24]
  4027b8:	94000297 	bl	403214 <etm_set_stall>
  4027bc:	52800001 	mov	w1, #0x0                   	// #0
  4027c0:	f9400fe0 	ldr	x0, [sp, #24]
  4027c4:	9400028b 	bl	4031f0 <etm_set_sync>
  4027c8:	d503201f 	nop
  4027cc:	a8c27bfd 	ldp	x29, x30, [sp], #32
  4027d0:	d65f03c0 	ret

00000000004027d4 <cti_setup>:
  4027d4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  4027d8:	910003fd 	mov	x29, sp
  4027dc:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4027e0:	9107e000 	add	x0, x0, #0x1f8
  4027e4:	f9400000 	ldr	x0, [x0]
  4027e8:	52800101 	mov	w1, #0x8                   	// #8
  4027ec:	9400066e 	bl	4041a4 <cti_config>
  4027f0:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4027f4:	91080000 	add	x0, x0, #0x200
  4027f8:	f9400000 	ldr	x0, [x0]
  4027fc:	52800101 	mov	w1, #0x8                   	// #8
  402800:	94000669 	bl	4041a4 <cti_config>
  402804:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402808:	91082000 	add	x0, x0, #0x208
  40280c:	f9400000 	ldr	x0, [x0]
  402810:	52800101 	mov	w1, #0x8                   	// #8
  402814:	94000664 	bl	4041a4 <cti_config>
  402818:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40281c:	91084000 	add	x0, x0, #0x210
  402820:	f9400000 	ldr	x0, [x0]
  402824:	52800101 	mov	w1, #0x8                   	// #8
  402828:	9400065f 	bl	4041a4 <cti_config>
  40282c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402830:	91086000 	add	x0, x0, #0x218
  402834:	f9400000 	ldr	x0, [x0]
  402838:	52800101 	mov	w1, #0x8                   	// #8
  40283c:	9400065a 	bl	4041a4 <cti_config>
  402840:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402844:	9107a000 	add	x0, x0, #0x1e8
  402848:	f9400000 	ldr	x0, [x0]
  40284c:	52800001 	mov	w1, #0x0                   	// #0
  402850:	94000655 	bl	4041a4 <cti_config>
  402854:	b9001fff 	str	wzr, [sp, #28]
  402858:	14000028 	b	4028f8 <cti_setup+0x124>
  40285c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402860:	9107e000 	add	x0, x0, #0x1f8
  402864:	f9400000 	ldr	x0, [x0]
  402868:	b9401fe1 	ldr	w1, [sp, #28]
  40286c:	11001021 	add	w1, w1, #0x4
  402870:	93407c21 	sxtw	x1, w1
  402874:	91002021 	add	x1, x1, #0x8
  402878:	52800102 	mov	w2, #0x8                   	// #8
  40287c:	b8217802 	str	w2, [x0, x1, lsl #2]
  402880:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402884:	91080000 	add	x0, x0, #0x200
  402888:	f9400000 	ldr	x0, [x0]
  40288c:	b9401fe1 	ldr	w1, [sp, #28]
  402890:	11001021 	add	w1, w1, #0x4
  402894:	93407c21 	sxtw	x1, w1
  402898:	91002021 	add	x1, x1, #0x8
  40289c:	52800102 	mov	w2, #0x8                   	// #8
  4028a0:	b8217802 	str	w2, [x0, x1, lsl #2]
  4028a4:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4028a8:	91082000 	add	x0, x0, #0x208
  4028ac:	f9400000 	ldr	x0, [x0]
  4028b0:	b9401fe1 	ldr	w1, [sp, #28]
  4028b4:	11001021 	add	w1, w1, #0x4
  4028b8:	93407c21 	sxtw	x1, w1
  4028bc:	91002021 	add	x1, x1, #0x8
  4028c0:	52800102 	mov	w2, #0x8                   	// #8
  4028c4:	b8217802 	str	w2, [x0, x1, lsl #2]
  4028c8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4028cc:	91084000 	add	x0, x0, #0x210
  4028d0:	f9400000 	ldr	x0, [x0]
  4028d4:	b9401fe1 	ldr	w1, [sp, #28]
  4028d8:	11001021 	add	w1, w1, #0x4
  4028dc:	93407c21 	sxtw	x1, w1
  4028e0:	91002021 	add	x1, x1, #0x8
  4028e4:	52800102 	mov	w2, #0x8                   	// #8
  4028e8:	b8217802 	str	w2, [x0, x1, lsl #2]
  4028ec:	b9401fe0 	ldr	w0, [sp, #28]
  4028f0:	11000400 	add	w0, w0, #0x1
  4028f4:	b9001fe0 	str	w0, [sp, #28]
  4028f8:	b9401fe0 	ldr	w0, [sp, #28]
  4028fc:	71000c1f 	cmp	w0, #0x3
  402900:	54fffaed 	b.le	40285c <cti_setup+0x88>
  402904:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402908:	91086000 	add	x0, x0, #0x218
  40290c:	f9400000 	ldr	x0, [x0]
  402910:	52800101 	mov	w1, #0x8                   	// #8
  402914:	b900a001 	str	w1, [x0, #160]
  402918:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40291c:	9107e000 	add	x0, x0, #0x1f8
  402920:	f9400000 	ldr	x0, [x0]
  402924:	52800081 	mov	w1, #0x4                   	// #4
  402928:	b900a001 	str	w1, [x0, #160]
  40292c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402930:	9107e000 	add	x0, x0, #0x1f8
  402934:	f9400000 	ldr	x0, [x0]
  402938:	52800041 	mov	w1, #0x2                   	// #2
  40293c:	b900a401 	str	w1, [x0, #164]
  402940:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402944:	91080000 	add	x0, x0, #0x200
  402948:	f9400000 	ldr	x0, [x0]
  40294c:	52800081 	mov	w1, #0x4                   	// #4
  402950:	b900a001 	str	w1, [x0, #160]
  402954:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402958:	91080000 	add	x0, x0, #0x200
  40295c:	f9400000 	ldr	x0, [x0]
  402960:	52800041 	mov	w1, #0x2                   	// #2
  402964:	b900a401 	str	w1, [x0, #164]
  402968:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40296c:	91082000 	add	x0, x0, #0x208
  402970:	f9400000 	ldr	x0, [x0]
  402974:	52800081 	mov	w1, #0x4                   	// #4
  402978:	b900a001 	str	w1, [x0, #160]
  40297c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402980:	91082000 	add	x0, x0, #0x208
  402984:	f9400000 	ldr	x0, [x0]
  402988:	52800041 	mov	w1, #0x2                   	// #2
  40298c:	b900a401 	str	w1, [x0, #164]
  402990:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402994:	91084000 	add	x0, x0, #0x210
  402998:	f9400000 	ldr	x0, [x0]
  40299c:	52800081 	mov	w1, #0x4                   	// #4
  4029a0:	b900a001 	str	w1, [x0, #160]
  4029a4:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4029a8:	91084000 	add	x0, x0, #0x210
  4029ac:	f9400000 	ldr	x0, [x0]
  4029b0:	52800041 	mov	w1, #0x2                   	// #2
  4029b4:	b900a401 	str	w1, [x0, #164]
  4029b8:	d503201f 	nop
  4029bc:	a8c27bfd 	ldp	x29, x30, [sp], #32
  4029c0:	d65f03c0 	ret

00000000004029c4 <get_etm_index>:
  4029c4:	d10083ff 	sub	sp, sp, #0x20
  4029c8:	f90007e0 	str	x0, [sp, #8]
  4029cc:	b9001fff 	str	wzr, [sp, #28]
  4029d0:	1400000d 	b	402a04 <get_etm_index+0x40>
  4029d4:	b00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  4029d8:	f947e800 	ldr	x0, [x0, #4048]
  4029dc:	b9801fe1 	ldrsw	x1, [sp, #28]
  4029e0:	f8617800 	ldr	x0, [x0, x1, lsl #3]
  4029e4:	f94007e1 	ldr	x1, [sp, #8]
  4029e8:	eb00003f 	cmp	x1, x0
  4029ec:	54000061 	b.ne	4029f8 <get_etm_index+0x34>  // b.any
  4029f0:	b9401fe0 	ldr	w0, [sp, #28]
  4029f4:	14000008 	b	402a14 <get_etm_index+0x50>
  4029f8:	b9401fe0 	ldr	w0, [sp, #28]
  4029fc:	11000400 	add	w0, w0, #0x1
  402a00:	b9001fe0 	str	w0, [sp, #28]
  402a04:	b9401fe0 	ldr	w0, [sp, #28]
  402a08:	71000c1f 	cmp	w0, #0x3
  402a0c:	54fffe4d 	b.le	4029d4 <get_etm_index+0x10>
  402a10:	12800000 	mov	w0, #0xffffffff            	// #-1
  402a14:	910083ff 	add	sp, sp, #0x20
  402a18:	d65f03c0 	ret

0000000000402a1c <_request_addr_cmp>:
  402a1c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  402a20:	910003fd 	mov	x29, sp
  402a24:	f9000fe0 	str	x0, [sp, #24]
  402a28:	f9400fe0 	ldr	x0, [sp, #24]
  402a2c:	97ffffe6 	bl	4029c4 <get_etm_index>
  402a30:	b9002fe0 	str	w0, [sp, #44]
  402a34:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402a38:	91052000 	add	x0, x0, #0x148
  402a3c:	b9802fe1 	ldrsw	x1, [sp, #44]
  402a40:	b8617801 	ldr	w1, [x0, x1, lsl #2]
  402a44:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402a48:	91094000 	add	x0, x0, #0x250
  402a4c:	b9802fe2 	ldrsw	x2, [sp, #44]
  402a50:	b8627800 	ldr	w0, [x0, x2, lsl #2]
  402a54:	6b00003f 	cmp	w1, w0
  402a58:	5400016b 	b.lt	402a84 <_request_addr_cmp+0x68>  // b.tstop
  402a5c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402a60:	91052000 	add	x0, x0, #0x148
  402a64:	b9802fe1 	ldrsw	x1, [sp, #44]
  402a68:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  402a6c:	51000403 	sub	w3, w0, #0x1
  402a70:	d00000e1 	adrp	x1, 420000 <strlen@GLIBC_2.17>
  402a74:	91052021 	add	x1, x1, #0x148
  402a78:	b9802fe2 	ldrsw	x2, [sp, #44]
  402a7c:	b8227823 	str	w3, [x1, x2, lsl #2]
  402a80:	1400000c 	b	402ab0 <_request_addr_cmp+0x94>
  402a84:	b00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  402a88:	f947dc00 	ldr	x0, [x0, #4024]
  402a8c:	f9400000 	ldr	x0, [x0]
  402a90:	aa0003e3 	mov	x3, x0
  402a94:	d2800622 	mov	x2, #0x31                  	// #49
  402a98:	d2800021 	mov	x1, #0x1                   	// #1
  402a9c:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402aa0:	91350000 	add	x0, x0, #0xd40
  402aa4:	97fff91b 	bl	400f10 <fwrite@plt>
  402aa8:	52800020 	mov	w0, #0x1                   	// #1
  402aac:	97fff8ad 	bl	400d60 <exit@plt>
  402ab0:	a8c37bfd 	ldp	x29, x30, [sp], #48
  402ab4:	d65f03c0 	ret

0000000000402ab8 <_request_addr_cmp_pair>:
  402ab8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  402abc:	910003fd 	mov	x29, sp
  402ac0:	f9000fe0 	str	x0, [sp, #24]
  402ac4:	f9400fe0 	ldr	x0, [sp, #24]
  402ac8:	97ffffbf 	bl	4029c4 <get_etm_index>
  402acc:	b9002fe0 	str	w0, [sp, #44]
  402ad0:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402ad4:	91094000 	add	x0, x0, #0x250
  402ad8:	b9802fe1 	ldrsw	x1, [sp, #44]
  402adc:	b8617801 	ldr	w1, [x0, x1, lsl #2]
  402ae0:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402ae4:	91052000 	add	x0, x0, #0x148
  402ae8:	b9802fe2 	ldrsw	x2, [sp, #44]
  402aec:	b8627800 	ldr	w0, [x0, x2, lsl #2]
  402af0:	6b00003f 	cmp	w1, w0
  402af4:	5400022a 	b.ge	402b38 <_request_addr_cmp_pair+0x80>  // b.tcont
  402af8:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402afc:	91094000 	add	x0, x0, #0x250
  402b00:	b9802fe1 	ldrsw	x1, [sp, #44]
  402b04:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  402b08:	b9002be0 	str	w0, [sp, #40]
  402b0c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402b10:	91094000 	add	x0, x0, #0x250
  402b14:	b9802fe1 	ldrsw	x1, [sp, #44]
  402b18:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  402b1c:	11000802 	add	w2, w0, #0x2
  402b20:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402b24:	91094000 	add	x0, x0, #0x250
  402b28:	b9802fe1 	ldrsw	x1, [sp, #44]
  402b2c:	b8217802 	str	w2, [x0, x1, lsl #2]
  402b30:	b9402be0 	ldr	w0, [sp, #40]
  402b34:	1400000c 	b	402b64 <_request_addr_cmp_pair+0xac>
  402b38:	b00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  402b3c:	f947dc00 	ldr	x0, [x0, #4024]
  402b40:	f9400000 	ldr	x0, [x0]
  402b44:	aa0003e3 	mov	x3, x0
  402b48:	d2800a42 	mov	x2, #0x52                  	// #82
  402b4c:	d2800021 	mov	x1, #0x1                   	// #1
  402b50:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402b54:	9135e000 	add	x0, x0, #0xd78
  402b58:	97fff8ee 	bl	400f10 <fwrite@plt>
  402b5c:	52800020 	mov	w0, #0x1                   	// #1
  402b60:	97fff880 	bl	400d60 <exit@plt>
  402b64:	a8c37bfd 	ldp	x29, x30, [sp], #48
  402b68:	d65f03c0 	ret

0000000000402b6c <_request_rs>:
  402b6c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  402b70:	910003fd 	mov	x29, sp
  402b74:	f9000fe0 	str	x0, [sp, #24]
  402b78:	f9400fe0 	ldr	x0, [sp, #24]
  402b7c:	97ffff92 	bl	4029c4 <get_etm_index>
  402b80:	b9002fe0 	str	w0, [sp, #44]
  402b84:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402b88:	91056000 	add	x0, x0, #0x158
  402b8c:	b9802fe1 	ldrsw	x1, [sp, #44]
  402b90:	b8617801 	ldr	w1, [x0, x1, lsl #2]
  402b94:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402b98:	9105a000 	add	x0, x0, #0x168
  402b9c:	b9802fe2 	ldrsw	x2, [sp, #44]
  402ba0:	b8627800 	ldr	w0, [x0, x2, lsl #2]
  402ba4:	6b00003f 	cmp	w1, w0
  402ba8:	5400016b 	b.lt	402bd4 <_request_rs+0x68>  // b.tstop
  402bac:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402bb0:	91056000 	add	x0, x0, #0x158
  402bb4:	b9802fe1 	ldrsw	x1, [sp, #44]
  402bb8:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  402bbc:	51000403 	sub	w3, w0, #0x1
  402bc0:	d00000e1 	adrp	x1, 420000 <strlen@GLIBC_2.17>
  402bc4:	91056021 	add	x1, x1, #0x158
  402bc8:	b9802fe2 	ldrsw	x2, [sp, #44]
  402bcc:	b8227823 	str	w3, [x1, x2, lsl #2]
  402bd0:	1400000c 	b	402c00 <_request_rs+0x94>
  402bd4:	b00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  402bd8:	f947dc00 	ldr	x0, [x0, #4024]
  402bdc:	f9400000 	ldr	x0, [x0]
  402be0:	aa0003e3 	mov	x3, x0
  402be4:	d28009a2 	mov	x2, #0x4d                  	// #77
  402be8:	d2800021 	mov	x1, #0x1                   	// #1
  402bec:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402bf0:	91374000 	add	x0, x0, #0xdd0
  402bf4:	97fff8c7 	bl	400f10 <fwrite@plt>
  402bf8:	52800020 	mov	w0, #0x1                   	// #1
  402bfc:	97fff859 	bl	400d60 <exit@plt>
  402c00:	a8c37bfd 	ldp	x29, x30, [sp], #48
  402c04:	d65f03c0 	ret

0000000000402c08 <_request_rs_pair>:
  402c08:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  402c0c:	910003fd 	mov	x29, sp
  402c10:	f9000fe0 	str	x0, [sp, #24]
  402c14:	f9400fe0 	ldr	x0, [sp, #24]
  402c18:	97ffff6b 	bl	4029c4 <get_etm_index>
  402c1c:	b9002fe0 	str	w0, [sp, #44]
  402c20:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402c24:	9105a000 	add	x0, x0, #0x168
  402c28:	b9802fe1 	ldrsw	x1, [sp, #44]
  402c2c:	b8617801 	ldr	w1, [x0, x1, lsl #2]
  402c30:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402c34:	91056000 	add	x0, x0, #0x158
  402c38:	b9802fe2 	ldrsw	x2, [sp, #44]
  402c3c:	b8627800 	ldr	w0, [x0, x2, lsl #2]
  402c40:	6b00003f 	cmp	w1, w0
  402c44:	5400022a 	b.ge	402c88 <_request_rs_pair+0x80>  // b.tcont
  402c48:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402c4c:	9105a000 	add	x0, x0, #0x168
  402c50:	b9802fe1 	ldrsw	x1, [sp, #44]
  402c54:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  402c58:	b9002be0 	str	w0, [sp, #40]
  402c5c:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402c60:	9105a000 	add	x0, x0, #0x168
  402c64:	b9802fe1 	ldrsw	x1, [sp, #44]
  402c68:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  402c6c:	11000802 	add	w2, w0, #0x2
  402c70:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402c74:	9105a000 	add	x0, x0, #0x168
  402c78:	b9802fe1 	ldrsw	x1, [sp, #44]
  402c7c:	b8217802 	str	w2, [x0, x1, lsl #2]
  402c80:	b9402be0 	ldr	w0, [sp, #40]
  402c84:	1400000c 	b	402cb4 <_request_rs_pair+0xac>
  402c88:	b00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  402c8c:	f947dc00 	ldr	x0, [x0, #4024]
  402c90:	f9400000 	ldr	x0, [x0]
  402c94:	aa0003e3 	mov	x3, x0
  402c98:	d2800982 	mov	x2, #0x4c                  	// #76
  402c9c:	d2800021 	mov	x1, #0x1                   	// #1
  402ca0:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402ca4:	91388000 	add	x0, x0, #0xe20
  402ca8:	97fff89a 	bl	400f10 <fwrite@plt>
  402cac:	52800020 	mov	w0, #0x1                   	// #1
  402cb0:	97fff82c 	bl	400d60 <exit@plt>
  402cb4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  402cb8:	d65f03c0 	ret

0000000000402cbc <_request_ext_sel>:
  402cbc:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  402cc0:	910003fd 	mov	x29, sp
  402cc4:	f9000fe0 	str	x0, [sp, #24]
  402cc8:	f9400fe0 	ldr	x0, [sp, #24]
  402ccc:	97ffff3e 	bl	4029c4 <get_etm_index>
  402cd0:	b9002fe0 	str	w0, [sp, #44]
  402cd4:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402cd8:	9105e000 	add	x0, x0, #0x178
  402cdc:	b9802fe1 	ldrsw	x1, [sp, #44]
  402ce0:	b8617801 	ldr	w1, [x0, x1, lsl #2]
  402ce4:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402ce8:	91098000 	add	x0, x0, #0x260
  402cec:	b9802fe2 	ldrsw	x2, [sp, #44]
  402cf0:	b8627800 	ldr	w0, [x0, x2, lsl #2]
  402cf4:	6b00003f 	cmp	w1, w0
  402cf8:	5400016b 	b.lt	402d24 <_request_ext_sel+0x68>  // b.tstop
  402cfc:	d00000e0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  402d00:	9105e000 	add	x0, x0, #0x178
  402d04:	b9802fe1 	ldrsw	x1, [sp, #44]
  402d08:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  402d0c:	51000403 	sub	w3, w0, #0x1
  402d10:	d00000e1 	adrp	x1, 420000 <strlen@GLIBC_2.17>
  402d14:	9105e021 	add	x1, x1, #0x178
  402d18:	b9802fe2 	ldrsw	x2, [sp, #44]
  402d1c:	b8227823 	str	w3, [x1, x2, lsl #2]
  402d20:	1400000c 	b	402d50 <_request_ext_sel+0x94>
  402d24:	b00000e0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  402d28:	f947dc00 	ldr	x0, [x0, #4024]
  402d2c:	f9400000 	ldr	x0, [x0]
  402d30:	aa0003e3 	mov	x3, x0
  402d34:	d2800ac2 	mov	x2, #0x56                  	// #86
  402d38:	d2800021 	mov	x1, #0x1                   	// #1
  402d3c:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402d40:	9139c000 	add	x0, x0, #0xe70
  402d44:	97fff873 	bl	400f10 <fwrite@plt>
  402d48:	52800020 	mov	w0, #0x1                   	// #1
  402d4c:	97fff805 	bl	400d60 <exit@plt>
  402d50:	a8c37bfd 	ldp	x29, x30, [sp], #48
  402d54:	d65f03c0 	ret

0000000000402d58 <etm_implementation_info>:
  402d58:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  402d5c:	910003fd 	mov	x29, sp
  402d60:	f9000fe0 	str	x0, [sp, #24]
  402d64:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402d68:	913b2000 	add	x0, x0, #0xec8
  402d6c:	97fff849 	bl	400e90 <puts@plt>
  402d70:	f9400fe0 	ldr	x0, [sp, #24]
  402d74:	b941ec00 	ldr	w0, [x0, #492]
  402d78:	12002c00 	and	w0, w0, #0xfff
  402d7c:	2a0003e1 	mov	w1, w0
  402d80:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402d84:	913ba000 	add	x0, x0, #0xee8
  402d88:	97fff876 	bl	400f60 <printf@plt>
  402d8c:	f9400fe0 	ldr	x0, [sp, #24]
  402d90:	b941ec00 	ldr	w0, [x0, #492]
  402d94:	53197c00 	lsr	w0, w0, #25
  402d98:	12000000 	and	w0, w0, #0x1
  402d9c:	2a0003e1 	mov	w1, w0
  402da0:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402da4:	913c0000 	add	x0, x0, #0xf00
  402da8:	97fff86e 	bl	400f60 <printf@plt>
  402dac:	f9400fe0 	ldr	x0, [sp, #24]
  402db0:	b941ec00 	ldr	w0, [x0, #492]
  402db4:	531f7c00 	lsr	w0, w0, #31
  402db8:	2a0003e1 	mov	w1, w0
  402dbc:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402dc0:	913c6000 	add	x0, x0, #0xf18
  402dc4:	97fff867 	bl	400f60 <printf@plt>
  402dc8:	f9400fe0 	ldr	x0, [sp, #24]
  402dcc:	b941e000 	ldr	w0, [x0, #480]
  402dd0:	53097c00 	lsr	w0, w0, #9
  402dd4:	12000000 	and	w0, w0, #0x1
  402dd8:	2a0003e1 	mov	w1, w0
  402ddc:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402de0:	913d0000 	add	x0, x0, #0xf40
  402de4:	97fff85f 	bl	400f60 <printf@plt>
  402de8:	f9400fe0 	ldr	x0, [sp, #24]
  402dec:	b941e000 	ldr	w0, [x0, #480]
  402df0:	53067c00 	lsr	w0, w0, #6
  402df4:	12000000 	and	w0, w0, #0x1
  402df8:	2a0003e1 	mov	w1, w0
  402dfc:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402e00:	913d8000 	add	x0, x0, #0xf60
  402e04:	97fff857 	bl	400f60 <printf@plt>
  402e08:	f9400fe0 	ldr	x0, [sp, #24]
  402e0c:	b941e000 	ldr	w0, [x0, #480]
  402e10:	53057c00 	lsr	w0, w0, #5
  402e14:	12000000 	and	w0, w0, #0x1
  402e18:	2a0003e1 	mov	w1, w0
  402e1c:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402e20:	913e0000 	add	x0, x0, #0xf80
  402e24:	97fff84f 	bl	400f60 <printf@plt>
  402e28:	d503201f 	nop
  402e2c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  402e30:	d65f03c0 	ret

0000000000402e34 <etm_info>:
  402e34:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  402e38:	910003fd 	mov	x29, sp
  402e3c:	f9000fe0 	str	x0, [sp, #24]
  402e40:	f9400fe0 	ldr	x0, [sp, #24]
  402e44:	b9400400 	ldr	w0, [x0, #4]
  402e48:	2a0003e1 	mov	w1, w0
  402e4c:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402e50:	913e8000 	add	x0, x0, #0xfa0
  402e54:	97fff843 	bl	400f60 <printf@plt>
  402e58:	f9400fe0 	ldr	x0, [sp, #24]
  402e5c:	b9400c00 	ldr	w0, [x0, #12]
  402e60:	2a0003e1 	mov	w1, w0
  402e64:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402e68:	913ee000 	add	x0, x0, #0xfb8
  402e6c:	97fff83d 	bl	400f60 <printf@plt>
  402e70:	f9400fe0 	ldr	x0, [sp, #24]
  402e74:	b9430400 	ldr	w0, [x0, #772]
  402e78:	2a0003e1 	mov	w1, w0
  402e7c:	f0000000 	adrp	x0, 405000 <perf_open+0x5c>
  402e80:	913f4000 	add	x0, x0, #0xfd0
  402e84:	97fff837 	bl	400f60 <printf@plt>
  402e88:	d503201f 	nop
  402e8c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  402e90:	d65f03c0 	ret

0000000000402e94 <etm_unlock>:
  402e94:	d10043ff 	sub	sp, sp, #0x10
  402e98:	f90007e0 	str	x0, [sp, #8]
  402e9c:	f94007e0 	ldr	x0, [sp, #8]
  402ea0:	5299caa1 	mov	w1, #0xce55                	// #52821
  402ea4:	72b8b581 	movk	w1, #0xc5ac, lsl #16
  402ea8:	b90fb001 	str	w1, [x0, #4016]
  402eac:	f94007e0 	ldr	x0, [sp, #8]
  402eb0:	b903001f 	str	wzr, [x0, #768]
  402eb4:	d503201f 	nop
  402eb8:	910043ff 	add	sp, sp, #0x10
  402ebc:	d65f03c0 	ret

0000000000402ec0 <etm_disable>:
  402ec0:	d10043ff 	sub	sp, sp, #0x10
  402ec4:	f90007e0 	str	x0, [sp, #8]
  402ec8:	f94007e0 	ldr	x0, [sp, #8]
  402ecc:	b900041f 	str	wzr, [x0, #4]
  402ed0:	d503201f 	nop
  402ed4:	f94007e0 	ldr	x0, [sp, #8]
  402ed8:	b9400c00 	ldr	w0, [x0, #12]
  402edc:	12000000 	and	w0, w0, #0x1
  402ee0:	7100001f 	cmp	w0, #0x0
  402ee4:	54ffff80 	b.eq	402ed4 <etm_disable+0x14>  // b.none
  402ee8:	d503201f 	nop
  402eec:	d503201f 	nop
  402ef0:	910043ff 	add	sp, sp, #0x10
  402ef4:	d65f03c0 	ret

0000000000402ef8 <etm_enable>:
  402ef8:	d10043ff 	sub	sp, sp, #0x10
  402efc:	f90007e0 	str	x0, [sp, #8]
  402f00:	f94007e0 	ldr	x0, [sp, #8]
  402f04:	52800021 	mov	w1, #0x1                   	// #1
  402f08:	b9000401 	str	w1, [x0, #4]
  402f0c:	d503201f 	nop
  402f10:	f94007e0 	ldr	x0, [sp, #8]
  402f14:	b9400c00 	ldr	w0, [x0, #12]
  402f18:	12000000 	and	w0, w0, #0x1
  402f1c:	7100001f 	cmp	w0, #0x0
  402f20:	54ffff81 	b.ne	402f10 <etm_enable+0x18>  // b.any
  402f24:	d503201f 	nop
  402f28:	d503201f 	nop
  402f2c:	910043ff 	add	sp, sp, #0x10
  402f30:	d65f03c0 	ret

0000000000402f34 <etm_is_idle>:
  402f34:	d10043ff 	sub	sp, sp, #0x10
  402f38:	f90007e0 	str	x0, [sp, #8]
  402f3c:	f94007e0 	ldr	x0, [sp, #8]
  402f40:	b9400c00 	ldr	w0, [x0, #12]
  402f44:	12001c00 	and	w0, w0, #0xff
  402f48:	12000000 	and	w0, w0, #0x1
  402f4c:	12001c00 	and	w0, w0, #0xff
  402f50:	910043ff 	add	sp, sp, #0x10
  402f54:	d65f03c0 	ret

0000000000402f58 <etm_reset>:
  402f58:	d10083ff 	sub	sp, sp, #0x20
  402f5c:	f90007e0 	str	x0, [sp, #8]
  402f60:	f94007e0 	ldr	x0, [sp, #8]
  402f64:	b900101f 	str	wzr, [x0, #16]
  402f68:	f94007e0 	ldr	x0, [sp, #8]
  402f6c:	b900201f 	str	wzr, [x0, #32]
  402f70:	f94007e0 	ldr	x0, [sp, #8]
  402f74:	b900241f 	str	wzr, [x0, #36]
  402f78:	f94007e0 	ldr	x0, [sp, #8]
  402f7c:	b9002c1f 	str	wzr, [x0, #44]
  402f80:	f94007e0 	ldr	x0, [sp, #8]
  402f84:	52800281 	mov	w1, #0x14                  	// #20
  402f88:	b9003401 	str	w1, [x0, #52]
  402f8c:	f94007e0 	ldr	x0, [sp, #8]
  402f90:	52800021 	mov	w1, #0x1                   	// #1
  402f94:	b9004001 	str	w1, [x0, #64]
  402f98:	f94007e0 	ldr	x0, [sp, #8]
  402f9c:	b900301f 	str	wzr, [x0, #48]
  402fa0:	f94007e0 	ldr	x0, [sp, #8]
  402fa4:	52804021 	mov	w1, #0x201                 	// #513
  402fa8:	b9008001 	str	w1, [x0, #128]
  402fac:	f94007e0 	ldr	x0, [sp, #8]
  402fb0:	b900841f 	str	wzr, [x0, #132]
  402fb4:	f94007e0 	ldr	x0, [sp, #8]
  402fb8:	b900881f 	str	wzr, [x0, #136]
  402fbc:	f94007e0 	ldr	x0, [sp, #8]
  402fc0:	b901201f 	str	wzr, [x0, #288]
  402fc4:	52800040 	mov	w0, #0x2                   	// #2
  402fc8:	b9001fe0 	str	w0, [sp, #28]
  402fcc:	14000008 	b	402fec <etm_reset+0x94>
  402fd0:	f94007e0 	ldr	x0, [sp, #8]
  402fd4:	b9801fe1 	ldrsw	x1, [sp, #28]
  402fd8:	91020021 	add	x1, x1, #0x80
  402fdc:	b821781f 	str	wzr, [x0, x1, lsl #2]
  402fe0:	b9401fe0 	ldr	w0, [sp, #28]
  402fe4:	11000400 	add	w0, w0, #0x1
  402fe8:	b9001fe0 	str	w0, [sp, #28]
  402fec:	b9401fe0 	ldr	w0, [sp, #28]
  402ff0:	71007c1f 	cmp	w0, #0x1f
  402ff4:	54fffeed 	b.le	402fd0 <etm_reset+0x78>
  402ff8:	b9001fff 	str	wzr, [sp, #28]
  402ffc:	1400000c 	b	40302c <etm_reset+0xd4>
  403000:	f94007e0 	ldr	x0, [sp, #8]
  403004:	b9801fe1 	ldrsw	x1, [sp, #28]
  403008:	91020021 	add	x1, x1, #0x80
  40300c:	f821781f 	str	xzr, [x0, x1, lsl #3]
  403010:	f94007e0 	ldr	x0, [sp, #8]
  403014:	b9801fe1 	ldrsw	x1, [sp, #28]
  403018:	91024021 	add	x1, x1, #0x90
  40301c:	f821781f 	str	xzr, [x0, x1, lsl #3]
  403020:	b9401fe0 	ldr	w0, [sp, #28]
  403024:	11000400 	add	w0, w0, #0x1
  403028:	b9001fe0 	str	w0, [sp, #28]
  40302c:	b9401fe0 	ldr	w0, [sp, #28]
  403030:	71003c1f 	cmp	w0, #0xf
  403034:	54fffe6d 	b.le	403000 <etm_reset+0xa8>
  403038:	b9001fff 	str	wzr, [sp, #28]
  40303c:	1400000c 	b	40306c <etm_reset+0x114>
  403040:	f94007e0 	ldr	x0, [sp, #8]
  403044:	b9801fe1 	ldrsw	x1, [sp, #28]
  403048:	91030021 	add	x1, x1, #0xc0
  40304c:	f821781f 	str	xzr, [x0, x1, lsl #3]
  403050:	f94007e0 	ldr	x0, [sp, #8]
  403054:	b9801fe1 	ldrsw	x1, [sp, #28]
  403058:	91032021 	add	x1, x1, #0xc8
  40305c:	f821781f 	str	xzr, [x0, x1, lsl #3]
  403060:	b9401fe0 	ldr	w0, [sp, #28]
  403064:	11000400 	add	w0, w0, #0x1
  403068:	b9001fe0 	str	w0, [sp, #28]
  40306c:	b9401fe0 	ldr	w0, [sp, #28]
  403070:	71001c1f 	cmp	w0, #0x7
  403074:	54fffe6d 	b.le	403040 <etm_reset+0xe8>
  403078:	b9001fff 	str	wzr, [sp, #28]
  40307c:	14000010 	b	4030bc <etm_reset+0x164>
  403080:	f94007e0 	ldr	x0, [sp, #8]
  403084:	b9801fe1 	ldrsw	x1, [sp, #28]
  403088:	91015021 	add	x1, x1, #0x54
  40308c:	b821781f 	str	wzr, [x0, x1, lsl #2]
  403090:	f94007e0 	ldr	x0, [sp, #8]
  403094:	b9801fe1 	ldrsw	x1, [sp, #28]
  403098:	91014021 	add	x1, x1, #0x50
  40309c:	b821781f 	str	wzr, [x0, x1, lsl #2]
  4030a0:	f94007e0 	ldr	x0, [sp, #8]
  4030a4:	b9801fe1 	ldrsw	x1, [sp, #28]
  4030a8:	91016021 	add	x1, x1, #0x58
  4030ac:	b821781f 	str	wzr, [x0, x1, lsl #2]
  4030b0:	b9401fe0 	ldr	w0, [sp, #28]
  4030b4:	11000400 	add	w0, w0, #0x1
  4030b8:	b9001fe0 	str	w0, [sp, #28]
  4030bc:	b9401fe0 	ldr	w0, [sp, #28]
  4030c0:	71000c1f 	cmp	w0, #0x3
  4030c4:	54fffded 	b.le	403080 <etm_reset+0x128>
  4030c8:	d503201f 	nop
  4030cc:	d503201f 	nop
  4030d0:	910083ff 	add	sp, sp, #0x20
  4030d4:	d65f03c0 	ret

00000000004030d8 <etm_set_contextid_cmp>:
  4030d8:	d10043ff 	sub	sp, sp, #0x10
  4030dc:	f90007e0 	str	x0, [sp, #8]
  4030e0:	f90003e1 	str	x1, [sp]
  4030e4:	f94007e0 	ldr	x0, [sp, #8]
  4030e8:	f94003e1 	ldr	x1, [sp]
  4030ec:	f9030001 	str	x1, [x0, #1536]
  4030f0:	f94007e0 	ldr	x0, [sp, #8]
  4030f4:	b906801f 	str	wzr, [x0, #1664]
  4030f8:	d503201f 	nop
  4030fc:	910043ff 	add	sp, sp, #0x10
  403100:	d65f03c0 	ret

0000000000403104 <etm_set_ext_input>:
  403104:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  403108:	910003fd 	mov	x29, sp
  40310c:	f9000fe0 	str	x0, [sp, #24]
  403110:	b90017e1 	str	w1, [sp, #20]
  403114:	b90013e2 	str	w2, [sp, #16]
  403118:	b94013e0 	ldr	w0, [sp, #16]
  40311c:	71000c1f 	cmp	w0, #0x3
  403120:	5400008c 	b.gt	403130 <etm_set_ext_input+0x2c>
  403124:	b94013e0 	ldr	w0, [sp, #16]
  403128:	7100001f 	cmp	w0, #0x0
  40312c:	540000aa 	b.ge	403140 <etm_set_ext_input+0x3c>  // b.tcont
  403130:	d0000000 	adrp	x0, 405000 <perf_open+0x5c>
  403134:	913fa000 	add	x0, x0, #0xfe8
  403138:	97fff756 	bl	400e90 <puts@plt>
  40313c:	1400000a 	b	403164 <etm_set_ext_input+0x60>
  403140:	f9400fe0 	ldr	x0, [sp, #24]
  403144:	b9412000 	ldr	w0, [x0, #288]
  403148:	b94013e1 	ldr	w1, [sp, #16]
  40314c:	531d7021 	lsl	w1, w1, #3
  403150:	b94017e2 	ldr	w2, [sp, #20]
  403154:	1ac12041 	lsl	w1, w2, w1
  403158:	2a010001 	orr	w1, w0, w1
  40315c:	f9400fe0 	ldr	x0, [sp, #24]
  403160:	b9012001 	str	w1, [x0, #288]
  403164:	a8c27bfd 	ldp	x29, x30, [sp], #32
  403168:	d65f03c0 	ret

000000000040316c <etm_set_cci>:
  40316c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  403170:	910003fd 	mov	x29, sp
  403174:	f9000fe0 	str	x0, [sp, #24]
  403178:	b90017e1 	str	w1, [sp, #20]
  40317c:	f9400fe0 	ldr	x0, [sp, #24]
  403180:	b941ec00 	ldr	w0, [x0, #492]
  403184:	12002c00 	and	w0, w0, #0xfff
  403188:	b9002fe0 	str	w0, [sp, #44]
  40318c:	b94017e1 	ldr	w1, [sp, #20]
  403190:	b9402fe0 	ldr	w0, [sp, #44]
  403194:	6b00003f 	cmp	w1, w0
  403198:	5400018a 	b.ge	4031c8 <etm_set_cci+0x5c>  // b.tcont
  40319c:	b9402fe2 	ldr	w2, [sp, #44]
  4031a0:	b94017e1 	ldr	w1, [sp, #20]
  4031a4:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4031a8:	9100c000 	add	x0, x0, #0x30
  4031ac:	97fff76d 	bl	400f60 <printf@plt>
  4031b0:	f9400fe0 	ldr	x0, [sp, #24]
  4031b4:	b9401000 	ldr	w0, [x0, #16]
  4031b8:	121b7801 	and	w1, w0, #0xffffffef
  4031bc:	f9400fe0 	ldr	x0, [sp, #24]
  4031c0:	b9001001 	str	w1, [x0, #16]
  4031c4:	14000009 	b	4031e8 <etm_set_cci+0x7c>
  4031c8:	f9400fe0 	ldr	x0, [sp, #24]
  4031cc:	b9401000 	ldr	w0, [x0, #16]
  4031d0:	321c0001 	orr	w1, w0, #0x10
  4031d4:	f9400fe0 	ldr	x0, [sp, #24]
  4031d8:	b9001001 	str	w1, [x0, #16]
  4031dc:	b94017e1 	ldr	w1, [sp, #20]
  4031e0:	f9400fe0 	ldr	x0, [sp, #24]
  4031e4:	b9003801 	str	w1, [x0, #56]
  4031e8:	a8c37bfd 	ldp	x29, x30, [sp], #48
  4031ec:	d65f03c0 	ret

00000000004031f0 <etm_set_sync>:
  4031f0:	d10043ff 	sub	sp, sp, #0x10
  4031f4:	f90007e0 	str	x0, [sp, #8]
  4031f8:	b90007e1 	str	w1, [sp, #4]
  4031fc:	b94007e1 	ldr	w1, [sp, #4]
  403200:	f94007e0 	ldr	x0, [sp, #8]
  403204:	b9003401 	str	w1, [x0, #52]
  403208:	d503201f 	nop
  40320c:	910043ff 	add	sp, sp, #0x10
  403210:	d65f03c0 	ret

0000000000403214 <etm_set_stall>:
  403214:	d10043ff 	sub	sp, sp, #0x10
  403218:	f90007e0 	str	x0, [sp, #8]
  40321c:	b90007e1 	str	w1, [sp, #4]
  403220:	b94007e0 	ldr	w0, [sp, #4]
  403224:	7100001f 	cmp	w0, #0x0
  403228:	54000260 	b.eq	403274 <etm_set_stall+0x60>  // b.none
  40322c:	f94007e0 	ldr	x0, [sp, #8]
  403230:	b9402c00 	ldr	w0, [x0, #44]
  403234:	32180001 	orr	w1, w0, #0x100
  403238:	f94007e0 	ldr	x0, [sp, #8]
  40323c:	b9002c01 	str	w1, [x0, #44]
  403240:	f94007e0 	ldr	x0, [sp, #8]
  403244:	b9402c00 	ldr	w0, [x0, #44]
  403248:	32130001 	orr	w1, w0, #0x2000
  40324c:	f94007e0 	ldr	x0, [sp, #8]
  403250:	b9002c01 	str	w1, [x0, #44]
  403254:	f94007e0 	ldr	x0, [sp, #8]
  403258:	b9402c01 	ldr	w1, [x0, #44]
  40325c:	b94007e0 	ldr	w0, [sp, #4]
  403260:	12000c00 	and	w0, w0, #0xf
  403264:	2a000021 	orr	w1, w1, w0
  403268:	f94007e0 	ldr	x0, [sp, #8]
  40326c:	b9002c01 	str	w1, [x0, #44]
  403270:	1400000b 	b	40329c <etm_set_stall+0x88>
  403274:	f94007e0 	ldr	x0, [sp, #8]
  403278:	b9402c00 	ldr	w0, [x0, #44]
  40327c:	12177801 	and	w1, w0, #0xfffffeff
  403280:	f94007e0 	ldr	x0, [sp, #8]
  403284:	b9002c01 	str	w1, [x0, #44]
  403288:	f94007e0 	ldr	x0, [sp, #8]
  40328c:	b9402c00 	ldr	w0, [x0, #44]
  403290:	12127801 	and	w1, w0, #0xffffdfff
  403294:	f94007e0 	ldr	x0, [sp, #8]
  403298:	b9002c01 	str	w1, [x0, #44]
  40329c:	d503201f 	nop
  4032a0:	910043ff 	add	sp, sp, #0x10
  4032a4:	d65f03c0 	ret

00000000004032a8 <etm_set_branch_broadcast>:
  4032a8:	d10043ff 	sub	sp, sp, #0x10
  4032ac:	f90007e0 	str	x0, [sp, #8]
  4032b0:	b90007e1 	str	w1, [sp, #4]
  4032b4:	39000fe2 	strb	w2, [sp, #3]
  4032b8:	f94007e0 	ldr	x0, [sp, #8]
  4032bc:	b9401000 	ldr	w0, [x0, #16]
  4032c0:	321d0001 	orr	w1, w0, #0x8
  4032c4:	f94007e0 	ldr	x0, [sp, #8]
  4032c8:	b9001001 	str	w1, [x0, #16]
  4032cc:	b94007e0 	ldr	w0, [sp, #4]
  4032d0:	7100001f 	cmp	w0, #0x0
  4032d4:	540000e0 	b.eq	4032f0 <etm_set_branch_broadcast+0x48>  // b.none
  4032d8:	f94007e0 	ldr	x0, [sp, #8]
  4032dc:	b9403c00 	ldr	w0, [x0, #60]
  4032e0:	32180001 	orr	w1, w0, #0x100
  4032e4:	f94007e0 	ldr	x0, [sp, #8]
  4032e8:	b9003c01 	str	w1, [x0, #60]
  4032ec:	14000006 	b	403304 <etm_set_branch_broadcast+0x5c>
  4032f0:	f94007e0 	ldr	x0, [sp, #8]
  4032f4:	b9403c00 	ldr	w0, [x0, #60]
  4032f8:	12177801 	and	w1, w0, #0xfffffeff
  4032fc:	f94007e0 	ldr	x0, [sp, #8]
  403300:	b9003c01 	str	w1, [x0, #60]
  403304:	f94007e0 	ldr	x0, [sp, #8]
  403308:	b9403c01 	ldr	w1, [x0, #60]
  40330c:	39400fe0 	ldrb	w0, [sp, #3]
  403310:	2a000021 	orr	w1, w1, w0
  403314:	f94007e0 	ldr	x0, [sp, #8]
  403318:	b9003c01 	str	w1, [x0, #60]
  40331c:	d503201f 	nop
  403320:	910043ff 	add	sp, sp, #0x10
  403324:	d65f03c0 	ret

0000000000403328 <etm_set_addr_cmp>:
  403328:	d10083ff 	sub	sp, sp, #0x20
  40332c:	f9000fe0 	str	x0, [sp, #24]
  403330:	b90017e1 	str	w1, [sp, #20]
  403334:	f90007e2 	str	x2, [sp, #8]
  403338:	b90013e3 	str	w3, [sp, #16]
  40333c:	f9400fe0 	ldr	x0, [sp, #24]
  403340:	b98017e1 	ldrsw	x1, [sp, #20]
  403344:	91020021 	add	x1, x1, #0x80
  403348:	f94007e2 	ldr	x2, [sp, #8]
  40334c:	f8217802 	str	x2, [x0, x1, lsl #3]
  403350:	b94013e0 	ldr	w0, [sp, #16]
  403354:	7100001f 	cmp	w0, #0x0
  403358:	54000160 	b.eq	403384 <etm_set_addr_cmp+0x5c>  // b.none
  40335c:	f9400fe0 	ldr	x0, [sp, #24]
  403360:	b98017e1 	ldrsw	x1, [sp, #20]
  403364:	91024021 	add	x1, x1, #0x90
  403368:	f8617800 	ldr	x0, [x0, x1, lsl #3]
  40336c:	b27e0002 	orr	x2, x0, #0x4
  403370:	f9400fe0 	ldr	x0, [sp, #24]
  403374:	b98017e1 	ldrsw	x1, [sp, #20]
  403378:	91024021 	add	x1, x1, #0x90
  40337c:	f8217802 	str	x2, [x0, x1, lsl #3]
  403380:	1400000a 	b	4033a8 <etm_set_addr_cmp+0x80>
  403384:	f9400fe0 	ldr	x0, [sp, #24]
  403388:	b98017e1 	ldrsw	x1, [sp, #20]
  40338c:	91024021 	add	x1, x1, #0x90
  403390:	f8617800 	ldr	x0, [x0, x1, lsl #3]
  403394:	927df802 	and	x2, x0, #0xfffffffffffffffb
  403398:	f9400fe0 	ldr	x0, [sp, #24]
  40339c:	b98017e1 	ldrsw	x1, [sp, #20]
  4033a0:	91024021 	add	x1, x1, #0x90
  4033a4:	f8217802 	str	x2, [x0, x1, lsl #3]
  4033a8:	f9400fe0 	ldr	x0, [sp, #24]
  4033ac:	b98017e1 	ldrsw	x1, [sp, #20]
  4033b0:	91024021 	add	x1, x1, #0x90
  4033b4:	f8617800 	ldr	x0, [x0, x1, lsl #3]
  4033b8:	927cf802 	and	x2, x0, #0xfffffffffffffff7
  4033bc:	f9400fe0 	ldr	x0, [sp, #24]
  4033c0:	b98017e1 	ldrsw	x1, [sp, #20]
  4033c4:	91024021 	add	x1, x1, #0x90
  4033c8:	f8217802 	str	x2, [x0, x1, lsl #3]
  4033cc:	d503201f 	nop
  4033d0:	910083ff 	add	sp, sp, #0x20
  4033d4:	d65f03c0 	ret

00000000004033d8 <etm_register_range>:
  4033d8:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  4033dc:	910003fd 	mov	x29, sp
  4033e0:	f90017e0 	str	x0, [sp, #40]
  4033e4:	f90013e1 	str	x1, [sp, #32]
  4033e8:	f9000fe2 	str	x2, [sp, #24]
  4033ec:	b90017e3 	str	w3, [sp, #20]
  4033f0:	f94017e0 	ldr	x0, [sp, #40]
  4033f4:	97fffdb1 	bl	402ab8 <_request_addr_cmp_pair>
  4033f8:	b9003fe0 	str	w0, [sp, #60]
  4033fc:	b94017e3 	ldr	w3, [sp, #20]
  403400:	f94013e2 	ldr	x2, [sp, #32]
  403404:	b9403fe1 	ldr	w1, [sp, #60]
  403408:	f94017e0 	ldr	x0, [sp, #40]
  40340c:	97ffffc7 	bl	403328 <etm_set_addr_cmp>
  403410:	b9403fe0 	ldr	w0, [sp, #60]
  403414:	11000400 	add	w0, w0, #0x1
  403418:	b94017e3 	ldr	w3, [sp, #20]
  40341c:	f9400fe2 	ldr	x2, [sp, #24]
  403420:	2a0003e1 	mov	w1, w0
  403424:	f94017e0 	ldr	x0, [sp, #40]
  403428:	97ffffc0 	bl	403328 <etm_set_addr_cmp>
  40342c:	f94017e0 	ldr	x0, [sp, #40]
  403430:	b9408401 	ldr	w1, [x0, #132]
  403434:	b9403fe0 	ldr	w0, [sp, #60]
  403438:	531f7c02 	lsr	w2, w0, #31
  40343c:	0b000040 	add	w0, w2, w0
  403440:	13017c00 	asr	w0, w0, #1
  403444:	2a0003e2 	mov	w2, w0
  403448:	52800020 	mov	w0, #0x1                   	// #1
  40344c:	1ac22000 	lsl	w0, w0, w2
  403450:	2a000021 	orr	w1, w1, w0
  403454:	f94017e0 	ldr	x0, [sp, #40]
  403458:	b9008401 	str	w1, [x0, #132]
  40345c:	d503201f 	nop
  403460:	a8c47bfd 	ldp	x29, x30, [sp], #64
  403464:	d65f03c0 	ret

0000000000403468 <etm_register_start_stop_addr>:
  403468:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  40346c:	910003fd 	mov	x29, sp
  403470:	f90017e0 	str	x0, [sp, #40]
  403474:	f90013e1 	str	x1, [sp, #32]
  403478:	f9000fe2 	str	x2, [sp, #24]
  40347c:	f94017e0 	ldr	x0, [sp, #40]
  403480:	97fffd67 	bl	402a1c <_request_addr_cmp>
  403484:	b9003fe0 	str	w0, [sp, #60]
  403488:	f94017e0 	ldr	x0, [sp, #40]
  40348c:	97fffd64 	bl	402a1c <_request_addr_cmp>
  403490:	b9003be0 	str	w0, [sp, #56]
  403494:	52800023 	mov	w3, #0x1                   	// #1
  403498:	f94013e2 	ldr	x2, [sp, #32]
  40349c:	b9403fe1 	ldr	w1, [sp, #60]
  4034a0:	f94017e0 	ldr	x0, [sp, #40]
  4034a4:	97ffffa1 	bl	403328 <etm_set_addr_cmp>
  4034a8:	52800023 	mov	w3, #0x1                   	// #1
  4034ac:	f9400fe2 	ldr	x2, [sp, #24]
  4034b0:	b9403be1 	ldr	w1, [sp, #56]
  4034b4:	f94017e0 	ldr	x0, [sp, #40]
  4034b8:	97ffff9c 	bl	403328 <etm_set_addr_cmp>
  4034bc:	f94017e0 	ldr	x0, [sp, #40]
  4034c0:	52800021 	mov	w1, #0x1                   	// #1
  4034c4:	b9008001 	str	w1, [x0, #128]
  4034c8:	f94017e0 	ldr	x0, [sp, #40]
  4034cc:	b9408800 	ldr	w0, [x0, #136]
  4034d0:	b9403fe1 	ldr	w1, [sp, #60]
  4034d4:	52800022 	mov	w2, #0x1                   	// #1
  4034d8:	1ac12041 	lsl	w1, w2, w1
  4034dc:	2a010001 	orr	w1, w0, w1
  4034e0:	f94017e0 	ldr	x0, [sp, #40]
  4034e4:	b9008801 	str	w1, [x0, #136]
  4034e8:	f94017e0 	ldr	x0, [sp, #40]
  4034ec:	b9408800 	ldr	w0, [x0, #136]
  4034f0:	b9403be1 	ldr	w1, [sp, #56]
  4034f4:	11004021 	add	w1, w1, #0x10
  4034f8:	52800022 	mov	w2, #0x1                   	// #1
  4034fc:	1ac12041 	lsl	w1, w2, w1
  403500:	2a010001 	orr	w1, w0, w1
  403504:	f94017e0 	ldr	x0, [sp, #40]
  403508:	b9008801 	str	w1, [x0, #136]
  40350c:	d503201f 	nop
  403510:	a8c47bfd 	ldp	x29, x30, [sp], #64
  403514:	d65f03c0 	ret

0000000000403518 <etm_set_rs>:
  403518:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  40351c:	910003fd 	mov	x29, sp
  403520:	f90017e0 	str	x0, [sp, #40]
  403524:	b90027e1 	str	w1, [sp, #36]
  403528:	b90023e2 	str	w2, [sp, #32]
  40352c:	b9001fe3 	str	w3, [sp, #28]
  403530:	b9001be4 	str	w4, [sp, #24]
  403534:	b90017e5 	str	w5, [sp, #20]
  403538:	b90013e6 	str	w6, [sp, #16]
  40353c:	b94027e0 	ldr	w0, [sp, #36]
  403540:	7100041f 	cmp	w0, #0x1
  403544:	540000ac 	b.gt	403558 <etm_set_rs+0x40>
  403548:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40354c:	91020000 	add	x0, x0, #0x80
  403550:	97fff650 	bl	400e90 <puts@plt>
  403554:	14000050 	b	403694 <etm_set_rs+0x17c>
  403558:	b94023e0 	ldr	w0, [sp, #32]
  40355c:	7100081f 	cmp	w0, #0x2
  403560:	540003c1 	b.ne	4035d8 <etm_set_rs+0xc0>  // b.any
  403564:	f94017e0 	ldr	x0, [sp, #40]
  403568:	b98027e1 	ldrsw	x1, [sp, #36]
  40356c:	91020021 	add	x1, x1, #0x80
  403570:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  403574:	b9401fe1 	ldr	w1, [sp, #28]
  403578:	52800022 	mov	w2, #0x1                   	// #1
  40357c:	1ac12041 	lsl	w1, w2, w1
  403580:	2a010002 	orr	w2, w0, w1
  403584:	f94017e0 	ldr	x0, [sp, #40]
  403588:	b98027e1 	ldrsw	x1, [sp, #36]
  40358c:	91020021 	add	x1, x1, #0x80
  403590:	b8217802 	str	w2, [x0, x1, lsl #2]
  403594:	b9401be0 	ldr	w0, [sp, #24]
  403598:	7100001f 	cmp	w0, #0x0
  40359c:	5400036b 	b.lt	403608 <etm_set_rs+0xf0>  // b.tstop
  4035a0:	f94017e0 	ldr	x0, [sp, #40]
  4035a4:	b98027e1 	ldrsw	x1, [sp, #36]
  4035a8:	91020021 	add	x1, x1, #0x80
  4035ac:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  4035b0:	b9401be1 	ldr	w1, [sp, #24]
  4035b4:	11001021 	add	w1, w1, #0x4
  4035b8:	52800022 	mov	w2, #0x1                   	// #1
  4035bc:	1ac12041 	lsl	w1, w2, w1
  4035c0:	2a010002 	orr	w2, w0, w1
  4035c4:	f94017e0 	ldr	x0, [sp, #40]
  4035c8:	b98027e1 	ldrsw	x1, [sp, #36]
  4035cc:	91020021 	add	x1, x1, #0x80
  4035d0:	b8217802 	str	w2, [x0, x1, lsl #2]
  4035d4:	1400000d 	b	403608 <etm_set_rs+0xf0>
  4035d8:	f94017e0 	ldr	x0, [sp, #40]
  4035dc:	b98027e1 	ldrsw	x1, [sp, #36]
  4035e0:	91020021 	add	x1, x1, #0x80
  4035e4:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  4035e8:	b9401fe1 	ldr	w1, [sp, #28]
  4035ec:	52800022 	mov	w2, #0x1                   	// #1
  4035f0:	1ac12041 	lsl	w1, w2, w1
  4035f4:	2a010002 	orr	w2, w0, w1
  4035f8:	f94017e0 	ldr	x0, [sp, #40]
  4035fc:	b98027e1 	ldrsw	x1, [sp, #36]
  403600:	91020021 	add	x1, x1, #0x80
  403604:	b8217802 	str	w2, [x0, x1, lsl #2]
  403608:	f94017e0 	ldr	x0, [sp, #40]
  40360c:	b98027e1 	ldrsw	x1, [sp, #36]
  403610:	91020021 	add	x1, x1, #0x80
  403614:	b8617801 	ldr	w1, [x0, x1, lsl #2]
  403618:	b94023e0 	ldr	w0, [sp, #32]
  40361c:	53103c00 	lsl	w0, w0, #16
  403620:	2a000022 	orr	w2, w1, w0
  403624:	f94017e0 	ldr	x0, [sp, #40]
  403628:	b98027e1 	ldrsw	x1, [sp, #36]
  40362c:	91020021 	add	x1, x1, #0x80
  403630:	b8217802 	str	w2, [x0, x1, lsl #2]
  403634:	b94017e0 	ldr	w0, [sp, #20]
  403638:	7100001f 	cmp	w0, #0x0
  40363c:	54000140 	b.eq	403664 <etm_set_rs+0x14c>  // b.none
  403640:	f94017e0 	ldr	x0, [sp, #40]
  403644:	b98027e1 	ldrsw	x1, [sp, #36]
  403648:	91020021 	add	x1, x1, #0x80
  40364c:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  403650:	320c0002 	orr	w2, w0, #0x100000
  403654:	f94017e0 	ldr	x0, [sp, #40]
  403658:	b98027e1 	ldrsw	x1, [sp, #36]
  40365c:	91020021 	add	x1, x1, #0x80
  403660:	b8217802 	str	w2, [x0, x1, lsl #2]
  403664:	b94013e0 	ldr	w0, [sp, #16]
  403668:	7100001f 	cmp	w0, #0x0
  40366c:	54000140 	b.eq	403694 <etm_set_rs+0x17c>  // b.none
  403670:	f94017e0 	ldr	x0, [sp, #40]
  403674:	b98027e1 	ldrsw	x1, [sp, #36]
  403678:	91020021 	add	x1, x1, #0x80
  40367c:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  403680:	320b0002 	orr	w2, w0, #0x200000
  403684:	f94017e0 	ldr	x0, [sp, #40]
  403688:	b98027e1 	ldrsw	x1, [sp, #36]
  40368c:	91020021 	add	x1, x1, #0x80
  403690:	b8217802 	str	w2, [x0, x1, lsl #2]
  403694:	a8c37bfd 	ldp	x29, x30, [sp], #48
  403698:	d65f03c0 	ret

000000000040369c <etm_set_event_sel_n>:
  40369c:	d10083ff 	sub	sp, sp, #0x20
  4036a0:	f9000fe0 	str	x0, [sp, #24]
  4036a4:	b90017e1 	str	w1, [sp, #20]
  4036a8:	b90013e2 	str	w2, [sp, #16]
  4036ac:	b9000fe3 	str	w3, [sp, #12]
  4036b0:	f9400fe0 	ldr	x0, [sp, #24]
  4036b4:	b9402000 	ldr	w0, [x0, #32]
  4036b8:	b9400fe1 	ldr	w1, [sp, #12]
  4036bc:	531d7021 	lsl	w1, w1, #3
  4036c0:	b94017e2 	ldr	w2, [sp, #20]
  4036c4:	1ac12041 	lsl	w1, w2, w1
  4036c8:	2a010001 	orr	w1, w0, w1
  4036cc:	f9400fe0 	ldr	x0, [sp, #24]
  4036d0:	b9002001 	str	w1, [x0, #32]
  4036d4:	b94013e0 	ldr	w0, [sp, #16]
  4036d8:	7100001f 	cmp	w0, #0x0
  4036dc:	54000180 	b.eq	40370c <etm_set_event_sel_n+0x70>  // b.none
  4036e0:	f9400fe0 	ldr	x0, [sp, #24]
  4036e4:	b9402000 	ldr	w0, [x0, #32]
  4036e8:	b9400fe1 	ldr	w1, [sp, #12]
  4036ec:	531d7021 	lsl	w1, w1, #3
  4036f0:	11001c21 	add	w1, w1, #0x7
  4036f4:	52800022 	mov	w2, #0x1                   	// #1
  4036f8:	1ac12041 	lsl	w1, w2, w1
  4036fc:	2a010001 	orr	w1, w0, w1
  403700:	f9400fe0 	ldr	x0, [sp, #24]
  403704:	b9002001 	str	w1, [x0, #32]
  403708:	1400000c 	b	403738 <etm_set_event_sel_n+0x9c>
  40370c:	f9400fe0 	ldr	x0, [sp, #24]
  403710:	b9402000 	ldr	w0, [x0, #32]
  403714:	b9400fe1 	ldr	w1, [sp, #12]
  403718:	531d7021 	lsl	w1, w1, #3
  40371c:	11001c21 	add	w1, w1, #0x7
  403720:	52800022 	mov	w2, #0x1                   	// #1
  403724:	1ac12041 	lsl	w1, w2, w1
  403728:	2a2103e1 	mvn	w1, w1
  40372c:	0a010001 	and	w1, w0, w1
  403730:	f9400fe0 	ldr	x0, [sp, #24]
  403734:	b9002001 	str	w1, [x0, #32]
  403738:	d503201f 	nop
  40373c:	910083ff 	add	sp, sp, #0x20
  403740:	d65f03c0 	ret

0000000000403744 <etm_set_event_sel>:
  403744:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  403748:	910003fd 	mov	x29, sp
  40374c:	f90017e0 	str	x0, [sp, #40]
  403750:	b90027e1 	str	w1, [sp, #36]
  403754:	b90023e2 	str	w2, [sp, #32]
  403758:	b9001fe3 	str	w3, [sp, #28]
  40375c:	b9401fe0 	ldr	w0, [sp, #28]
  403760:	7100001f 	cmp	w0, #0x0
  403764:	540000e1 	b.ne	403780 <etm_set_event_sel+0x3c>  // b.any
  403768:	b94023e0 	ldr	w0, [sp, #32]
  40376c:	7100041f 	cmp	w0, #0x1
  403770:	5400008c 	b.gt	403780 <etm_set_event_sel+0x3c>
  403774:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403778:	91034000 	add	x0, x0, #0xd0
  40377c:	97fff5c5 	bl	400e90 <puts@plt>
  403780:	b94023e0 	ldr	w0, [sp, #32]
  403784:	b9003fe0 	str	w0, [sp, #60]
  403788:	b9401fe0 	ldr	w0, [sp, #28]
  40378c:	7100001f 	cmp	w0, #0x0
  403790:	540000c0 	b.eq	4037a8 <etm_set_event_sel+0x64>  // b.none
  403794:	b94023e0 	ldr	w0, [sp, #32]
  403798:	531f7c01 	lsr	w1, w0, #31
  40379c:	0b000020 	add	w0, w1, w0
  4037a0:	13017c00 	asr	w0, w0, #1
  4037a4:	b9003fe0 	str	w0, [sp, #60]
  4037a8:	b94027e0 	ldr	w0, [sp, #36]
  4037ac:	71000c1f 	cmp	w0, #0x3
  4037b0:	5400008c 	b.gt	4037c0 <etm_set_event_sel+0x7c>
  4037b4:	b94027e0 	ldr	w0, [sp, #36]
  4037b8:	7100001f 	cmp	w0, #0x0
  4037bc:	5400012a 	b.ge	4037e0 <etm_set_event_sel+0x9c>  // b.tcont
  4037c0:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4037c4:	910d4003 	add	x3, x0, #0x350
  4037c8:	52802bc2 	mov	w2, #0x15e                 	// #350
  4037cc:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4037d0:	9104a001 	add	x1, x0, #0x128
  4037d4:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4037d8:	9104e000 	add	x0, x0, #0x138
  4037dc:	97fff5e5 	bl	400f70 <__assert_fail@plt>
  4037e0:	b94027e3 	ldr	w3, [sp, #36]
  4037e4:	b9401fe2 	ldr	w2, [sp, #28]
  4037e8:	b9403fe1 	ldr	w1, [sp, #60]
  4037ec:	f94017e0 	ldr	x0, [sp, #40]
  4037f0:	97ffffab 	bl	40369c <etm_set_event_sel_n>
  4037f4:	d503201f 	nop
  4037f8:	a8c47bfd 	ldp	x29, x30, [sp], #64
  4037fc:	d65f03c0 	ret

0000000000403800 <etm_set_event_trc>:
  403800:	d10043ff 	sub	sp, sp, #0x10
  403804:	f90007e0 	str	x0, [sp, #8]
  403808:	b90007e1 	str	w1, [sp, #4]
  40380c:	b90003e2 	str	w2, [sp]
  403810:	f94007e0 	ldr	x0, [sp, #8]
  403814:	b9402401 	ldr	w1, [x0, #36]
  403818:	b94007e0 	ldr	w0, [sp, #4]
  40381c:	2a000021 	orr	w1, w1, w0
  403820:	f94007e0 	ldr	x0, [sp, #8]
  403824:	b9002401 	str	w1, [x0, #36]
  403828:	b94003e0 	ldr	w0, [sp]
  40382c:	7100001f 	cmp	w0, #0x0
  403830:	540000e0 	b.eq	40384c <etm_set_event_trc+0x4c>  // b.none
  403834:	f94007e0 	ldr	x0, [sp, #8]
  403838:	b9402400 	ldr	w0, [x0, #36]
  40383c:	32150001 	orr	w1, w0, #0x800
  403840:	f94007e0 	ldr	x0, [sp, #8]
  403844:	b9002401 	str	w1, [x0, #36]
  403848:	14000006 	b	403860 <etm_set_event_trc+0x60>
  40384c:	f94007e0 	ldr	x0, [sp, #8]
  403850:	b9402400 	ldr	w0, [x0, #36]
  403854:	12147801 	and	w1, w0, #0xfffff7ff
  403858:	f94007e0 	ldr	x0, [sp, #8]
  40385c:	b9002401 	str	w1, [x0, #36]
  403860:	d503201f 	nop
  403864:	910043ff 	add	sp, sp, #0x10
  403868:	d65f03c0 	ret

000000000040386c <etm_always_fire_event_pos>:
  40386c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  403870:	910003fd 	mov	x29, sp
  403874:	f9000fe0 	str	x0, [sp, #24]
  403878:	b90017e1 	str	w1, [sp, #20]
  40387c:	52800003 	mov	w3, #0x0                   	// #0
  403880:	52800022 	mov	w2, #0x1                   	// #1
  403884:	b94017e1 	ldr	w1, [sp, #20]
  403888:	f9400fe0 	ldr	x0, [sp, #24]
  40388c:	97ffffae 	bl	403744 <etm_set_event_sel>
  403890:	b94017e0 	ldr	w0, [sp, #20]
  403894:	52800021 	mov	w1, #0x1                   	// #1
  403898:	1ac02020 	lsl	w0, w1, w0
  40389c:	52800002 	mov	w2, #0x0                   	// #0
  4038a0:	2a0003e1 	mov	w1, w0
  4038a4:	f9400fe0 	ldr	x0, [sp, #24]
  4038a8:	97ffffd6 	bl	403800 <etm_set_event_trc>
  4038ac:	d503201f 	nop
  4038b0:	a8c27bfd 	ldp	x29, x30, [sp], #32
  4038b4:	d65f03c0 	ret

00000000004038b8 <etm_register_pmu_event>:
  4038b8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  4038bc:	910003fd 	mov	x29, sp
  4038c0:	f9000fe0 	str	x0, [sp, #24]
  4038c4:	b90017e1 	str	w1, [sp, #20]
  4038c8:	f9400fe0 	ldr	x0, [sp, #24]
  4038cc:	97fffca8 	bl	402b6c <_request_rs>
  4038d0:	b9002fe0 	str	w0, [sp, #44]
  4038d4:	f9400fe0 	ldr	x0, [sp, #24]
  4038d8:	97fffcf9 	bl	402cbc <_request_ext_sel>
  4038dc:	b9002be0 	str	w0, [sp, #40]
  4038e0:	b9402be2 	ldr	w2, [sp, #40]
  4038e4:	b94017e1 	ldr	w1, [sp, #20]
  4038e8:	f9400fe0 	ldr	x0, [sp, #24]
  4038ec:	97fffe06 	bl	403104 <etm_set_ext_input>
  4038f0:	52800006 	mov	w6, #0x0                   	// #0
  4038f4:	52800005 	mov	w5, #0x0                   	// #0
  4038f8:	52800004 	mov	w4, #0x0                   	// #0
  4038fc:	b9402be3 	ldr	w3, [sp, #40]
  403900:	52800002 	mov	w2, #0x0                   	// #0
  403904:	b9402fe1 	ldr	w1, [sp, #44]
  403908:	f9400fe0 	ldr	x0, [sp, #24]
  40390c:	97ffff03 	bl	403518 <etm_set_rs>
  403910:	52800003 	mov	w3, #0x0                   	// #0
  403914:	b9402fe2 	ldr	w2, [sp, #44]
  403918:	b9402be1 	ldr	w1, [sp, #40]
  40391c:	f9400fe0 	ldr	x0, [sp, #24]
  403920:	97ffff89 	bl	403744 <etm_set_event_sel>
  403924:	b9402be0 	ldr	w0, [sp, #40]
  403928:	52800021 	mov	w1, #0x1                   	// #1
  40392c:	1ac02020 	lsl	w0, w1, w0
  403930:	52800002 	mov	w2, #0x0                   	// #0
  403934:	2a0003e1 	mov	w1, w0
  403938:	f9400fe0 	ldr	x0, [sp, #24]
  40393c:	97ffffb1 	bl	403800 <etm_set_event_trc>
  403940:	d503201f 	nop
  403944:	a8c37bfd 	ldp	x29, x30, [sp], #48
  403948:	d65f03c0 	ret

000000000040394c <etm_example_single_counter>:
  40394c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  403950:	910003fd 	mov	x29, sp
  403954:	f9000fe0 	str	x0, [sp, #24]
  403958:	b90017e1 	str	w1, [sp, #20]
  40395c:	790027e2 	strh	w2, [sp, #18]
  403960:	794027e0 	ldrh	w0, [sp, #18]
  403964:	2a0003e2 	mov	w2, w0
  403968:	b94017e1 	ldr	w1, [sp, #20]
  40396c:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403970:	91056000 	add	x0, x0, #0x158
  403974:	97fff57b 	bl	400f60 <printf@plt>
  403978:	f9400fe0 	ldr	x0, [sp, #24]
  40397c:	97fffc7c 	bl	402b6c <_request_rs>
  403980:	b9002fe0 	str	w0, [sp, #44]
  403984:	b9402fe1 	ldr	w1, [sp, #44]
  403988:	f9400fe0 	ldr	x0, [sp, #24]
  40398c:	b9015001 	str	w1, [x0, #336]
  403990:	794027e1 	ldrh	w1, [sp, #18]
  403994:	f9400fe0 	ldr	x0, [sp, #24]
  403998:	b9016001 	str	w1, [x0, #352]
  40399c:	f9400fe0 	ldr	x0, [sp, #24]
  4039a0:	97fffcc7 	bl	402cbc <_request_ext_sel>
  4039a4:	b9002be0 	str	w0, [sp, #40]
  4039a8:	52800006 	mov	w6, #0x0                   	// #0
  4039ac:	52800005 	mov	w5, #0x0                   	// #0
  4039b0:	12800004 	mov	w4, #0xffffffff            	// #-1
  4039b4:	b9402be3 	ldr	w3, [sp, #40]
  4039b8:	52800002 	mov	w2, #0x0                   	// #0
  4039bc:	b9402fe1 	ldr	w1, [sp, #44]
  4039c0:	f9400fe0 	ldr	x0, [sp, #24]
  4039c4:	97fffed5 	bl	403518 <etm_set_rs>
  4039c8:	b9402be2 	ldr	w2, [sp, #40]
  4039cc:	b94017e1 	ldr	w1, [sp, #20]
  4039d0:	f9400fe0 	ldr	x0, [sp, #24]
  4039d4:	97fffdcc 	bl	403104 <etm_set_ext_input>
  4039d8:	f9400fe0 	ldr	x0, [sp, #24]
  4039dc:	b9415000 	ldr	w0, [x0, #336]
  4039e0:	32100001 	orr	w1, w0, #0x10000
  4039e4:	f9400fe0 	ldr	x0, [sp, #24]
  4039e8:	b9015001 	str	w1, [x0, #336]
  4039ec:	794027e1 	ldrh	w1, [sp, #18]
  4039f0:	f9400fe0 	ldr	x0, [sp, #24]
  4039f4:	b9014001 	str	w1, [x0, #320]
  4039f8:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4039fc:	91064000 	add	x0, x0, #0x190
  403a00:	97fff524 	bl	400e90 <puts@plt>
  403a04:	b9402fe1 	ldr	w1, [sp, #44]
  403a08:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403a0c:	9106a000 	add	x0, x0, #0x1a8
  403a10:	97fff554 	bl	400f60 <printf@plt>
  403a14:	b9402be1 	ldr	w1, [sp, #40]
  403a18:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403a1c:	9106e000 	add	x0, x0, #0x1b8
  403a20:	97fff550 	bl	400f60 <printf@plt>
  403a24:	d503201f 	nop
  403a28:	a8c37bfd 	ldp	x29, x30, [sp], #48
  403a2c:	d65f03c0 	ret

0000000000403a30 <etm_example_single_counter_fire_event>:
  403a30:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  403a34:	910003fd 	mov	x29, sp
  403a38:	f9000fe0 	str	x0, [sp, #24]
  403a3c:	b90017e1 	str	w1, [sp, #20]
  403a40:	790027e2 	strh	w2, [sp, #18]
  403a44:	794027e0 	ldrh	w0, [sp, #18]
  403a48:	2a0003e2 	mov	w2, w0
  403a4c:	b94017e1 	ldr	w1, [sp, #20]
  403a50:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403a54:	91072000 	add	x0, x0, #0x1c8
  403a58:	97fff542 	bl	400f60 <printf@plt>
  403a5c:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403a60:	91088000 	add	x0, x0, #0x220
  403a64:	97fff50b 	bl	400e90 <puts@plt>
  403a68:	794027e2 	ldrh	w2, [sp, #18]
  403a6c:	b94017e1 	ldr	w1, [sp, #20]
  403a70:	f9400fe0 	ldr	x0, [sp, #24]
  403a74:	97ffffb6 	bl	40394c <etm_example_single_counter>
  403a78:	f9400fe0 	ldr	x0, [sp, #24]
  403a7c:	97fffc3c 	bl	402b6c <_request_rs>
  403a80:	b9002fe0 	str	w0, [sp, #44]
  403a84:	52800006 	mov	w6, #0x0                   	// #0
  403a88:	52800005 	mov	w5, #0x0                   	// #0
  403a8c:	12800004 	mov	w4, #0xffffffff            	// #-1
  403a90:	52800003 	mov	w3, #0x0                   	// #0
  403a94:	52800042 	mov	w2, #0x2                   	// #2
  403a98:	b9402fe1 	ldr	w1, [sp, #44]
  403a9c:	f9400fe0 	ldr	x0, [sp, #24]
  403aa0:	97fffe9e 	bl	403518 <etm_set_rs>
  403aa4:	52800060 	mov	w0, #0x3                   	// #3
  403aa8:	b9002be0 	str	w0, [sp, #40]
  403aac:	52800003 	mov	w3, #0x0                   	// #0
  403ab0:	b9402fe2 	ldr	w2, [sp, #44]
  403ab4:	b9402be1 	ldr	w1, [sp, #40]
  403ab8:	f9400fe0 	ldr	x0, [sp, #24]
  403abc:	97ffff22 	bl	403744 <etm_set_event_sel>
  403ac0:	b9402be0 	ldr	w0, [sp, #40]
  403ac4:	52800021 	mov	w1, #0x1                   	// #1
  403ac8:	1ac02020 	lsl	w0, w1, w0
  403acc:	52800002 	mov	w2, #0x0                   	// #0
  403ad0:	2a0003e1 	mov	w1, w0
  403ad4:	f9400fe0 	ldr	x0, [sp, #24]
  403ad8:	97ffff4a 	bl	403800 <etm_set_event_trc>
  403adc:	b9402fe1 	ldr	w1, [sp, #44]
  403ae0:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403ae4:	91090000 	add	x0, x0, #0x240
  403ae8:	97fff51e 	bl	400f60 <printf@plt>
  403aec:	d503201f 	nop
  403af0:	a8c37bfd 	ldp	x29, x30, [sp], #48
  403af4:	d65f03c0 	ret

0000000000403af8 <etm_set_large_counter>:
  403af8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  403afc:	910003fd 	mov	x29, sp
  403b00:	f9000fe0 	str	x0, [sp, #24]
  403b04:	b90017e1 	str	w1, [sp, #20]
  403b08:	b90013e2 	str	w2, [sp, #16]
  403b0c:	b94017e0 	ldr	w0, [sp, #20]
  403b10:	7100001f 	cmp	w0, #0x0
  403b14:	54000120 	b.eq	403b38 <etm_set_large_counter+0x40>  // b.none
  403b18:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403b1c:	910da003 	add	x3, x0, #0x368
  403b20:	528037c2 	mov	w2, #0x1be                 	// #446
  403b24:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403b28:	9104a001 	add	x1, x0, #0x128
  403b2c:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403b30:	91096000 	add	x0, x0, #0x258
  403b34:	97fff50f 	bl	400f70 <__assert_fail@plt>
  403b38:	f9400fe0 	ldr	x0, [sp, #24]
  403b3c:	b98017e1 	ldrsw	x1, [sp, #20]
  403b40:	91016021 	add	x1, x1, #0x58
  403b44:	b94013e2 	ldr	w2, [sp, #16]
  403b48:	b8217802 	str	w2, [x0, x1, lsl #2]
  403b4c:	b94017e0 	ldr	w0, [sp, #20]
  403b50:	11000401 	add	w1, w0, #0x1
  403b54:	b94013e0 	ldr	w0, [sp, #16]
  403b58:	53107c02 	lsr	w2, w0, #16
  403b5c:	f9400fe0 	ldr	x0, [sp, #24]
  403b60:	93407c21 	sxtw	x1, w1
  403b64:	91016021 	add	x1, x1, #0x58
  403b68:	b8217802 	str	w2, [x0, x1, lsl #2]
  403b6c:	f9400fe0 	ldr	x0, [sp, #24]
  403b70:	b98017e1 	ldrsw	x1, [sp, #20]
  403b74:	91014021 	add	x1, x1, #0x50
  403b78:	b94013e2 	ldr	w2, [sp, #16]
  403b7c:	b8217802 	str	w2, [x0, x1, lsl #2]
  403b80:	b94017e0 	ldr	w0, [sp, #20]
  403b84:	11000401 	add	w1, w0, #0x1
  403b88:	b94013e0 	ldr	w0, [sp, #16]
  403b8c:	53107c02 	lsr	w2, w0, #16
  403b90:	f9400fe0 	ldr	x0, [sp, #24]
  403b94:	93407c21 	sxtw	x1, w1
  403b98:	91014021 	add	x1, x1, #0x50
  403b9c:	b8217802 	str	w2, [x0, x1, lsl #2]
  403ba0:	f9400fe0 	ldr	x0, [sp, #24]
  403ba4:	b98017e1 	ldrsw	x1, [sp, #20]
  403ba8:	91015021 	add	x1, x1, #0x54
  403bac:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  403bb0:	32100002 	orr	w2, w0, #0x10000
  403bb4:	f9400fe0 	ldr	x0, [sp, #24]
  403bb8:	b98017e1 	ldrsw	x1, [sp, #20]
  403bbc:	91015021 	add	x1, x1, #0x54
  403bc0:	b8217802 	str	w2, [x0, x1, lsl #2]
  403bc4:	b94017e0 	ldr	w0, [sp, #20]
  403bc8:	11000401 	add	w1, w0, #0x1
  403bcc:	f9400fe0 	ldr	x0, [sp, #24]
  403bd0:	93407c21 	sxtw	x1, w1
  403bd4:	91015021 	add	x1, x1, #0x54
  403bd8:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  403bdc:	b94017e1 	ldr	w1, [sp, #20]
  403be0:	11000421 	add	w1, w1, #0x1
  403be4:	32100002 	orr	w2, w0, #0x10000
  403be8:	f9400fe0 	ldr	x0, [sp, #24]
  403bec:	93407c21 	sxtw	x1, w1
  403bf0:	91015021 	add	x1, x1, #0x54
  403bf4:	b8217802 	str	w2, [x0, x1, lsl #2]
  403bf8:	b94017e0 	ldr	w0, [sp, #20]
  403bfc:	11000401 	add	w1, w0, #0x1
  403c00:	f9400fe0 	ldr	x0, [sp, #24]
  403c04:	93407c21 	sxtw	x1, w1
  403c08:	91015021 	add	x1, x1, #0x54
  403c0c:	b8617800 	ldr	w0, [x0, x1, lsl #2]
  403c10:	b94017e1 	ldr	w1, [sp, #20]
  403c14:	11000421 	add	w1, w1, #0x1
  403c18:	320f0002 	orr	w2, w0, #0x20000
  403c1c:	f9400fe0 	ldr	x0, [sp, #24]
  403c20:	93407c21 	sxtw	x1, w1
  403c24:	91015021 	add	x1, x1, #0x54
  403c28:	b8217802 	str	w2, [x0, x1, lsl #2]
  403c2c:	d503201f 	nop
  403c30:	a8c27bfd 	ldp	x29, x30, [sp], #32
  403c34:	d65f03c0 	ret

0000000000403c38 <etm_print_large_counter>:
  403c38:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  403c3c:	910003fd 	mov	x29, sp
  403c40:	f9000fe0 	str	x0, [sp, #24]
  403c44:	b90017e1 	str	w1, [sp, #20]
  403c48:	f9400fe0 	ldr	x0, [sp, #24]
  403c4c:	b98017e1 	ldrsw	x1, [sp, #20]
  403c50:	91016021 	add	x1, x1, #0x58
  403c54:	b8617801 	ldr	w1, [x0, x1, lsl #2]
  403c58:	b94017e0 	ldr	w0, [sp, #20]
  403c5c:	11000402 	add	w2, w0, #0x1
  403c60:	f9400fe0 	ldr	x0, [sp, #24]
  403c64:	93407c42 	sxtw	x2, w2
  403c68:	91016042 	add	x2, x2, #0x58
  403c6c:	b8627800 	ldr	w0, [x0, x2, lsl #2]
  403c70:	53103c00 	lsl	w0, w0, #16
  403c74:	2a000020 	orr	w0, w1, w0
  403c78:	2a0003e1 	mov	w1, w0
  403c7c:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403c80:	9109c000 	add	x0, x0, #0x270
  403c84:	97fff4b7 	bl	400f60 <printf@plt>
  403c88:	d503201f 	nop
  403c8c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  403c90:	d65f03c0 	ret

0000000000403c94 <etm_example_large_counter>:
  403c94:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  403c98:	910003fd 	mov	x29, sp
  403c9c:	f9000fe0 	str	x0, [sp, #24]
  403ca0:	b90017e1 	str	w1, [sp, #20]
  403ca4:	b90013e2 	str	w2, [sp, #16]
  403ca8:	b94017e1 	ldr	w1, [sp, #20]
  403cac:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403cb0:	9109e000 	add	x0, x0, #0x278
  403cb4:	97fff4ab 	bl	400f60 <printf@plt>
  403cb8:	b94013e1 	ldr	w1, [sp, #16]
  403cbc:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403cc0:	910a8000 	add	x0, x0, #0x2a0
  403cc4:	97fff4a7 	bl	400f60 <printf@plt>
  403cc8:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403ccc:	910ae000 	add	x0, x0, #0x2b8
  403cd0:	97fff470 	bl	400e90 <puts@plt>
  403cd4:	f9400fe0 	ldr	x0, [sp, #24]
  403cd8:	97fffba5 	bl	402b6c <_request_rs>
  403cdc:	b9002fe0 	str	w0, [sp, #44]
  403ce0:	b9402fe1 	ldr	w1, [sp, #44]
  403ce4:	f9400fe0 	ldr	x0, [sp, #24]
  403ce8:	b9015001 	str	w1, [x0, #336]
  403cec:	f9400fe0 	ldr	x0, [sp, #24]
  403cf0:	97fffbf3 	bl	402cbc <_request_ext_sel>
  403cf4:	b9002be0 	str	w0, [sp, #40]
  403cf8:	52800006 	mov	w6, #0x0                   	// #0
  403cfc:	52800005 	mov	w5, #0x0                   	// #0
  403d00:	12800004 	mov	w4, #0xffffffff            	// #-1
  403d04:	b9402be3 	ldr	w3, [sp, #40]
  403d08:	52800002 	mov	w2, #0x0                   	// #0
  403d0c:	b9402fe1 	ldr	w1, [sp, #44]
  403d10:	f9400fe0 	ldr	x0, [sp, #24]
  403d14:	97fffe01 	bl	403518 <etm_set_rs>
  403d18:	b9402be2 	ldr	w2, [sp, #40]
  403d1c:	b94017e1 	ldr	w1, [sp, #20]
  403d20:	f9400fe0 	ldr	x0, [sp, #24]
  403d24:	97fffcf8 	bl	403104 <etm_set_ext_input>
  403d28:	b94013e2 	ldr	w2, [sp, #16]
  403d2c:	52800001 	mov	w1, #0x0                   	// #0
  403d30:	f9400fe0 	ldr	x0, [sp, #24]
  403d34:	97ffff71 	bl	403af8 <etm_set_large_counter>
  403d38:	d503201f 	nop
  403d3c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  403d40:	d65f03c0 	ret

0000000000403d44 <etm_example_large_counter_fire_event>:
  403d44:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  403d48:	910003fd 	mov	x29, sp
  403d4c:	f9000fe0 	str	x0, [sp, #24]
  403d50:	b90017e1 	str	w1, [sp, #20]
  403d54:	b90013e2 	str	w2, [sp, #16]
  403d58:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403d5c:	910c2000 	add	x0, x0, #0x308
  403d60:	97fff44c 	bl	400e90 <puts@plt>
  403d64:	f0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  403d68:	910ae000 	add	x0, x0, #0x2b8
  403d6c:	97fff449 	bl	400e90 <puts@plt>
  403d70:	f9400fe0 	ldr	x0, [sp, #24]
  403d74:	97fffb7e 	bl	402b6c <_request_rs>
  403d78:	b9002fe0 	str	w0, [sp, #44]
  403d7c:	f9400fe0 	ldr	x0, [sp, #24]
  403d80:	97fffba2 	bl	402c08 <_request_rs_pair>
  403d84:	b9002be0 	str	w0, [sp, #40]
  403d88:	f9400fe0 	ldr	x0, [sp, #24]
  403d8c:	97fffbcc 	bl	402cbc <_request_ext_sel>
  403d90:	b90027e0 	str	w0, [sp, #36]
  403d94:	b94027e2 	ldr	w2, [sp, #36]
  403d98:	b94017e1 	ldr	w1, [sp, #20]
  403d9c:	f9400fe0 	ldr	x0, [sp, #24]
  403da0:	97fffcd9 	bl	403104 <etm_set_ext_input>
  403da4:	52800006 	mov	w6, #0x0                   	// #0
  403da8:	52800005 	mov	w5, #0x0                   	// #0
  403dac:	12800004 	mov	w4, #0xffffffff            	// #-1
  403db0:	b94027e3 	ldr	w3, [sp, #36]
  403db4:	52800002 	mov	w2, #0x0                   	// #0
  403db8:	b9402fe1 	ldr	w1, [sp, #44]
  403dbc:	f9400fe0 	ldr	x0, [sp, #24]
  403dc0:	97fffdd6 	bl	403518 <etm_set_rs>
  403dc4:	b94013e2 	ldr	w2, [sp, #16]
  403dc8:	52800001 	mov	w1, #0x0                   	// #0
  403dcc:	f9400fe0 	ldr	x0, [sp, #24]
  403dd0:	97ffff4a 	bl	403af8 <etm_set_large_counter>
  403dd4:	f9400fe0 	ldr	x0, [sp, #24]
  403dd8:	b9415001 	ldr	w1, [x0, #336]
  403ddc:	b9402fe0 	ldr	w0, [sp, #44]
  403de0:	2a000021 	orr	w1, w1, w0
  403de4:	f9400fe0 	ldr	x0, [sp, #24]
  403de8:	b9015001 	str	w1, [x0, #336]
  403dec:	52800006 	mov	w6, #0x0                   	// #0
  403df0:	52800005 	mov	w5, #0x0                   	// #0
  403df4:	12800004 	mov	w4, #0xffffffff            	// #-1
  403df8:	52800003 	mov	w3, #0x0                   	// #0
  403dfc:	52800042 	mov	w2, #0x2                   	// #2
  403e00:	b9402be1 	ldr	w1, [sp, #40]
  403e04:	f9400fe0 	ldr	x0, [sp, #24]
  403e08:	97fffdc4 	bl	403518 <etm_set_rs>
  403e0c:	b9402be0 	ldr	w0, [sp, #40]
  403e10:	11000400 	add	w0, w0, #0x1
  403e14:	52800006 	mov	w6, #0x0                   	// #0
  403e18:	52800005 	mov	w5, #0x0                   	// #0
  403e1c:	12800004 	mov	w4, #0xffffffff            	// #-1
  403e20:	52800023 	mov	w3, #0x1                   	// #1
  403e24:	52800042 	mov	w2, #0x2                   	// #2
  403e28:	2a0003e1 	mov	w1, w0
  403e2c:	f9400fe0 	ldr	x0, [sp, #24]
  403e30:	97fffdba 	bl	403518 <etm_set_rs>
  403e34:	52800060 	mov	w0, #0x3                   	// #3
  403e38:	b90023e0 	str	w0, [sp, #32]
  403e3c:	52800023 	mov	w3, #0x1                   	// #1
  403e40:	b9402be2 	ldr	w2, [sp, #40]
  403e44:	b94023e1 	ldr	w1, [sp, #32]
  403e48:	f9400fe0 	ldr	x0, [sp, #24]
  403e4c:	97fffe3e 	bl	403744 <etm_set_event_sel>
  403e50:	b94023e0 	ldr	w0, [sp, #32]
  403e54:	52800021 	mov	w1, #0x1                   	// #1
  403e58:	1ac02020 	lsl	w0, w1, w0
  403e5c:	52800002 	mov	w2, #0x0                   	// #0
  403e60:	2a0003e1 	mov	w1, w0
  403e64:	f9400fe0 	ldr	x0, [sp, #24]
  403e68:	97fffe66 	bl	403800 <etm_set_event_trc>
  403e6c:	d503201f 	nop
  403e70:	a8c37bfd 	ldp	x29, x30, [sp], #48
  403e74:	d65f03c0 	ret

0000000000403e78 <etm_example_large_counter_rapid_fire_pos>:
  403e78:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  403e7c:	910003fd 	mov	x29, sp
  403e80:	f9000fe0 	str	x0, [sp, #24]
  403e84:	b90017e1 	str	w1, [sp, #20]
  403e88:	b90013e2 	str	w2, [sp, #16]
  403e8c:	f9400fe0 	ldr	x0, [sp, #24]
  403e90:	97fffb5e 	bl	402c08 <_request_rs_pair>
  403e94:	b9002fe0 	str	w0, [sp, #44]
  403e98:	b94013e2 	ldr	w2, [sp, #16]
  403e9c:	52800001 	mov	w1, #0x0                   	// #0
  403ea0:	f9400fe0 	ldr	x0, [sp, #24]
  403ea4:	97ffff15 	bl	403af8 <etm_set_large_counter>
  403ea8:	f9400fe0 	ldr	x0, [sp, #24]
  403eac:	b9415000 	ldr	w0, [x0, #336]
  403eb0:	32000001 	orr	w1, w0, #0x1
  403eb4:	f9400fe0 	ldr	x0, [sp, #24]
  403eb8:	b9015001 	str	w1, [x0, #336]
  403ebc:	52800006 	mov	w6, #0x0                   	// #0
  403ec0:	52800005 	mov	w5, #0x0                   	// #0
  403ec4:	12800004 	mov	w4, #0xffffffff            	// #-1
  403ec8:	52800003 	mov	w3, #0x0                   	// #0
  403ecc:	52800042 	mov	w2, #0x2                   	// #2
  403ed0:	b9402fe1 	ldr	w1, [sp, #44]
  403ed4:	f9400fe0 	ldr	x0, [sp, #24]
  403ed8:	97fffd90 	bl	403518 <etm_set_rs>
  403edc:	b9402fe0 	ldr	w0, [sp, #44]
  403ee0:	11000400 	add	w0, w0, #0x1
  403ee4:	52800006 	mov	w6, #0x0                   	// #0
  403ee8:	52800005 	mov	w5, #0x0                   	// #0
  403eec:	12800004 	mov	w4, #0xffffffff            	// #-1
  403ef0:	52800023 	mov	w3, #0x1                   	// #1
  403ef4:	52800042 	mov	w2, #0x2                   	// #2
  403ef8:	2a0003e1 	mov	w1, w0
  403efc:	f9400fe0 	ldr	x0, [sp, #24]
  403f00:	97fffd86 	bl	403518 <etm_set_rs>
  403f04:	52800023 	mov	w3, #0x1                   	// #1
  403f08:	b9402fe2 	ldr	w2, [sp, #44]
  403f0c:	b94017e1 	ldr	w1, [sp, #20]
  403f10:	f9400fe0 	ldr	x0, [sp, #24]
  403f14:	97fffe0c 	bl	403744 <etm_set_event_sel>
  403f18:	b94017e0 	ldr	w0, [sp, #20]
  403f1c:	52800021 	mov	w1, #0x1                   	// #1
  403f20:	1ac02020 	lsl	w0, w1, w0
  403f24:	52800002 	mov	w2, #0x0                   	// #0
  403f28:	2a0003e1 	mov	w1, w0
  403f2c:	f9400fe0 	ldr	x0, [sp, #24]
  403f30:	97fffe34 	bl	403800 <etm_set_event_trc>
  403f34:	d503201f 	nop
  403f38:	a8c37bfd 	ldp	x29, x30, [sp], #48
  403f3c:	d65f03c0 	ret

0000000000403f40 <etm_register_single_addr_match_event>:
  403f40:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  403f44:	910003fd 	mov	x29, sp
  403f48:	f9000fe0 	str	x0, [sp, #24]
  403f4c:	f9000be1 	str	x1, [sp, #16]
  403f50:	f9400fe0 	ldr	x0, [sp, #24]
  403f54:	97fffab2 	bl	402a1c <_request_addr_cmp>
  403f58:	b9002fe0 	str	w0, [sp, #44]
  403f5c:	f9400fe0 	ldr	x0, [sp, #24]
  403f60:	97fffb03 	bl	402b6c <_request_rs>
  403f64:	b9002be0 	str	w0, [sp, #40]
  403f68:	f9400fe0 	ldr	x0, [sp, #24]
  403f6c:	97fffb54 	bl	402cbc <_request_ext_sel>
  403f70:	b90027e0 	str	w0, [sp, #36]
  403f74:	52800023 	mov	w3, #0x1                   	// #1
  403f78:	f9400be2 	ldr	x2, [sp, #16]
  403f7c:	b9402fe1 	ldr	w1, [sp, #44]
  403f80:	f9400fe0 	ldr	x0, [sp, #24]
  403f84:	97fffce9 	bl	403328 <etm_set_addr_cmp>
  403f88:	52800006 	mov	w6, #0x0                   	// #0
  403f8c:	52800005 	mov	w5, #0x0                   	// #0
  403f90:	52800004 	mov	w4, #0x0                   	// #0
  403f94:	b9402fe3 	ldr	w3, [sp, #44]
  403f98:	52800082 	mov	w2, #0x4                   	// #4
  403f9c:	b9402be1 	ldr	w1, [sp, #40]
  403fa0:	f9400fe0 	ldr	x0, [sp, #24]
  403fa4:	97fffd5d 	bl	403518 <etm_set_rs>
  403fa8:	52800003 	mov	w3, #0x0                   	// #0
  403fac:	b9402be2 	ldr	w2, [sp, #40]
  403fb0:	b94027e1 	ldr	w1, [sp, #36]
  403fb4:	f9400fe0 	ldr	x0, [sp, #24]
  403fb8:	97fffde3 	bl	403744 <etm_set_event_sel>
  403fbc:	b94027e0 	ldr	w0, [sp, #36]
  403fc0:	52800021 	mov	w1, #0x1                   	// #1
  403fc4:	1ac02020 	lsl	w0, w1, w0
  403fc8:	52800002 	mov	w2, #0x0                   	// #0
  403fcc:	2a0003e1 	mov	w1, w0
  403fd0:	f9400fe0 	ldr	x0, [sp, #24]
  403fd4:	97fffe0b 	bl	403800 <etm_set_event_trc>
  403fd8:	d503201f 	nop
  403fdc:	a8c37bfd 	ldp	x29, x30, [sp], #48
  403fe0:	d65f03c0 	ret

0000000000403fe4 <cti_unlock>:
  403fe4:	d10043ff 	sub	sp, sp, #0x10
  403fe8:	f90007e0 	str	x0, [sp, #8]
  403fec:	f94007e0 	ldr	x0, [sp, #8]
  403ff0:	5299caa1 	mov	w1, #0xce55                	// #52821
  403ff4:	72b8b581 	movk	w1, #0xc5ac, lsl #16
  403ff8:	b90fb001 	str	w1, [x0, #4016]
  403ffc:	d503201f 	nop
  404000:	910043ff 	add	sp, sp, #0x10
  404004:	d65f03c0 	ret

0000000000404008 <funnel_config_port>:
  404008:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  40400c:	910003fd 	mov	x29, sp
  404010:	f9000fe0 	str	x0, [sp, #24]
  404014:	39005fe1 	strb	w1, [sp, #23]
  404018:	b90013e2 	str	w2, [sp, #16]
  40401c:	f9400fe0 	ldr	x0, [sp, #24]
  404020:	b900001f 	str	wzr, [x0]
  404024:	f9400fe0 	ldr	x0, [sp, #24]
  404028:	b9400001 	ldr	w1, [x0]
  40402c:	39405fe0 	ldrb	w0, [sp, #23]
  404030:	2a000021 	orr	w1, w1, w0
  404034:	f9400fe0 	ldr	x0, [sp, #24]
  404038:	b9000001 	str	w1, [x0]
  40403c:	b94013e0 	ldr	w0, [sp, #16]
  404040:	7100381f 	cmp	w0, #0xe
  404044:	540000ad 	b.le	404058 <funnel_config_port+0x50>
  404048:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40404c:	910e0000 	add	x0, x0, #0x380
  404050:	97fff3c4 	bl	400f60 <printf@plt>
  404054:	14000008 	b	404074 <funnel_config_port+0x6c>
  404058:	f9400fe0 	ldr	x0, [sp, #24]
  40405c:	b9400000 	ldr	w0, [x0]
  404060:	b94013e1 	ldr	w1, [sp, #16]
  404064:	53185c21 	lsl	w1, w1, #8
  404068:	2a010001 	orr	w1, w0, w1
  40406c:	f9400fe0 	ldr	x0, [sp, #24]
  404070:	b9000001 	str	w1, [x0]
  404074:	d503201f 	nop
  404078:	a8c27bfd 	ldp	x29, x30, [sp], #32
  40407c:	d65f03c0 	ret

0000000000404080 <tmc_set_mode>:
  404080:	d10043ff 	sub	sp, sp, #0x10
  404084:	f90007e0 	str	x0, [sp, #8]
  404088:	b90007e1 	str	w1, [sp, #4]
  40408c:	f94007e0 	ldr	x0, [sp, #8]
  404090:	b94007e1 	ldr	w1, [sp, #4]
  404094:	b9002801 	str	w1, [x0, #40]
  404098:	d503201f 	nop
  40409c:	910043ff 	add	sp, sp, #0x10
  4040a0:	d65f03c0 	ret

00000000004040a4 <tmc_set_size>:
  4040a4:	d10043ff 	sub	sp, sp, #0x10
  4040a8:	f90007e0 	str	x0, [sp, #8]
  4040ac:	b90007e1 	str	w1, [sp, #4]
  4040b0:	b94007e0 	ldr	w0, [sp, #4]
  4040b4:	53027c01 	lsr	w1, w0, #2
  4040b8:	f94007e0 	ldr	x0, [sp, #8]
  4040bc:	b9000401 	str	w1, [x0, #4]
  4040c0:	d503201f 	nop
  4040c4:	910043ff 	add	sp, sp, #0x10
  4040c8:	d65f03c0 	ret

00000000004040cc <tmc_set_data_buf>:
  4040cc:	d10043ff 	sub	sp, sp, #0x10
  4040d0:	f90007e0 	str	x0, [sp, #8]
  4040d4:	f90003e1 	str	x1, [sp]
  4040d8:	f94003e0 	ldr	x0, [sp]
  4040dc:	2a0003e1 	mov	w1, w0
  4040e0:	f94007e0 	ldr	x0, [sp, #8]
  4040e4:	b9011801 	str	w1, [x0, #280]
  4040e8:	f94003e0 	ldr	x0, [sp]
  4040ec:	d360fc00 	lsr	x0, x0, #32
  4040f0:	2a0003e1 	mov	w1, w0
  4040f4:	f94007e0 	ldr	x0, [sp, #8]
  4040f8:	b9011c01 	str	w1, [x0, #284]
  4040fc:	d503201f 	nop
  404100:	910043ff 	add	sp, sp, #0x10
  404104:	d65f03c0 	ret

0000000000404108 <tmc_set_axi>:
  404108:	d10043ff 	sub	sp, sp, #0x10
  40410c:	f90007e0 	str	x0, [sp, #8]
  404110:	b90007e1 	str	w1, [sp, #4]
  404114:	f94007e0 	ldr	x0, [sp, #8]
  404118:	528007e1 	mov	w1, #0x3f                  	// #63
  40411c:	b9011001 	str	w1, [x0, #272]
  404120:	d503201f 	nop
  404124:	910043ff 	add	sp, sp, #0x10
  404128:	d65f03c0 	ret

000000000040412c <tmc_set_read_pt>:
  40412c:	d10043ff 	sub	sp, sp, #0x10
  404130:	f90007e0 	str	x0, [sp, #8]
  404134:	f90003e1 	str	x1, [sp]
  404138:	f94003e0 	ldr	x0, [sp]
  40413c:	2a0003e1 	mov	w1, w0
  404140:	f94007e0 	ldr	x0, [sp, #8]
  404144:	b9001401 	str	w1, [x0, #20]
  404148:	f94003e0 	ldr	x0, [sp]
  40414c:	d360fc00 	lsr	x0, x0, #32
  404150:	2a0003e1 	mov	w1, w0
  404154:	f94007e0 	ldr	x0, [sp, #8]
  404158:	b9003801 	str	w1, [x0, #56]
  40415c:	d503201f 	nop
  404160:	910043ff 	add	sp, sp, #0x10
  404164:	d65f03c0 	ret

0000000000404168 <tmc_set_write_pt>:
  404168:	d10043ff 	sub	sp, sp, #0x10
  40416c:	f90007e0 	str	x0, [sp, #8]
  404170:	f90003e1 	str	x1, [sp]
  404174:	f94003e0 	ldr	x0, [sp]
  404178:	2a0003e1 	mov	w1, w0
  40417c:	f94007e0 	ldr	x0, [sp, #8]
  404180:	b9001801 	str	w1, [x0, #24]
  404184:	f94003e0 	ldr	x0, [sp]
  404188:	d360fc00 	lsr	x0, x0, #32
  40418c:	2a0003e1 	mov	w1, w0
  404190:	f94007e0 	ldr	x0, [sp, #8]
  404194:	b9003c01 	str	w1, [x0, #60]
  404198:	d503201f 	nop
  40419c:	910043ff 	add	sp, sp, #0x10
  4041a0:	d65f03c0 	ret

00000000004041a4 <cti_config>:
  4041a4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  4041a8:	910003fd 	mov	x29, sp
  4041ac:	f9000fe0 	str	x0, [sp, #24]
  4041b0:	b90017e1 	str	w1, [sp, #20]
  4041b4:	f9400fe0 	ldr	x0, [sp, #24]
  4041b8:	97ffff8b 	bl	403fe4 <cti_unlock>
  4041bc:	f9400fe0 	ldr	x0, [sp, #24]
  4041c0:	b900001f 	str	wzr, [x0]
  4041c4:	d503201f 	nop
  4041c8:	f9400fe0 	ldr	x0, [sp, #24]
  4041cc:	b9400000 	ldr	w0, [x0]
  4041d0:	7100001f 	cmp	w0, #0x0
  4041d4:	54ffffa1 	b.ne	4041c8 <cti_config+0x24>  // b.any
  4041d8:	f9400fe0 	ldr	x0, [sp, #24]
  4041dc:	b900201f 	str	wzr, [x0, #32]
  4041e0:	f9400fe0 	ldr	x0, [sp, #24]
  4041e4:	b900241f 	str	wzr, [x0, #36]
  4041e8:	f9400fe0 	ldr	x0, [sp, #24]
  4041ec:	b900281f 	str	wzr, [x0, #40]
  4041f0:	f9400fe0 	ldr	x0, [sp, #24]
  4041f4:	b9002c1f 	str	wzr, [x0, #44]
  4041f8:	f9400fe0 	ldr	x0, [sp, #24]
  4041fc:	b900301f 	str	wzr, [x0, #48]
  404200:	f9400fe0 	ldr	x0, [sp, #24]
  404204:	b900341f 	str	wzr, [x0, #52]
  404208:	f9400fe0 	ldr	x0, [sp, #24]
  40420c:	b900381f 	str	wzr, [x0, #56]
  404210:	f9400fe0 	ldr	x0, [sp, #24]
  404214:	b9003c1f 	str	wzr, [x0, #60]
  404218:	f9400fe0 	ldr	x0, [sp, #24]
  40421c:	b900a01f 	str	wzr, [x0, #160]
  404220:	f9400fe0 	ldr	x0, [sp, #24]
  404224:	b900a41f 	str	wzr, [x0, #164]
  404228:	f9400fe0 	ldr	x0, [sp, #24]
  40422c:	b900a81f 	str	wzr, [x0, #168]
  404230:	f9400fe0 	ldr	x0, [sp, #24]
  404234:	b900ac1f 	str	wzr, [x0, #172]
  404238:	f9400fe0 	ldr	x0, [sp, #24]
  40423c:	b900b01f 	str	wzr, [x0, #176]
  404240:	f9400fe0 	ldr	x0, [sp, #24]
  404244:	b900b41f 	str	wzr, [x0, #180]
  404248:	f9400fe0 	ldr	x0, [sp, #24]
  40424c:	b900b81f 	str	wzr, [x0, #184]
  404250:	f9400fe0 	ldr	x0, [sp, #24]
  404254:	b900bc1f 	str	wzr, [x0, #188]
  404258:	f9400fe0 	ldr	x0, [sp, #24]
  40425c:	b94017e1 	ldr	w1, [sp, #20]
  404260:	b9014001 	str	w1, [x0, #320]
  404264:	f9400fe0 	ldr	x0, [sp, #24]
  404268:	12800001 	mov	w1, #0xffffffff            	// #-1
  40426c:	b9001001 	str	w1, [x0, #16]
  404270:	f9400fe0 	ldr	x0, [sp, #24]
  404274:	52800021 	mov	w1, #0x1                   	// #1
  404278:	b9000001 	str	w1, [x0]
  40427c:	d503201f 	nop
  404280:	a8c27bfd 	ldp	x29, x30, [sp], #32
  404284:	d65f03c0 	ret

0000000000404288 <cti_report>:
  404288:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  40428c:	910003fd 	mov	x29, sp
  404290:	f9000fe0 	str	x0, [sp, #24]
  404294:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404298:	910f2000 	add	x0, x0, #0x3c8
  40429c:	97fff2fd 	bl	400e90 <puts@plt>
  4042a0:	f9400fe0 	ldr	x0, [sp, #24]
  4042a4:	b9400000 	ldr	w0, [x0]
  4042a8:	2a0003e1 	mov	w1, w0
  4042ac:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4042b0:	910f8000 	add	x0, x0, #0x3e0
  4042b4:	97fff32b 	bl	400f60 <printf@plt>
  4042b8:	f9400fe0 	ldr	x0, [sp, #24]
  4042bc:	b9413000 	ldr	w0, [x0, #304]
  4042c0:	2a0003e1 	mov	w1, w0
  4042c4:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4042c8:	910fe000 	add	x0, x0, #0x3f8
  4042cc:	97fff325 	bl	400f60 <printf@plt>
  4042d0:	f9400fe0 	ldr	x0, [sp, #24]
  4042d4:	b9413400 	ldr	w0, [x0, #308]
  4042d8:	2a0003e1 	mov	w1, w0
  4042dc:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4042e0:	91104000 	add	x0, x0, #0x410
  4042e4:	97fff31f 	bl	400f60 <printf@plt>
  4042e8:	f9400fe0 	ldr	x0, [sp, #24]
  4042ec:	b9413800 	ldr	w0, [x0, #312]
  4042f0:	2a0003e1 	mov	w1, w0
  4042f4:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4042f8:	9110a000 	add	x0, x0, #0x428
  4042fc:	97fff319 	bl	400f60 <printf@plt>
  404300:	f9400fe0 	ldr	x0, [sp, #24]
  404304:	b9413c00 	ldr	w0, [x0, #316]
  404308:	2a0003e1 	mov	w1, w0
  40430c:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404310:	91110000 	add	x0, x0, #0x440
  404314:	97fff313 	bl	400f60 <printf@plt>
  404318:	d503201f 	nop
  40431c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  404320:	d65f03c0 	ret

0000000000404324 <replicator_report>:
  404324:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  404328:	910003fd 	mov	x29, sp
  40432c:	f9000fe0 	str	x0, [sp, #24]
  404330:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404334:	91116000 	add	x0, x0, #0x458
  404338:	97fff2d6 	bl	400e90 <puts@plt>
  40433c:	f9400fe0 	ldr	x0, [sp, #24]
  404340:	b9400000 	ldr	w0, [x0]
  404344:	2a0003e1 	mov	w1, w0
  404348:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40434c:	9111c000 	add	x0, x0, #0x470
  404350:	97fff304 	bl	400f60 <printf@plt>
  404354:	f9400fe0 	ldr	x0, [sp, #24]
  404358:	b9400400 	ldr	w0, [x0, #4]
  40435c:	2a0003e1 	mov	w1, w0
  404360:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404364:	91124000 	add	x0, x0, #0x490
  404368:	97fff2fe 	bl	400f60 <printf@plt>
  40436c:	f9400fe0 	ldr	x0, [sp, #24]
  404370:	b94ef800 	ldr	w0, [x0, #3832]
  404374:	2a0003e1 	mov	w1, w0
  404378:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40437c:	9112c000 	add	x0, x0, #0x4b0
  404380:	97fff2f8 	bl	400f60 <printf@plt>
  404384:	f9400fe0 	ldr	x0, [sp, #24]
  404388:	b94efc00 	ldr	w0, [x0, #3836]
  40438c:	2a0003e1 	mov	w1, w0
  404390:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404394:	91134000 	add	x0, x0, #0x4d0
  404398:	97fff2f2 	bl	400f60 <printf@plt>
  40439c:	f9400fe0 	ldr	x0, [sp, #24]
  4043a0:	b94f0000 	ldr	w0, [x0, #3840]
  4043a4:	2a0003e1 	mov	w1, w0
  4043a8:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4043ac:	9113c000 	add	x0, x0, #0x4f0
  4043b0:	97fff2ec 	bl	400f60 <printf@plt>
  4043b4:	f9400fe0 	ldr	x0, [sp, #24]
  4043b8:	b94fa000 	ldr	w0, [x0, #4000]
  4043bc:	2a0003e1 	mov	w1, w0
  4043c0:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4043c4:	91144000 	add	x0, x0, #0x510
  4043c8:	97fff2e6 	bl	400f60 <printf@plt>
  4043cc:	f9400fe0 	ldr	x0, [sp, #24]
  4043d0:	b94fa400 	ldr	w0, [x0, #4004]
  4043d4:	2a0003e1 	mov	w1, w0
  4043d8:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4043dc:	9114a000 	add	x0, x0, #0x528
  4043e0:	97fff2e0 	bl	400f60 <printf@plt>
  4043e4:	f9400fe0 	ldr	x0, [sp, #24]
  4043e8:	b94fb000 	ldr	w0, [x0, #4016]
  4043ec:	2a0003e1 	mov	w1, w0
  4043f0:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4043f4:	91150000 	add	x0, x0, #0x540
  4043f8:	97fff2da 	bl	400f60 <printf@plt>
  4043fc:	f9400fe0 	ldr	x0, [sp, #24]
  404400:	b94fb400 	ldr	w0, [x0, #4020]
  404404:	2a0003e1 	mov	w1, w0
  404408:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40440c:	91154000 	add	x0, x0, #0x550
  404410:	97fff2d4 	bl	400f60 <printf@plt>
  404414:	f9400fe0 	ldr	x0, [sp, #24]
  404418:	b94fb800 	ldr	w0, [x0, #4024]
  40441c:	2a0003e1 	mov	w1, w0
  404420:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404424:	91158000 	add	x0, x0, #0x560
  404428:	97fff2ce 	bl	400f60 <printf@plt>
  40442c:	f9400fe0 	ldr	x0, [sp, #24]
  404430:	b94fc800 	ldr	w0, [x0, #4040]
  404434:	2a0003e1 	mov	w1, w0
  404438:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40443c:	9115c000 	add	x0, x0, #0x570
  404440:	97fff2c8 	bl	400f60 <printf@plt>
  404444:	f9400fe0 	ldr	x0, [sp, #24]
  404448:	b94fcc00 	ldr	w0, [x0, #4044]
  40444c:	2a0003e1 	mov	w1, w0
  404450:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404454:	91160000 	add	x0, x0, #0x580
  404458:	97fff2c2 	bl	400f60 <printf@plt>
  40445c:	f9400fe0 	ldr	x0, [sp, #24]
  404460:	b94fd000 	ldr	w0, [x0, #4048]
  404464:	2a0003e1 	mov	w1, w0
  404468:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40446c:	91166000 	add	x0, x0, #0x598
  404470:	97fff2bc 	bl	400f60 <printf@plt>
  404474:	f9400fe0 	ldr	x0, [sp, #24]
  404478:	b94fe000 	ldr	w0, [x0, #4064]
  40447c:	2a0003e1 	mov	w1, w0
  404480:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404484:	9116a000 	add	x0, x0, #0x5a8
  404488:	97fff2b6 	bl	400f60 <printf@plt>
  40448c:	f9400fe0 	ldr	x0, [sp, #24]
  404490:	b94fe400 	ldr	w0, [x0, #4068]
  404494:	2a0003e1 	mov	w1, w0
  404498:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40449c:	9116e000 	add	x0, x0, #0x5b8
  4044a0:	97fff2b0 	bl	400f60 <printf@plt>
  4044a4:	f9400fe0 	ldr	x0, [sp, #24]
  4044a8:	b94fe800 	ldr	w0, [x0, #4072]
  4044ac:	2a0003e1 	mov	w1, w0
  4044b0:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4044b4:	91172000 	add	x0, x0, #0x5c8
  4044b8:	97fff2aa 	bl	400f60 <printf@plt>
  4044bc:	f9400fe0 	ldr	x0, [sp, #24]
  4044c0:	b94fec00 	ldr	w0, [x0, #4076]
  4044c4:	2a0003e1 	mov	w1, w0
  4044c8:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4044cc:	91176000 	add	x0, x0, #0x5d8
  4044d0:	97fff2a4 	bl	400f60 <printf@plt>
  4044d4:	f9400fe0 	ldr	x0, [sp, #24]
  4044d8:	b94ff000 	ldr	w0, [x0, #4080]
  4044dc:	2a0003e1 	mov	w1, w0
  4044e0:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4044e4:	9117a000 	add	x0, x0, #0x5e8
  4044e8:	97fff29e 	bl	400f60 <printf@plt>
  4044ec:	f9400fe0 	ldr	x0, [sp, #24]
  4044f0:	b94ff400 	ldr	w0, [x0, #4084]
  4044f4:	2a0003e1 	mov	w1, w0
  4044f8:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4044fc:	9117e000 	add	x0, x0, #0x5f8
  404500:	97fff298 	bl	400f60 <printf@plt>
  404504:	f9400fe0 	ldr	x0, [sp, #24]
  404508:	b94ff800 	ldr	w0, [x0, #4088]
  40450c:	2a0003e1 	mov	w1, w0
  404510:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404514:	91182000 	add	x0, x0, #0x608
  404518:	97fff292 	bl	400f60 <printf@plt>
  40451c:	f9400fe0 	ldr	x0, [sp, #24]
  404520:	b94ffc00 	ldr	w0, [x0, #4092]
  404524:	2a0003e1 	mov	w1, w0
  404528:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40452c:	91186000 	add	x0, x0, #0x618
  404530:	97fff28c 	bl	400f60 <printf@plt>
  404534:	d503201f 	nop
  404538:	a8c27bfd 	ldp	x29, x30, [sp], #32
  40453c:	d65f03c0 	ret

0000000000404540 <explain_tmc_STS>:
  404540:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  404544:	910003fd 	mov	x29, sp
  404548:	b9001fe0 	str	w0, [sp, #28]
  40454c:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404550:	9118a000 	add	x0, x0, #0x628
  404554:	97fff24f 	bl	400e90 <puts@plt>
  404558:	b9401fe1 	ldr	w1, [sp, #28]
  40455c:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404560:	91192000 	add	x0, x0, #0x648
  404564:	97fff27f 	bl	400f60 <printf@plt>
  404568:	b9401fe0 	ldr	w0, [sp, #28]
  40456c:	12000000 	and	w0, w0, #0x1
  404570:	2a0003e1 	mov	w1, w0
  404574:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404578:	91196000 	add	x0, x0, #0x658
  40457c:	97fff279 	bl	400f60 <printf@plt>
  404580:	b9401fe0 	ldr	w0, [sp, #28]
  404584:	53017c00 	lsr	w0, w0, #1
  404588:	12000000 	and	w0, w0, #0x1
  40458c:	2a0003e1 	mov	w1, w0
  404590:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404594:	9119a000 	add	x0, x0, #0x668
  404598:	97fff272 	bl	400f60 <printf@plt>
  40459c:	b9401fe0 	ldr	w0, [sp, #28]
  4045a0:	53027c00 	lsr	w0, w0, #2
  4045a4:	12000000 	and	w0, w0, #0x1
  4045a8:	2a0003e1 	mov	w1, w0
  4045ac:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4045b0:	9119e000 	add	x0, x0, #0x678
  4045b4:	97fff26b 	bl	400f60 <printf@plt>
  4045b8:	b9401fe0 	ldr	w0, [sp, #28]
  4045bc:	53037c00 	lsr	w0, w0, #3
  4045c0:	12000000 	and	w0, w0, #0x1
  4045c4:	2a0003e1 	mov	w1, w0
  4045c8:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4045cc:	911a2000 	add	x0, x0, #0x688
  4045d0:	97fff264 	bl	400f60 <printf@plt>
  4045d4:	b9401fe0 	ldr	w0, [sp, #28]
  4045d8:	53047c00 	lsr	w0, w0, #4
  4045dc:	12000000 	and	w0, w0, #0x1
  4045e0:	2a0003e1 	mov	w1, w0
  4045e4:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4045e8:	911a6000 	add	x0, x0, #0x698
  4045ec:	97fff25d 	bl	400f60 <printf@plt>
  4045f0:	b9401fe0 	ldr	w0, [sp, #28]
  4045f4:	53057c00 	lsr	w0, w0, #5
  4045f8:	12000000 	and	w0, w0, #0x1
  4045fc:	2a0003e1 	mov	w1, w0
  404600:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404604:	911aa000 	add	x0, x0, #0x6a8
  404608:	97fff256 	bl	400f60 <printf@plt>
  40460c:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404610:	911ae000 	add	x0, x0, #0x6b8
  404614:	97fff21f 	bl	400e90 <puts@plt>
  404618:	d503201f 	nop
  40461c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  404620:	d65f03c0 	ret

0000000000404624 <explain_tmc_FFSR>:
  404624:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  404628:	910003fd 	mov	x29, sp
  40462c:	b9001fe0 	str	w0, [sp, #28]
  404630:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404634:	911b2000 	add	x0, x0, #0x6c8
  404638:	97fff216 	bl	400e90 <puts@plt>
  40463c:	b9401fe1 	ldr	w1, [sp, #28]
  404640:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404644:	91192000 	add	x0, x0, #0x648
  404648:	97fff246 	bl	400f60 <printf@plt>
  40464c:	b9401fe0 	ldr	w0, [sp, #28]
  404650:	12000000 	and	w0, w0, #0x1
  404654:	2a0003e1 	mov	w1, w0
  404658:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40465c:	911ba000 	add	x0, x0, #0x6e8
  404660:	97fff240 	bl	400f60 <printf@plt>
  404664:	b9401fe0 	ldr	w0, [sp, #28]
  404668:	53017c00 	lsr	w0, w0, #1
  40466c:	12000000 	and	w0, w0, #0x1
  404670:	2a0003e1 	mov	w1, w0
  404674:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404678:	911be000 	add	x0, x0, #0x6f8
  40467c:	97fff239 	bl	400f60 <printf@plt>
  404680:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404684:	911ae000 	add	x0, x0, #0x6b8
  404688:	97fff202 	bl	400e90 <puts@plt>
  40468c:	d503201f 	nop
  404690:	a8c27bfd 	ldp	x29, x30, [sp], #32
  404694:	d65f03c0 	ret

0000000000404698 <tmc_report>:
  404698:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  40469c:	910003fd 	mov	x29, sp
  4046a0:	f9000fe0 	str	x0, [sp, #24]
  4046a4:	b90017e1 	str	w1, [sp, #20]
  4046a8:	b94017e1 	ldr	w1, [sp, #20]
  4046ac:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4046b0:	911ca000 	add	x0, x0, #0x728
  4046b4:	97fff22b 	bl	400f60 <printf@plt>
  4046b8:	f9400fe0 	ldr	x0, [sp, #24]
  4046bc:	b9400400 	ldr	w0, [x0, #4]
  4046c0:	2a0003e1 	mov	w1, w0
  4046c4:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4046c8:	911d2000 	add	x0, x0, #0x748
  4046cc:	97fff225 	bl	400f60 <printf@plt>
  4046d0:	f9400fe0 	ldr	x0, [sp, #24]
  4046d4:	b9400c00 	ldr	w0, [x0, #12]
  4046d8:	97ffff9a 	bl	404540 <explain_tmc_STS>
  4046dc:	f9400fe0 	ldr	x0, [sp, #24]
  4046e0:	b9401400 	ldr	w0, [x0, #20]
  4046e4:	2a0003e1 	mov	w1, w0
  4046e8:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4046ec:	911d6000 	add	x0, x0, #0x758
  4046f0:	97fff21c 	bl	400f60 <printf@plt>
  4046f4:	f9400fe0 	ldr	x0, [sp, #24]
  4046f8:	b9401800 	ldr	w0, [x0, #24]
  4046fc:	2a0003e1 	mov	w1, w0
  404700:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404704:	911da000 	add	x0, x0, #0x768
  404708:	97fff216 	bl	400f60 <printf@plt>
  40470c:	f9400fe0 	ldr	x0, [sp, #24]
  404710:	b9401c00 	ldr	w0, [x0, #28]
  404714:	2a0003e1 	mov	w1, w0
  404718:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40471c:	911e0000 	add	x0, x0, #0x780
  404720:	97fff210 	bl	400f60 <printf@plt>
  404724:	f9400fe0 	ldr	x0, [sp, #24]
  404728:	b9402000 	ldr	w0, [x0, #32]
  40472c:	2a0003e1 	mov	w1, w0
  404730:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404734:	911e6000 	add	x0, x0, #0x798
  404738:	97fff20a 	bl	400f60 <printf@plt>
  40473c:	f9400fe0 	ldr	x0, [sp, #24]
  404740:	b9403800 	ldr	w0, [x0, #56]
  404744:	2a0003e1 	mov	w1, w0
  404748:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40474c:	911ea000 	add	x0, x0, #0x7a8
  404750:	97fff204 	bl	400f60 <printf@plt>
  404754:	f9400fe0 	ldr	x0, [sp, #24]
  404758:	b9403c00 	ldr	w0, [x0, #60]
  40475c:	2a0003e1 	mov	w1, w0
  404760:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404764:	911f0000 	add	x0, x0, #0x7c0
  404768:	97fff1fe 	bl	400f60 <printf@plt>
  40476c:	f9400fe0 	ldr	x0, [sp, #24]
  404770:	b9411000 	ldr	w0, [x0, #272]
  404774:	2a0003e1 	mov	w1, w0
  404778:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40477c:	911f6000 	add	x0, x0, #0x7d8
  404780:	97fff1f8 	bl	400f60 <printf@plt>
  404784:	f9400fe0 	ldr	x0, [sp, #24]
  404788:	b9430000 	ldr	w0, [x0, #768]
  40478c:	97ffffa6 	bl	404624 <explain_tmc_FFSR>
  404790:	f9400fe0 	ldr	x0, [sp, #24]
  404794:	b9430400 	ldr	w0, [x0, #772]
  404798:	2a0003e1 	mov	w1, w0
  40479c:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4047a0:	911fa000 	add	x0, x0, #0x7e8
  4047a4:	97fff1ef 	bl	400f60 <printf@plt>
  4047a8:	b94017e1 	ldr	w1, [sp, #20]
  4047ac:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4047b0:	91202000 	add	x0, x0, #0x808
  4047b4:	97fff1eb 	bl	400f60 <printf@plt>
  4047b8:	d503201f 	nop
  4047bc:	a8c27bfd 	ldp	x29, x30, [sp], #32
  4047c0:	d65f03c0 	ret

00000000004047c4 <tpiu_report>:
  4047c4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  4047c8:	910003fd 	mov	x29, sp
  4047cc:	f9000fe0 	str	x0, [sp, #24]
  4047d0:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4047d4:	91208000 	add	x0, x0, #0x820
  4047d8:	97fff1ae 	bl	400e90 <puts@plt>
  4047dc:	f9400fe0 	ldr	x0, [sp, #24]
  4047e0:	b9400000 	ldr	w0, [x0]
  4047e4:	2a0003e1 	mov	w1, w0
  4047e8:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4047ec:	9120e000 	add	x0, x0, #0x838
  4047f0:	97fff1dc 	bl	400f60 <printf@plt>
  4047f4:	f9400fe0 	ldr	x0, [sp, #24]
  4047f8:	b94fa800 	ldr	w0, [x0, #4008]
  4047fc:	2a0003e1 	mov	w1, w0
  404800:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404804:	91150000 	add	x0, x0, #0x540
  404808:	97fff1d6 	bl	400f60 <printf@plt>
  40480c:	f9400fe0 	ldr	x0, [sp, #24]
  404810:	b94fac00 	ldr	w0, [x0, #4012]
  404814:	2a0003e1 	mov	w1, w0
  404818:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40481c:	91154000 	add	x0, x0, #0x550
  404820:	97fff1d0 	bl	400f60 <printf@plt>
  404824:	d503201f 	nop
  404828:	a8c27bfd 	ldp	x29, x30, [sp], #32
  40482c:	d65f03c0 	ret

0000000000404830 <ini_rstrip>:
  404830:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  404834:	910003fd 	mov	x29, sp
  404838:	f9000fe0 	str	x0, [sp, #24]
  40483c:	f9400fe0 	ldr	x0, [sp, #24]
  404840:	97fff144 	bl	400d50 <strlen@plt>
  404844:	aa0003e1 	mov	x1, x0
  404848:	f9400fe0 	ldr	x0, [sp, #24]
  40484c:	8b010000 	add	x0, x0, x1
  404850:	f90017e0 	str	x0, [sp, #40]
  404854:	14000003 	b	404860 <ini_rstrip+0x30>
  404858:	f94017e0 	ldr	x0, [sp, #40]
  40485c:	3900001f 	strb	wzr, [x0]
  404860:	f94017e1 	ldr	x1, [sp, #40]
  404864:	f9400fe0 	ldr	x0, [sp, #24]
  404868:	eb00003f 	cmp	x1, x0
  40486c:	540001e9 	b.ls	4048a8 <ini_rstrip+0x78>  // b.plast
  404870:	97fff18c 	bl	400ea0 <__ctype_b_loc@plt>
  404874:	f9400001 	ldr	x1, [x0]
  404878:	f94017e0 	ldr	x0, [sp, #40]
  40487c:	d1000400 	sub	x0, x0, #0x1
  404880:	f90017e0 	str	x0, [sp, #40]
  404884:	f94017e0 	ldr	x0, [sp, #40]
  404888:	39400000 	ldrb	w0, [x0]
  40488c:	92401c00 	and	x0, x0, #0xff
  404890:	d37ff800 	lsl	x0, x0, #1
  404894:	8b000020 	add	x0, x1, x0
  404898:	79400000 	ldrh	w0, [x0]
  40489c:	12130000 	and	w0, w0, #0x2000
  4048a0:	7100001f 	cmp	w0, #0x0
  4048a4:	54fffda1 	b.ne	404858 <ini_rstrip+0x28>  // b.any
  4048a8:	f9400fe0 	ldr	x0, [sp, #24]
  4048ac:	a8c37bfd 	ldp	x29, x30, [sp], #48
  4048b0:	d65f03c0 	ret

00000000004048b4 <ini_lskip>:
  4048b4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  4048b8:	910003fd 	mov	x29, sp
  4048bc:	f9000fe0 	str	x0, [sp, #24]
  4048c0:	14000004 	b	4048d0 <ini_lskip+0x1c>
  4048c4:	f9400fe0 	ldr	x0, [sp, #24]
  4048c8:	91000400 	add	x0, x0, #0x1
  4048cc:	f9000fe0 	str	x0, [sp, #24]
  4048d0:	f9400fe0 	ldr	x0, [sp, #24]
  4048d4:	39400000 	ldrb	w0, [x0]
  4048d8:	7100001f 	cmp	w0, #0x0
  4048dc:	54000180 	b.eq	40490c <ini_lskip+0x58>  // b.none
  4048e0:	97fff170 	bl	400ea0 <__ctype_b_loc@plt>
  4048e4:	f9400001 	ldr	x1, [x0]
  4048e8:	f9400fe0 	ldr	x0, [sp, #24]
  4048ec:	39400000 	ldrb	w0, [x0]
  4048f0:	92401c00 	and	x0, x0, #0xff
  4048f4:	d37ff800 	lsl	x0, x0, #1
  4048f8:	8b000020 	add	x0, x1, x0
  4048fc:	79400000 	ldrh	w0, [x0]
  404900:	12130000 	and	w0, w0, #0x2000
  404904:	7100001f 	cmp	w0, #0x0
  404908:	54fffde1 	b.ne	4048c4 <ini_lskip+0x10>  // b.any
  40490c:	f9400fe0 	ldr	x0, [sp, #24]
  404910:	a8c27bfd 	ldp	x29, x30, [sp], #32
  404914:	d65f03c0 	ret

0000000000404918 <ini_find_chars_or_comment>:
  404918:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  40491c:	910003fd 	mov	x29, sp
  404920:	f9000fe0 	str	x0, [sp, #24]
  404924:	f9000be1 	str	x1, [sp, #16]
  404928:	b9002fff 	str	wzr, [sp, #44]
  40492c:	1400000e 	b	404964 <ini_find_chars_or_comment+0x4c>
  404930:	97fff15c 	bl	400ea0 <__ctype_b_loc@plt>
  404934:	f9400001 	ldr	x1, [x0]
  404938:	f9400fe0 	ldr	x0, [sp, #24]
  40493c:	39400000 	ldrb	w0, [x0]
  404940:	92401c00 	and	x0, x0, #0xff
  404944:	d37ff800 	lsl	x0, x0, #1
  404948:	8b000020 	add	x0, x1, x0
  40494c:	79400000 	ldrh	w0, [x0]
  404950:	12130000 	and	w0, w0, #0x2000
  404954:	b9002fe0 	str	w0, [sp, #44]
  404958:	f9400fe0 	ldr	x0, [sp, #24]
  40495c:	91000400 	add	x0, x0, #0x1
  404960:	f9000fe0 	str	x0, [sp, #24]
  404964:	f9400fe0 	ldr	x0, [sp, #24]
  404968:	39400000 	ldrb	w0, [x0]
  40496c:	7100001f 	cmp	w0, #0x0
  404970:	540002c0 	b.eq	4049c8 <ini_find_chars_or_comment+0xb0>  // b.none
  404974:	f9400be0 	ldr	x0, [sp, #16]
  404978:	f100001f 	cmp	x0, #0x0
  40497c:	54000100 	b.eq	40499c <ini_find_chars_or_comment+0x84>  // b.none
  404980:	f9400fe0 	ldr	x0, [sp, #24]
  404984:	39400000 	ldrb	w0, [x0]
  404988:	2a0003e1 	mov	w1, w0
  40498c:	f9400be0 	ldr	x0, [sp, #16]
  404990:	97fff15c 	bl	400f00 <strchr@plt>
  404994:	f100001f 	cmp	x0, #0x0
  404998:	54000181 	b.ne	4049c8 <ini_find_chars_or_comment+0xb0>  // b.any
  40499c:	b9402fe0 	ldr	w0, [sp, #44]
  4049a0:	7100001f 	cmp	w0, #0x0
  4049a4:	54fffc60 	b.eq	404930 <ini_find_chars_or_comment+0x18>  // b.none
  4049a8:	f9400fe0 	ldr	x0, [sp, #24]
  4049ac:	39400000 	ldrb	w0, [x0]
  4049b0:	2a0003e1 	mov	w1, w0
  4049b4:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4049b8:	91214000 	add	x0, x0, #0x850
  4049bc:	97fff151 	bl	400f00 <strchr@plt>
  4049c0:	f100001f 	cmp	x0, #0x0
  4049c4:	54fffb60 	b.eq	404930 <ini_find_chars_or_comment+0x18>  // b.none
  4049c8:	f9400fe0 	ldr	x0, [sp, #24]
  4049cc:	a8c37bfd 	ldp	x29, x30, [sp], #48
  4049d0:	d65f03c0 	ret

00000000004049d4 <ini_strncpy0>:
  4049d4:	d100c3ff 	sub	sp, sp, #0x30
  4049d8:	f9000fe0 	str	x0, [sp, #24]
  4049dc:	f9000be1 	str	x1, [sp, #16]
  4049e0:	f90007e2 	str	x2, [sp, #8]
  4049e4:	f90017ff 	str	xzr, [sp, #40]
  4049e8:	1400000c 	b	404a18 <ini_strncpy0+0x44>
  4049ec:	f9400be1 	ldr	x1, [sp, #16]
  4049f0:	f94017e0 	ldr	x0, [sp, #40]
  4049f4:	8b000021 	add	x1, x1, x0
  4049f8:	f9400fe2 	ldr	x2, [sp, #24]
  4049fc:	f94017e0 	ldr	x0, [sp, #40]
  404a00:	8b000040 	add	x0, x2, x0
  404a04:	39400021 	ldrb	w1, [x1]
  404a08:	39000001 	strb	w1, [x0]
  404a0c:	f94017e0 	ldr	x0, [sp, #40]
  404a10:	91000400 	add	x0, x0, #0x1
  404a14:	f90017e0 	str	x0, [sp, #40]
  404a18:	f94007e0 	ldr	x0, [sp, #8]
  404a1c:	d1000400 	sub	x0, x0, #0x1
  404a20:	f94017e1 	ldr	x1, [sp, #40]
  404a24:	eb00003f 	cmp	x1, x0
  404a28:	540000e2 	b.cs	404a44 <ini_strncpy0+0x70>  // b.hs, b.nlast
  404a2c:	f9400be1 	ldr	x1, [sp, #16]
  404a30:	f94017e0 	ldr	x0, [sp, #40]
  404a34:	8b000020 	add	x0, x1, x0
  404a38:	39400000 	ldrb	w0, [x0]
  404a3c:	7100001f 	cmp	w0, #0x0
  404a40:	54fffd61 	b.ne	4049ec <ini_strncpy0+0x18>  // b.any
  404a44:	f9400fe1 	ldr	x1, [sp, #24]
  404a48:	f94017e0 	ldr	x0, [sp, #40]
  404a4c:	8b000020 	add	x0, x1, x0
  404a50:	3900001f 	strb	wzr, [x0]
  404a54:	f9400fe0 	ldr	x0, [sp, #24]
  404a58:	9100c3ff 	add	sp, sp, #0x30
  404a5c:	d65f03c0 	ret

0000000000404a60 <ini_parse_stream>:
  404a60:	a9a67bfd 	stp	x29, x30, [sp, #-416]!
  404a64:	910003fd 	mov	x29, sp
  404a68:	f90017e0 	str	x0, [sp, #40]
  404a6c:	f90013e1 	str	x1, [sp, #32]
  404a70:	f9000fe2 	str	x2, [sp, #24]
  404a74:	f9000be3 	str	x3, [sp, #16]
  404a78:	d2801900 	mov	x0, #0xc8                  	// #200
  404a7c:	f900c7e0 	str	x0, [sp, #392]
  404a80:	a9077fff 	stp	xzr, xzr, [sp, #112]
  404a84:	a9087fff 	stp	xzr, xzr, [sp, #128]
  404a88:	a9097fff 	stp	xzr, xzr, [sp, #144]
  404a8c:	790143ff 	strh	wzr, [sp, #160]
  404a90:	a903ffff 	stp	xzr, xzr, [sp, #56]
  404a94:	a904ffff 	stp	xzr, xzr, [sp, #72]
  404a98:	a905ffff 	stp	xzr, xzr, [sp, #88]
  404a9c:	7900d3ff 	strh	wzr, [sp, #104]
  404aa0:	b90197ff 	str	wzr, [sp, #404]
  404aa4:	b90193ff 	str	wzr, [sp, #400]
  404aa8:	140000af 	b	404d64 <ini_parse_stream+0x304>
  404aac:	b94197e0 	ldr	w0, [sp, #404]
  404ab0:	11000400 	add	w0, w0, #0x1
  404ab4:	b90197e0 	str	w0, [sp, #404]
  404ab8:	9102a3e0 	add	x0, sp, #0xa8
  404abc:	f900cfe0 	str	x0, [sp, #408]
  404ac0:	b94197e0 	ldr	w0, [sp, #404]
  404ac4:	7100041f 	cmp	w0, #0x1
  404ac8:	54000241 	b.ne	404b10 <ini_parse_stream+0xb0>  // b.any
  404acc:	f940cfe0 	ldr	x0, [sp, #408]
  404ad0:	39400000 	ldrb	w0, [x0]
  404ad4:	7103bc1f 	cmp	w0, #0xef
  404ad8:	540001c1 	b.ne	404b10 <ini_parse_stream+0xb0>  // b.any
  404adc:	f940cfe0 	ldr	x0, [sp, #408]
  404ae0:	91000400 	add	x0, x0, #0x1
  404ae4:	39400000 	ldrb	w0, [x0]
  404ae8:	7102ec1f 	cmp	w0, #0xbb
  404aec:	54000121 	b.ne	404b10 <ini_parse_stream+0xb0>  // b.any
  404af0:	f940cfe0 	ldr	x0, [sp, #408]
  404af4:	91000800 	add	x0, x0, #0x2
  404af8:	39400000 	ldrb	w0, [x0]
  404afc:	7102fc1f 	cmp	w0, #0xbf
  404b00:	54000081 	b.ne	404b10 <ini_parse_stream+0xb0>  // b.any
  404b04:	f940cfe0 	ldr	x0, [sp, #408]
  404b08:	91000c00 	add	x0, x0, #0x3
  404b0c:	f900cfe0 	str	x0, [sp, #408]
  404b10:	f940cfe0 	ldr	x0, [sp, #408]
  404b14:	97ffff47 	bl	404830 <ini_rstrip>
  404b18:	97ffff67 	bl	4048b4 <ini_lskip>
  404b1c:	f900cfe0 	str	x0, [sp, #408]
  404b20:	f940cfe0 	ldr	x0, [sp, #408]
  404b24:	39400000 	ldrb	w0, [x0]
  404b28:	2a0003e1 	mov	w1, w0
  404b2c:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404b30:	91216000 	add	x0, x0, #0x858
  404b34:	97fff0f3 	bl	400f00 <strchr@plt>
  404b38:	f100001f 	cmp	x0, #0x0
  404b3c:	54001141 	b.ne	404d64 <ini_parse_stream+0x304>  // b.any
  404b40:	3940e3e0 	ldrb	w0, [sp, #56]
  404b44:	7100001f 	cmp	w0, #0x0
  404b48:	540004a0 	b.eq	404bdc <ini_parse_stream+0x17c>  // b.none
  404b4c:	f940cfe0 	ldr	x0, [sp, #408]
  404b50:	39400000 	ldrb	w0, [x0]
  404b54:	7100001f 	cmp	w0, #0x0
  404b58:	54000420 	b.eq	404bdc <ini_parse_stream+0x17c>  // b.none
  404b5c:	9102a3e0 	add	x0, sp, #0xa8
  404b60:	f940cfe1 	ldr	x1, [sp, #408]
  404b64:	eb00003f 	cmp	x1, x0
  404b68:	540003a9 	b.ls	404bdc <ini_parse_stream+0x17c>  // b.plast
  404b6c:	d2800001 	mov	x1, #0x0                   	// #0
  404b70:	f940cfe0 	ldr	x0, [sp, #408]
  404b74:	97ffff69 	bl	404918 <ini_find_chars_or_comment>
  404b78:	f900c3e0 	str	x0, [sp, #384]
  404b7c:	f940c3e0 	ldr	x0, [sp, #384]
  404b80:	39400000 	ldrb	w0, [x0]
  404b84:	7100001f 	cmp	w0, #0x0
  404b88:	54000060 	b.eq	404b94 <ini_parse_stream+0x134>  // b.none
  404b8c:	f940c3e0 	ldr	x0, [sp, #384]
  404b90:	3900001f 	strb	wzr, [x0]
  404b94:	f940cfe0 	ldr	x0, [sp, #408]
  404b98:	97ffff26 	bl	404830 <ini_rstrip>
  404b9c:	9100e3e1 	add	x1, sp, #0x38
  404ba0:	9101c3e0 	add	x0, sp, #0x70
  404ba4:	f9400fe4 	ldr	x4, [sp, #24]
  404ba8:	f940cfe3 	ldr	x3, [sp, #408]
  404bac:	aa0103e2 	mov	x2, x1
  404bb0:	aa0003e1 	mov	x1, x0
  404bb4:	f9400be0 	ldr	x0, [sp, #16]
  404bb8:	d63f0080 	blr	x4
  404bbc:	7100001f 	cmp	w0, #0x0
  404bc0:	54000cc1 	b.ne	404d58 <ini_parse_stream+0x2f8>  // b.any
  404bc4:	b94193e0 	ldr	w0, [sp, #400]
  404bc8:	7100001f 	cmp	w0, #0x0
  404bcc:	54000c61 	b.ne	404d58 <ini_parse_stream+0x2f8>  // b.any
  404bd0:	b94197e0 	ldr	w0, [sp, #404]
  404bd4:	b90193e0 	str	w0, [sp, #400]
  404bd8:	14000060 	b	404d58 <ini_parse_stream+0x2f8>
  404bdc:	f940cfe0 	ldr	x0, [sp, #408]
  404be0:	39400000 	ldrb	w0, [x0]
  404be4:	71016c1f 	cmp	w0, #0x5b
  404be8:	54000361 	b.ne	404c54 <ini_parse_stream+0x1f4>  // b.any
  404bec:	f940cfe0 	ldr	x0, [sp, #408]
  404bf0:	91000402 	add	x2, x0, #0x1
  404bf4:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404bf8:	91218001 	add	x1, x0, #0x860
  404bfc:	aa0203e0 	mov	x0, x2
  404c00:	97ffff46 	bl	404918 <ini_find_chars_or_comment>
  404c04:	f900c3e0 	str	x0, [sp, #384]
  404c08:	f940c3e0 	ldr	x0, [sp, #384]
  404c0c:	39400000 	ldrb	w0, [x0]
  404c10:	7101741f 	cmp	w0, #0x5d
  404c14:	54000141 	b.ne	404c3c <ini_parse_stream+0x1dc>  // b.any
  404c18:	f940c3e0 	ldr	x0, [sp, #384]
  404c1c:	3900001f 	strb	wzr, [x0]
  404c20:	f940cfe0 	ldr	x0, [sp, #408]
  404c24:	91000401 	add	x1, x0, #0x1
  404c28:	9101c3e0 	add	x0, sp, #0x70
  404c2c:	d2800642 	mov	x2, #0x32                  	// #50
  404c30:	97ffff69 	bl	4049d4 <ini_strncpy0>
  404c34:	3900e3ff 	strb	wzr, [sp, #56]
  404c38:	1400004b 	b	404d64 <ini_parse_stream+0x304>
  404c3c:	b94193e0 	ldr	w0, [sp, #400]
  404c40:	7100001f 	cmp	w0, #0x0
  404c44:	54000901 	b.ne	404d64 <ini_parse_stream+0x304>  // b.any
  404c48:	b94197e0 	ldr	w0, [sp, #404]
  404c4c:	b90193e0 	str	w0, [sp, #400]
  404c50:	14000045 	b	404d64 <ini_parse_stream+0x304>
  404c54:	f940cfe0 	ldr	x0, [sp, #408]
  404c58:	39400000 	ldrb	w0, [x0]
  404c5c:	7100001f 	cmp	w0, #0x0
  404c60:	54000820 	b.eq	404d64 <ini_parse_stream+0x304>  // b.none
  404c64:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404c68:	9121a001 	add	x1, x0, #0x868
  404c6c:	f940cfe0 	ldr	x0, [sp, #408]
  404c70:	97ffff2a 	bl	404918 <ini_find_chars_or_comment>
  404c74:	f900c3e0 	str	x0, [sp, #384]
  404c78:	f940c3e0 	ldr	x0, [sp, #384]
  404c7c:	39400000 	ldrb	w0, [x0]
  404c80:	7100f41f 	cmp	w0, #0x3d
  404c84:	540000a0 	b.eq	404c98 <ini_parse_stream+0x238>  // b.none
  404c88:	f940c3e0 	ldr	x0, [sp, #384]
  404c8c:	39400000 	ldrb	w0, [x0]
  404c90:	7100e81f 	cmp	w0, #0x3a
  404c94:	54000561 	b.ne	404d40 <ini_parse_stream+0x2e0>  // b.any
  404c98:	f940c3e0 	ldr	x0, [sp, #384]
  404c9c:	3900001f 	strb	wzr, [x0]
  404ca0:	f940cfe0 	ldr	x0, [sp, #408]
  404ca4:	97fffee3 	bl	404830 <ini_rstrip>
  404ca8:	f900bfe0 	str	x0, [sp, #376]
  404cac:	f940c3e0 	ldr	x0, [sp, #384]
  404cb0:	91000400 	add	x0, x0, #0x1
  404cb4:	f900bbe0 	str	x0, [sp, #368]
  404cb8:	d2800001 	mov	x1, #0x0                   	// #0
  404cbc:	f940bbe0 	ldr	x0, [sp, #368]
  404cc0:	97ffff16 	bl	404918 <ini_find_chars_or_comment>
  404cc4:	f900c3e0 	str	x0, [sp, #384]
  404cc8:	f940c3e0 	ldr	x0, [sp, #384]
  404ccc:	39400000 	ldrb	w0, [x0]
  404cd0:	7100001f 	cmp	w0, #0x0
  404cd4:	54000060 	b.eq	404ce0 <ini_parse_stream+0x280>  // b.none
  404cd8:	f940c3e0 	ldr	x0, [sp, #384]
  404cdc:	3900001f 	strb	wzr, [x0]
  404ce0:	f940bbe0 	ldr	x0, [sp, #368]
  404ce4:	97fffef4 	bl	4048b4 <ini_lskip>
  404ce8:	f900bbe0 	str	x0, [sp, #368]
  404cec:	f940bbe0 	ldr	x0, [sp, #368]
  404cf0:	97fffed0 	bl	404830 <ini_rstrip>
  404cf4:	9100e3e0 	add	x0, sp, #0x38
  404cf8:	d2800642 	mov	x2, #0x32                  	// #50
  404cfc:	f940bfe1 	ldr	x1, [sp, #376]
  404d00:	97ffff35 	bl	4049d4 <ini_strncpy0>
  404d04:	9101c3e0 	add	x0, sp, #0x70
  404d08:	f9400fe4 	ldr	x4, [sp, #24]
  404d0c:	f940bbe3 	ldr	x3, [sp, #368]
  404d10:	f940bfe2 	ldr	x2, [sp, #376]
  404d14:	aa0003e1 	mov	x1, x0
  404d18:	f9400be0 	ldr	x0, [sp, #16]
  404d1c:	d63f0080 	blr	x4
  404d20:	7100001f 	cmp	w0, #0x0
  404d24:	540001e1 	b.ne	404d60 <ini_parse_stream+0x300>  // b.any
  404d28:	b94193e0 	ldr	w0, [sp, #400]
  404d2c:	7100001f 	cmp	w0, #0x0
  404d30:	54000181 	b.ne	404d60 <ini_parse_stream+0x300>  // b.any
  404d34:	b94197e0 	ldr	w0, [sp, #404]
  404d38:	b90193e0 	str	w0, [sp, #400]
  404d3c:	14000009 	b	404d60 <ini_parse_stream+0x300>
  404d40:	b94193e0 	ldr	w0, [sp, #400]
  404d44:	7100001f 	cmp	w0, #0x0
  404d48:	540000e1 	b.ne	404d64 <ini_parse_stream+0x304>  // b.any
  404d4c:	b94197e0 	ldr	w0, [sp, #404]
  404d50:	b90193e0 	str	w0, [sp, #400]
  404d54:	14000004 	b	404d64 <ini_parse_stream+0x304>
  404d58:	d503201f 	nop
  404d5c:	14000002 	b	404d64 <ini_parse_stream+0x304>
  404d60:	d503201f 	nop
  404d64:	f940c7e0 	ldr	x0, [sp, #392]
  404d68:	2a0003e1 	mov	w1, w0
  404d6c:	9102a3e0 	add	x0, sp, #0xa8
  404d70:	f94017e3 	ldr	x3, [sp, #40]
  404d74:	f94013e2 	ldr	x2, [sp, #32]
  404d78:	d63f0060 	blr	x3
  404d7c:	f100001f 	cmp	x0, #0x0
  404d80:	54ffe961 	b.ne	404aac <ini_parse_stream+0x4c>  // b.any
  404d84:	b94193e0 	ldr	w0, [sp, #400]
  404d88:	a8da7bfd 	ldp	x29, x30, [sp], #416
  404d8c:	d65f03c0 	ret

0000000000404d90 <ini_parse_file>:
  404d90:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  404d94:	910003fd 	mov	x29, sp
  404d98:	f90017e0 	str	x0, [sp, #40]
  404d9c:	f90013e1 	str	x1, [sp, #32]
  404da0:	f9000fe2 	str	x2, [sp, #24]
  404da4:	f9400fe3 	ldr	x3, [sp, #24]
  404da8:	f94013e2 	ldr	x2, [sp, #32]
  404dac:	f94017e1 	ldr	x1, [sp, #40]
  404db0:	f00000c0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  404db4:	f947f000 	ldr	x0, [x0, #4064]
  404db8:	97ffff2a 	bl	404a60 <ini_parse_stream>
  404dbc:	a8c37bfd 	ldp	x29, x30, [sp], #48
  404dc0:	d65f03c0 	ret

0000000000404dc4 <ini_parse>:
  404dc4:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  404dc8:	910003fd 	mov	x29, sp
  404dcc:	f90017e0 	str	x0, [sp, #40]
  404dd0:	f90013e1 	str	x1, [sp, #32]
  404dd4:	f9000fe2 	str	x2, [sp, #24]
  404dd8:	d0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  404ddc:	9121c001 	add	x1, x0, #0x870
  404de0:	f94017e0 	ldr	x0, [sp, #40]
  404de4:	97ffefff 	bl	400de0 <fopen@plt>
  404de8:	f9001fe0 	str	x0, [sp, #56]
  404dec:	f9401fe0 	ldr	x0, [sp, #56]
  404df0:	f100001f 	cmp	x0, #0x0
  404df4:	54000061 	b.ne	404e00 <ini_parse+0x3c>  // b.any
  404df8:	12800000 	mov	w0, #0xffffffff            	// #-1
  404dfc:	14000009 	b	404e20 <ini_parse+0x5c>
  404e00:	f9400fe2 	ldr	x2, [sp, #24]
  404e04:	f94013e1 	ldr	x1, [sp, #32]
  404e08:	f9401fe0 	ldr	x0, [sp, #56]
  404e0c:	97ffffe1 	bl	404d90 <ini_parse_file>
  404e10:	b90037e0 	str	w0, [sp, #52]
  404e14:	f9401fe0 	ldr	x0, [sp, #56]
  404e18:	97ffefea 	bl	400dc0 <fclose@plt>
  404e1c:	b94037e0 	ldr	w0, [sp, #52]
  404e20:	a8c47bfd 	ldp	x29, x30, [sp], #64
  404e24:	d65f03c0 	ret

0000000000404e28 <ini_reader_string>:
  404e28:	d10143ff 	sub	sp, sp, #0x50
  404e2c:	f9000fe0 	str	x0, [sp, #24]
  404e30:	b90017e1 	str	w1, [sp, #20]
  404e34:	f90007e2 	str	x2, [sp, #8]
  404e38:	f94007e0 	ldr	x0, [sp, #8]
  404e3c:	f9001be0 	str	x0, [sp, #48]
  404e40:	f9401be0 	ldr	x0, [sp, #48]
  404e44:	f9400000 	ldr	x0, [x0]
  404e48:	f90027e0 	str	x0, [sp, #72]
  404e4c:	f9401be0 	ldr	x0, [sp, #48]
  404e50:	f9400400 	ldr	x0, [x0, #8]
  404e54:	f90023e0 	str	x0, [sp, #64]
  404e58:	f9400fe0 	ldr	x0, [sp, #24]
  404e5c:	f9001fe0 	str	x0, [sp, #56]
  404e60:	f94023e0 	ldr	x0, [sp, #64]
  404e64:	f100001f 	cmp	x0, #0x0
  404e68:	54000080 	b.eq	404e78 <ini_reader_string+0x50>  // b.none
  404e6c:	b94017e0 	ldr	w0, [sp, #20]
  404e70:	7100041f 	cmp	w0, #0x1
  404e74:	540002cc 	b.gt	404ecc <ini_reader_string+0xa4>
  404e78:	d2800000 	mov	x0, #0x0                   	// #0
  404e7c:	14000025 	b	404f10 <ini_reader_string+0xe8>
  404e80:	f94027e0 	ldr	x0, [sp, #72]
  404e84:	91000401 	add	x1, x0, #0x1
  404e88:	f90027e1 	str	x1, [sp, #72]
  404e8c:	39400000 	ldrb	w0, [x0]
  404e90:	3900bfe0 	strb	w0, [sp, #47]
  404e94:	f94023e0 	ldr	x0, [sp, #64]
  404e98:	d1000400 	sub	x0, x0, #0x1
  404e9c:	f90023e0 	str	x0, [sp, #64]
  404ea0:	f9401fe0 	ldr	x0, [sp, #56]
  404ea4:	91000401 	add	x1, x0, #0x1
  404ea8:	f9001fe1 	str	x1, [sp, #56]
  404eac:	3940bfe1 	ldrb	w1, [sp, #47]
  404eb0:	39000001 	strb	w1, [x0]
  404eb4:	3940bfe0 	ldrb	w0, [sp, #47]
  404eb8:	7100281f 	cmp	w0, #0xa
  404ebc:	54000160 	b.eq	404ee8 <ini_reader_string+0xc0>  // b.none
  404ec0:	b94017e0 	ldr	w0, [sp, #20]
  404ec4:	51000400 	sub	w0, w0, #0x1
  404ec8:	b90017e0 	str	w0, [sp, #20]
  404ecc:	b94017e0 	ldr	w0, [sp, #20]
  404ed0:	7100041f 	cmp	w0, #0x1
  404ed4:	540000cd 	b.le	404eec <ini_reader_string+0xc4>
  404ed8:	f94023e0 	ldr	x0, [sp, #64]
  404edc:	f100001f 	cmp	x0, #0x0
  404ee0:	54fffd01 	b.ne	404e80 <ini_reader_string+0x58>  // b.any
  404ee4:	14000002 	b	404eec <ini_reader_string+0xc4>
  404ee8:	d503201f 	nop
  404eec:	f9401fe0 	ldr	x0, [sp, #56]
  404ef0:	3900001f 	strb	wzr, [x0]
  404ef4:	f9401be0 	ldr	x0, [sp, #48]
  404ef8:	f94027e1 	ldr	x1, [sp, #72]
  404efc:	f9000001 	str	x1, [x0]
  404f00:	f9401be0 	ldr	x0, [sp, #48]
  404f04:	f94023e1 	ldr	x1, [sp, #64]
  404f08:	f9000401 	str	x1, [x0, #8]
  404f0c:	f9400fe0 	ldr	x0, [sp, #24]
  404f10:	910143ff 	add	sp, sp, #0x50
  404f14:	d65f03c0 	ret

0000000000404f18 <ini_parse_string>:
  404f18:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  404f1c:	910003fd 	mov	x29, sp
  404f20:	f90017e0 	str	x0, [sp, #40]
  404f24:	f90013e1 	str	x1, [sp, #32]
  404f28:	f9000fe2 	str	x2, [sp, #24]
  404f2c:	f94017e0 	ldr	x0, [sp, #40]
  404f30:	f9001be0 	str	x0, [sp, #48]
  404f34:	f94017e0 	ldr	x0, [sp, #40]
  404f38:	97ffef86 	bl	400d50 <strlen@plt>
  404f3c:	f9001fe0 	str	x0, [sp, #56]
  404f40:	9100c3e0 	add	x0, sp, #0x30
  404f44:	f9400fe3 	ldr	x3, [sp, #24]
  404f48:	f94013e2 	ldr	x2, [sp, #32]
  404f4c:	aa0003e1 	mov	x1, x0
  404f50:	90000000 	adrp	x0, 404000 <cti_unlock+0x1c>
  404f54:	9138a000 	add	x0, x0, #0xe28
  404f58:	97fffec2 	bl	404a60 <ini_parse_stream>
  404f5c:	a8c47bfd 	ldp	x29, x30, [sp], #64
  404f60:	d65f03c0 	ret

0000000000404f64 <perf_event_open>:
  404f64:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  404f68:	910003fd 	mov	x29, sp
  404f6c:	f90017e0 	str	x0, [sp, #40]
  404f70:	b90027e1 	str	w1, [sp, #36]
  404f74:	b90023e2 	str	w2, [sp, #32]
  404f78:	b9001fe3 	str	w3, [sp, #28]
  404f7c:	f9000be4 	str	x4, [sp, #16]
  404f80:	f9400be5 	ldr	x5, [sp, #16]
  404f84:	b9401fe4 	ldr	w4, [sp, #28]
  404f88:	b94023e3 	ldr	w3, [sp, #32]
  404f8c:	b94027e2 	ldr	w2, [sp, #36]
  404f90:	f94017e1 	ldr	x1, [sp, #40]
  404f94:	d2801e20 	mov	x0, #0xf1                  	// #241
  404f98:	97fff002 	bl	400fa0 <syscall@plt>
  404f9c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  404fa0:	d65f03c0 	ret

0000000000404fa4 <perf_open>:
  404fa4:	a9b57bfd 	stp	x29, x30, [sp, #-176]!
  404fa8:	910003fd 	mov	x29, sp
  404fac:	910043e0 	add	x0, sp, #0x10
  404fb0:	4f000400 	movi	v0.4s, #0x0
  404fb4:	ad000000 	stp	q0, q0, [x0]
  404fb8:	ad010000 	stp	q0, q0, [x0, #32]
  404fbc:	ad020000 	stp	q0, q0, [x0, #64]
  404fc0:	ad030000 	stp	q0, q0, [x0, #96]
  404fc4:	52801000 	mov	w0, #0x80                  	// #128
  404fc8:	b90017e0 	str	w0, [sp, #20]
  404fcc:	52800080 	mov	w0, #0x4                   	// #4
  404fd0:	b90013e0 	str	w0, [sp, #16]
  404fd4:	f9000fff 	str	xzr, [sp, #24]
  404fd8:	d2800100 	mov	x0, #0x8                   	// #8
  404fdc:	f9001be0 	str	x0, [sp, #48]
  404fe0:	f9401fe0 	ldr	x0, [sp, #56]
  404fe4:	927ff800 	and	x0, x0, #0xfffffffffffffffe
  404fe8:	f9001fe0 	str	x0, [sp, #56]
  404fec:	b900a7ff 	str	wzr, [sp, #164]
  404ff0:	12800000 	mov	w0, #0xffffffff            	// #-1
  404ff4:	b900a3e0 	str	w0, [sp, #160]
  404ff8:	12800000 	mov	w0, #0xffffffff            	// #-1
  404ffc:	b900afe0 	str	w0, [sp, #172]
  405000:	d2800100 	mov	x0, #0x8                   	// #8
  405004:	f9004fe0 	str	x0, [sp, #152]
  405008:	b900abff 	str	wzr, [sp, #168]
  40500c:	14000047 	b	405128 <perf_open+0x184>
  405010:	b940abe0 	ldr	w0, [sp, #168]
  405014:	7100001f 	cmp	w0, #0x0
  405018:	54000081 	b.ne	405028 <perf_open+0x84>  // b.any
  40501c:	12800000 	mov	w0, #0xffffffff            	// #-1
  405020:	b900afe0 	str	w0, [sp, #172]
  405024:	14000005 	b	405038 <perf_open+0x94>
  405028:	f00000c0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40502c:	9109c000 	add	x0, x0, #0x270
  405030:	b9400000 	ldr	w0, [x0]
  405034:	b900afe0 	str	w0, [sp, #172]
  405038:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40503c:	9121e000 	add	x0, x0, #0x878
  405040:	b980abe1 	ldrsw	x1, [sp, #168]
  405044:	f8617800 	ldr	x0, [x0, x1, lsl #3]
  405048:	f9000fe0 	str	x0, [sp, #24]
  40504c:	b940a3e1 	ldr	w1, [sp, #160]
  405050:	910043e0 	add	x0, sp, #0x10
  405054:	f9404fe4 	ldr	x4, [sp, #152]
  405058:	b940afe3 	ldr	w3, [sp, #172]
  40505c:	2a0103e2 	mov	w2, w1
  405060:	b940a7e1 	ldr	w1, [sp, #164]
  405064:	97ffffc0 	bl	404f64 <perf_event_open>
  405068:	b90097e0 	str	w0, [sp, #148]
  40506c:	b94097e0 	ldr	w0, [sp, #148]
  405070:	3100041f 	cmn	w0, #0x1
  405074:	540004a1 	b.ne	405108 <perf_open+0x164>  // b.any
  405078:	97ffefc2 	bl	400f80 <__errno_location@plt>
  40507c:	b9400000 	ldr	w0, [x0]
  405080:	b90093e0 	str	w0, [sp, #144]
  405084:	b94093e0 	ldr	w0, [sp, #144]
  405088:	7100341f 	cmp	w0, #0xd
  40508c:	540000a1 	b.ne	4050a0 <perf_open+0xfc>  // b.any
  405090:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  405094:	91222000 	add	x0, x0, #0x888
  405098:	97ffef7e 	bl	400e90 <puts@plt>
  40509c:	14000019 	b	405100 <perf_open+0x15c>
  4050a0:	b94093e0 	ldr	w0, [sp, #144]
  4050a4:	71004c1f 	cmp	w0, #0x13
  4050a8:	540000a1 	b.ne	4050bc <perf_open+0x118>  // b.any
  4050ac:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4050b0:	91232000 	add	x0, x0, #0x8c8
  4050b4:	97ffef77 	bl	400e90 <puts@plt>
  4050b8:	14000012 	b	405100 <perf_open+0x15c>
  4050bc:	d00000c0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  4050c0:	f947dc00 	ldr	x0, [x0, #4024]
  4050c4:	f9400004 	ldr	x4, [x0]
  4050c8:	b94013e0 	ldr	w0, [sp, #16]
  4050cc:	2a0003e3 	mov	w3, w0
  4050d0:	b940abe2 	ldr	w2, [sp, #168]
  4050d4:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4050d8:	91242001 	add	x1, x0, #0x908
  4050dc:	aa0403e0 	mov	x0, x4
  4050e0:	97ffefb4 	bl	400fb0 <fprintf@plt>
  4050e4:	97ffefa7 	bl	400f80 <__errno_location@plt>
  4050e8:	aa0003e1 	mov	x1, x0
  4050ec:	b94093e0 	ldr	w0, [sp, #144]
  4050f0:	b9000020 	str	w0, [x1]
  4050f4:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4050f8:	91252000 	add	x0, x0, #0x948
  4050fc:	97ffef21 	bl	400d80 <perror@plt>
  405100:	b94093e0 	ldr	w0, [sp, #144]
  405104:	14000011 	b	405148 <perf_open+0x1a4>
  405108:	f00000c0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  40510c:	9109c000 	add	x0, x0, #0x270
  405110:	b980abe1 	ldrsw	x1, [sp, #168]
  405114:	b94097e2 	ldr	w2, [sp, #148]
  405118:	b8217802 	str	w2, [x0, x1, lsl #2]
  40511c:	b940abe0 	ldr	w0, [sp, #168]
  405120:	11000400 	add	w0, w0, #0x1
  405124:	b900abe0 	str	w0, [sp, #168]
  405128:	b940abe0 	ldr	w0, [sp, #168]
  40512c:	7100041f 	cmp	w0, #0x1
  405130:	54fff70d 	b.le	405010 <perf_open+0x6c>
  405134:	f00000c0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  405138:	910aa000 	add	x0, x0, #0x2a8
  40513c:	52800021 	mov	w1, #0x1                   	// #1
  405140:	b9000001 	str	w1, [x0]
  405144:	52800000 	mov	w0, #0x0                   	// #0
  405148:	a8cb7bfd 	ldp	x29, x30, [sp], #176
  40514c:	d65f03c0 	ret

0000000000405150 <perf_read>:
  405150:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
  405154:	910003fd 	mov	x29, sp
  405158:	f9000fe0 	str	x0, [sp, #24]
  40515c:	f00000c0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  405160:	910aa000 	add	x0, x0, #0x2a8
  405164:	b9400000 	ldr	w0, [x0]
  405168:	7100001f 	cmp	w0, #0x0
  40516c:	54000201 	b.ne	4051ac <perf_read+0x5c>  // b.any
  405170:	b9006fff 	str	wzr, [sp, #108]
  405174:	14000009 	b	405198 <perf_read+0x48>
  405178:	b9806fe0 	ldrsw	x0, [sp, #108]
  40517c:	d37df000 	lsl	x0, x0, #3
  405180:	f9400fe1 	ldr	x1, [sp, #24]
  405184:	8b000020 	add	x0, x1, x0
  405188:	f900001f 	str	xzr, [x0]
  40518c:	b9406fe0 	ldr	w0, [sp, #108]
  405190:	11000400 	add	w0, w0, #0x1
  405194:	b9006fe0 	str	w0, [sp, #108]
  405198:	b9406fe0 	ldr	w0, [sp, #108]
  40519c:	7100041f 	cmp	w0, #0x1
  4051a0:	54fffecd 	b.le	405178 <perf_read+0x28>
  4051a4:	52800000 	mov	w0, #0x0                   	// #0
  4051a8:	1400004d 	b	4052dc <perf_read+0x18c>
  4051ac:	d2800300 	mov	x0, #0x18                  	// #24
  4051b0:	f90033e0 	str	x0, [sp, #96]
  4051b4:	f00000c0 	adrp	x0, 420000 <strlen@GLIBC_2.17>
  4051b8:	9109c000 	add	x0, x0, #0x270
  4051bc:	b9400000 	ldr	w0, [x0]
  4051c0:	b9005fe0 	str	w0, [sp, #92]
  4051c4:	9100a3e0 	add	x0, sp, #0x28
  4051c8:	d2800402 	mov	x2, #0x20                  	// #32
  4051cc:	aa0003e1 	mov	x1, x0
  4051d0:	b9405fe0 	ldr	w0, [sp, #92]
  4051d4:	97ffef57 	bl	400f30 <read@plt>
  4051d8:	f9002be0 	str	x0, [sp, #80]
  4051dc:	f9402be0 	ldr	x0, [sp, #80]
  4051e0:	b100041f 	cmn	x0, #0x1
  4051e4:	54000121 	b.ne	405208 <perf_read+0xb8>  // b.any
  4051e8:	97ffef66 	bl	400f80 <__errno_location@plt>
  4051ec:	b9400000 	ldr	w0, [x0]
  4051f0:	b9004fe0 	str	w0, [sp, #76]
  4051f4:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4051f8:	91256000 	add	x0, x0, #0x958
  4051fc:	97ffeee1 	bl	400d80 <perror@plt>
  405200:	b9404fe0 	ldr	w0, [sp, #76]
  405204:	14000036 	b	4052dc <perf_read+0x18c>
  405208:	f9402be1 	ldr	x1, [sp, #80]
  40520c:	f94033e0 	ldr	x0, [sp, #96]
  405210:	eb00003f 	cmp	x1, x0
  405214:	54000180 	b.eq	405244 <perf_read+0xf4>  // b.none
  405218:	d00000c0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  40521c:	f947dc00 	ldr	x0, [x0, #4024]
  405220:	f9400004 	ldr	x4, [x0]
  405224:	f94033e3 	ldr	x3, [sp, #96]
  405228:	f9402be2 	ldr	x2, [sp, #80]
  40522c:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  405230:	9125a001 	add	x1, x0, #0x968
  405234:	aa0403e0 	mov	x0, x4
  405238:	97ffef5e 	bl	400fb0 <fprintf@plt>
  40523c:	528002c0 	mov	w0, #0x16                  	// #22
  405240:	14000027 	b	4052dc <perf_read+0x18c>
  405244:	9101e3e0 	add	x0, sp, #0x78
  405248:	d1014000 	sub	x0, x0, #0x50
  40524c:	f9400000 	ldr	x0, [x0]
  405250:	f100081f 	cmp	x0, #0x2
  405254:	540001c0 	b.eq	40528c <perf_read+0x13c>  // b.none
  405258:	d00000c0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  40525c:	f947dc00 	ldr	x0, [x0, #4024]
  405260:	f9400003 	ldr	x3, [x0]
  405264:	9101e3e0 	add	x0, sp, #0x78
  405268:	d1014000 	sub	x0, x0, #0x50
  40526c:	f9400000 	ldr	x0, [x0]
  405270:	aa0003e2 	mov	x2, x0
  405274:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  405278:	91264001 	add	x1, x0, #0x990
  40527c:	aa0303e0 	mov	x0, x3
  405280:	97ffef4c 	bl	400fb0 <fprintf@plt>
  405284:	528002c0 	mov	w0, #0x16                  	// #22
  405288:	14000015 	b	4052dc <perf_read+0x18c>
  40528c:	b9006bff 	str	wzr, [sp, #104]
  405290:	1400000f 	b	4052cc <perf_read+0x17c>
  405294:	b9406be0 	ldr	w0, [sp, #104]
  405298:	11000402 	add	w2, w0, #0x1
  40529c:	b9806be0 	ldrsw	x0, [sp, #104]
  4052a0:	d37df000 	lsl	x0, x0, #3
  4052a4:	f9400fe1 	ldr	x1, [sp, #24]
  4052a8:	8b000020 	add	x0, x1, x0
  4052ac:	9101e3e1 	add	x1, sp, #0x78
  4052b0:	d1014021 	sub	x1, x1, #0x50
  4052b4:	93407c42 	sxtw	x2, w2
  4052b8:	f8627821 	ldr	x1, [x1, x2, lsl #3]
  4052bc:	f9000001 	str	x1, [x0]
  4052c0:	b9406be0 	ldr	w0, [sp, #104]
  4052c4:	11000400 	add	w0, w0, #0x1
  4052c8:	b9006be0 	str	w0, [sp, #104]
  4052cc:	b9406be0 	ldr	w0, [sp, #104]
  4052d0:	7100041f 	cmp	w0, #0x1
  4052d4:	54fffe0d 	b.le	405294 <perf_read+0x144>
  4052d8:	52800000 	mov	w0, #0x0                   	// #0
  4052dc:	a8c77bfd 	ldp	x29, x30, [sp], #112
  4052e0:	d65f03c0 	ret

00000000004052e4 <perf_delta>:
  4052e4:	d100c3ff 	sub	sp, sp, #0x30
  4052e8:	f9000fe0 	str	x0, [sp, #24]
  4052ec:	f9000be1 	str	x1, [sp, #16]
  4052f0:	f90007e2 	str	x2, [sp, #8]
  4052f4:	b9002fff 	str	wzr, [sp, #44]
  4052f8:	14000014 	b	405348 <perf_delta+0x64>
  4052fc:	b9802fe0 	ldrsw	x0, [sp, #44]
  405300:	d37df000 	lsl	x0, x0, #3
  405304:	f9400fe1 	ldr	x1, [sp, #24]
  405308:	8b000020 	add	x0, x1, x0
  40530c:	f9400002 	ldr	x2, [x0]
  405310:	b9802fe0 	ldrsw	x0, [sp, #44]
  405314:	d37df000 	lsl	x0, x0, #3
  405318:	f9400be1 	ldr	x1, [sp, #16]
  40531c:	8b000020 	add	x0, x1, x0
  405320:	f9400001 	ldr	x1, [x0]
  405324:	b9802fe0 	ldrsw	x0, [sp, #44]
  405328:	d37df000 	lsl	x0, x0, #3
  40532c:	f94007e3 	ldr	x3, [sp, #8]
  405330:	8b000060 	add	x0, x3, x0
  405334:	cb010041 	sub	x1, x2, x1
  405338:	f9000001 	str	x1, [x0]
  40533c:	b9402fe0 	ldr	w0, [sp, #44]
  405340:	11000400 	add	w0, w0, #0x1
  405344:	b9002fe0 	str	w0, [sp, #44]
  405348:	b9402fe0 	ldr	w0, [sp, #44]
  40534c:	7100041f 	cmp	w0, #0x1
  405350:	54fffd6d 	b.le	4052fc <perf_delta+0x18>
  405354:	f94007e0 	ldr	x0, [sp, #8]
  405358:	9100c3ff 	add	sp, sp, #0x30
  40535c:	d65f03c0 	ret

0000000000405360 <cs_register>:
  405360:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  405364:	910003fd 	mov	x29, sp
  405368:	b9001fe0 	str	w0, [sp, #28]
  40536c:	f90017ff 	str	xzr, [sp, #40]
  405370:	52820041 	mov	w1, #0x1002                	// #4098
  405374:	72a00201 	movk	w1, #0x10, lsl #16
  405378:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  40537c:	9126e000 	add	x0, x0, #0x9b8
  405380:	97ffeea0 	bl	400e00 <open@plt>
  405384:	b90027e0 	str	w0, [sp, #36]
  405388:	b94027e0 	ldr	w0, [sp, #36]
  40538c:	7100001f 	cmp	w0, #0x0
  405390:	540000ca 	b.ge	4053a8 <cs_register+0x48>  // b.tcont
  405394:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  405398:	91272000 	add	x0, x0, #0x9c8
  40539c:	97ffee79 	bl	400d80 <perror@plt>
  4053a0:	52800020 	mov	w0, #0x1                   	// #1
  4053a4:	97ffee6f 	bl	400d60 <exit@plt>
  4053a8:	b9401fe0 	ldr	w0, [sp, #28]
  4053ac:	51000800 	sub	w0, w0, #0x2
  4053b0:	7100901f 	cmp	w0, #0x24
  4053b4:	540022e8 	b.hi	405810 <cs_register+0x4b0>  // b.pmore
  4053b8:	b0000001 	adrp	x1, 406000 <_IO_stdin_used+0x770>
  4053bc:	912b6021 	add	x1, x1, #0xad8
  4053c0:	b8605820 	ldr	w0, [x1, w0, uxtw #2]
  4053c4:	10000061 	adr	x1, 4053d0 <cs_register+0x70>
  4053c8:	8b20c820 	add	x0, x1, w0, sxtw #2
  4053cc:	d61f0000 	br	x0
  4053d0:	d2bfd225 	mov	x5, #0xfe910000            	// #4270915584
  4053d4:	b94027e4 	ldr	w4, [sp, #36]
  4053d8:	52800023 	mov	w3, #0x1                   	// #1
  4053dc:	52800062 	mov	w2, #0x3                   	// #3
  4053e0:	d2820001 	mov	x1, #0x1000                	// #4096
  4053e4:	d2800000 	mov	x0, #0x0                   	// #0
  4053e8:	97ffeeb2 	bl	400eb0 <mmap@plt>
  4053ec:	f90017e0 	str	x0, [sp, #40]
  4053f0:	14000112 	b	405838 <cs_register+0x4d8>
  4053f4:	d2bfd245 	mov	x5, #0xfe920000            	// #4270981120
  4053f8:	b94027e4 	ldr	w4, [sp, #36]
  4053fc:	52800023 	mov	w3, #0x1                   	// #1
  405400:	52800062 	mov	w2, #0x3                   	// #3
  405404:	d2820001 	mov	x1, #0x1000                	// #4096
  405408:	d2800000 	mov	x0, #0x0                   	// #0
  40540c:	97ffeea9 	bl	400eb0 <mmap@plt>
  405410:	f90017e0 	str	x0, [sp, #40]
  405414:	14000109 	b	405838 <cs_register+0x4d8>
  405418:	d2bfd265 	mov	x5, #0xfe930000            	// #4271046656
  40541c:	b94027e4 	ldr	w4, [sp, #36]
  405420:	52800023 	mov	w3, #0x1                   	// #1
  405424:	52800062 	mov	w2, #0x3                   	// #3
  405428:	d2820001 	mov	x1, #0x1000                	// #4096
  40542c:	d2800000 	mov	x0, #0x0                   	// #0
  405430:	97ffeea0 	bl	400eb0 <mmap@plt>
  405434:	f90017e0 	str	x0, [sp, #40]
  405438:	14000100 	b	405838 <cs_register+0x4d8>
  40543c:	d2bfd285 	mov	x5, #0xfe940000            	// #4271112192
  405440:	b94027e4 	ldr	w4, [sp, #36]
  405444:	52800023 	mov	w3, #0x1                   	// #1
  405448:	52800062 	mov	w2, #0x3                   	// #3
  40544c:	d2820001 	mov	x1, #0x1000                	// #4096
  405450:	d2800000 	mov	x0, #0x0                   	// #0
  405454:	97ffee97 	bl	400eb0 <mmap@plt>
  405458:	f90017e0 	str	x0, [sp, #40]
  40545c:	140000f7 	b	405838 <cs_register+0x4d8>
  405460:	d2bfd2a5 	mov	x5, #0xfe950000            	// #4271177728
  405464:	b94027e4 	ldr	w4, [sp, #36]
  405468:	52800023 	mov	w3, #0x1                   	// #1
  40546c:	52800062 	mov	w2, #0x3                   	// #3
  405470:	d2820001 	mov	x1, #0x1000                	// #4096
  405474:	d2800000 	mov	x0, #0x0                   	// #0
  405478:	97ffee8e 	bl	400eb0 <mmap@plt>
  40547c:	f90017e0 	str	x0, [sp, #40]
  405480:	140000ee 	b	405838 <cs_register+0x4d8>
  405484:	d2bfd2e5 	mov	x5, #0xfe970000            	// #4271308800
  405488:	b94027e4 	ldr	w4, [sp, #36]
  40548c:	52800023 	mov	w3, #0x1                   	// #1
  405490:	52800062 	mov	w2, #0x3                   	// #3
  405494:	d2820001 	mov	x1, #0x1000                	// #4096
  405498:	d2800000 	mov	x0, #0x0                   	// #0
  40549c:	97ffee85 	bl	400eb0 <mmap@plt>
  4054a0:	f90017e0 	str	x0, [sp, #40]
  4054a4:	140000e5 	b	405838 <cs_register+0x4d8>
  4054a8:	d2bfd2c5 	mov	x5, #0xfe960000            	// #4271243264
  4054ac:	b94027e4 	ldr	w4, [sp, #36]
  4054b0:	52800023 	mov	w3, #0x1                   	// #1
  4054b4:	52800062 	mov	w2, #0x3                   	// #3
  4054b8:	d2820001 	mov	x1, #0x1000                	// #4096
  4054bc:	d2800000 	mov	x0, #0x0                   	// #0
  4054c0:	97ffee7c 	bl	400eb0 <mmap@plt>
  4054c4:	f90017e0 	str	x0, [sp, #40]
  4054c8:	140000dc 	b	405838 <cs_register+0x4d8>
  4054cc:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4054d0:	91278000 	add	x0, x0, #0x9e0
  4054d4:	97ffee6f 	bl	400e90 <puts@plt>
  4054d8:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4054dc:	9127e000 	add	x0, x0, #0x9f8
  4054e0:	97ffee6c 	bl	400e90 <puts@plt>
  4054e4:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  4054e8:	91294000 	add	x0, x0, #0xa50
  4054ec:	97ffee69 	bl	400e90 <puts@plt>
  4054f0:	d2bfd305 	mov	x5, #0xfe980000            	// #4271374336
  4054f4:	b94027e4 	ldr	w4, [sp, #36]
  4054f8:	52800023 	mov	w3, #0x1                   	// #1
  4054fc:	52800062 	mov	w2, #0x3                   	// #3
  405500:	d281ff01 	mov	x1, #0xff8                 	// #4088
  405504:	d2800000 	mov	x0, #0x0                   	// #0
  405508:	97ffee6a 	bl	400eb0 <mmap@plt>
  40550c:	f90017e0 	str	x0, [sp, #40]
  405510:	140000ca 	b	405838 <cs_register+0x4d8>
  405514:	d2bfd325 	mov	x5, #0xfe990000            	// #4271439872
  405518:	b94027e4 	ldr	w4, [sp, #36]
  40551c:	52800023 	mov	w3, #0x1                   	// #1
  405520:	52800062 	mov	w2, #0x3                   	// #3
  405524:	d2820001 	mov	x1, #0x1000                	// #4096
  405528:	d2800000 	mov	x0, #0x0                   	// #0
  40552c:	97ffee61 	bl	400eb0 <mmap@plt>
  405530:	f90017e0 	str	x0, [sp, #40]
  405534:	140000c1 	b	405838 <cs_register+0x4d8>
  405538:	d2bfd345 	mov	x5, #0xfe9a0000            	// #4271505408
  40553c:	b94027e4 	ldr	w4, [sp, #36]
  405540:	52800023 	mov	w3, #0x1                   	// #1
  405544:	52800062 	mov	w2, #0x3                   	// #3
  405548:	d2820001 	mov	x1, #0x1000                	// #4096
  40554c:	d2800000 	mov	x0, #0x0                   	// #0
  405550:	97ffee58 	bl	400eb0 <mmap@plt>
  405554:	f90017e0 	str	x0, [sp, #40]
  405558:	140000b8 	b	405838 <cs_register+0x4d8>
  40555c:	d2bfd365 	mov	x5, #0xfe9b0000            	// #4271570944
  405560:	b94027e4 	ldr	w4, [sp, #36]
  405564:	52800023 	mov	w3, #0x1                   	// #1
  405568:	52800062 	mov	w2, #0x3                   	// #3
  40556c:	d2820001 	mov	x1, #0x1000                	// #4096
  405570:	d2800000 	mov	x0, #0x0                   	// #0
  405574:	97ffee4f 	bl	400eb0 <mmap@plt>
  405578:	f90017e0 	str	x0, [sp, #40]
  40557c:	140000af 	b	405838 <cs_register+0x4d8>
  405580:	d2bfd885 	mov	x5, #0xfec40000            	// #4274257920
  405584:	b94027e4 	ldr	w4, [sp, #36]
  405588:	52800023 	mov	w3, #0x1                   	// #1
  40558c:	52800062 	mov	w2, #0x3                   	// #3
  405590:	d2820001 	mov	x1, #0x1000                	// #4096
  405594:	d2800000 	mov	x0, #0x0                   	// #0
  405598:	97ffee46 	bl	400eb0 <mmap@plt>
  40559c:	f90017e0 	str	x0, [sp, #40]
  4055a0:	140000a6 	b	405838 <cs_register+0x4d8>
  4055a4:	d2bfd865 	mov	x5, #0xfec30000            	// #4274192384
  4055a8:	b94027e4 	ldr	w4, [sp, #36]
  4055ac:	52800023 	mov	w3, #0x1                   	// #1
  4055b0:	52800062 	mov	w2, #0x3                   	// #3
  4055b4:	d2820001 	mov	x1, #0x1000                	// #4096
  4055b8:	d2800000 	mov	x0, #0x0                   	// #0
  4055bc:	97ffee3d 	bl	400eb0 <mmap@plt>
  4055c0:	f90017e0 	str	x0, [sp, #40]
  4055c4:	1400009d 	b	405838 <cs_register+0x4d8>
  4055c8:	d2bfd845 	mov	x5, #0xfec20000            	// #4274126848
  4055cc:	b94027e4 	ldr	w4, [sp, #36]
  4055d0:	52800023 	mov	w3, #0x1                   	// #1
  4055d4:	52800062 	mov	w2, #0x3                   	// #3
  4055d8:	d2820001 	mov	x1, #0x1000                	// #4096
  4055dc:	d2800000 	mov	x0, #0x0                   	// #0
  4055e0:	97ffee34 	bl	400eb0 <mmap@plt>
  4055e4:	f90017e0 	str	x0, [sp, #40]
  4055e8:	14000094 	b	405838 <cs_register+0x4d8>
  4055ec:	d2bfd825 	mov	x5, #0xfec10000            	// #4274061312
  4055f0:	b94027e4 	ldr	w4, [sp, #36]
  4055f4:	52800023 	mov	w3, #0x1                   	// #1
  4055f8:	52800062 	mov	w2, #0x3                   	// #3
  4055fc:	d2820001 	mov	x1, #0x1000                	// #4096
  405600:	d2800000 	mov	x0, #0x0                   	// #0
  405604:	97ffee2b 	bl	400eb0 <mmap@plt>
  405608:	f90017e0 	str	x0, [sp, #40]
  40560c:	1400008b 	b	405838 <cs_register+0x4d8>
  405610:	d2bfda85 	mov	x5, #0xfed40000            	// #4275306496
  405614:	b94027e4 	ldr	w4, [sp, #36]
  405618:	52800023 	mov	w3, #0x1                   	// #1
  40561c:	52800062 	mov	w2, #0x3                   	// #3
  405620:	d2820001 	mov	x1, #0x1000                	// #4096
  405624:	d2800000 	mov	x0, #0x0                   	// #0
  405628:	97ffee22 	bl	400eb0 <mmap@plt>
  40562c:	f90017e0 	str	x0, [sp, #40]
  405630:	14000082 	b	405838 <cs_register+0x4d8>
  405634:	d2bfda65 	mov	x5, #0xfed30000            	// #4275240960
  405638:	b94027e4 	ldr	w4, [sp, #36]
  40563c:	52800023 	mov	w3, #0x1                   	// #1
  405640:	52800062 	mov	w2, #0x3                   	// #3
  405644:	d2820001 	mov	x1, #0x1000                	// #4096
  405648:	d2800000 	mov	x0, #0x0                   	// #0
  40564c:	97ffee19 	bl	400eb0 <mmap@plt>
  405650:	f90017e0 	str	x0, [sp, #40]
  405654:	14000079 	b	405838 <cs_register+0x4d8>
  405658:	d2bfda45 	mov	x5, #0xfed20000            	// #4275175424
  40565c:	b94027e4 	ldr	w4, [sp, #36]
  405660:	52800023 	mov	w3, #0x1                   	// #1
  405664:	52800062 	mov	w2, #0x3                   	// #3
  405668:	d2820001 	mov	x1, #0x1000                	// #4096
  40566c:	d2800000 	mov	x0, #0x0                   	// #0
  405670:	97ffee10 	bl	400eb0 <mmap@plt>
  405674:	f90017e0 	str	x0, [sp, #40]
  405678:	14000070 	b	405838 <cs_register+0x4d8>
  40567c:	d2bfda25 	mov	x5, #0xfed10000            	// #4275109888
  405680:	b94027e4 	ldr	w4, [sp, #36]
  405684:	52800023 	mov	w3, #0x1                   	// #1
  405688:	52800062 	mov	w2, #0x3                   	// #3
  40568c:	d2820001 	mov	x1, #0x1000                	// #4096
  405690:	d2800000 	mov	x0, #0x0                   	// #0
  405694:	97ffee07 	bl	400eb0 <mmap@plt>
  405698:	f90017e0 	str	x0, [sp, #40]
  40569c:	14000067 	b	405838 <cs_register+0x4d8>
  4056a0:	d2bfdc85 	mov	x5, #0xfee40000            	// #4276355072
  4056a4:	b94027e4 	ldr	w4, [sp, #36]
  4056a8:	52800023 	mov	w3, #0x1                   	// #1
  4056ac:	52800062 	mov	w2, #0x3                   	// #3
  4056b0:	d2820001 	mov	x1, #0x1000                	// #4096
  4056b4:	d2800000 	mov	x0, #0x0                   	// #0
  4056b8:	97ffedfe 	bl	400eb0 <mmap@plt>
  4056bc:	f90017e0 	str	x0, [sp, #40]
  4056c0:	1400005e 	b	405838 <cs_register+0x4d8>
  4056c4:	d2bfdc65 	mov	x5, #0xfee30000            	// #4276289536
  4056c8:	b94027e4 	ldr	w4, [sp, #36]
  4056cc:	52800023 	mov	w3, #0x1                   	// #1
  4056d0:	52800062 	mov	w2, #0x3                   	// #3
  4056d4:	d2820001 	mov	x1, #0x1000                	// #4096
  4056d8:	d2800000 	mov	x0, #0x0                   	// #0
  4056dc:	97ffedf5 	bl	400eb0 <mmap@plt>
  4056e0:	f90017e0 	str	x0, [sp, #40]
  4056e4:	14000055 	b	405838 <cs_register+0x4d8>
  4056e8:	d2bfdc45 	mov	x5, #0xfee20000            	// #4276224000
  4056ec:	b94027e4 	ldr	w4, [sp, #36]
  4056f0:	52800023 	mov	w3, #0x1                   	// #1
  4056f4:	52800062 	mov	w2, #0x3                   	// #3
  4056f8:	d2820001 	mov	x1, #0x1000                	// #4096
  4056fc:	d2800000 	mov	x0, #0x0                   	// #0
  405700:	97ffedec 	bl	400eb0 <mmap@plt>
  405704:	f90017e0 	str	x0, [sp, #40]
  405708:	1400004c 	b	405838 <cs_register+0x4d8>
  40570c:	d2bfdc25 	mov	x5, #0xfee10000            	// #4276158464
  405710:	b94027e4 	ldr	w4, [sp, #36]
  405714:	52800023 	mov	w3, #0x1                   	// #1
  405718:	52800062 	mov	w2, #0x3                   	// #3
  40571c:	d2820001 	mov	x1, #0x1000                	// #4096
  405720:	d2800000 	mov	x0, #0x0                   	// #0
  405724:	97ffede3 	bl	400eb0 <mmap@plt>
  405728:	f90017e0 	str	x0, [sp, #40]
  40572c:	14000043 	b	405838 <cs_register+0x4d8>
  405730:	d2bfde85 	mov	x5, #0xfef40000            	// #4277403648
  405734:	b94027e4 	ldr	w4, [sp, #36]
  405738:	52800023 	mov	w3, #0x1                   	// #1
  40573c:	52800062 	mov	w2, #0x3                   	// #3
  405740:	d2820001 	mov	x1, #0x1000                	// #4096
  405744:	d2800000 	mov	x0, #0x0                   	// #0
  405748:	97ffedda 	bl	400eb0 <mmap@plt>
  40574c:	f90017e0 	str	x0, [sp, #40]
  405750:	1400003a 	b	405838 <cs_register+0x4d8>
  405754:	d2bfde65 	mov	x5, #0xfef30000            	// #4277338112
  405758:	b94027e4 	ldr	w4, [sp, #36]
  40575c:	52800023 	mov	w3, #0x1                   	// #1
  405760:	52800062 	mov	w2, #0x3                   	// #3
  405764:	d2820001 	mov	x1, #0x1000                	// #4096
  405768:	d2800000 	mov	x0, #0x0                   	// #0
  40576c:	97ffedd1 	bl	400eb0 <mmap@plt>
  405770:	f90017e0 	str	x0, [sp, #40]
  405774:	14000031 	b	405838 <cs_register+0x4d8>
  405778:	d2bfde45 	mov	x5, #0xfef20000            	// #4277272576
  40577c:	b94027e4 	ldr	w4, [sp, #36]
  405780:	52800023 	mov	w3, #0x1                   	// #1
  405784:	52800062 	mov	w2, #0x3                   	// #3
  405788:	d2820001 	mov	x1, #0x1000                	// #4096
  40578c:	d2800000 	mov	x0, #0x0                   	// #0
  405790:	97ffedc8 	bl	400eb0 <mmap@plt>
  405794:	f90017e0 	str	x0, [sp, #40]
  405798:	14000028 	b	405838 <cs_register+0x4d8>
  40579c:	d2bfde25 	mov	x5, #0xfef10000            	// #4277207040
  4057a0:	b94027e4 	ldr	w4, [sp, #36]
  4057a4:	52800023 	mov	w3, #0x1                   	// #1
  4057a8:	52800062 	mov	w2, #0x3                   	// #3
  4057ac:	d2820001 	mov	x1, #0x1000                	// #4096
  4057b0:	d2800000 	mov	x0, #0x0                   	// #0
  4057b4:	97ffedbf 	bl	400eb0 <mmap@plt>
  4057b8:	f90017e0 	str	x0, [sp, #40]
  4057bc:	1400001f 	b	405838 <cs_register+0x4d8>
  4057c0:	d2900005 	mov	x5, #0x8000                	// #32768
  4057c4:	f2bfd7e5 	movk	x5, #0xfebf, lsl #16
  4057c8:	b94027e4 	ldr	w4, [sp, #36]
  4057cc:	52800023 	mov	w3, #0x1                   	// #1
  4057d0:	52800062 	mov	w2, #0x3                   	// #3
  4057d4:	d2820001 	mov	x1, #0x1000                	// #4096
  4057d8:	d2800000 	mov	x0, #0x0                   	// #0
  4057dc:	97ffedb5 	bl	400eb0 <mmap@plt>
  4057e0:	f90017e0 	str	x0, [sp, #40]
  4057e4:	14000015 	b	405838 <cs_register+0x4d8>
  4057e8:	d2920005 	mov	x5, #0x9000                	// #36864
  4057ec:	f2bfd7e5 	movk	x5, #0xfebf, lsl #16
  4057f0:	b94027e4 	ldr	w4, [sp, #36]
  4057f4:	52800023 	mov	w3, #0x1                   	// #1
  4057f8:	52800062 	mov	w2, #0x3                   	// #3
  4057fc:	d2820001 	mov	x1, #0x1000                	// #4096
  405800:	d2800000 	mov	x0, #0x0                   	// #0
  405804:	97ffedab 	bl	400eb0 <mmap@plt>
  405808:	f90017e0 	str	x0, [sp, #40]
  40580c:	1400000b 	b	405838 <cs_register+0x4d8>
  405810:	d00000c0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  405814:	f947dc00 	ldr	x0, [x0, #4024]
  405818:	f9400003 	ldr	x3, [x0]
  40581c:	b9401fe2 	ldr	w2, [sp, #28]
  405820:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  405824:	912a6001 	add	x1, x0, #0xa98
  405828:	aa0303e0 	mov	x0, x3
  40582c:	97ffede1 	bl	400fb0 <fprintf@plt>
  405830:	52800020 	mov	w0, #0x1                   	// #1
  405834:	97ffed4b 	bl	400d60 <exit@plt>
  405838:	f94017e0 	ldr	x0, [sp, #40]
  40583c:	b100041f 	cmn	x0, #0x1
  405840:	54000121 	b.ne	405864 <cs_register+0x504>  // b.any
  405844:	d00000c0 	adrp	x0, 41f000 <__FRAME_END__+0x17670>
  405848:	f947dc00 	ldr	x0, [x0, #4024]
  40584c:	f9400003 	ldr	x3, [x0]
  405850:	b9401fe2 	ldr	w2, [sp, #28]
  405854:	b0000000 	adrp	x0, 406000 <_IO_stdin_used+0x770>
  405858:	912ae001 	add	x1, x0, #0xab8
  40585c:	aa0303e0 	mov	x0, x3
  405860:	97ffedd4 	bl	400fb0 <fprintf@plt>
  405864:	b94027e0 	ldr	w0, [sp, #36]
  405868:	97ffed76 	bl	400e40 <close@plt>
  40586c:	f94017e0 	ldr	x0, [sp, #40]
  405870:	a8c37bfd 	ldp	x29, x30, [sp], #48
  405874:	d65f03c0 	ret

Disassembly of section .fini:

0000000000405878 <_fini>:
  405878:	d503201f 	nop
  40587c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  405880:	910003fd 	mov	x29, sp
  405884:	a8c17bfd 	ldp	x29, x30, [sp], #16
  405888:	d65f03c0 	ret
