#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Jan 09 16:46:08 2015
# Process ID: 6056
# Log file: E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.runs/synth_1/base_zynq_design_wrapper.vds
# Journal file: E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source base_zynq_design_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at E:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at E:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at E:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.cache/wt [current_project]
# set_property parent.project_path E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
# set_property ip_repo_paths {
#   E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/search_block_1.0
#   E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/SearchBlock
# } [current_project]
# add_files E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/base_zynq_design.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/search_block/search_block_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/SearchBlock'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'base_zynq_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 238.609 ; gain = 63.164
# set_property used_in_implementation false [get_files -all e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0.xdc]
# set_property used_in_implementation false [get_files -all e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_blk_mem_gen_0_0/base_zynq_design_blk_mem_gen_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_bram_ctrl_0_0/base_zynq_design_axi_bram_ctrl_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_100M_0/base_zynq_design_rst_processing_system7_0_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_100M_0/base_zynq_design_rst_processing_system7_0_100M_0.xdc]
# set_property used_in_implementation false [get_files -all e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_100M_0/base_zynq_design_rst_processing_system7_0_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_xbar_0/base_zynq_design_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/base_zynq_design_ooc.xdc]
# set_property is_locked true [get_files E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/base_zynq_design.bd]
# read_vhdl -library xil_defaultlib E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design_wrapper.vhd
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file base_zynq_design_wrapper.hwdef }
# synth_design -top base_zynq_design_wrapper -part xc7z020clg484-1
Command: synth_design -top base_zynq_design_wrapper -part xc7z020clg484-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/base_zynq_design.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/base_zynq_design.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
