// Seed: 2116660245
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6 :
  assert property (@(posedge id_1) 1) @(posedge id_6) id_4 = -1;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_4,
      id_5,
      id_2,
      id_6,
      id_6
  );
  assign id_3 = id_5;
  wire id_7, id_8, id_9, id_10;
endmodule
module module_1;
  supply0 id_1 = 1'h0, id_2, id_3, id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  assign modCall_1.id_6 = 0;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
