#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1633.in[0] (.names)                                         0.482    16.900
new_n1633.out[0] (.names)                                        0.261    17.161
new_n1647_1.in[5] (.names)                                       0.100    17.261
new_n1647_1.out[0] (.names)                                      0.261    17.522
new_n1663.in[0] (.names)                                         0.470    17.992
new_n1663.out[0] (.names)                                        0.261    18.253
new_n1676.in[5] (.names)                                         0.100    18.353
new_n1676.out[0] (.names)                                        0.261    18.614
new_n1681.in[0] (.names)                                         0.479    19.093
new_n1681.out[0] (.names)                                        0.235    19.328
new_n1687.in[3] (.names)                                         0.486    19.814
new_n1687.out[0] (.names)                                        0.261    20.075
new_n1704.in[1] (.names)                                         0.479    20.554
new_n1704.out[0] (.names)                                        0.261    20.815
new_n1717.in[0] (.names)                                         0.330    21.145
new_n1717.out[0] (.names)                                        0.261    21.406
new_n1735.in[1] (.names)                                         0.620    22.026
new_n1735.out[0] (.names)                                        0.261    22.287
new_n1748.in[1] (.names)                                         0.476    22.763
new_n1748.out[0] (.names)                                        0.261    23.024
new_n1751.in[1] (.names)                                         0.479    23.503
new_n1751.out[0] (.names)                                        0.261    23.764
n1230.in[1] (.names)                                             0.100    23.864
n1230.out[0] (.names)                                            0.261    24.125
$sdffe~3^Q~31.D[0] (.latch)                                      0.000    24.125
data arrival time                                                         24.125

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -24.125
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.148


#Path 2
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1633.in[0] (.names)                                         0.482    16.900
new_n1633.out[0] (.names)                                        0.261    17.161
new_n1647_1.in[5] (.names)                                       0.100    17.261
new_n1647_1.out[0] (.names)                                      0.261    17.522
new_n1663.in[0] (.names)                                         0.470    17.992
new_n1663.out[0] (.names)                                        0.261    18.253
new_n1676.in[5] (.names)                                         0.100    18.353
new_n1676.out[0] (.names)                                        0.261    18.614
new_n1681.in[0] (.names)                                         0.479    19.093
new_n1681.out[0] (.names)                                        0.235    19.328
new_n1687.in[3] (.names)                                         0.486    19.814
new_n1687.out[0] (.names)                                        0.261    20.075
new_n1704.in[1] (.names)                                         0.479    20.554
new_n1704.out[0] (.names)                                        0.261    20.815
new_n1717.in[0] (.names)                                         0.330    21.145
new_n1717.out[0] (.names)                                        0.261    21.406
new_n1735.in[1] (.names)                                         0.620    22.026
new_n1735.out[0] (.names)                                        0.261    22.287
new_n1748.in[1] (.names)                                         0.476    22.763
new_n1748.out[0] (.names)                                        0.261    23.024
n1225.in[3] (.names)                                             0.479    23.503
n1225.out[0] (.names)                                            0.261    23.764
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    23.764
data arrival time                                                         23.764

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.764
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.787


#Path 3
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1633.in[0] (.names)                                         0.482    16.900
new_n1633.out[0] (.names)                                        0.261    17.161
new_n1647_1.in[5] (.names)                                       0.100    17.261
new_n1647_1.out[0] (.names)                                      0.261    17.522
new_n1663.in[0] (.names)                                         0.470    17.992
new_n1663.out[0] (.names)                                        0.261    18.253
new_n1676.in[5] (.names)                                         0.100    18.353
new_n1676.out[0] (.names)                                        0.261    18.614
new_n1681.in[0] (.names)                                         0.479    19.093
new_n1681.out[0] (.names)                                        0.235    19.328
new_n1687.in[3] (.names)                                         0.486    19.814
new_n1687.out[0] (.names)                                        0.261    20.075
new_n1704.in[1] (.names)                                         0.479    20.554
new_n1704.out[0] (.names)                                        0.261    20.815
new_n1717.in[0] (.names)                                         0.330    21.145
new_n1717.out[0] (.names)                                        0.261    21.406
new_n1735.in[1] (.names)                                         0.620    22.026
new_n1735.out[0] (.names)                                        0.261    22.287
new_n1734.in[1] (.names)                                         0.476    22.763
new_n1734.out[0] (.names)                                        0.235    22.998
new_n1739.in[1] (.names)                                         0.100    23.098
new_n1739.out[0] (.names)                                        0.235    23.333
n1220.in[2] (.names)                                             0.100    23.433
n1220.out[0] (.names)                                            0.261    23.694
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    23.694
data arrival time                                                         23.694

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.717


#Path 4
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1633.in[0] (.names)                                         0.482    16.900
new_n1633.out[0] (.names)                                        0.261    17.161
new_n1647_1.in[5] (.names)                                       0.100    17.261
new_n1647_1.out[0] (.names)                                      0.261    17.522
new_n1663.in[0] (.names)                                         0.470    17.992
new_n1663.out[0] (.names)                                        0.261    18.253
new_n1676.in[5] (.names)                                         0.100    18.353
new_n1676.out[0] (.names)                                        0.261    18.614
new_n1681.in[0] (.names)                                         0.479    19.093
new_n1681.out[0] (.names)                                        0.235    19.328
new_n1687.in[3] (.names)                                         0.486    19.814
new_n1687.out[0] (.names)                                        0.261    20.075
new_n1704.in[1] (.names)                                         0.479    20.554
new_n1704.out[0] (.names)                                        0.261    20.815
new_n1717.in[0] (.names)                                         0.330    21.145
new_n1717.out[0] (.names)                                        0.261    21.406
new_n1735.in[1] (.names)                                         0.620    22.026
new_n1735.out[0] (.names)                                        0.261    22.287
new_n1734.in[1] (.names)                                         0.476    22.763
new_n1734.out[0] (.names)                                        0.235    22.998
new_n1733.in[2] (.names)                                         0.100    23.098
new_n1733.out[0] (.names)                                        0.235    23.333
n1215.in[1] (.names)                                             0.100    23.433
n1215.out[0] (.names)                                            0.261    23.694
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    23.694
data arrival time                                                         23.694

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.717


#Path 5
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1633.in[0] (.names)                                         0.482    16.900
new_n1633.out[0] (.names)                                        0.261    17.161
new_n1647_1.in[5] (.names)                                       0.100    17.261
new_n1647_1.out[0] (.names)                                      0.261    17.522
new_n1663.in[0] (.names)                                         0.470    17.992
new_n1663.out[0] (.names)                                        0.261    18.253
new_n1676.in[5] (.names)                                         0.100    18.353
new_n1676.out[0] (.names)                                        0.261    18.614
new_n1681.in[0] (.names)                                         0.479    19.093
new_n1681.out[0] (.names)                                        0.235    19.328
new_n1687.in[3] (.names)                                         0.486    19.814
new_n1687.out[0] (.names)                                        0.261    20.075
new_n1704.in[1] (.names)                                         0.479    20.554
new_n1704.out[0] (.names)                                        0.261    20.815
new_n1717.in[0] (.names)                                         0.330    21.145
new_n1717.out[0] (.names)                                        0.261    21.406
new_n1721.in[1] (.names)                                         0.100    21.506
new_n1721.out[0] (.names)                                        0.235    21.741
new_n1720.in[1] (.names)                                         0.336    22.077
new_n1720.out[0] (.names)                                        0.261    22.338
n1205.in[2] (.names)                                             0.337    22.675
n1205.out[0] (.names)                                            0.235    22.910
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    22.910
data arrival time                                                         22.910

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.933


#Path 6
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1633.in[0] (.names)                                         0.482    16.900
new_n1633.out[0] (.names)                                        0.261    17.161
new_n1647_1.in[5] (.names)                                       0.100    17.261
new_n1647_1.out[0] (.names)                                      0.261    17.522
new_n1663.in[0] (.names)                                         0.470    17.992
new_n1663.out[0] (.names)                                        0.261    18.253
new_n1676.in[5] (.names)                                         0.100    18.353
new_n1676.out[0] (.names)                                        0.261    18.614
new_n1681.in[0] (.names)                                         0.479    19.093
new_n1681.out[0] (.names)                                        0.235    19.328
new_n1687.in[3] (.names)                                         0.486    19.814
new_n1687.out[0] (.names)                                        0.261    20.075
new_n1704.in[1] (.names)                                         0.479    20.554
new_n1704.out[0] (.names)                                        0.261    20.815
new_n1717.in[0] (.names)                                         0.330    21.145
new_n1717.out[0] (.names)                                        0.261    21.406
new_n1721.in[1] (.names)                                         0.100    21.506
new_n1721.out[0] (.names)                                        0.235    21.741
new_n1727.in[0] (.names)                                         0.336    22.077
new_n1727.out[0] (.names)                                        0.235    22.312
n1210.in[1] (.names)                                             0.309    22.620
n1210.out[0] (.names)                                            0.261    22.881
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    22.881
data arrival time                                                         22.881

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.881
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.905


#Path 7
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1633.in[0] (.names)                                         0.482    16.900
new_n1633.out[0] (.names)                                        0.261    17.161
new_n1647_1.in[5] (.names)                                       0.100    17.261
new_n1647_1.out[0] (.names)                                      0.261    17.522
new_n1663.in[0] (.names)                                         0.470    17.992
new_n1663.out[0] (.names)                                        0.261    18.253
new_n1676.in[5] (.names)                                         0.100    18.353
new_n1676.out[0] (.names)                                        0.261    18.614
new_n1681.in[0] (.names)                                         0.479    19.093
new_n1681.out[0] (.names)                                        0.235    19.328
new_n1687.in[3] (.names)                                         0.486    19.814
new_n1687.out[0] (.names)                                        0.261    20.075
new_n1704.in[1] (.names)                                         0.479    20.554
new_n1704.out[0] (.names)                                        0.261    20.815
new_n1703.in[0] (.names)                                         0.100    20.915
new_n1703.out[0] (.names)                                        0.235    21.150
new_n1702.in[3] (.names)                                         0.336    21.486
new_n1702.out[0] (.names)                                        0.261    21.747
n1190.in[2] (.names)                                             0.475    22.221
n1190.out[0] (.names)                                            0.235    22.456
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    22.456
data arrival time                                                         22.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.480


#Path 8
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1633.in[0] (.names)                                         0.482    16.900
new_n1633.out[0] (.names)                                        0.261    17.161
new_n1647_1.in[5] (.names)                                       0.100    17.261
new_n1647_1.out[0] (.names)                                      0.261    17.522
new_n1663.in[0] (.names)                                         0.470    17.992
new_n1663.out[0] (.names)                                        0.261    18.253
new_n1676.in[5] (.names)                                         0.100    18.353
new_n1676.out[0] (.names)                                        0.261    18.614
new_n1681.in[0] (.names)                                         0.479    19.093
new_n1681.out[0] (.names)                                        0.235    19.328
new_n1687.in[3] (.names)                                         0.486    19.814
new_n1687.out[0] (.names)                                        0.261    20.075
new_n1704.in[1] (.names)                                         0.479    20.554
new_n1704.out[0] (.names)                                        0.261    20.815
new_n1703.in[0] (.names)                                         0.100    20.915
new_n1703.out[0] (.names)                                        0.235    21.150
new_n1709.in[0] (.names)                                         0.336    21.486
new_n1709.out[0] (.names)                                        0.235    21.721
n1195.in[1] (.names)                                             0.338    22.059
n1195.out[0] (.names)                                            0.261    22.320
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    22.320
data arrival time                                                         22.320

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.320
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.343


#Path 9
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1633.in[0] (.names)                                         0.482    16.900
new_n1633.out[0] (.names)                                        0.261    17.161
new_n1647_1.in[5] (.names)                                       0.100    17.261
new_n1647_1.out[0] (.names)                                      0.261    17.522
new_n1663.in[0] (.names)                                         0.470    17.992
new_n1663.out[0] (.names)                                        0.261    18.253
new_n1676.in[5] (.names)                                         0.100    18.353
new_n1676.out[0] (.names)                                        0.261    18.614
new_n1681.in[0] (.names)                                         0.479    19.093
new_n1681.out[0] (.names)                                        0.235    19.328
new_n1687.in[3] (.names)                                         0.486    19.814
new_n1687.out[0] (.names)                                        0.261    20.075
new_n1704.in[1] (.names)                                         0.479    20.554
new_n1704.out[0] (.names)                                        0.261    20.815
new_n1717.in[0] (.names)                                         0.330    21.145
new_n1717.out[0] (.names)                                        0.261    21.406
new_n1713.in[2] (.names)                                         0.100    21.506
new_n1713.out[0] (.names)                                        0.235    21.741
n1200.in[1] (.names)                                             0.100    21.841
n1200.out[0] (.names)                                            0.261    22.102
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    22.102
data arrival time                                                         22.102

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.102
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.126


#Path 10
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1633.in[0] (.names)                                         0.482    16.900
new_n1633.out[0] (.names)                                        0.261    17.161
new_n1647_1.in[5] (.names)                                       0.100    17.261
new_n1647_1.out[0] (.names)                                      0.261    17.522
new_n1663.in[0] (.names)                                         0.470    17.992
new_n1663.out[0] (.names)                                        0.261    18.253
new_n1676.in[5] (.names)                                         0.100    18.353
new_n1676.out[0] (.names)                                        0.261    18.614
new_n1681.in[0] (.names)                                         0.479    19.093
new_n1681.out[0] (.names)                                        0.235    19.328
new_n1687.in[3] (.names)                                         0.486    19.814
new_n1687.out[0] (.names)                                        0.261    20.075
new_n1697.in[0] (.names)                                         0.479    20.554
new_n1697.out[0] (.names)                                        0.235    20.789
new_n1696.in[2] (.names)                                         0.336    21.125
new_n1696.out[0] (.names)                                        0.235    21.360
n1185.in[1] (.names)                                             0.100    21.460
n1185.out[0] (.names)                                            0.261    21.721
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    21.721
data arrival time                                                         21.721

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.721
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.744


#Path 11
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1626.in[0] (.names)                                         0.578    16.996
new_n1626.out[0] (.names)                                        0.235    17.231
new_n1628_1.in[1] (.names)                                       0.100    17.331
new_n1628_1.out[0] (.names)                                      0.235    17.566
new_n1645.in[0] (.names)                                         0.621    18.187
new_n1645.out[0] (.names)                                        0.261    18.448
new_n1657.in[0] (.names)                                         0.338    18.786
new_n1657.out[0] (.names)                                        0.261    19.047
new_n1674.in[1] (.names)                                         0.337    19.384
new_n1674.out[0] (.names)                                        0.261    19.645
new_n1673.in[0] (.names)                                         0.100    19.745
new_n1673.out[0] (.names)                                        0.235    19.980
new_n1680.in[1] (.names)                                         0.480    20.460
new_n1680.out[0] (.names)                                        0.235    20.695
new_n1679.in[1] (.names)                                         0.100    20.795
new_n1679.out[0] (.names)                                        0.261    21.056
n1170.in[2] (.names)                                             0.332    21.388
n1170.out[0] (.names)                                            0.235    21.623
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    21.623
data arrival time                                                         21.623

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.623
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.647


#Path 12
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1633.in[0] (.names)                                         0.482    16.900
new_n1633.out[0] (.names)                                        0.261    17.161
new_n1647_1.in[5] (.names)                                       0.100    17.261
new_n1647_1.out[0] (.names)                                      0.261    17.522
new_n1663.in[0] (.names)                                         0.470    17.992
new_n1663.out[0] (.names)                                        0.261    18.253
new_n1676.in[5] (.names)                                         0.100    18.353
new_n1676.out[0] (.names)                                        0.261    18.614
new_n1681.in[0] (.names)                                         0.479    19.093
new_n1681.out[0] (.names)                                        0.235    19.328
new_n1687.in[3] (.names)                                         0.486    19.814
new_n1687.out[0] (.names)                                        0.261    20.075
new_n1690.in[0] (.names)                                         0.479    20.554
new_n1690.out[0] (.names)                                        0.235    20.789
n1180.in[1] (.names)                                             0.339    21.128
n1180.out[0] (.names)                                            0.261    21.389
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    21.389
data arrival time                                                         21.389

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.389
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.413


#Path 13
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1633.in[0] (.names)                                         0.482    16.900
new_n1633.out[0] (.names)                                        0.261    17.161
new_n1647_1.in[5] (.names)                                       0.100    17.261
new_n1647_1.out[0] (.names)                                      0.261    17.522
new_n1663.in[0] (.names)                                         0.470    17.992
new_n1663.out[0] (.names)                                        0.261    18.253
new_n1676.in[5] (.names)                                         0.100    18.353
new_n1676.out[0] (.names)                                        0.261    18.614
new_n1681.in[0] (.names)                                         0.479    19.093
new_n1681.out[0] (.names)                                        0.235    19.328
new_n1687.in[3] (.names)                                         0.486    19.814
new_n1687.out[0] (.names)                                        0.261    20.075
new_n1683.in[3] (.names)                                         0.479    20.554
new_n1683.out[0] (.names)                                        0.261    20.815
n1175.in[2] (.names)                                             0.100    20.915
n1175.out[0] (.names)                                            0.235    21.150
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    21.150
data arrival time                                                         21.150

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.150
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.173


#Path 14
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1626.in[0] (.names)                                         0.578    16.996
new_n1626.out[0] (.names)                                        0.235    17.231
new_n1628_1.in[1] (.names)                                       0.100    17.331
new_n1628_1.out[0] (.names)                                      0.235    17.566
new_n1645.in[0] (.names)                                         0.621    18.187
new_n1645.out[0] (.names)                                        0.261    18.448
new_n1657.in[0] (.names)                                         0.338    18.786
new_n1657.out[0] (.names)                                        0.261    19.047
new_n1674.in[1] (.names)                                         0.337    19.384
new_n1674.out[0] (.names)                                        0.261    19.645
new_n1673.in[0] (.names)                                         0.100    19.745
new_n1673.out[0] (.names)                                        0.235    19.980
new_n1672.in[3] (.names)                                         0.335    20.314
new_n1672.out[0] (.names)                                        0.261    20.575
n1165.in[2] (.names)                                             0.332    20.908
n1165.out[0] (.names)                                            0.235    21.143
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    21.143
data arrival time                                                         21.143

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.166


#Path 15
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1626.in[0] (.names)                                         0.578    16.996
new_n1626.out[0] (.names)                                        0.235    17.231
new_n1628_1.in[1] (.names)                                       0.100    17.331
new_n1628_1.out[0] (.names)                                      0.235    17.566
new_n1645.in[0] (.names)                                         0.621    18.187
new_n1645.out[0] (.names)                                        0.261    18.448
new_n1644_1.in[0] (.names)                                       0.338    18.786
new_n1644_1.out[0] (.names)                                      0.235    19.021
new_n1650.in[0] (.names)                                         0.621    19.642
new_n1650.out[0] (.names)                                        0.235    19.877
n1145.in[1] (.names)                                             0.627    20.504
n1145.out[0] (.names)                                            0.261    20.765
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    20.765
data arrival time                                                         20.765

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.765
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.788


#Path 16
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1626.in[0] (.names)                                         0.578    16.996
new_n1626.out[0] (.names)                                        0.235    17.231
new_n1628_1.in[1] (.names)                                       0.100    17.331
new_n1628_1.out[0] (.names)                                      0.235    17.566
new_n1645.in[0] (.names)                                         0.621    18.187
new_n1645.out[0] (.names)                                        0.261    18.448
new_n1644_1.in[0] (.names)                                       0.338    18.786
new_n1644_1.out[0] (.names)                                      0.235    19.021
new_n1643_1.in[3] (.names)                                       0.621    19.642
new_n1643_1.out[0] (.names)                                      0.261    19.903
n1140.in[2] (.names)                                             0.612    20.515
n1140.out[0] (.names)                                            0.235    20.750
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    20.750
data arrival time                                                         20.750

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.774


#Path 17
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1626.in[0] (.names)                                         0.578    16.996
new_n1626.out[0] (.names)                                        0.235    17.231
new_n1628_1.in[1] (.names)                                       0.100    17.331
new_n1628_1.out[0] (.names)                                      0.235    17.566
new_n1645.in[0] (.names)                                         0.621    18.187
new_n1645.out[0] (.names)                                        0.261    18.448
new_n1657.in[0] (.names)                                         0.338    18.786
new_n1657.out[0] (.names)                                        0.261    19.047
new_n1661.in[1] (.names)                                         0.100    19.147
new_n1661.out[0] (.names)                                        0.235    19.382
new_n1667.in[0] (.names)                                         0.335    19.717
new_n1667.out[0] (.names)                                        0.235    19.952
n1160.in[1] (.names)                                             0.338    20.290
n1160.out[0] (.names)                                            0.261    20.551
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    20.551
data arrival time                                                         20.551

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.551
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.574


#Path 18
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1626.in[0] (.names)                                         0.578    16.996
new_n1626.out[0] (.names)                                        0.235    17.231
new_n1628_1.in[1] (.names)                                       0.100    17.331
new_n1628_1.out[0] (.names)                                      0.235    17.566
new_n1645.in[0] (.names)                                         0.621    18.187
new_n1645.out[0] (.names)                                        0.261    18.448
new_n1657.in[0] (.names)                                         0.338    18.786
new_n1657.out[0] (.names)                                        0.261    19.047
new_n1661.in[1] (.names)                                         0.100    19.147
new_n1661.out[0] (.names)                                        0.235    19.382
new_n1660.in[0] (.names)                                         0.335    19.717
new_n1660.out[0] (.names)                                        0.235    19.952
n1155.in[1] (.names)                                             0.100    20.052
n1155.out[0] (.names)                                            0.261    20.313
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    20.313
data arrival time                                                         20.313

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.336


#Path 19
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1617.in[5] (.names)                                         0.100    16.157
new_n1617.out[0] (.names)                                        0.261    16.418
new_n1626.in[0] (.names)                                         0.578    16.996
new_n1626.out[0] (.names)                                        0.235    17.231
new_n1628_1.in[1] (.names)                                       0.100    17.331
new_n1628_1.out[0] (.names)                                      0.235    17.566
new_n1645.in[0] (.names)                                         0.621    18.187
new_n1645.out[0] (.names)                                        0.261    18.448
new_n1657.in[0] (.names)                                         0.338    18.786
new_n1657.out[0] (.names)                                        0.261    19.047
new_n1654.in[2] (.names)                                         0.100    19.147
new_n1654.out[0] (.names)                                        0.235    19.382
n1150.in[1] (.names)                                             0.100    19.482
n1150.out[0] (.names)                                            0.261    19.743
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    19.743
data arrival time                                                         19.743

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.766


#Path 20
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1589.in[4] (.names)                                         2.529    15.200
new_n1589.out[0] (.names)                                        0.261    15.461
new_n1597.in[1] (.names)                                         0.100    15.561
new_n1597.out[0] (.names)                                        0.261    15.822
new_n1609.in[1] (.names)                                         0.100    15.922
new_n1609.out[0] (.names)                                        0.261    16.183
new_n1618.in[2] (.names)                                         0.337    16.520
new_n1618.out[0] (.names)                                        0.261    16.781
new_n1627_1.in[0] (.names)                                       0.573    17.354
new_n1627_1.out[0] (.names)                                      0.235    17.589
new_n1631_1.in[1] (.names)                                       0.100    17.689
new_n1631_1.out[0] (.names)                                      0.235    17.924
new_n1638.in[0] (.names)                                         0.100    18.024
new_n1638.out[0] (.names)                                        0.235    18.259
n1135.in[1] (.names)                                             0.334    18.592
n1135.out[0] (.names)                                            0.261    18.853
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    18.853
data arrival time                                                         18.853

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.853
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.877


#Path 21
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1589.in[4] (.names)                                         2.529    15.200
new_n1589.out[0] (.names)                                        0.261    15.461
new_n1597.in[1] (.names)                                         0.100    15.561
new_n1597.out[0] (.names)                                        0.261    15.822
new_n1609.in[1] (.names)                                         0.100    15.922
new_n1609.out[0] (.names)                                        0.261    16.183
new_n1618.in[2] (.names)                                         0.337    16.520
new_n1618.out[0] (.names)                                        0.261    16.781
new_n1627_1.in[0] (.names)                                       0.573    17.354
new_n1627_1.out[0] (.names)                                      0.235    17.589
new_n1631_1.in[1] (.names)                                       0.100    17.689
new_n1631_1.out[0] (.names)                                      0.235    17.924
new_n1630.in[2] (.names)                                         0.288    18.212
new_n1630.out[0] (.names)                                        0.235    18.447
n1130.in[1] (.names)                                             0.100    18.547
n1130.out[0] (.names)                                            0.261    18.808
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    18.808
data arrival time                                                         18.808

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.808
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.832


#Path 22
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1589.in[4] (.names)                                         2.529    15.200
new_n1589.out[0] (.names)                                        0.261    15.461
new_n1597.in[1] (.names)                                         0.100    15.561
new_n1597.out[0] (.names)                                        0.261    15.822
new_n1609.in[1] (.names)                                         0.100    15.922
new_n1609.out[0] (.names)                                        0.261    16.183
new_n1618.in[2] (.names)                                         0.337    16.520
new_n1618.out[0] (.names)                                        0.261    16.781
new_n1615_1.in[2] (.names)                                       0.573    17.354
new_n1615_1.out[0] (.names)                                      0.235    17.589
n1115.in[1] (.names)                                             0.481    18.070
n1115.out[0] (.names)                                            0.261    18.331
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    18.331
data arrival time                                                         18.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.355


#Path 23
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1589.in[4] (.names)                                         2.529    15.200
new_n1589.out[0] (.names)                                        0.261    15.461
new_n1597.in[1] (.names)                                         0.100    15.561
new_n1597.out[0] (.names)                                        0.261    15.822
new_n1609.in[1] (.names)                                         0.100    15.922
new_n1609.out[0] (.names)                                        0.261    16.183
new_n1618.in[2] (.names)                                         0.337    16.520
new_n1618.out[0] (.names)                                        0.261    16.781
new_n1627_1.in[0] (.names)                                       0.573    17.354
new_n1627_1.out[0] (.names)                                      0.235    17.589
new_n1624_1.in[3] (.names)                                       0.100    17.689
new_n1624_1.out[0] (.names)                                      0.261    17.950
n1125.in[2] (.names)                                             0.100    18.050
n1125.out[0] (.names)                                            0.235    18.285
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    18.285
data arrival time                                                         18.285

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.285
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.308


#Path 24
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1589.in[4] (.names)                                         2.529    15.200
new_n1589.out[0] (.names)                                        0.261    15.461
new_n1597.in[1] (.names)                                         0.100    15.561
new_n1597.out[0] (.names)                                        0.261    15.822
new_n1609.in[1] (.names)                                         0.100    15.922
new_n1609.out[0] (.names)                                        0.261    16.183
new_n1618.in[2] (.names)                                         0.337    16.520
new_n1618.out[0] (.names)                                        0.261    16.781
new_n1621.in[1] (.names)                                         0.573    17.354
new_n1621.out[0] (.names)                                        0.235    17.589
n1120.in[1] (.names)                                             0.336    17.924
n1120.out[0] (.names)                                            0.261    18.185
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    18.185
data arrival time                                                         18.185

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.185
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.209


#Path 25
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1606.in[0] (.names)                                         0.335    15.796
new_n1606.out[0] (.names)                                        0.261    16.057
new_n1605.in[0] (.names)                                         0.100    16.157
new_n1605.out[0] (.names)                                        0.235    16.392
new_n1611_1.in[0] (.names)                                       0.690    17.082
new_n1611_1.out[0] (.names)                                      0.261    17.343
n1110.in[1] (.names)                                             0.338    17.680
n1110.out[0] (.names)                                            0.261    17.941
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    17.941
data arrival time                                                         17.941

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.941
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.965


#Path 26
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1598.in[0] (.names)                                         0.100    15.561
new_n1598.out[0] (.names)                                        0.235    15.796
new_n1600_1.in[1] (.names)                                       0.476    16.272
new_n1600_1.out[0] (.names)                                      0.261    16.533
n1100.in[1] (.names)                                             0.448    16.980
n1100.out[0] (.names)                                            0.261    17.241
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    17.241
data arrival time                                                         17.241

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.241
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.265


#Path 27
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1589.in[4] (.names)                                         2.529    15.200
new_n1589.out[0] (.names)                                        0.261    15.461
new_n1597.in[1] (.names)                                         0.100    15.561
new_n1597.out[0] (.names)                                        0.261    15.822
new_n1609.in[1] (.names)                                         0.100    15.922
new_n1609.out[0] (.names)                                        0.261    16.183
new_n1604_1.in[1] (.names)                                       0.337    16.520
new_n1604_1.out[0] (.names)                                      0.235    16.755
n1105.in[1] (.names)                                             0.100    16.855
n1105.out[0] (.names)                                            0.261    17.116
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    17.116
data arrival time                                                         17.116

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.116
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.139


#Path 28
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1598.in[0] (.names)                                         0.100    15.561
new_n1598.out[0] (.names)                                        0.235    15.796
new_n1596_1.in[1] (.names)                                       0.476    16.272
new_n1596_1.out[0] (.names)                                      0.235    16.507
n1095.in[1] (.names)                                             0.332    16.839
n1095.out[0] (.names)                                            0.261    17.100
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    17.100
data arrival time                                                         17.100

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.100
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.124


#Path 29
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1594.in[1] (.names)                                         2.529    15.200
new_n1594.out[0] (.names)                                        0.261    15.461
new_n1592_1.in[4] (.names)                                       0.623    16.084
new_n1592_1.out[0] (.names)                                      0.261    16.345
n1090.in[1] (.names)                                             0.340    16.686
n1090.out[0] (.names)                                            0.261    16.947
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    16.947
data arrival time                                                         16.947

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.947
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.970


#Path 30
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[2] (multiply)                                     1.523    12.671
new_n1589.in[4] (.names)                                         2.529    15.200
new_n1589.out[0] (.names)                                        0.261    15.461
new_n1588_1.in[0] (.names)                                       0.612    16.073
new_n1588_1.out[0] (.names)                                      0.235    16.308
n1085.in[1] (.names)                                             0.311    16.619
n1085.out[0] (.names)                                            0.261    16.880
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    16.880
data arrival time                                                         16.880

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.880
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.904


#Path 31
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[1] (multiply)                                     1.523    12.671
new_n1586.in[4] (.names)                                         2.490    15.161
new_n1586.out[0] (.names)                                        0.261    15.422
n1080.in[1] (.names)                                             0.337    15.758
n1080.out[0] (.names)                                            0.261    16.019
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    16.019
data arrival time                                                         16.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.043


#Path 32
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[16] (multiply)                                    1.523     3.247
$mul~15[0].a[16] (multiply)                                      3.429     6.677
$mul~15[0].out[9] (multiply)                                     1.523     8.200
$mul~16[0].a[9] (multiply)                                       2.948    11.148
$mul~16[0].out[0] (multiply)                                     1.523    12.671
new_n1584_1.in[2] (.names)                                       2.483    15.154
new_n1584_1.out[0] (.names)                                      0.261    15.415
n1075.in[2] (.names)                                             0.312    15.727
n1075.out[0] (.names)                                            0.235    15.962
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    15.962
data arrival time                                                         15.962

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.985


#Path 33
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1842.in[0] (.names)                                         0.334     9.729
new_n1842.out[0] (.names)                                        0.261     9.990
new_n1849.in[5] (.names)                                         0.100    10.090
new_n1849.out[0] (.names)                                        0.261    10.351
new_n1857.in[0] (.names)                                         0.100    10.451
new_n1857.out[0] (.names)                                        0.261    10.712
new_n1865.in[2] (.names)                                         0.100    10.812
new_n1865.out[0] (.names)                                        0.261    11.073
new_n1870.in[0] (.names)                                         0.478    11.551
new_n1870.out[0] (.names)                                        0.235    11.786
new_n1872.in[0] (.names)                                         0.100    11.886
new_n1872.out[0] (.names)                                        0.261    12.147
n1513.in[4] (.names)                                             0.100    12.247
n1513.out[0] (.names)                                            0.261    12.508
$sdffe~4^Q~30.D[0] (.latch)                                      0.000    12.508
data arrival time                                                         12.508

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.508
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.532


#Path 34
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1842.in[0] (.names)                                         0.334     9.729
new_n1842.out[0] (.names)                                        0.261     9.990
new_n1849.in[5] (.names)                                         0.100    10.090
new_n1849.out[0] (.names)                                        0.261    10.351
new_n1857.in[0] (.names)                                         0.100    10.451
new_n1857.out[0] (.names)                                        0.261    10.712
new_n1865.in[2] (.names)                                         0.100    10.812
new_n1865.out[0] (.names)                                        0.261    11.073
new_n1870.in[0] (.names)                                         0.478    11.551
new_n1870.out[0] (.names)                                        0.235    11.786
new_n1874.in[0] (.names)                                         0.100    11.886
new_n1874.out[0] (.names)                                        0.235    12.121
n1518.in[2] (.names)                                             0.100    12.221
n1518.out[0] (.names)                                            0.261    12.482
$sdffe~4^Q~31.D[0] (.latch)                                      0.000    12.482
data arrival time                                                         12.482

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.482
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.506


#Path 35
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1842.in[0] (.names)                                         0.334     9.729
new_n1842.out[0] (.names)                                        0.261     9.990
new_n1849.in[5] (.names)                                         0.100    10.090
new_n1849.out[0] (.names)                                        0.261    10.351
new_n1857.in[0] (.names)                                         0.100    10.451
new_n1857.out[0] (.names)                                        0.261    10.712
new_n1865.in[2] (.names)                                         0.100    10.812
new_n1865.out[0] (.names)                                        0.261    11.073
new_n1870.in[0] (.names)                                         0.478    11.551
new_n1870.out[0] (.names)                                        0.235    11.786
new_n1869.in[1] (.names)                                         0.100    11.886
new_n1869.out[0] (.names)                                        0.261    12.147
n1508.in[2] (.names)                                             0.100    12.247
n1508.out[0] (.names)                                            0.235    12.482
$sdffe~4^Q~29.D[0] (.latch)                                      0.000    12.482
data arrival time                                                         12.482

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.482
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.506


#Path 36
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1842.in[0] (.names)                                         0.334     9.729
new_n1842.out[0] (.names)                                        0.261     9.990
new_n1849.in[5] (.names)                                         0.100    10.090
new_n1849.out[0] (.names)                                        0.261    10.351
new_n1857.in[0] (.names)                                         0.100    10.451
new_n1857.out[0] (.names)                                        0.261    10.712
new_n1862.in[2] (.names)                                         0.100    10.812
new_n1862.out[0] (.names)                                        0.235    11.047
new_n1861.in[1] (.names)                                         0.478    11.525
new_n1861.out[0] (.names)                                        0.261    11.786
n1493.in[2] (.names)                                             0.332    12.119
n1493.out[0] (.names)                                            0.235    12.354
$sdffe~4^Q~26.D[0] (.latch)                                      0.000    12.354
data arrival time                                                         12.354

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.354
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.377


#Path 37
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1842.in[0] (.names)                                         0.334     9.729
new_n1842.out[0] (.names)                                        0.261     9.990
new_n1849.in[5] (.names)                                         0.100    10.090
new_n1849.out[0] (.names)                                        0.261    10.351
new_n1857.in[0] (.names)                                         0.100    10.451
new_n1857.out[0] (.names)                                        0.261    10.712
new_n1865.in[2] (.names)                                         0.100    10.812
new_n1865.out[0] (.names)                                        0.261    11.073
new_n1867.in[0] (.names)                                         0.478    11.551
new_n1867.out[0] (.names)                                        0.235    11.786
n1503.in[1] (.names)                                             0.100    11.886
n1503.out[0] (.names)                                            0.261    12.147
$sdffe~4^Q~28.D[0] (.latch)                                      0.000    12.147
data arrival time                                                         12.147

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.147
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.171


#Path 38
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1842.in[0] (.names)                                         0.334     9.729
new_n1842.out[0] (.names)                                        0.261     9.990
new_n1849.in[5] (.names)                                         0.100    10.090
new_n1849.out[0] (.names)                                        0.261    10.351
new_n1857.in[0] (.names)                                         0.100    10.451
new_n1857.out[0] (.names)                                        0.261    10.712
new_n1865.in[2] (.names)                                         0.100    10.812
new_n1865.out[0] (.names)                                        0.261    11.073
new_n1864.in[0] (.names)                                         0.478    11.551
new_n1864.out[0] (.names)                                        0.235    11.786
n1498.in[1] (.names)                                             0.100    11.886
n1498.out[0] (.names)                                            0.261    12.147
$sdffe~4^Q~27.D[0] (.latch)                                      0.000    12.147
data arrival time                                                         12.147

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.147
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.171


#Path 39
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1842.in[0] (.names)                                         0.334     9.729
new_n1842.out[0] (.names)                                        0.261     9.990
new_n1849.in[5] (.names)                                         0.100    10.090
new_n1849.out[0] (.names)                                        0.261    10.351
new_n1852.in[0] (.names)                                         0.340    10.691
new_n1852.out[0] (.names)                                        0.235    10.926
new_n1851.in[1] (.names)                                         0.100    11.026
new_n1851.out[0] (.names)                                        0.261    11.287
n1478.in[2] (.names)                                             0.338    11.625
n1478.out[0] (.names)                                            0.235    11.860
$sdffe~4^Q~23.D[0] (.latch)                                      0.000    11.860
data arrival time                                                         11.860

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.860
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.884


#Path 40
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1842.in[0] (.names)                                         0.334     9.729
new_n1842.out[0] (.names)                                        0.261     9.990
new_n1849.in[5] (.names)                                         0.100    10.090
new_n1849.out[0] (.names)                                        0.261    10.351
new_n1848.in[0] (.names)                                         0.340    10.691
new_n1848.out[0] (.names)                                        0.235    10.926
n1473.in[1] (.names)                                             0.473    11.400
n1473.out[0] (.names)                                            0.261    11.661
$sdffe~4^Q~22.D[0] (.latch)                                      0.000    11.661
data arrival time                                                         11.661

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.661
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.684


#Path 41
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1842.in[0] (.names)                                         0.334     9.729
new_n1842.out[0] (.names)                                        0.261     9.990
new_n1841.in[0] (.names)                                         0.481    10.471
new_n1841.out[0] (.names)                                        0.235    10.706
new_n1846.in[0] (.names)                                         0.100    10.806
new_n1846.out[0] (.names)                                        0.235    11.041
n1468.in[1] (.names)                                             0.340    11.382
n1468.out[0] (.names)                                            0.261    11.643
$sdffe~4^Q~21.D[0] (.latch)                                      0.000    11.643
data arrival time                                                         11.643

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.643
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.666


#Path 42
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1842.in[0] (.names)                                         0.334     9.729
new_n1842.out[0] (.names)                                        0.261     9.990
new_n1841.in[0] (.names)                                         0.481    10.471
new_n1841.out[0] (.names)                                        0.235    10.706
new_n1840.in[1] (.names)                                         0.100    10.806
new_n1840.out[0] (.names)                                        0.261    11.067
n1463.in[2] (.names)                                             0.331    11.399
n1463.out[0] (.names)                                            0.235    11.634
$sdffe~4^Q~20.D[0] (.latch)                                      0.000    11.634
data arrival time                                                         11.634

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.634
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.657


#Path 43
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1842.in[0] (.names)                                         0.334     9.729
new_n1842.out[0] (.names)                                        0.261     9.990
new_n1849.in[5] (.names)                                         0.100    10.090
new_n1849.out[0] (.names)                                        0.261    10.351
new_n1852.in[0] (.names)                                         0.340    10.691
new_n1852.out[0] (.names)                                        0.235    10.926
new_n1854.in[0] (.names)                                         0.100    11.026
new_n1854.out[0] (.names)                                        0.235    11.261
n1483.in[1] (.names)                                             0.100    11.361
n1483.out[0] (.names)                                            0.261    11.622
$sdffe~4^Q~24.D[0] (.latch)                                      0.000    11.622
data arrival time                                                         11.622

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.622
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.646


#Path 44
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1842.in[0] (.names)                                         0.334     9.729
new_n1842.out[0] (.names)                                        0.261     9.990
new_n1849.in[5] (.names)                                         0.100    10.090
new_n1849.out[0] (.names)                                        0.261    10.351
new_n1857.in[0] (.names)                                         0.100    10.451
new_n1857.out[0] (.names)                                        0.261    10.712
new_n1856.in[0] (.names)                                         0.100    10.812
new_n1856.out[0] (.names)                                        0.235    11.047
n1488.in[1] (.names)                                             0.100    11.147
n1488.out[0] (.names)                                            0.261    11.408
$sdffe~4^Q~25.D[0] (.latch)                                      0.000    11.408
data arrival time                                                         11.408

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.408
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.432


#Path 45
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1835.in[0] (.names)                                         0.100     9.496
new_n1835.out[0] (.names)                                        0.235     9.731
new_n1838.in[0] (.names)                                         0.340    10.071
new_n1838.out[0] (.names)                                        0.235    10.306
new_n1837.in[1] (.names)                                         0.100    10.406
new_n1837.out[0] (.names)                                        0.261    10.667
n1458.in[2] (.names)                                             0.100    10.767
n1458.out[0] (.names)                                            0.235    11.002
$sdffe~4^Q~19.D[0] (.latch)                                      0.000    11.002
data arrival time                                                         11.002

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.002
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.025


#Path 46
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1835.in[0] (.names)                                         0.100     9.496
new_n1835.out[0] (.names)                                        0.235     9.731
new_n1834.in[1] (.names)                                         0.340    10.071
new_n1834.out[0] (.names)                                        0.261    10.332
n1453.in[2] (.names)                                             0.338    10.670
n1453.out[0] (.names)                                            0.235    10.905
$sdffe~4^Q~18.D[0] (.latch)                                      0.000    10.905
data arrival time                                                         10.905

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.905
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.928


#Path 47
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1829.in[0] (.names)                                         0.476     9.536
new_n1829.out[0] (.names)                                        0.235     9.771
new_n1828.in[1] (.names)                                         0.100     9.871
new_n1828.out[0] (.names)                                        0.261    10.132
n1443.in[2] (.names)                                             0.477    10.609
n1443.out[0] (.names)                                            0.235    10.844
$sdffe~4^Q~16.D[0] (.latch)                                      0.000    10.844
data arrival time                                                         10.844

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.844
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.868


#Path 48
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1823.in[2] (.names)                                         0.336     9.035
new_n1823.out[0] (.names)                                        0.235     9.270
new_n1822.in[1] (.names)                                         0.482     9.753
new_n1822.out[0] (.names)                                        0.261    10.014
n1433.in[2] (.names)                                             0.471    10.485
n1433.out[0] (.names)                                            0.235    10.720
$sdffe~4^Q~14.D[0] (.latch)                                      0.000    10.720
data arrival time                                                         10.720

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.720
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.744


#Path 49
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1832.in[0] (.names)                                         0.100     9.161
new_n1832.out[0] (.names)                                        0.235     9.396
new_n1831.in[0] (.names)                                         0.100     9.496
new_n1831.out[0] (.names)                                        0.235     9.731
n1448.in[1] (.names)                                             0.100     9.831
n1448.out[0] (.names)                                            0.261    10.092
$sdffe~4^Q~17.D[0] (.latch)                                      0.000    10.092
data arrival time                                                         10.092

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.092
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.115


#Path 50
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1817.in[0] (.names)                                         0.336     9.035
new_n1817.out[0] (.names)                                        0.235     9.270
n1428.in[1] (.names)                                             0.335     9.605
n1428.out[0] (.names)                                            0.261     9.866
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     9.866
data arrival time                                                          9.866

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.890


#Path 51
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1818.in[0] (.names)                                         0.331     8.439
new_n1818.out[0] (.names)                                        0.261     8.700
new_n1826.in[2] (.names)                                         0.100     8.800
new_n1826.out[0] (.names)                                        0.261     9.061
new_n1825.in[0] (.names)                                         0.100     9.161
new_n1825.out[0] (.names)                                        0.235     9.396
n1438.in[1] (.names)                                             0.100     9.496
n1438.out[0] (.names)                                            0.261     9.757
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     9.757
data arrival time                                                          9.757

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.757
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.780


#Path 52
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1815.in[0] (.names)                                         0.100     8.207
new_n1815.out[0] (.names)                                        0.235     8.442
new_n1814.in[1] (.names)                                         0.100     8.542
new_n1814.out[0] (.names)                                        0.261     8.803
n1423.in[2] (.names)                                             0.100     8.903
n1423.out[0] (.names)                                            0.235     9.138
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     9.138
data arrival time                                                          9.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.162


#Path 53
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1812.in[0] (.names)                                         0.100     8.207
new_n1812.out[0] (.names)                                        0.235     8.442
n1418.in[1] (.names)                                             0.337     8.779
n1418.out[0] (.names)                                            0.261     9.040
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     9.040
data arrival time                                                          9.040

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.040
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.064


#Path 54
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1810.in[0] (.names)                                         0.478     7.872
new_n1810.out[0] (.names)                                        0.235     8.107
new_n1809.in[1] (.names)                                         0.100     8.207
new_n1809.out[0] (.names)                                        0.261     8.468
n1413.in[2] (.names)                                             0.336     8.804
n1413.out[0] (.names)                                            0.235     9.039
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     9.039
data arrival time                                                          9.039

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.039
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.063


#Path 55
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1807.in[0] (.names)                                         0.100     7.159
new_n1807.out[0] (.names)                                        0.235     7.394
new_n1806.in[1] (.names)                                         0.478     7.872
new_n1806.out[0] (.names)                                        0.261     8.133
n1408.in[2] (.names)                                             0.100     8.233
n1408.out[0] (.names)                                            0.235     8.468
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     8.468
data arrival time                                                          8.468

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.468
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.492


#Path 56
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1796.in[1] (.names)                                         0.470     7.195
new_n1796.out[0] (.names)                                        0.261     7.456
n1388.in[2] (.names)                                             0.475     7.930
n1388.out[0] (.names)                                            0.235     8.165
$sdffe~4^Q~5.D[0] (.latch)                                       0.000     8.165
data arrival time                                                          8.165

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.165
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.189


#Path 57
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1804.in[0] (.names)                                         0.100     7.159
new_n1804.out[0] (.names)                                        0.235     7.394
n1403.in[1] (.names)                                             0.473     7.868
n1403.out[0] (.names)                                            0.261     8.129
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     8.129
data arrival time                                                          8.129

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.129
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.152


#Path 58
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1802.in[0] (.names)                                         0.100     6.824
new_n1802.out[0] (.names)                                        0.235     7.059
new_n1801.in[1] (.names)                                         0.337     7.396
new_n1801.out[0] (.names)                                        0.261     7.657
n1398.in[2] (.names)                                             0.100     7.757
n1398.out[0] (.names)                                            0.235     7.992
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     7.992
data arrival time                                                          7.992

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.992
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.016


#Path 59
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.109     1.109
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.370
new_n1470.in[0] (.names)                                                                                                              0.100     1.470
new_n1470.out[0] (.names)                                                                                                             0.235     1.705
new_n1475.in[0] (.names)                                                                                                              0.100     1.805
new_n1475.out[0] (.names)                                                                                                             0.235     2.040
new_n1480.in[0] (.names)                                                                                                              0.100     2.140
new_n1480.out[0] (.names)                                                                                                             0.235     2.375
new_n1483_1.in[0] (.names)                                                                                                            0.430     2.805
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.040
new_n1491.in[0] (.names)                                                                                                              0.469     3.509
new_n1491.out[0] (.names)                                                                                                             0.261     3.770
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.870
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.131
new_n1505.in[0] (.names)                                                                                                              0.100     4.231
new_n1505.out[0] (.names)                                                                                                             0.235     4.466
new_n1515.in[0] (.names)                                                                                                              0.338     4.804
new_n1515.out[0] (.names)                                                                                                             0.261     5.065
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.165
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.426
new_n1529.in[0] (.names)                                                                                                              0.100     5.526
new_n1529.out[0] (.names)                                                                                                             0.235     5.761
new_n1537.in[0] (.names)                                                                                                              0.100     5.861
new_n1537.out[0] (.names)                                                                                                             0.261     6.122
new_n1545.in[2] (.names)                                                                                                              0.619     6.741
new_n1545.out[0] (.names)                                                                                                             0.261     7.002
new_n1547_1.in[0] (.names)                                                                                                            0.100     7.102
new_n1547_1.out[0] (.names)                                                                                                           0.261     7.363
n932.in[4] (.names)                                                                                                                   0.100     7.463
n932.out[0] (.names)                                                                                                                  0.261     7.724
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         0.000     7.724
data arrival time                                                                                                                               7.724

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.724
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.747


#Path 60
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.109     1.109
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.370
new_n1470.in[0] (.names)                                                                                                              0.100     1.470
new_n1470.out[0] (.names)                                                                                                             0.235     1.705
new_n1475.in[0] (.names)                                                                                                              0.100     1.805
new_n1475.out[0] (.names)                                                                                                             0.235     2.040
new_n1480.in[0] (.names)                                                                                                              0.100     2.140
new_n1480.out[0] (.names)                                                                                                             0.235     2.375
new_n1483_1.in[0] (.names)                                                                                                            0.430     2.805
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.040
new_n1491.in[0] (.names)                                                                                                              0.469     3.509
new_n1491.out[0] (.names)                                                                                                             0.261     3.770
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.870
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.131
new_n1505.in[0] (.names)                                                                                                              0.100     4.231
new_n1505.out[0] (.names)                                                                                                             0.235     4.466
new_n1515.in[0] (.names)                                                                                                              0.338     4.804
new_n1515.out[0] (.names)                                                                                                             0.261     5.065
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.165
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.426
new_n1529.in[0] (.names)                                                                                                              0.100     5.526
new_n1529.out[0] (.names)                                                                                                             0.235     5.761
new_n1537.in[0] (.names)                                                                                                              0.100     5.861
new_n1537.out[0] (.names)                                                                                                             0.261     6.122
new_n1545.in[2] (.names)                                                                                                              0.619     6.741
new_n1545.out[0] (.names)                                                                                                             0.261     7.002
new_n1549.in[0] (.names)                                                                                                              0.100     7.102
new_n1549.out[0] (.names)                                                                                                             0.235     7.337
n937.in[2] (.names)                                                                                                                   0.100     7.437
n937.out[0] (.names)                                                                                                                  0.261     7.698
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         0.000     7.698
data arrival time                                                                                                                               7.698

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.698
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.721


#Path 61
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.109     1.109
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.370
new_n1470.in[0] (.names)                                                                                                              0.100     1.470
new_n1470.out[0] (.names)                                                                                                             0.235     1.705
new_n1475.in[0] (.names)                                                                                                              0.100     1.805
new_n1475.out[0] (.names)                                                                                                             0.235     2.040
new_n1480.in[0] (.names)                                                                                                              0.100     2.140
new_n1480.out[0] (.names)                                                                                                             0.235     2.375
new_n1483_1.in[0] (.names)                                                                                                            0.430     2.805
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.040
new_n1491.in[0] (.names)                                                                                                              0.469     3.509
new_n1491.out[0] (.names)                                                                                                             0.261     3.770
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.870
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.131
new_n1505.in[0] (.names)                                                                                                              0.100     4.231
new_n1505.out[0] (.names)                                                                                                             0.235     4.466
new_n1515.in[0] (.names)                                                                                                              0.338     4.804
new_n1515.out[0] (.names)                                                                                                             0.261     5.065
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.165
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.426
new_n1529.in[0] (.names)                                                                                                              0.100     5.526
new_n1529.out[0] (.names)                                                                                                             0.235     5.761
new_n1537.in[0] (.names)                                                                                                              0.100     5.861
new_n1537.out[0] (.names)                                                                                                             0.261     6.122
new_n1545.in[2] (.names)                                                                                                              0.619     6.741
new_n1545.out[0] (.names)                                                                                                             0.261     7.002
new_n1544_1.in[0] (.names)                                                                                                            0.100     7.102
new_n1544_1.out[0] (.names)                                                                                                           0.235     7.337
n927.in[1] (.names)                                                                                                                   0.100     7.437
n927.out[0] (.names)                                                                                                                  0.261     7.698
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         0.000     7.698
data arrival time                                                                                                                               7.698

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.698
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.721


#Path 62
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.109     1.109
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.370
new_n1470.in[0] (.names)                                                                                                              0.100     1.470
new_n1470.out[0] (.names)                                                                                                             0.235     1.705
new_n1475.in[0] (.names)                                                                                                              0.100     1.805
new_n1475.out[0] (.names)                                                                                                             0.235     2.040
new_n1480.in[0] (.names)                                                                                                              0.100     2.140
new_n1480.out[0] (.names)                                                                                                             0.235     2.375
new_n1483_1.in[0] (.names)                                                                                                            0.430     2.805
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.040
new_n1491.in[0] (.names)                                                                                                              0.469     3.509
new_n1491.out[0] (.names)                                                                                                             0.261     3.770
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.870
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.131
new_n1505.in[0] (.names)                                                                                                              0.100     4.231
new_n1505.out[0] (.names)                                                                                                             0.235     4.466
new_n1515.in[0] (.names)                                                                                                              0.338     4.804
new_n1515.out[0] (.names)                                                                                                             0.261     5.065
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.165
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.426
new_n1529.in[0] (.names)                                                                                                              0.100     5.526
new_n1529.out[0] (.names)                                                                                                             0.235     5.761
new_n1537.in[0] (.names)                                                                                                              0.100     5.861
new_n1537.out[0] (.names)                                                                                                             0.261     6.122
new_n1542.in[2] (.names)                                                                                                              0.619     6.741
new_n1542.out[0] (.names)                                                                                                             0.235     6.976
new_n1541.in[1] (.names)                                                                                                              0.100     7.076
new_n1541.out[0] (.names)                                                                                                             0.261     7.337
n922.in[2] (.names)                                                                                                                   0.100     7.437
n922.out[0] (.names)                                                                                                                  0.235     7.672
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         0.000     7.672
data arrival time                                                                                                                               7.672

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.672
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.695


#Path 63
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1791.in[1] (.names)                                         0.337     6.726
new_n1791.out[0] (.names)                                        0.261     6.987
n1378.in[2] (.names)                                             0.335     7.322
n1378.out[0] (.names)                                            0.235     7.557
$sdffe~4^Q~3.D[0] (.latch)                                       0.000     7.557
data arrival time                                                          7.557

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.557
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.580


#Path 64
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1797.in[0] (.names)                                         0.100     6.489
new_n1797.out[0] (.names)                                        0.235     6.724
new_n1799.in[0] (.names)                                         0.100     6.824
new_n1799.out[0] (.names)                                        0.235     7.059
n1393.in[1] (.names)                                             0.100     7.159
n1393.out[0] (.names)                                            0.261     7.420
$sdffe~4^Q~6.D[0] (.latch)                                       0.000     7.420
data arrival time                                                          7.420

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.444


#Path 65
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.109     1.109
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.370
new_n1470.in[0] (.names)                                                                                                              0.100     1.470
new_n1470.out[0] (.names)                                                                                                             0.235     1.705
new_n1475.in[0] (.names)                                                                                                              0.100     1.805
new_n1475.out[0] (.names)                                                                                                             0.235     2.040
new_n1480.in[0] (.names)                                                                                                              0.100     2.140
new_n1480.out[0] (.names)                                                                                                             0.235     2.375
new_n1483_1.in[0] (.names)                                                                                                            0.430     2.805
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.040
new_n1491.in[0] (.names)                                                                                                              0.469     3.509
new_n1491.out[0] (.names)                                                                                                             0.261     3.770
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.870
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.131
new_n1505.in[0] (.names)                                                                                                              0.100     4.231
new_n1505.out[0] (.names)                                                                                                             0.235     4.466
new_n1515.in[0] (.names)                                                                                                              0.338     4.804
new_n1515.out[0] (.names)                                                                                                             0.261     5.065
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.165
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.426
new_n1529.in[0] (.names)                                                                                                              0.100     5.526
new_n1529.out[0] (.names)                                                                                                             0.235     5.761
new_n1537.in[0] (.names)                                                                                                              0.100     5.861
new_n1537.out[0] (.names)                                                                                                             0.261     6.122
new_n1536_1.in[0] (.names)                                                                                                            0.619     6.741
new_n1536_1.out[0] (.names)                                                                                                           0.235     6.976
n917.in[1] (.names)                                                                                                                   0.100     7.076
n917.out[0] (.names)                                                                                                                  0.261     7.337
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         0.000     7.337
data arrival time                                                                                                                               7.337

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.337
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.360


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1627.in[2] (.names)                                                                                                                 1.491     7.012
n1627.out[0] (.names)                                                                                                                0.235     7.247
Youtport~26.D[0] (.latch)                                                                                                            0.000     7.247
data arrival time                                                                                                                              7.247

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~26.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.247
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.270


#Path 67
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1611.in[2] (.names)                                                                                                                 1.491     7.012
n1611.out[0] (.names)                                                                                                                0.235     7.247
Youtport~22.D[0] (.latch)                                                                                                            0.000     7.247
data arrival time                                                                                                                              7.247

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~22.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.247
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.270


#Path 68
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1615.in[2] (.names)                                                                                                                 1.491     7.012
n1615.out[0] (.names)                                                                                                                0.235     7.247
Youtport~23.D[0] (.latch)                                                                                                            0.000     7.247
data arrival time                                                                                                                              7.247

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~23.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.247
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.270


#Path 69
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1619.in[2] (.names)                                                                                                                 1.491     7.012
n1619.out[0] (.names)                                                                                                                0.235     7.247
Youtport~24.D[0] (.latch)                                                                                                            0.000     7.247
data arrival time                                                                                                                              7.247

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~24.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.247
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.270


#Path 70
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1647.in[2] (.names)                                                                                                                 1.491     7.012
n1647.out[0] (.names)                                                                                                                0.235     7.247
Youtport~31.D[0] (.latch)                                                                                                            0.000     7.247
data arrival time                                                                                                                              7.247

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~31.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.247
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.270


#Path 71
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : $sdff~2^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
n1070.in[0] (.names)                                                                                                                 0.483     5.144
n1070.out[0] (.names)                                                                                                                0.235     5.379
$sdff~2^Q~0.D[0] (.latch)                                                                                                            1.727     7.106
data arrival time                                                                                                                              7.106

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdff~2^Q~0.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.106
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.129


#Path 72
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1527.in[2] (.names)                                                                                                                 1.345     6.866
n1527.out[0] (.names)                                                                                                                0.235     7.101
Youtport~1.D[0] (.latch)                                                                                                             0.000     7.101
data arrival time                                                                                                                              7.101

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~1.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.101
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.125


#Path 73
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1543.in[2] (.names)                                                                                                                 1.345     6.866
n1543.out[0] (.names)                                                                                                                0.235     7.101
Youtport~5.D[0] (.latch)                                                                                                             0.000     7.101
data arrival time                                                                                                                              7.101

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~5.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.101
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.125


#Path 74
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1551.in[2] (.names)                                                                                                                 1.345     6.866
n1551.out[0] (.names)                                                                                                                0.235     7.101
Youtport~7.D[0] (.latch)                                                                                                             0.000     7.101
data arrival time                                                                                                                              7.101

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~7.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.101
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.125


#Path 75
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1555.in[2] (.names)                                                                                                                 1.345     6.866
n1555.out[0] (.names)                                                                                                                0.235     7.101
Youtport~8.D[0] (.latch)                                                                                                             0.000     7.101
data arrival time                                                                                                                              7.101

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~8.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.101
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.125


#Path 76
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1535.in[2] (.names)                                                                                                                 1.345     6.866
n1535.out[0] (.names)                                                                                                                0.235     7.101
Youtport~3.D[0] (.latch)                                                                                                             0.000     7.101
data arrival time                                                                                                                              7.101

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~3.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.101
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.125


#Path 77
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1531.in[2] (.names)                                                                                                                 1.345     6.866
n1531.out[0] (.names)                                                                                                                0.235     7.101
Youtport~2.D[0] (.latch)                                                                                                             0.000     7.101
data arrival time                                                                                                                              7.101

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~2.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.101
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.125


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1523.in[2] (.names)                                                                                                                 1.345     6.866
n1523.out[0] (.names)                                                                                                                0.235     7.101
Youtport~0.D[0] (.latch)                                                                                                             0.000     7.101
data arrival time                                                                                                                              7.101

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~0.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.101
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.125


#Path 79
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1559.in[2] (.names)                                                                                                                 1.344     6.865
n1559.out[0] (.names)                                                                                                                0.235     7.100
Youtport~9.D[0] (.latch)                                                                                                             0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~9.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 80
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1563.in[2] (.names)                                                                                                                 1.344     6.865
n1563.out[0] (.names)                                                                                                                0.235     7.100
Youtport~10.D[0] (.latch)                                                                                                            0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~10.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 81
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1567.in[2] (.names)                                                                                                                 1.344     6.865
n1567.out[0] (.names)                                                                                                                0.235     7.100
Youtport~11.D[0] (.latch)                                                                                                            0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~11.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 82
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1571.in[2] (.names)                                                                                                                 1.344     6.865
n1571.out[0] (.names)                                                                                                                0.235     7.100
Youtport~12.D[0] (.latch)                                                                                                            0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~12.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 83
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1591.in[2] (.names)                                                                                                                 1.344     6.865
n1591.out[0] (.names)                                                                                                                0.235     7.100
Youtport~17.D[0] (.latch)                                                                                                            0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~17.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 84
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1575.in[2] (.names)                                                                                                                 1.344     6.865
n1575.out[0] (.names)                                                                                                                0.235     7.100
Youtport~13.D[0] (.latch)                                                                                                            0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~13.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 85
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1787.in[3] (.names)                                         2.881     6.128
new_n1787.out[0] (.names)                                        0.261     6.389
n1368.in[0] (.names)                                             0.476     6.865
n1368.out[0] (.names)                                            0.235     7.100
$sdffe~4^Q~1.D[0] (.latch)                                       0.000     7.100
data arrival time                                                          7.100

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.100
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.124


#Path 86
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1792.in[0] (.names)                                         2.881     6.128
new_n1792.out[0] (.names)                                        0.261     6.389
new_n1794.in[0] (.names)                                         0.100     6.489
new_n1794.out[0] (.names)                                        0.235     6.724
n1383.in[1] (.names)                                             0.100     6.824
n1383.out[0] (.names)                                            0.261     7.085
$sdffe~4^Q~4.D[0] (.latch)                                       0.000     7.085
data arrival time                                                          7.085

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.109


#Path 87
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.109     1.109
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.370
new_n1470.in[0] (.names)                                                                                                              0.100     1.470
new_n1470.out[0] (.names)                                                                                                             0.235     1.705
new_n1475.in[0] (.names)                                                                                                              0.100     1.805
new_n1475.out[0] (.names)                                                                                                             0.235     2.040
new_n1480.in[0] (.names)                                                                                                              0.100     2.140
new_n1480.out[0] (.names)                                                                                                             0.235     2.375
new_n1483_1.in[0] (.names)                                                                                                            0.430     2.805
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.040
new_n1491.in[0] (.names)                                                                                                              0.469     3.509
new_n1491.out[0] (.names)                                                                                                             0.261     3.770
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.870
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.131
new_n1505.in[0] (.names)                                                                                                              0.100     4.231
new_n1505.out[0] (.names)                                                                                                             0.235     4.466
new_n1515.in[0] (.names)                                                                                                              0.338     4.804
new_n1515.out[0] (.names)                                                                                                             0.261     5.065
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.165
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.426
new_n1526.in[0] (.names)                                                                                                              0.476     5.902
new_n1526.out[0] (.names)                                                                                                             0.235     6.137
new_n1525.in[1] (.names)                                                                                                              0.100     6.237
new_n1525.out[0] (.names)                                                                                                             0.261     6.498
n897.in[2] (.names)                                                                                                                   0.340     6.838
n897.out[0] (.names)                                                                                                                  0.235     7.073
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         0.000     7.073
data arrival time                                                                                                                               7.073

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.073
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.096


#Path 88
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
n1070.in[0] (.names)                                                                                                                 0.483     5.144
n1070.out[0] (.names)                                                                                                                0.235     5.379
new_n1474_1.in[5] (.names)                                                                                                           1.059     6.438
new_n1474_1.out[0] (.names)                                                                                                          0.261     6.699
n817.in[2] (.names)                                                                                                                  0.100     6.799
n817.out[0] (.names)                                                                                                                 0.235     7.034
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch)                         0.000     7.034
data arrival time                                                                                                                              7.034

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.034
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.057


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
n1070.in[0] (.names)                                                                                                                 0.483     5.144
n1070.out[0] (.names)                                                                                                                0.235     5.379
new_n1479_1.in[5] (.names)                                                                                                           1.059     6.438
new_n1479_1.out[0] (.names)                                                                                                          0.261     6.699
n827.in[2] (.names)                                                                                                                  0.100     6.799
n827.out[0] (.names)                                                                                                                 0.235     7.034
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch)                         0.000     7.034
data arrival time                                                                                                                              7.034

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.034
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.057


#Path 90
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.109     1.109
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.370
new_n1470.in[0] (.names)                                                                                                              0.100     1.470
new_n1470.out[0] (.names)                                                                                                             0.235     1.705
new_n1475.in[0] (.names)                                                                                                              0.100     1.805
new_n1475.out[0] (.names)                                                                                                             0.235     2.040
new_n1480.in[0] (.names)                                                                                                              0.100     2.140
new_n1480.out[0] (.names)                                                                                                             0.235     2.375
new_n1483_1.in[0] (.names)                                                                                                            0.430     2.805
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.040
new_n1491.in[0] (.names)                                                                                                              0.469     3.509
new_n1491.out[0] (.names)                                                                                                             0.261     3.770
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.870
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.131
new_n1505.in[0] (.names)                                                                                                              0.100     4.231
new_n1505.out[0] (.names)                                                                                                             0.235     4.466
new_n1515.in[0] (.names)                                                                                                              0.338     4.804
new_n1515.out[0] (.names)                                                                                                             0.261     5.065
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.165
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.426
new_n1529.in[0] (.names)                                                                                                              0.100     5.526
new_n1529.out[0] (.names)                                                                                                             0.235     5.761
new_n1534.in[0] (.names)                                                                                                              0.337     6.098
new_n1534.out[0] (.names)                                                                                                             0.235     6.333
new_n1533.in[1] (.names)                                                                                                              0.100     6.433
new_n1533.out[0] (.names)                                                                                                             0.261     6.694
n912.in[2] (.names)                                                                                                                   0.100     6.794
n912.out[0] (.names)                                                                                                                  0.235     7.029
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         0.000     7.029
data arrival time                                                                                                                               7.029

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.029
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.052


#Path 91
Startpoint: $sdffe~3^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~6.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[6] (multiply)                                       1.558     1.724
$mul~14[0].out[1] (multiply)                                     1.523     3.247
new_n1789.in[2] (.names)                                         2.881     6.128
new_n1789.out[0] (.names)                                        0.261     6.389
n1373.in[1] (.names)                                             0.336     6.725
n1373.out[0] (.names)                                            0.261     6.986
$sdffe~4^Q~2.D[0] (.latch)                                       0.000     6.986
data arrival time                                                          6.986

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.986
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.010


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                            1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.002
new_n1432.in[2] (.names)                                                                                                              0.100     2.102
new_n1432.out[0] (.names)                                                                                                             0.235     2.337
new_n1431.in[2] (.names)                                                                                                              0.100     2.437
new_n1431.out[0] (.names)                                                                                                             0.261     2.698
new_n1430.in[0] (.names)                                                                                                              0.618     3.316
new_n1430.out[0] (.names)                                                                                                             0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.299
new_n1427.in[1] (.names)                                                                                                              0.100     4.399
new_n1427.out[0] (.names)                                                                                                             0.261     4.660
n1070.in[0] (.names)                                                                                                                  0.483     5.144
n1070.out[0] (.names)                                                                                                                 0.235     5.379
new_n1487.in[5] (.names)                                                                                                              0.626     6.004
new_n1487.out[0] (.names)                                                                                                             0.261     6.265
n842.in[2] (.names)                                                                                                                   0.478     6.743
n842.out[0] (.names)                                                                                                                  0.235     6.978
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch)                         0.000     6.978
data arrival time                                                                                                                               6.978

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.978
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.002


#Path 93
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                            1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.002
new_n1432.in[2] (.names)                                                                                                              0.100     2.102
new_n1432.out[0] (.names)                                                                                                             0.235     2.337
new_n1431.in[2] (.names)                                                                                                              0.100     2.437
new_n1431.out[0] (.names)                                                                                                             0.261     2.698
new_n1430.in[0] (.names)                                                                                                              0.618     3.316
new_n1430.out[0] (.names)                                                                                                             0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.299
new_n1427.in[1] (.names)                                                                                                              0.100     4.399
new_n1427.out[0] (.names)                                                                                                             0.261     4.660
n1070.in[0] (.names)                                                                                                                  0.483     5.144
n1070.out[0] (.names)                                                                                                                 0.235     5.379
new_n1507.in[5] (.names)                                                                                                              0.622     6.001
new_n1507.out[0] (.names)                                                                                                             0.261     6.262
n872.in[2] (.names)                                                                                                                   0.479     6.741
n872.out[0] (.names)                                                                                                                  0.235     6.976
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         0.000     6.976
data arrival time                                                                                                                               6.976

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.976
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.000


#Path 94
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                            1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.002
new_n1432.in[2] (.names)                                                                                                              0.100     2.102
new_n1432.out[0] (.names)                                                                                                             0.235     2.337
new_n1431.in[2] (.names)                                                                                                              0.100     2.437
new_n1431.out[0] (.names)                                                                                                             0.261     2.698
new_n1430.in[0] (.names)                                                                                                              0.618     3.316
new_n1430.out[0] (.names)                                                                                                             0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.299
new_n1427.in[1] (.names)                                                                                                              0.100     4.399
new_n1427.out[0] (.names)                                                                                                             0.261     4.660
n1070.in[0] (.names)                                                                                                                  0.483     5.144
n1070.out[0] (.names)                                                                                                                 0.235     5.379
new_n1513_1.in[5] (.names)                                                                                                            0.622     6.001
new_n1513_1.out[0] (.names)                                                                                                           0.261     6.262
n882.in[2] (.names)                                                                                                                   0.478     6.740
n882.out[0] (.names)                                                                                                                  0.235     6.975
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         0.000     6.975
data arrival time                                                                                                                               6.975

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.975
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.999


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1587.in[2] (.names)                                                                                                                 1.202     6.723
n1587.out[0] (.names)                                                                                                                0.235     6.958
Youtport~16.D[0] (.latch)                                                                                                            0.000     6.958
data arrival time                                                                                                                              6.958

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~16.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.958
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.982


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1623.in[2] (.names)                                                                                                                 1.202     6.723
n1623.out[0] (.names)                                                                                                                0.235     6.958
Youtport~25.D[0] (.latch)                                                                                                            0.000     6.958
data arrival time                                                                                                                              6.958

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~25.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.958
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.982


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1607.in[2] (.names)                                                                                                                 1.202     6.723
n1607.out[0] (.names)                                                                                                                0.235     6.958
Youtport~21.D[0] (.latch)                                                                                                            0.000     6.958
data arrival time                                                                                                                              6.958

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~21.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.958
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.982


#Path 98
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1583.in[2] (.names)                                                                                                                 1.202     6.723
n1583.out[0] (.names)                                                                                                                0.235     6.958
Youtport~15.D[0] (.latch)                                                                                                            0.000     6.958
data arrival time                                                                                                                              6.958

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~15.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.958
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.982


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1599.in[2] (.names)                                                                                                                 1.202     6.723
n1599.out[0] (.names)                                                                                                                0.235     6.958
Youtport~19.D[0] (.latch)                                                                                                            0.000     6.958
data arrival time                                                                                                                              6.958

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~19.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.958
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.982


#Path 100
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1434_1.in[2] (.names)                                                                                                           1.240     1.406
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.667
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.767
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.002
new_n1432.in[2] (.names)                                                                                                             0.100     2.102
new_n1432.out[0] (.names)                                                                                                            0.235     2.337
new_n1431.in[2] (.names)                                                                                                             0.100     2.437
new_n1431.out[0] (.names)                                                                                                            0.261     2.698
new_n1430.in[0] (.names)                                                                                                             0.618     3.316
new_n1430.out[0] (.names)                                                                                                            0.261     3.577
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.677
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.938
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.038
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.299
new_n1427.in[1] (.names)                                                                                                             0.100     4.399
new_n1427.out[0] (.names)                                                                                                            0.261     4.660
new_n1465.in[1] (.names)                                                                                                             0.626     5.286
new_n1465.out[0] (.names)                                                                                                            0.235     5.521
n1595.in[2] (.names)                                                                                                                 1.202     6.723
n1595.out[0] (.names)                                                                                                                0.235     6.958
Youtport~18.D[0] (.latch)                                                                                                            0.000     6.958
data arrival time                                                                                                                              6.958

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~18.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.958
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.982


#End of timing report
