{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@250:268@HdlStmProcess", "/*\n * The data valid signal for the destination side is asserted if there are one\n * or more pending bursts. It is de-asserted if there are no more pending burst\n * and it is the last beat of the current burst\n */\nalways @(posedge dest_clk) begin\n  if (dest_reset == 1'b1) begin\n    dest_valid <= 1'b0;\n  end else if (dest_burst_valid == 1'b1) begin\n    dest_valid <= 1'b1;\n  end else if (dest_last_beat == 1'b1) begin\n    dest_valid <= 1'b0;\n  end\nend\n\n/*\n * The output register of the memory creates a extra clock cycle of latency on\n * the data path. We need to handle this more the handshaking signals. If data\n * is available in the memory it will be available one clock cycle later in the\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[255, "always @(posedge dest_clk) begin\n"], [256, "  if (dest_reset == 1'b1) begin\n"], [257, "    dest_valid <= 1'b0;\n"], [258, "  end else if (dest_burst_valid == 1'b1) begin\n"], [259, "    dest_valid <= 1'b1;\n"], [260, "  end else if (dest_last_beat == 1'b1) begin\n"], [261, "    dest_valid <= 1'b0;\n"], [262, "  end\n"], [263, "end\n"]], "Add": []}}