// Seed: 1954099169
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    output logic id_4,
    inout logic id_5
);
  assign id_4 = id_3;
  assign id_4 = id_1;
  logic id_6;
  type_0 id_7 (
      1'b0,
      id_2
  );
endmodule
