// DE10_Pro_QSYS_altera_mm_interconnect_191_euo5c3i.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 19.2 57

`timescale 1 ps / 1 ps
module DE10_Pro_QSYS_altera_mm_interconnect_191_euo5c3i (
		input  wire [30:0] nios2_gen2_0_data_master_address,                             //                               nios2_gen2_0_data_master.address
		output wire        nios2_gen2_0_data_master_waitrequest,                         //                                                       .waitrequest
		input  wire [3:0]  nios2_gen2_0_data_master_byteenable,                          //                                                       .byteenable
		input  wire        nios2_gen2_0_data_master_read,                                //                                                       .read
		output wire [31:0] nios2_gen2_0_data_master_readdata,                            //                                                       .readdata
		output wire        nios2_gen2_0_data_master_readdatavalid,                       //                                                       .readdatavalid
		input  wire        nios2_gen2_0_data_master_write,                               //                                                       .write
		input  wire [31:0] nios2_gen2_0_data_master_writedata,                           //                                                       .writedata
		input  wire        nios2_gen2_0_data_master_debugaccess,                         //                                                       .debugaccess
		input  wire [30:0] nios2_gen2_0_instruction_master_address,                      //                        nios2_gen2_0_instruction_master.address
		output wire        nios2_gen2_0_instruction_master_waitrequest,                  //                                                       .waitrequest
		input  wire        nios2_gen2_0_instruction_master_read,                         //                                                       .read
		output wire [31:0] nios2_gen2_0_instruction_master_readdata,                     //                                                       .readdata
		output wire        nios2_gen2_0_instruction_master_readdatavalid,                //                                                       .readdatavalid
		output wire        address_span_extender_ddr4_cntl_write,                        //                        address_span_extender_ddr4_cntl.write
		output wire        address_span_extender_ddr4_cntl_read,                         //                                                       .read
		input  wire [63:0] address_span_extender_ddr4_cntl_readdata,                     //                                                       .readdata
		output wire [63:0] address_span_extender_ddr4_cntl_writedata,                    //                                                       .writedata
		output wire [7:0]  address_span_extender_ddr4_cntl_byteenable,                   //                                                       .byteenable
		output wire [8:0]  nios2_gen2_0_debug_mem_slave_address,                         //                           nios2_gen2_0_debug_mem_slave.address
		output wire        nios2_gen2_0_debug_mem_slave_write,                           //                                                       .write
		output wire        nios2_gen2_0_debug_mem_slave_read,                            //                                                       .read
		input  wire [31:0] nios2_gen2_0_debug_mem_slave_readdata,                        //                                                       .readdata
		output wire [31:0] nios2_gen2_0_debug_mem_slave_writedata,                       //                                                       .writedata
		output wire [3:0]  nios2_gen2_0_debug_mem_slave_byteenable,                      //                                                       .byteenable
		input  wire        nios2_gen2_0_debug_mem_slave_waitrequest,                     //                                                       .waitrequest
		output wire        nios2_gen2_0_debug_mem_slave_debugaccess,                     //                                                       .debugaccess
		output wire [6:0]  mm_clock_crossing_bridge_50m_s0_address,                      //                        mm_clock_crossing_bridge_50m_s0.address
		output wire        mm_clock_crossing_bridge_50m_s0_write,                        //                                                       .write
		output wire        mm_clock_crossing_bridge_50m_s0_read,                         //                                                       .read
		input  wire [31:0] mm_clock_crossing_bridge_50m_s0_readdata,                     //                                                       .readdata
		output wire [31:0] mm_clock_crossing_bridge_50m_s0_writedata,                    //                                                       .writedata
		output wire [0:0]  mm_clock_crossing_bridge_50m_s0_burstcount,                   //                                                       .burstcount
		output wire [3:0]  mm_clock_crossing_bridge_50m_s0_byteenable,                   //                                                       .byteenable
		input  wire        mm_clock_crossing_bridge_50m_s0_readdatavalid,                //                                                       .readdatavalid
		input  wire        mm_clock_crossing_bridge_50m_s0_waitrequest,                  //                                                       .waitrequest
		output wire        mm_clock_crossing_bridge_50m_s0_debugaccess,                  //                                                       .debugaccess
		output wire [15:0] onchip_memory2_0_s1_address,                                  //                                    onchip_memory2_0_s1.address
		output wire        onchip_memory2_0_s1_write,                                    //                                                       .write
		input  wire [31:0] onchip_memory2_0_s1_readdata,                                 //                                                       .readdata
		output wire [31:0] onchip_memory2_0_s1_writedata,                                //                                                       .writedata
		output wire [3:0]  onchip_memory2_0_s1_byteenable,                               //                                                       .byteenable
		output wire        onchip_memory2_0_s1_chipselect,                               //                                                       .chipselect
		output wire        onchip_memory2_0_s1_clken,                                    //                                                       .clken
		output wire [27:0] address_span_extender_ddr4_windowed_slave_address,            //              address_span_extender_ddr4_windowed_slave.address
		output wire        address_span_extender_ddr4_windowed_slave_write,              //                                                       .write
		output wire        address_span_extender_ddr4_windowed_slave_read,               //                                                       .read
		input  wire [31:0] address_span_extender_ddr4_windowed_slave_readdata,           //                                                       .readdata
		output wire [31:0] address_span_extender_ddr4_windowed_slave_writedata,          //                                                       .writedata
		output wire [0:0]  address_span_extender_ddr4_windowed_slave_burstcount,         //                                                       .burstcount
		output wire [3:0]  address_span_extender_ddr4_windowed_slave_byteenable,         //                                                       .byteenable
		input  wire        address_span_extender_ddr4_windowed_slave_readdatavalid,      //                                                       .readdatavalid
		input  wire        address_span_extender_ddr4_windowed_slave_waitrequest,        //                                                       .waitrequest
		input  wire        nios2_gen2_0_reset_reset_bridge_in_reset_reset,               //               nios2_gen2_0_reset_reset_bridge_in_reset.reset
		input  wire        address_span_extender_ddr4_reset_reset_bridge_in_reset_reset, // address_span_extender_ddr4_reset_reset_bridge_in_reset.reset
		input  wire        iopll_0_outclk1_clk                                           //                                        iopll_0_outclk1.clk
	);

	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_waitrequest;          // nios2_gen2_0_data_master_agent:av_waitrequest -> nios2_gen2_0_data_master_translator:uav_waitrequest
	wire   [31:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdata;             // nios2_gen2_0_data_master_agent:av_readdata -> nios2_gen2_0_data_master_translator:uav_readdata
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_debugaccess;          // nios2_gen2_0_data_master_translator:uav_debugaccess -> nios2_gen2_0_data_master_agent:av_debugaccess
	wire   [30:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_address;              // nios2_gen2_0_data_master_translator:uav_address -> nios2_gen2_0_data_master_agent:av_address
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_read;                 // nios2_gen2_0_data_master_translator:uav_read -> nios2_gen2_0_data_master_agent:av_read
	wire    [3:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_byteenable;           // nios2_gen2_0_data_master_translator:uav_byteenable -> nios2_gen2_0_data_master_agent:av_byteenable
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdatavalid;        // nios2_gen2_0_data_master_agent:av_readdatavalid -> nios2_gen2_0_data_master_translator:uav_readdatavalid
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_lock;                 // nios2_gen2_0_data_master_translator:uav_lock -> nios2_gen2_0_data_master_agent:av_lock
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_write;                // nios2_gen2_0_data_master_translator:uav_write -> nios2_gen2_0_data_master_agent:av_write
	wire   [31:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_writedata;            // nios2_gen2_0_data_master_translator:uav_writedata -> nios2_gen2_0_data_master_agent:av_writedata
	wire    [2:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_burstcount;           // nios2_gen2_0_data_master_translator:uav_burstcount -> nios2_gen2_0_data_master_agent:av_burstcount
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_waitrequest;   // nios2_gen2_0_instruction_master_agent:av_waitrequest -> nios2_gen2_0_instruction_master_translator:uav_waitrequest
	wire   [31:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdata;      // nios2_gen2_0_instruction_master_agent:av_readdata -> nios2_gen2_0_instruction_master_translator:uav_readdata
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_debugaccess;   // nios2_gen2_0_instruction_master_translator:uav_debugaccess -> nios2_gen2_0_instruction_master_agent:av_debugaccess
	wire   [30:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_address;       // nios2_gen2_0_instruction_master_translator:uav_address -> nios2_gen2_0_instruction_master_agent:av_address
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_read;          // nios2_gen2_0_instruction_master_translator:uav_read -> nios2_gen2_0_instruction_master_agent:av_read
	wire    [3:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_byteenable;    // nios2_gen2_0_instruction_master_translator:uav_byteenable -> nios2_gen2_0_instruction_master_agent:av_byteenable
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdatavalid; // nios2_gen2_0_instruction_master_agent:av_readdatavalid -> nios2_gen2_0_instruction_master_translator:uav_readdatavalid
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_lock;          // nios2_gen2_0_instruction_master_translator:uav_lock -> nios2_gen2_0_instruction_master_agent:av_lock
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_write;         // nios2_gen2_0_instruction_master_translator:uav_write -> nios2_gen2_0_instruction_master_agent:av_write
	wire   [31:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_writedata;     // nios2_gen2_0_instruction_master_translator:uav_writedata -> nios2_gen2_0_instruction_master_agent:av_writedata
	wire    [2:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_burstcount;    // nios2_gen2_0_instruction_master_translator:uav_burstcount -> nios2_gen2_0_instruction_master_agent:av_burstcount
	wire   [63:0] address_span_extender_ddr4_cntl_agent_m0_readdata;                                  // address_span_extender_ddr4_cntl_translator:uav_readdata -> address_span_extender_ddr4_cntl_agent:m0_readdata
	wire          address_span_extender_ddr4_cntl_agent_m0_waitrequest;                               // address_span_extender_ddr4_cntl_translator:uav_waitrequest -> address_span_extender_ddr4_cntl_agent:m0_waitrequest
	wire          address_span_extender_ddr4_cntl_agent_m0_debugaccess;                               // address_span_extender_ddr4_cntl_agent:m0_debugaccess -> address_span_extender_ddr4_cntl_translator:uav_debugaccess
	wire   [30:0] address_span_extender_ddr4_cntl_agent_m0_address;                                   // address_span_extender_ddr4_cntl_agent:m0_address -> address_span_extender_ddr4_cntl_translator:uav_address
	wire    [7:0] address_span_extender_ddr4_cntl_agent_m0_byteenable;                                // address_span_extender_ddr4_cntl_agent:m0_byteenable -> address_span_extender_ddr4_cntl_translator:uav_byteenable
	wire          address_span_extender_ddr4_cntl_agent_m0_read;                                      // address_span_extender_ddr4_cntl_agent:m0_read -> address_span_extender_ddr4_cntl_translator:uav_read
	wire          address_span_extender_ddr4_cntl_agent_m0_readdatavalid;                             // address_span_extender_ddr4_cntl_translator:uav_readdatavalid -> address_span_extender_ddr4_cntl_agent:m0_readdatavalid
	wire          address_span_extender_ddr4_cntl_agent_m0_lock;                                      // address_span_extender_ddr4_cntl_agent:m0_lock -> address_span_extender_ddr4_cntl_translator:uav_lock
	wire   [63:0] address_span_extender_ddr4_cntl_agent_m0_writedata;                                 // address_span_extender_ddr4_cntl_agent:m0_writedata -> address_span_extender_ddr4_cntl_translator:uav_writedata
	wire          address_span_extender_ddr4_cntl_agent_m0_write;                                     // address_span_extender_ddr4_cntl_agent:m0_write -> address_span_extender_ddr4_cntl_translator:uav_write
	wire    [3:0] address_span_extender_ddr4_cntl_agent_m0_burstcount;                                // address_span_extender_ddr4_cntl_agent:m0_burstcount -> address_span_extender_ddr4_cntl_translator:uav_burstcount
	wire          address_span_extender_ddr4_cntl_agent_rf_source_valid;                              // address_span_extender_ddr4_cntl_agent:rf_source_valid -> address_span_extender_ddr4_cntl_agent_rsp_fifo:in_valid
	wire  [153:0] address_span_extender_ddr4_cntl_agent_rf_source_data;                               // address_span_extender_ddr4_cntl_agent:rf_source_data -> address_span_extender_ddr4_cntl_agent_rsp_fifo:in_data
	wire          address_span_extender_ddr4_cntl_agent_rf_source_ready;                              // address_span_extender_ddr4_cntl_agent_rsp_fifo:in_ready -> address_span_extender_ddr4_cntl_agent:rf_source_ready
	wire          address_span_extender_ddr4_cntl_agent_rf_source_startofpacket;                      // address_span_extender_ddr4_cntl_agent:rf_source_startofpacket -> address_span_extender_ddr4_cntl_agent_rsp_fifo:in_startofpacket
	wire          address_span_extender_ddr4_cntl_agent_rf_source_endofpacket;                        // address_span_extender_ddr4_cntl_agent:rf_source_endofpacket -> address_span_extender_ddr4_cntl_agent_rsp_fifo:in_endofpacket
	wire          address_span_extender_ddr4_cntl_agent_rsp_fifo_out_valid;                           // address_span_extender_ddr4_cntl_agent_rsp_fifo:out_valid -> address_span_extender_ddr4_cntl_agent:rf_sink_valid
	wire  [153:0] address_span_extender_ddr4_cntl_agent_rsp_fifo_out_data;                            // address_span_extender_ddr4_cntl_agent_rsp_fifo:out_data -> address_span_extender_ddr4_cntl_agent:rf_sink_data
	wire          address_span_extender_ddr4_cntl_agent_rsp_fifo_out_ready;                           // address_span_extender_ddr4_cntl_agent:rf_sink_ready -> address_span_extender_ddr4_cntl_agent_rsp_fifo:out_ready
	wire          address_span_extender_ddr4_cntl_agent_rsp_fifo_out_startofpacket;                   // address_span_extender_ddr4_cntl_agent_rsp_fifo:out_startofpacket -> address_span_extender_ddr4_cntl_agent:rf_sink_startofpacket
	wire          address_span_extender_ddr4_cntl_agent_rsp_fifo_out_endofpacket;                     // address_span_extender_ddr4_cntl_agent_rsp_fifo:out_endofpacket -> address_span_extender_ddr4_cntl_agent:rf_sink_endofpacket
	wire          address_span_extender_ddr4_cntl_agent_rdata_fifo_src_valid;                         // address_span_extender_ddr4_cntl_agent:rdata_fifo_src_valid -> address_span_extender_ddr4_cntl_agent:rdata_fifo_sink_valid
	wire   [65:0] address_span_extender_ddr4_cntl_agent_rdata_fifo_src_data;                          // address_span_extender_ddr4_cntl_agent:rdata_fifo_src_data -> address_span_extender_ddr4_cntl_agent:rdata_fifo_sink_data
	wire          address_span_extender_ddr4_cntl_agent_rdata_fifo_src_ready;                         // address_span_extender_ddr4_cntl_agent:rdata_fifo_sink_ready -> address_span_extender_ddr4_cntl_agent:rdata_fifo_src_ready
	wire   [31:0] nios2_gen2_0_debug_mem_slave_agent_m0_readdata;                                     // nios2_gen2_0_debug_mem_slave_translator:uav_readdata -> nios2_gen2_0_debug_mem_slave_agent:m0_readdata
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_waitrequest;                                  // nios2_gen2_0_debug_mem_slave_translator:uav_waitrequest -> nios2_gen2_0_debug_mem_slave_agent:m0_waitrequest
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_debugaccess;                                  // nios2_gen2_0_debug_mem_slave_agent:m0_debugaccess -> nios2_gen2_0_debug_mem_slave_translator:uav_debugaccess
	wire   [30:0] nios2_gen2_0_debug_mem_slave_agent_m0_address;                                      // nios2_gen2_0_debug_mem_slave_agent:m0_address -> nios2_gen2_0_debug_mem_slave_translator:uav_address
	wire    [3:0] nios2_gen2_0_debug_mem_slave_agent_m0_byteenable;                                   // nios2_gen2_0_debug_mem_slave_agent:m0_byteenable -> nios2_gen2_0_debug_mem_slave_translator:uav_byteenable
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_read;                                         // nios2_gen2_0_debug_mem_slave_agent:m0_read -> nios2_gen2_0_debug_mem_slave_translator:uav_read
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_readdatavalid;                                // nios2_gen2_0_debug_mem_slave_translator:uav_readdatavalid -> nios2_gen2_0_debug_mem_slave_agent:m0_readdatavalid
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_lock;                                         // nios2_gen2_0_debug_mem_slave_agent:m0_lock -> nios2_gen2_0_debug_mem_slave_translator:uav_lock
	wire   [31:0] nios2_gen2_0_debug_mem_slave_agent_m0_writedata;                                    // nios2_gen2_0_debug_mem_slave_agent:m0_writedata -> nios2_gen2_0_debug_mem_slave_translator:uav_writedata
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_write;                                        // nios2_gen2_0_debug_mem_slave_agent:m0_write -> nios2_gen2_0_debug_mem_slave_translator:uav_write
	wire    [2:0] nios2_gen2_0_debug_mem_slave_agent_m0_burstcount;                                   // nios2_gen2_0_debug_mem_slave_agent:m0_burstcount -> nios2_gen2_0_debug_mem_slave_translator:uav_burstcount
	wire          nios2_gen2_0_debug_mem_slave_agent_rf_source_valid;                                 // nios2_gen2_0_debug_mem_slave_agent:rf_source_valid -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_valid
	wire  [117:0] nios2_gen2_0_debug_mem_slave_agent_rf_source_data;                                  // nios2_gen2_0_debug_mem_slave_agent:rf_source_data -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_data
	wire          nios2_gen2_0_debug_mem_slave_agent_rf_source_ready;                                 // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_ready -> nios2_gen2_0_debug_mem_slave_agent:rf_source_ready
	wire          nios2_gen2_0_debug_mem_slave_agent_rf_source_startofpacket;                         // nios2_gen2_0_debug_mem_slave_agent:rf_source_startofpacket -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rf_source_endofpacket;                           // nios2_gen2_0_debug_mem_slave_agent:rf_source_endofpacket -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_valid;                              // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_valid -> nios2_gen2_0_debug_mem_slave_agent:rf_sink_valid
	wire  [117:0] nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_data;                               // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_data -> nios2_gen2_0_debug_mem_slave_agent:rf_sink_data
	wire          nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_ready;                              // nios2_gen2_0_debug_mem_slave_agent:rf_sink_ready -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_ready
	wire          nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                      // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> nios2_gen2_0_debug_mem_slave_agent:rf_sink_startofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                        // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> nios2_gen2_0_debug_mem_slave_agent:rf_sink_endofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_valid;                            // nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_src_valid -> nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_data;                             // nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_src_data -> nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_sink_data
	wire          nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_ready;                            // nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_sink_ready -> nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_src_ready
	wire          cmd_mux_001_src_valid;                                                              // cmd_mux_001:src_valid -> nios2_gen2_0_debug_mem_slave_agent:cp_valid
	wire  [116:0] cmd_mux_001_src_data;                                                               // cmd_mux_001:src_data -> nios2_gen2_0_debug_mem_slave_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                              // nios2_gen2_0_debug_mem_slave_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [4:0] cmd_mux_001_src_channel;                                                            // cmd_mux_001:src_channel -> nios2_gen2_0_debug_mem_slave_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                      // cmd_mux_001:src_startofpacket -> nios2_gen2_0_debug_mem_slave_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                        // cmd_mux_001:src_endofpacket -> nios2_gen2_0_debug_mem_slave_agent:cp_endofpacket
	wire   [31:0] mm_clock_crossing_bridge_50m_s0_agent_m0_readdata;                                  // mm_clock_crossing_bridge_50m_s0_translator:uav_readdata -> mm_clock_crossing_bridge_50m_s0_agent:m0_readdata
	wire          mm_clock_crossing_bridge_50m_s0_agent_m0_waitrequest;                               // mm_clock_crossing_bridge_50m_s0_translator:uav_waitrequest -> mm_clock_crossing_bridge_50m_s0_agent:m0_waitrequest
	wire          mm_clock_crossing_bridge_50m_s0_agent_m0_debugaccess;                               // mm_clock_crossing_bridge_50m_s0_agent:m0_debugaccess -> mm_clock_crossing_bridge_50m_s0_translator:uav_debugaccess
	wire   [30:0] mm_clock_crossing_bridge_50m_s0_agent_m0_address;                                   // mm_clock_crossing_bridge_50m_s0_agent:m0_address -> mm_clock_crossing_bridge_50m_s0_translator:uav_address
	wire    [3:0] mm_clock_crossing_bridge_50m_s0_agent_m0_byteenable;                                // mm_clock_crossing_bridge_50m_s0_agent:m0_byteenable -> mm_clock_crossing_bridge_50m_s0_translator:uav_byteenable
	wire          mm_clock_crossing_bridge_50m_s0_agent_m0_read;                                      // mm_clock_crossing_bridge_50m_s0_agent:m0_read -> mm_clock_crossing_bridge_50m_s0_translator:uav_read
	wire          mm_clock_crossing_bridge_50m_s0_agent_m0_readdatavalid;                             // mm_clock_crossing_bridge_50m_s0_translator:uav_readdatavalid -> mm_clock_crossing_bridge_50m_s0_agent:m0_readdatavalid
	wire          mm_clock_crossing_bridge_50m_s0_agent_m0_lock;                                      // mm_clock_crossing_bridge_50m_s0_agent:m0_lock -> mm_clock_crossing_bridge_50m_s0_translator:uav_lock
	wire   [31:0] mm_clock_crossing_bridge_50m_s0_agent_m0_writedata;                                 // mm_clock_crossing_bridge_50m_s0_agent:m0_writedata -> mm_clock_crossing_bridge_50m_s0_translator:uav_writedata
	wire          mm_clock_crossing_bridge_50m_s0_agent_m0_write;                                     // mm_clock_crossing_bridge_50m_s0_agent:m0_write -> mm_clock_crossing_bridge_50m_s0_translator:uav_write
	wire    [2:0] mm_clock_crossing_bridge_50m_s0_agent_m0_burstcount;                                // mm_clock_crossing_bridge_50m_s0_agent:m0_burstcount -> mm_clock_crossing_bridge_50m_s0_translator:uav_burstcount
	wire          mm_clock_crossing_bridge_50m_s0_agent_rf_source_valid;                              // mm_clock_crossing_bridge_50m_s0_agent:rf_source_valid -> mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo:in_valid
	wire  [117:0] mm_clock_crossing_bridge_50m_s0_agent_rf_source_data;                               // mm_clock_crossing_bridge_50m_s0_agent:rf_source_data -> mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo:in_data
	wire          mm_clock_crossing_bridge_50m_s0_agent_rf_source_ready;                              // mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo:in_ready -> mm_clock_crossing_bridge_50m_s0_agent:rf_source_ready
	wire          mm_clock_crossing_bridge_50m_s0_agent_rf_source_startofpacket;                      // mm_clock_crossing_bridge_50m_s0_agent:rf_source_startofpacket -> mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo:in_startofpacket
	wire          mm_clock_crossing_bridge_50m_s0_agent_rf_source_endofpacket;                        // mm_clock_crossing_bridge_50m_s0_agent:rf_source_endofpacket -> mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo:in_endofpacket
	wire          mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_valid;                           // mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo:out_valid -> mm_clock_crossing_bridge_50m_s0_agent:rf_sink_valid
	wire  [117:0] mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_data;                            // mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo:out_data -> mm_clock_crossing_bridge_50m_s0_agent:rf_sink_data
	wire          mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_ready;                           // mm_clock_crossing_bridge_50m_s0_agent:rf_sink_ready -> mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo:out_ready
	wire          mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_startofpacket;                   // mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo:out_startofpacket -> mm_clock_crossing_bridge_50m_s0_agent:rf_sink_startofpacket
	wire          mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_endofpacket;                     // mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo:out_endofpacket -> mm_clock_crossing_bridge_50m_s0_agent:rf_sink_endofpacket
	wire          mm_clock_crossing_bridge_50m_s0_agent_rdata_fifo_src_valid;                         // mm_clock_crossing_bridge_50m_s0_agent:rdata_fifo_src_valid -> mm_clock_crossing_bridge_50m_s0_agent:rdata_fifo_sink_valid
	wire   [33:0] mm_clock_crossing_bridge_50m_s0_agent_rdata_fifo_src_data;                          // mm_clock_crossing_bridge_50m_s0_agent:rdata_fifo_src_data -> mm_clock_crossing_bridge_50m_s0_agent:rdata_fifo_sink_data
	wire          mm_clock_crossing_bridge_50m_s0_agent_rdata_fifo_src_ready;                         // mm_clock_crossing_bridge_50m_s0_agent:rdata_fifo_sink_ready -> mm_clock_crossing_bridge_50m_s0_agent:rdata_fifo_src_ready
	wire          cmd_mux_002_src_valid;                                                              // cmd_mux_002:src_valid -> mm_clock_crossing_bridge_50m_s0_agent:cp_valid
	wire  [116:0] cmd_mux_002_src_data;                                                               // cmd_mux_002:src_data -> mm_clock_crossing_bridge_50m_s0_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                              // mm_clock_crossing_bridge_50m_s0_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [4:0] cmd_mux_002_src_channel;                                                            // cmd_mux_002:src_channel -> mm_clock_crossing_bridge_50m_s0_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                                      // cmd_mux_002:src_startofpacket -> mm_clock_crossing_bridge_50m_s0_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                        // cmd_mux_002:src_endofpacket -> mm_clock_crossing_bridge_50m_s0_agent:cp_endofpacket
	wire   [31:0] onchip_memory2_0_s1_agent_m0_readdata;                                              // onchip_memory2_0_s1_translator:uav_readdata -> onchip_memory2_0_s1_agent:m0_readdata
	wire          onchip_memory2_0_s1_agent_m0_waitrequest;                                           // onchip_memory2_0_s1_translator:uav_waitrequest -> onchip_memory2_0_s1_agent:m0_waitrequest
	wire          onchip_memory2_0_s1_agent_m0_debugaccess;                                           // onchip_memory2_0_s1_agent:m0_debugaccess -> onchip_memory2_0_s1_translator:uav_debugaccess
	wire   [30:0] onchip_memory2_0_s1_agent_m0_address;                                               // onchip_memory2_0_s1_agent:m0_address -> onchip_memory2_0_s1_translator:uav_address
	wire    [3:0] onchip_memory2_0_s1_agent_m0_byteenable;                                            // onchip_memory2_0_s1_agent:m0_byteenable -> onchip_memory2_0_s1_translator:uav_byteenable
	wire          onchip_memory2_0_s1_agent_m0_read;                                                  // onchip_memory2_0_s1_agent:m0_read -> onchip_memory2_0_s1_translator:uav_read
	wire          onchip_memory2_0_s1_agent_m0_readdatavalid;                                         // onchip_memory2_0_s1_translator:uav_readdatavalid -> onchip_memory2_0_s1_agent:m0_readdatavalid
	wire          onchip_memory2_0_s1_agent_m0_lock;                                                  // onchip_memory2_0_s1_agent:m0_lock -> onchip_memory2_0_s1_translator:uav_lock
	wire   [31:0] onchip_memory2_0_s1_agent_m0_writedata;                                             // onchip_memory2_0_s1_agent:m0_writedata -> onchip_memory2_0_s1_translator:uav_writedata
	wire          onchip_memory2_0_s1_agent_m0_write;                                                 // onchip_memory2_0_s1_agent:m0_write -> onchip_memory2_0_s1_translator:uav_write
	wire    [2:0] onchip_memory2_0_s1_agent_m0_burstcount;                                            // onchip_memory2_0_s1_agent:m0_burstcount -> onchip_memory2_0_s1_translator:uav_burstcount
	wire          onchip_memory2_0_s1_agent_rf_source_valid;                                          // onchip_memory2_0_s1_agent:rf_source_valid -> onchip_memory2_0_s1_agent_rsp_fifo:in_valid
	wire  [117:0] onchip_memory2_0_s1_agent_rf_source_data;                                           // onchip_memory2_0_s1_agent:rf_source_data -> onchip_memory2_0_s1_agent_rsp_fifo:in_data
	wire          onchip_memory2_0_s1_agent_rf_source_ready;                                          // onchip_memory2_0_s1_agent_rsp_fifo:in_ready -> onchip_memory2_0_s1_agent:rf_source_ready
	wire          onchip_memory2_0_s1_agent_rf_source_startofpacket;                                  // onchip_memory2_0_s1_agent:rf_source_startofpacket -> onchip_memory2_0_s1_agent_rsp_fifo:in_startofpacket
	wire          onchip_memory2_0_s1_agent_rf_source_endofpacket;                                    // onchip_memory2_0_s1_agent:rf_source_endofpacket -> onchip_memory2_0_s1_agent_rsp_fifo:in_endofpacket
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_valid;                                       // onchip_memory2_0_s1_agent_rsp_fifo:out_valid -> onchip_memory2_0_s1_agent:rf_sink_valid
	wire  [117:0] onchip_memory2_0_s1_agent_rsp_fifo_out_data;                                        // onchip_memory2_0_s1_agent_rsp_fifo:out_data -> onchip_memory2_0_s1_agent:rf_sink_data
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_ready;                                       // onchip_memory2_0_s1_agent:rf_sink_ready -> onchip_memory2_0_s1_agent_rsp_fifo:out_ready
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket;                               // onchip_memory2_0_s1_agent_rsp_fifo:out_startofpacket -> onchip_memory2_0_s1_agent:rf_sink_startofpacket
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket;                                 // onchip_memory2_0_s1_agent_rsp_fifo:out_endofpacket -> onchip_memory2_0_s1_agent:rf_sink_endofpacket
	wire          onchip_memory2_0_s1_agent_rdata_fifo_src_valid;                                     // onchip_memory2_0_s1_agent:rdata_fifo_src_valid -> onchip_memory2_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] onchip_memory2_0_s1_agent_rdata_fifo_src_data;                                      // onchip_memory2_0_s1_agent:rdata_fifo_src_data -> onchip_memory2_0_s1_agent:rdata_fifo_sink_data
	wire          onchip_memory2_0_s1_agent_rdata_fifo_src_ready;                                     // onchip_memory2_0_s1_agent:rdata_fifo_sink_ready -> onchip_memory2_0_s1_agent:rdata_fifo_src_ready
	wire          cmd_mux_003_src_valid;                                                              // cmd_mux_003:src_valid -> onchip_memory2_0_s1_agent:cp_valid
	wire  [116:0] cmd_mux_003_src_data;                                                               // cmd_mux_003:src_data -> onchip_memory2_0_s1_agent:cp_data
	wire          cmd_mux_003_src_ready;                                                              // onchip_memory2_0_s1_agent:cp_ready -> cmd_mux_003:src_ready
	wire    [4:0] cmd_mux_003_src_channel;                                                            // cmd_mux_003:src_channel -> onchip_memory2_0_s1_agent:cp_channel
	wire          cmd_mux_003_src_startofpacket;                                                      // cmd_mux_003:src_startofpacket -> onchip_memory2_0_s1_agent:cp_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                        // cmd_mux_003:src_endofpacket -> onchip_memory2_0_s1_agent:cp_endofpacket
	wire   [31:0] address_span_extender_ddr4_windowed_slave_agent_m0_readdata;                        // address_span_extender_ddr4_windowed_slave_translator:uav_readdata -> address_span_extender_ddr4_windowed_slave_agent:m0_readdata
	wire          address_span_extender_ddr4_windowed_slave_agent_m0_waitrequest;                     // address_span_extender_ddr4_windowed_slave_translator:uav_waitrequest -> address_span_extender_ddr4_windowed_slave_agent:m0_waitrequest
	wire          address_span_extender_ddr4_windowed_slave_agent_m0_debugaccess;                     // address_span_extender_ddr4_windowed_slave_agent:m0_debugaccess -> address_span_extender_ddr4_windowed_slave_translator:uav_debugaccess
	wire   [30:0] address_span_extender_ddr4_windowed_slave_agent_m0_address;                         // address_span_extender_ddr4_windowed_slave_agent:m0_address -> address_span_extender_ddr4_windowed_slave_translator:uav_address
	wire    [3:0] address_span_extender_ddr4_windowed_slave_agent_m0_byteenable;                      // address_span_extender_ddr4_windowed_slave_agent:m0_byteenable -> address_span_extender_ddr4_windowed_slave_translator:uav_byteenable
	wire          address_span_extender_ddr4_windowed_slave_agent_m0_read;                            // address_span_extender_ddr4_windowed_slave_agent:m0_read -> address_span_extender_ddr4_windowed_slave_translator:uav_read
	wire          address_span_extender_ddr4_windowed_slave_agent_m0_readdatavalid;                   // address_span_extender_ddr4_windowed_slave_translator:uav_readdatavalid -> address_span_extender_ddr4_windowed_slave_agent:m0_readdatavalid
	wire          address_span_extender_ddr4_windowed_slave_agent_m0_lock;                            // address_span_extender_ddr4_windowed_slave_agent:m0_lock -> address_span_extender_ddr4_windowed_slave_translator:uav_lock
	wire   [31:0] address_span_extender_ddr4_windowed_slave_agent_m0_writedata;                       // address_span_extender_ddr4_windowed_slave_agent:m0_writedata -> address_span_extender_ddr4_windowed_slave_translator:uav_writedata
	wire          address_span_extender_ddr4_windowed_slave_agent_m0_write;                           // address_span_extender_ddr4_windowed_slave_agent:m0_write -> address_span_extender_ddr4_windowed_slave_translator:uav_write
	wire    [2:0] address_span_extender_ddr4_windowed_slave_agent_m0_burstcount;                      // address_span_extender_ddr4_windowed_slave_agent:m0_burstcount -> address_span_extender_ddr4_windowed_slave_translator:uav_burstcount
	wire          address_span_extender_ddr4_windowed_slave_agent_rf_source_valid;                    // address_span_extender_ddr4_windowed_slave_agent:rf_source_valid -> address_span_extender_ddr4_windowed_slave_agent_rsp_fifo:in_valid
	wire  [117:0] address_span_extender_ddr4_windowed_slave_agent_rf_source_data;                     // address_span_extender_ddr4_windowed_slave_agent:rf_source_data -> address_span_extender_ddr4_windowed_slave_agent_rsp_fifo:in_data
	wire          address_span_extender_ddr4_windowed_slave_agent_rf_source_ready;                    // address_span_extender_ddr4_windowed_slave_agent_rsp_fifo:in_ready -> address_span_extender_ddr4_windowed_slave_agent:rf_source_ready
	wire          address_span_extender_ddr4_windowed_slave_agent_rf_source_startofpacket;            // address_span_extender_ddr4_windowed_slave_agent:rf_source_startofpacket -> address_span_extender_ddr4_windowed_slave_agent_rsp_fifo:in_startofpacket
	wire          address_span_extender_ddr4_windowed_slave_agent_rf_source_endofpacket;              // address_span_extender_ddr4_windowed_slave_agent:rf_source_endofpacket -> address_span_extender_ddr4_windowed_slave_agent_rsp_fifo:in_endofpacket
	wire          address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_valid;                 // address_span_extender_ddr4_windowed_slave_agent_rsp_fifo:out_valid -> address_span_extender_ddr4_windowed_slave_agent:rf_sink_valid
	wire  [117:0] address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_data;                  // address_span_extender_ddr4_windowed_slave_agent_rsp_fifo:out_data -> address_span_extender_ddr4_windowed_slave_agent:rf_sink_data
	wire          address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_ready;                 // address_span_extender_ddr4_windowed_slave_agent:rf_sink_ready -> address_span_extender_ddr4_windowed_slave_agent_rsp_fifo:out_ready
	wire          address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_startofpacket;         // address_span_extender_ddr4_windowed_slave_agent_rsp_fifo:out_startofpacket -> address_span_extender_ddr4_windowed_slave_agent:rf_sink_startofpacket
	wire          address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_endofpacket;           // address_span_extender_ddr4_windowed_slave_agent_rsp_fifo:out_endofpacket -> address_span_extender_ddr4_windowed_slave_agent:rf_sink_endofpacket
	wire          address_span_extender_ddr4_windowed_slave_agent_rdata_fifo_src_valid;               // address_span_extender_ddr4_windowed_slave_agent:rdata_fifo_src_valid -> address_span_extender_ddr4_windowed_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] address_span_extender_ddr4_windowed_slave_agent_rdata_fifo_src_data;                // address_span_extender_ddr4_windowed_slave_agent:rdata_fifo_src_data -> address_span_extender_ddr4_windowed_slave_agent:rdata_fifo_sink_data
	wire          address_span_extender_ddr4_windowed_slave_agent_rdata_fifo_src_ready;               // address_span_extender_ddr4_windowed_slave_agent:rdata_fifo_sink_ready -> address_span_extender_ddr4_windowed_slave_agent:rdata_fifo_src_ready
	wire          cmd_mux_004_src_valid;                                                              // cmd_mux_004:src_valid -> address_span_extender_ddr4_windowed_slave_agent:cp_valid
	wire  [116:0] cmd_mux_004_src_data;                                                               // cmd_mux_004:src_data -> address_span_extender_ddr4_windowed_slave_agent:cp_data
	wire          cmd_mux_004_src_ready;                                                              // address_span_extender_ddr4_windowed_slave_agent:cp_ready -> cmd_mux_004:src_ready
	wire    [4:0] cmd_mux_004_src_channel;                                                            // cmd_mux_004:src_channel -> address_span_extender_ddr4_windowed_slave_agent:cp_channel
	wire          cmd_mux_004_src_startofpacket;                                                      // cmd_mux_004:src_startofpacket -> address_span_extender_ddr4_windowed_slave_agent:cp_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                        // cmd_mux_004:src_endofpacket -> address_span_extender_ddr4_windowed_slave_agent:cp_endofpacket
	wire          nios2_gen2_0_data_master_agent_cp_valid;                                            // nios2_gen2_0_data_master_agent:cp_valid -> router:sink_valid
	wire  [116:0] nios2_gen2_0_data_master_agent_cp_data;                                             // nios2_gen2_0_data_master_agent:cp_data -> router:sink_data
	wire          nios2_gen2_0_data_master_agent_cp_ready;                                            // router:sink_ready -> nios2_gen2_0_data_master_agent:cp_ready
	wire          nios2_gen2_0_data_master_agent_cp_startofpacket;                                    // nios2_gen2_0_data_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          nios2_gen2_0_data_master_agent_cp_endofpacket;                                      // nios2_gen2_0_data_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          nios2_gen2_0_instruction_master_agent_cp_valid;                                     // nios2_gen2_0_instruction_master_agent:cp_valid -> router_001:sink_valid
	wire  [116:0] nios2_gen2_0_instruction_master_agent_cp_data;                                      // nios2_gen2_0_instruction_master_agent:cp_data -> router_001:sink_data
	wire          nios2_gen2_0_instruction_master_agent_cp_ready;                                     // router_001:sink_ready -> nios2_gen2_0_instruction_master_agent:cp_ready
	wire          nios2_gen2_0_instruction_master_agent_cp_startofpacket;                             // nios2_gen2_0_instruction_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          nios2_gen2_0_instruction_master_agent_cp_endofpacket;                               // nios2_gen2_0_instruction_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          address_span_extender_ddr4_cntl_agent_rp_valid;                                     // address_span_extender_ddr4_cntl_agent:rp_valid -> router_002:sink_valid
	wire  [152:0] address_span_extender_ddr4_cntl_agent_rp_data;                                      // address_span_extender_ddr4_cntl_agent:rp_data -> router_002:sink_data
	wire          address_span_extender_ddr4_cntl_agent_rp_ready;                                     // router_002:sink_ready -> address_span_extender_ddr4_cntl_agent:rp_ready
	wire          address_span_extender_ddr4_cntl_agent_rp_startofpacket;                             // address_span_extender_ddr4_cntl_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          address_span_extender_ddr4_cntl_agent_rp_endofpacket;                               // address_span_extender_ddr4_cntl_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rp_valid;                                        // nios2_gen2_0_debug_mem_slave_agent:rp_valid -> router_003:sink_valid
	wire  [116:0] nios2_gen2_0_debug_mem_slave_agent_rp_data;                                         // nios2_gen2_0_debug_mem_slave_agent:rp_data -> router_003:sink_data
	wire          nios2_gen2_0_debug_mem_slave_agent_rp_ready;                                        // router_003:sink_ready -> nios2_gen2_0_debug_mem_slave_agent:rp_ready
	wire          nios2_gen2_0_debug_mem_slave_agent_rp_startofpacket;                                // nios2_gen2_0_debug_mem_slave_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rp_endofpacket;                                  // nios2_gen2_0_debug_mem_slave_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                               // router_003:src_valid -> rsp_demux_001:sink_valid
	wire  [116:0] router_003_src_data;                                                                // router_003:src_data -> rsp_demux_001:sink_data
	wire          router_003_src_ready;                                                               // rsp_demux_001:sink_ready -> router_003:src_ready
	wire    [4:0] router_003_src_channel;                                                             // router_003:src_channel -> rsp_demux_001:sink_channel
	wire          router_003_src_startofpacket;                                                       // router_003:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_003_src_endofpacket;                                                         // router_003:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          mm_clock_crossing_bridge_50m_s0_agent_rp_valid;                                     // mm_clock_crossing_bridge_50m_s0_agent:rp_valid -> router_004:sink_valid
	wire  [116:0] mm_clock_crossing_bridge_50m_s0_agent_rp_data;                                      // mm_clock_crossing_bridge_50m_s0_agent:rp_data -> router_004:sink_data
	wire          mm_clock_crossing_bridge_50m_s0_agent_rp_ready;                                     // router_004:sink_ready -> mm_clock_crossing_bridge_50m_s0_agent:rp_ready
	wire          mm_clock_crossing_bridge_50m_s0_agent_rp_startofpacket;                             // mm_clock_crossing_bridge_50m_s0_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          mm_clock_crossing_bridge_50m_s0_agent_rp_endofpacket;                               // mm_clock_crossing_bridge_50m_s0_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                               // router_004:src_valid -> rsp_demux_002:sink_valid
	wire  [116:0] router_004_src_data;                                                                // router_004:src_data -> rsp_demux_002:sink_data
	wire          router_004_src_ready;                                                               // rsp_demux_002:sink_ready -> router_004:src_ready
	wire    [4:0] router_004_src_channel;                                                             // router_004:src_channel -> rsp_demux_002:sink_channel
	wire          router_004_src_startofpacket;                                                       // router_004:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_004_src_endofpacket;                                                         // router_004:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          onchip_memory2_0_s1_agent_rp_valid;                                                 // onchip_memory2_0_s1_agent:rp_valid -> router_005:sink_valid
	wire  [116:0] onchip_memory2_0_s1_agent_rp_data;                                                  // onchip_memory2_0_s1_agent:rp_data -> router_005:sink_data
	wire          onchip_memory2_0_s1_agent_rp_ready;                                                 // router_005:sink_ready -> onchip_memory2_0_s1_agent:rp_ready
	wire          onchip_memory2_0_s1_agent_rp_startofpacket;                                         // onchip_memory2_0_s1_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          onchip_memory2_0_s1_agent_rp_endofpacket;                                           // onchip_memory2_0_s1_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                               // router_005:src_valid -> rsp_demux_003:sink_valid
	wire  [116:0] router_005_src_data;                                                                // router_005:src_data -> rsp_demux_003:sink_data
	wire          router_005_src_ready;                                                               // rsp_demux_003:sink_ready -> router_005:src_ready
	wire    [4:0] router_005_src_channel;                                                             // router_005:src_channel -> rsp_demux_003:sink_channel
	wire          router_005_src_startofpacket;                                                       // router_005:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_005_src_endofpacket;                                                         // router_005:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          address_span_extender_ddr4_windowed_slave_agent_rp_valid;                           // address_span_extender_ddr4_windowed_slave_agent:rp_valid -> router_006:sink_valid
	wire  [116:0] address_span_extender_ddr4_windowed_slave_agent_rp_data;                            // address_span_extender_ddr4_windowed_slave_agent:rp_data -> router_006:sink_data
	wire          address_span_extender_ddr4_windowed_slave_agent_rp_ready;                           // router_006:sink_ready -> address_span_extender_ddr4_windowed_slave_agent:rp_ready
	wire          address_span_extender_ddr4_windowed_slave_agent_rp_startofpacket;                   // address_span_extender_ddr4_windowed_slave_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          address_span_extender_ddr4_windowed_slave_agent_rp_endofpacket;                     // address_span_extender_ddr4_windowed_slave_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                               // router_006:src_valid -> rsp_demux_004:sink_valid
	wire  [116:0] router_006_src_data;                                                                // router_006:src_data -> rsp_demux_004:sink_data
	wire          router_006_src_ready;                                                               // rsp_demux_004:sink_ready -> router_006:src_ready
	wire    [4:0] router_006_src_channel;                                                             // router_006:src_channel -> rsp_demux_004:sink_channel
	wire          router_006_src_startofpacket;                                                       // router_006:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_006_src_endofpacket;                                                         // router_006:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          router_src_valid;                                                                   // router:src_valid -> nios2_gen2_0_data_master_limiter:cmd_sink_valid
	wire  [116:0] router_src_data;                                                                    // router:src_data -> nios2_gen2_0_data_master_limiter:cmd_sink_data
	wire          router_src_ready;                                                                   // nios2_gen2_0_data_master_limiter:cmd_sink_ready -> router:src_ready
	wire    [4:0] router_src_channel;                                                                 // router:src_channel -> nios2_gen2_0_data_master_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                           // router:src_startofpacket -> nios2_gen2_0_data_master_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                             // router:src_endofpacket -> nios2_gen2_0_data_master_limiter:cmd_sink_endofpacket
	wire  [116:0] nios2_gen2_0_data_master_limiter_cmd_src_data;                                      // nios2_gen2_0_data_master_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          nios2_gen2_0_data_master_limiter_cmd_src_ready;                                     // cmd_demux:sink_ready -> nios2_gen2_0_data_master_limiter:cmd_src_ready
	wire    [4:0] nios2_gen2_0_data_master_limiter_cmd_src_channel;                                   // nios2_gen2_0_data_master_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          nios2_gen2_0_data_master_limiter_cmd_src_startofpacket;                             // nios2_gen2_0_data_master_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          nios2_gen2_0_data_master_limiter_cmd_src_endofpacket;                               // nios2_gen2_0_data_master_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                  // rsp_mux:src_valid -> nios2_gen2_0_data_master_limiter:rsp_sink_valid
	wire  [116:0] rsp_mux_src_data;                                                                   // rsp_mux:src_data -> nios2_gen2_0_data_master_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                  // nios2_gen2_0_data_master_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [4:0] rsp_mux_src_channel;                                                                // rsp_mux:src_channel -> nios2_gen2_0_data_master_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                          // rsp_mux:src_startofpacket -> nios2_gen2_0_data_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                            // rsp_mux:src_endofpacket -> nios2_gen2_0_data_master_limiter:rsp_sink_endofpacket
	wire          nios2_gen2_0_data_master_limiter_rsp_src_valid;                                     // nios2_gen2_0_data_master_limiter:rsp_src_valid -> nios2_gen2_0_data_master_agent:rp_valid
	wire  [116:0] nios2_gen2_0_data_master_limiter_rsp_src_data;                                      // nios2_gen2_0_data_master_limiter:rsp_src_data -> nios2_gen2_0_data_master_agent:rp_data
	wire          nios2_gen2_0_data_master_limiter_rsp_src_ready;                                     // nios2_gen2_0_data_master_agent:rp_ready -> nios2_gen2_0_data_master_limiter:rsp_src_ready
	wire    [4:0] nios2_gen2_0_data_master_limiter_rsp_src_channel;                                   // nios2_gen2_0_data_master_limiter:rsp_src_channel -> nios2_gen2_0_data_master_agent:rp_channel
	wire          nios2_gen2_0_data_master_limiter_rsp_src_startofpacket;                             // nios2_gen2_0_data_master_limiter:rsp_src_startofpacket -> nios2_gen2_0_data_master_agent:rp_startofpacket
	wire          nios2_gen2_0_data_master_limiter_rsp_src_endofpacket;                               // nios2_gen2_0_data_master_limiter:rsp_src_endofpacket -> nios2_gen2_0_data_master_agent:rp_endofpacket
	wire          router_001_src_valid;                                                               // router_001:src_valid -> nios2_gen2_0_instruction_master_limiter:cmd_sink_valid
	wire  [116:0] router_001_src_data;                                                                // router_001:src_data -> nios2_gen2_0_instruction_master_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                               // nios2_gen2_0_instruction_master_limiter:cmd_sink_ready -> router_001:src_ready
	wire    [4:0] router_001_src_channel;                                                             // router_001:src_channel -> nios2_gen2_0_instruction_master_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                                       // router_001:src_startofpacket -> nios2_gen2_0_instruction_master_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                         // router_001:src_endofpacket -> nios2_gen2_0_instruction_master_limiter:cmd_sink_endofpacket
	wire  [116:0] nios2_gen2_0_instruction_master_limiter_cmd_src_data;                               // nios2_gen2_0_instruction_master_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          nios2_gen2_0_instruction_master_limiter_cmd_src_ready;                              // cmd_demux_001:sink_ready -> nios2_gen2_0_instruction_master_limiter:cmd_src_ready
	wire    [4:0] nios2_gen2_0_instruction_master_limiter_cmd_src_channel;                            // nios2_gen2_0_instruction_master_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          nios2_gen2_0_instruction_master_limiter_cmd_src_startofpacket;                      // nios2_gen2_0_instruction_master_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          nios2_gen2_0_instruction_master_limiter_cmd_src_endofpacket;                        // nios2_gen2_0_instruction_master_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                              // rsp_mux_001:src_valid -> nios2_gen2_0_instruction_master_limiter:rsp_sink_valid
	wire  [116:0] rsp_mux_001_src_data;                                                               // rsp_mux_001:src_data -> nios2_gen2_0_instruction_master_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                                              // nios2_gen2_0_instruction_master_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire    [4:0] rsp_mux_001_src_channel;                                                            // rsp_mux_001:src_channel -> nios2_gen2_0_instruction_master_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                                      // rsp_mux_001:src_startofpacket -> nios2_gen2_0_instruction_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                        // rsp_mux_001:src_endofpacket -> nios2_gen2_0_instruction_master_limiter:rsp_sink_endofpacket
	wire          nios2_gen2_0_instruction_master_limiter_rsp_src_valid;                              // nios2_gen2_0_instruction_master_limiter:rsp_src_valid -> nios2_gen2_0_instruction_master_agent:rp_valid
	wire  [116:0] nios2_gen2_0_instruction_master_limiter_rsp_src_data;                               // nios2_gen2_0_instruction_master_limiter:rsp_src_data -> nios2_gen2_0_instruction_master_agent:rp_data
	wire          nios2_gen2_0_instruction_master_limiter_rsp_src_ready;                              // nios2_gen2_0_instruction_master_agent:rp_ready -> nios2_gen2_0_instruction_master_limiter:rsp_src_ready
	wire    [4:0] nios2_gen2_0_instruction_master_limiter_rsp_src_channel;                            // nios2_gen2_0_instruction_master_limiter:rsp_src_channel -> nios2_gen2_0_instruction_master_agent:rp_channel
	wire          nios2_gen2_0_instruction_master_limiter_rsp_src_startofpacket;                      // nios2_gen2_0_instruction_master_limiter:rsp_src_startofpacket -> nios2_gen2_0_instruction_master_agent:rp_startofpacket
	wire          nios2_gen2_0_instruction_master_limiter_rsp_src_endofpacket;                        // nios2_gen2_0_instruction_master_limiter:rsp_src_endofpacket -> nios2_gen2_0_instruction_master_agent:rp_endofpacket
	wire          cmd_demux_src0_valid;                                                               // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [116:0] cmd_demux_src0_data;                                                                // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                               // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [4:0] cmd_demux_src0_channel;                                                             // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                       // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                         // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                               // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [116:0] cmd_demux_src1_data;                                                                // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                               // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [4:0] cmd_demux_src1_channel;                                                             // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                                       // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                         // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                               // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [116:0] cmd_demux_src2_data;                                                                // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                                               // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [4:0] cmd_demux_src2_channel;                                                             // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                                       // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                         // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                                               // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire  [116:0] cmd_demux_src3_data;                                                                // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src3_ready;                                                               // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire    [4:0] cmd_demux_src3_channel;                                                             // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                                       // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                                         // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_src4_valid;                                                               // cmd_demux:src4_valid -> cmd_mux_004:sink0_valid
	wire  [116:0] cmd_demux_src4_data;                                                                // cmd_demux:src4_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_src4_ready;                                                               // cmd_mux_004:sink0_ready -> cmd_demux:src4_ready
	wire    [4:0] cmd_demux_src4_channel;                                                             // cmd_demux:src4_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_src4_startofpacket;                                                       // cmd_demux:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_src4_endofpacket;                                                         // cmd_demux:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                           // cmd_demux_001:src0_valid -> cmd_mux_001:sink1_valid
	wire  [116:0] cmd_demux_001_src0_data;                                                            // cmd_demux_001:src0_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_001_src0_ready;                                                           // cmd_mux_001:sink1_ready -> cmd_demux_001:src0_ready
	wire    [4:0] cmd_demux_001_src0_channel;                                                         // cmd_demux_001:src0_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                                   // cmd_demux_001:src0_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                     // cmd_demux_001:src0_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                                           // cmd_demux_001:src1_valid -> cmd_mux_003:sink1_valid
	wire  [116:0] cmd_demux_001_src1_data;                                                            // cmd_demux_001:src1_data -> cmd_mux_003:sink1_data
	wire          cmd_demux_001_src1_ready;                                                           // cmd_mux_003:sink1_ready -> cmd_demux_001:src1_ready
	wire    [4:0] cmd_demux_001_src1_channel;                                                         // cmd_demux_001:src1_channel -> cmd_mux_003:sink1_channel
	wire          cmd_demux_001_src1_startofpacket;                                                   // cmd_demux_001:src1_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                     // cmd_demux_001:src1_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                                               // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [116:0] rsp_demux_src0_data;                                                                // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                               // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [4:0] rsp_demux_src0_channel;                                                             // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                       // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                         // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                           // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [116:0] rsp_demux_001_src0_data;                                                            // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                           // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [4:0] rsp_demux_001_src0_channel;                                                         // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                                   // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                     // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                                           // rsp_demux_001:src1_valid -> rsp_mux_001:sink0_valid
	wire  [116:0] rsp_demux_001_src1_data;                                                            // rsp_demux_001:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_001_src1_ready;                                                           // rsp_mux_001:sink0_ready -> rsp_demux_001:src1_ready
	wire    [4:0] rsp_demux_001_src1_channel;                                                         // rsp_demux_001:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_001_src1_startofpacket;                                                   // rsp_demux_001:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                                     // rsp_demux_001:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_002_src0_valid;                                                           // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [116:0] rsp_demux_002_src0_data;                                                            // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                                           // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [4:0] rsp_demux_002_src0_channel;                                                         // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                                   // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                     // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                                           // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire  [116:0] rsp_demux_003_src0_data;                                                            // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_003_src0_ready;                                                           // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire    [4:0] rsp_demux_003_src0_channel;                                                         // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                                   // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                     // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_003_src1_valid;                                                           // rsp_demux_003:src1_valid -> rsp_mux_001:sink1_valid
	wire  [116:0] rsp_demux_003_src1_data;                                                            // rsp_demux_003:src1_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_003_src1_ready;                                                           // rsp_mux_001:sink1_ready -> rsp_demux_003:src1_ready
	wire    [4:0] rsp_demux_003_src1_channel;                                                         // rsp_demux_003:src1_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_003_src1_startofpacket;                                                   // rsp_demux_003:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                                                     // rsp_demux_003:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_004_src0_valid;                                                           // rsp_demux_004:src0_valid -> rsp_mux:sink4_valid
	wire  [116:0] rsp_demux_004_src0_data;                                                            // rsp_demux_004:src0_data -> rsp_mux:sink4_data
	wire          rsp_demux_004_src0_ready;                                                           // rsp_mux:sink4_ready -> rsp_demux_004:src0_ready
	wire    [4:0] rsp_demux_004_src0_channel;                                                         // rsp_demux_004:src0_channel -> rsp_mux:sink4_channel
	wire          rsp_demux_004_src0_startofpacket;                                                   // rsp_demux_004:src0_startofpacket -> rsp_mux:sink4_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                     // rsp_demux_004:src0_endofpacket -> rsp_mux:sink4_endofpacket
	wire          cmd_mux_src_valid;                                                                  // cmd_mux:src_valid -> address_span_extender_ddr4_cntl_cmd_width_adapter:in_valid
	wire  [116:0] cmd_mux_src_data;                                                                   // cmd_mux:src_data -> address_span_extender_ddr4_cntl_cmd_width_adapter:in_data
	wire          cmd_mux_src_ready;                                                                  // address_span_extender_ddr4_cntl_cmd_width_adapter:in_ready -> cmd_mux:src_ready
	wire    [4:0] cmd_mux_src_channel;                                                                // cmd_mux:src_channel -> address_span_extender_ddr4_cntl_cmd_width_adapter:in_channel
	wire          cmd_mux_src_startofpacket;                                                          // cmd_mux:src_startofpacket -> address_span_extender_ddr4_cntl_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_src_endofpacket;                                                            // cmd_mux:src_endofpacket -> address_span_extender_ddr4_cntl_cmd_width_adapter:in_endofpacket
	wire          address_span_extender_ddr4_cntl_cmd_width_adapter_src_valid;                        // address_span_extender_ddr4_cntl_cmd_width_adapter:out_valid -> address_span_extender_ddr4_cntl_agent:cp_valid
	wire  [152:0] address_span_extender_ddr4_cntl_cmd_width_adapter_src_data;                         // address_span_extender_ddr4_cntl_cmd_width_adapter:out_data -> address_span_extender_ddr4_cntl_agent:cp_data
	wire          address_span_extender_ddr4_cntl_cmd_width_adapter_src_ready;                        // address_span_extender_ddr4_cntl_agent:cp_ready -> address_span_extender_ddr4_cntl_cmd_width_adapter:out_ready
	wire    [4:0] address_span_extender_ddr4_cntl_cmd_width_adapter_src_channel;                      // address_span_extender_ddr4_cntl_cmd_width_adapter:out_channel -> address_span_extender_ddr4_cntl_agent:cp_channel
	wire          address_span_extender_ddr4_cntl_cmd_width_adapter_src_startofpacket;                // address_span_extender_ddr4_cntl_cmd_width_adapter:out_startofpacket -> address_span_extender_ddr4_cntl_agent:cp_startofpacket
	wire          address_span_extender_ddr4_cntl_cmd_width_adapter_src_endofpacket;                  // address_span_extender_ddr4_cntl_cmd_width_adapter:out_endofpacket -> address_span_extender_ddr4_cntl_agent:cp_endofpacket
	wire          router_002_src_valid;                                                               // router_002:src_valid -> address_span_extender_ddr4_cntl_rsp_width_adapter:in_valid
	wire  [152:0] router_002_src_data;                                                                // router_002:src_data -> address_span_extender_ddr4_cntl_rsp_width_adapter:in_data
	wire          router_002_src_ready;                                                               // address_span_extender_ddr4_cntl_rsp_width_adapter:in_ready -> router_002:src_ready
	wire    [4:0] router_002_src_channel;                                                             // router_002:src_channel -> address_span_extender_ddr4_cntl_rsp_width_adapter:in_channel
	wire          router_002_src_startofpacket;                                                       // router_002:src_startofpacket -> address_span_extender_ddr4_cntl_rsp_width_adapter:in_startofpacket
	wire          router_002_src_endofpacket;                                                         // router_002:src_endofpacket -> address_span_extender_ddr4_cntl_rsp_width_adapter:in_endofpacket
	wire          address_span_extender_ddr4_cntl_rsp_width_adapter_src_valid;                        // address_span_extender_ddr4_cntl_rsp_width_adapter:out_valid -> rsp_demux:sink_valid
	wire  [116:0] address_span_extender_ddr4_cntl_rsp_width_adapter_src_data;                         // address_span_extender_ddr4_cntl_rsp_width_adapter:out_data -> rsp_demux:sink_data
	wire          address_span_extender_ddr4_cntl_rsp_width_adapter_src_ready;                        // rsp_demux:sink_ready -> address_span_extender_ddr4_cntl_rsp_width_adapter:out_ready
	wire    [4:0] address_span_extender_ddr4_cntl_rsp_width_adapter_src_channel;                      // address_span_extender_ddr4_cntl_rsp_width_adapter:out_channel -> rsp_demux:sink_channel
	wire          address_span_extender_ddr4_cntl_rsp_width_adapter_src_startofpacket;                // address_span_extender_ddr4_cntl_rsp_width_adapter:out_startofpacket -> rsp_demux:sink_startofpacket
	wire          address_span_extender_ddr4_cntl_rsp_width_adapter_src_endofpacket;                  // address_span_extender_ddr4_cntl_rsp_width_adapter:out_endofpacket -> rsp_demux:sink_endofpacket
	wire    [4:0] nios2_gen2_0_data_master_limiter_cmd_valid_data;                                    // nios2_gen2_0_data_master_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire    [4:0] nios2_gen2_0_instruction_master_limiter_cmd_valid_data;                             // nios2_gen2_0_instruction_master_limiter:cmd_src_valid -> cmd_demux_001:sink_valid

	DE10_Pro_QSYS_altera_merlin_master_translator_191_g7h47bq #(
		.AV_ADDRESS_W                (31),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (31),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0)
	) nios2_gen2_0_data_master_translator (
		.clk                    (iopll_0_outclk1_clk),                                                         //   input,   width = 1,                       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                              //   input,   width = 1,                     reset.reset
		.uav_address            (nios2_gen2_0_data_master_translator_avalon_universal_master_0_address),       //  output,  width = 31, avalon_universal_master_0.address
		.uav_burstcount         (nios2_gen2_0_data_master_translator_avalon_universal_master_0_burstcount),    //  output,   width = 3,                          .burstcount
		.uav_read               (nios2_gen2_0_data_master_translator_avalon_universal_master_0_read),          //  output,   width = 1,                          .read
		.uav_write              (nios2_gen2_0_data_master_translator_avalon_universal_master_0_write),         //  output,   width = 1,                          .write
		.uav_waitrequest        (nios2_gen2_0_data_master_translator_avalon_universal_master_0_waitrequest),   //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdatavalid), //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (nios2_gen2_0_data_master_translator_avalon_universal_master_0_byteenable),    //  output,   width = 4,                          .byteenable
		.uav_readdata           (nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdata),      //   input,  width = 32,                          .readdata
		.uav_writedata          (nios2_gen2_0_data_master_translator_avalon_universal_master_0_writedata),     //  output,  width = 32,                          .writedata
		.uav_lock               (nios2_gen2_0_data_master_translator_avalon_universal_master_0_lock),          //  output,   width = 1,                          .lock
		.uav_debugaccess        (nios2_gen2_0_data_master_translator_avalon_universal_master_0_debugaccess),   //  output,   width = 1,                          .debugaccess
		.av_address             (nios2_gen2_0_data_master_address),                                            //   input,  width = 31,      avalon_anti_master_0.address
		.av_waitrequest         (nios2_gen2_0_data_master_waitrequest),                                        //  output,   width = 1,                          .waitrequest
		.av_byteenable          (nios2_gen2_0_data_master_byteenable),                                         //   input,   width = 4,                          .byteenable
		.av_read                (nios2_gen2_0_data_master_read),                                               //   input,   width = 1,                          .read
		.av_readdata            (nios2_gen2_0_data_master_readdata),                                           //  output,  width = 32,                          .readdata
		.av_readdatavalid       (nios2_gen2_0_data_master_readdatavalid),                                      //  output,   width = 1,                          .readdatavalid
		.av_write               (nios2_gen2_0_data_master_write),                                              //   input,   width = 1,                          .write
		.av_writedata           (nios2_gen2_0_data_master_writedata),                                          //   input,  width = 32,                          .writedata
		.av_debugaccess         (nios2_gen2_0_data_master_debugaccess),                                        //   input,   width = 1,                          .debugaccess
		.av_burstcount          (1'b1),                                                                        // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                        // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                        // (terminated),                                        
		.av_chipselect          (1'b0),                                                                        // (terminated),                                        
		.av_lock                (1'b0),                                                                        // (terminated),                                        
		.uav_clken              (),                                                                            // (terminated),                                        
		.av_clken               (1'b1),                                                                        // (terminated),                                        
		.uav_response           (2'b00),                                                                       // (terminated),                                        
		.av_response            (),                                                                            // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                        // (terminated),                                        
		.av_writeresponsevalid  ()                                                                             // (terminated),                                        
	);

	DE10_Pro_QSYS_altera_merlin_master_translator_191_g7h47bq #(
		.AV_ADDRESS_W                (31),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (31),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0)
	) nios2_gen2_0_instruction_master_translator (
		.clk                    (iopll_0_outclk1_clk),                                                                //   input,   width = 1,                       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                                     //   input,   width = 1,                     reset.reset
		.uav_address            (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_address),       //  output,  width = 31, avalon_universal_master_0.address
		.uav_burstcount         (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_burstcount),    //  output,   width = 3,                          .burstcount
		.uav_read               (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_read),          //  output,   width = 1,                          .read
		.uav_write              (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_write),         //  output,   width = 1,                          .write
		.uav_waitrequest        (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_waitrequest),   //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdatavalid), //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_byteenable),    //  output,   width = 4,                          .byteenable
		.uav_readdata           (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdata),      //   input,  width = 32,                          .readdata
		.uav_writedata          (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_writedata),     //  output,  width = 32,                          .writedata
		.uav_lock               (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_lock),          //  output,   width = 1,                          .lock
		.uav_debugaccess        (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_debugaccess),   //  output,   width = 1,                          .debugaccess
		.av_address             (nios2_gen2_0_instruction_master_address),                                            //   input,  width = 31,      avalon_anti_master_0.address
		.av_waitrequest         (nios2_gen2_0_instruction_master_waitrequest),                                        //  output,   width = 1,                          .waitrequest
		.av_read                (nios2_gen2_0_instruction_master_read),                                               //   input,   width = 1,                          .read
		.av_readdata            (nios2_gen2_0_instruction_master_readdata),                                           //  output,  width = 32,                          .readdata
		.av_readdatavalid       (nios2_gen2_0_instruction_master_readdatavalid),                                      //  output,   width = 1,                          .readdatavalid
		.av_burstcount          (1'b1),                                                                               // (terminated),                                        
		.av_byteenable          (4'b1111),                                                                            // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                               // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                               // (terminated),                                        
		.av_chipselect          (1'b0),                                                                               // (terminated),                                        
		.av_write               (1'b0),                                                                               // (terminated),                                        
		.av_writedata           (32'b00000000000000000000000000000000),                                               // (terminated),                                        
		.av_lock                (1'b0),                                                                               // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                               // (terminated),                                        
		.uav_clken              (),                                                                                   // (terminated),                                        
		.av_clken               (1'b1),                                                                               // (terminated),                                        
		.uav_response           (2'b00),                                                                              // (terminated),                                        
		.av_response            (),                                                                                   // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                               // (terminated),                                        
		.av_writeresponsevalid  ()                                                                                    // (terminated),                                        
	);

	DE10_Pro_QSYS_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (64),
		.UAV_DATA_W                     (64),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (8),
		.UAV_BYTEENABLE_W               (8),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (4),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (8),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) address_span_extender_ddr4_cntl_translator (
		.clk                    (iopll_0_outclk1_clk),                                          //   input,   width = 1,                      clk.clk
		.reset                  (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (address_span_extender_ddr4_cntl_agent_m0_address),             //   input,  width = 31, avalon_universal_slave_0.address
		.uav_burstcount         (address_span_extender_ddr4_cntl_agent_m0_burstcount),          //   input,   width = 4,                         .burstcount
		.uav_read               (address_span_extender_ddr4_cntl_agent_m0_read),                //   input,   width = 1,                         .read
		.uav_write              (address_span_extender_ddr4_cntl_agent_m0_write),               //   input,   width = 1,                         .write
		.uav_waitrequest        (address_span_extender_ddr4_cntl_agent_m0_waitrequest),         //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (address_span_extender_ddr4_cntl_agent_m0_readdatavalid),       //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (address_span_extender_ddr4_cntl_agent_m0_byteenable),          //   input,   width = 8,                         .byteenable
		.uav_readdata           (address_span_extender_ddr4_cntl_agent_m0_readdata),            //  output,  width = 64,                         .readdata
		.uav_writedata          (address_span_extender_ddr4_cntl_agent_m0_writedata),           //   input,  width = 64,                         .writedata
		.uav_lock               (address_span_extender_ddr4_cntl_agent_m0_lock),                //   input,   width = 1,                         .lock
		.uav_debugaccess        (address_span_extender_ddr4_cntl_agent_m0_debugaccess),         //   input,   width = 1,                         .debugaccess
		.av_write               (address_span_extender_ddr4_cntl_write),                        //  output,   width = 1,      avalon_anti_slave_0.write
		.av_read                (address_span_extender_ddr4_cntl_read),                         //  output,   width = 1,                         .read
		.av_readdata            (address_span_extender_ddr4_cntl_readdata),                     //   input,  width = 64,                         .readdata
		.av_writedata           (address_span_extender_ddr4_cntl_writedata),                    //  output,  width = 64,                         .writedata
		.av_byteenable          (address_span_extender_ddr4_cntl_byteenable),                   //  output,   width = 8,                         .byteenable
		.av_address             (),                                                             // (terminated),                                       
		.av_begintransfer       (),                                                             // (terminated),                                       
		.av_beginbursttransfer  (),                                                             // (terminated),                                       
		.av_burstcount          (),                                                             // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                         // (terminated),                                       
		.av_waitrequest         (1'b0),                                                         // (terminated),                                       
		.av_writebyteenable     (),                                                             // (terminated),                                       
		.av_lock                (),                                                             // (terminated),                                       
		.av_chipselect          (),                                                             // (terminated),                                       
		.av_clken               (),                                                             // (terminated),                                       
		.uav_clken              (1'b0),                                                         // (terminated),                                       
		.av_debugaccess         (),                                                             // (terminated),                                       
		.av_outputenable        (),                                                             // (terminated),                                       
		.uav_response           (),                                                             // (terminated),                                       
		.av_response            (2'b00),                                                        // (terminated),                                       
		.uav_writeresponsevalid (),                                                             // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                          // (terminated),                                       
	);

	DE10_Pro_QSYS_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) nios2_gen2_0_debug_mem_slave_translator (
		.clk                    (iopll_0_outclk1_clk),                                 //   input,   width = 1,                      clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),      //   input,   width = 1,                    reset.reset
		.uav_address            (nios2_gen2_0_debug_mem_slave_agent_m0_address),       //   input,  width = 31, avalon_universal_slave_0.address
		.uav_burstcount         (nios2_gen2_0_debug_mem_slave_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (nios2_gen2_0_debug_mem_slave_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (nios2_gen2_0_debug_mem_slave_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (nios2_gen2_0_debug_mem_slave_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (nios2_gen2_0_debug_mem_slave_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (nios2_gen2_0_debug_mem_slave_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (nios2_gen2_0_debug_mem_slave_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (nios2_gen2_0_debug_mem_slave_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (nios2_gen2_0_debug_mem_slave_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (nios2_gen2_0_debug_mem_slave_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (nios2_gen2_0_debug_mem_slave_address),                //  output,   width = 9,      avalon_anti_slave_0.address
		.av_write               (nios2_gen2_0_debug_mem_slave_write),                  //  output,   width = 1,                         .write
		.av_read                (nios2_gen2_0_debug_mem_slave_read),                   //  output,   width = 1,                         .read
		.av_readdata            (nios2_gen2_0_debug_mem_slave_readdata),               //   input,  width = 32,                         .readdata
		.av_writedata           (nios2_gen2_0_debug_mem_slave_writedata),              //  output,  width = 32,                         .writedata
		.av_byteenable          (nios2_gen2_0_debug_mem_slave_byteenable),             //  output,   width = 4,                         .byteenable
		.av_waitrequest         (nios2_gen2_0_debug_mem_slave_waitrequest),            //   input,   width = 1,                         .waitrequest
		.av_debugaccess         (nios2_gen2_0_debug_mem_slave_debugaccess),            //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                    // (terminated),                                       
		.av_beginbursttransfer  (),                                                    // (terminated),                                       
		.av_burstcount          (),                                                    // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                // (terminated),                                       
		.av_writebyteenable     (),                                                    // (terminated),                                       
		.av_lock                (),                                                    // (terminated),                                       
		.av_chipselect          (),                                                    // (terminated),                                       
		.av_clken               (),                                                    // (terminated),                                       
		.uav_clken              (1'b0),                                                // (terminated),                                       
		.av_outputenable        (),                                                    // (terminated),                                       
		.uav_response           (),                                                    // (terminated),                                       
		.av_response            (2'b00),                                               // (terminated),                                       
		.uav_writeresponsevalid (),                                                    // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                 // (terminated),                                       
	);

	DE10_Pro_QSYS_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (7),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) mm_clock_crossing_bridge_50m_s0_translator (
		.clk                    (iopll_0_outclk1_clk),                                          //   input,   width = 1,                      clk.clk
		.reset                  (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (mm_clock_crossing_bridge_50m_s0_agent_m0_address),             //   input,  width = 31, avalon_universal_slave_0.address
		.uav_burstcount         (mm_clock_crossing_bridge_50m_s0_agent_m0_burstcount),          //   input,   width = 3,                         .burstcount
		.uav_read               (mm_clock_crossing_bridge_50m_s0_agent_m0_read),                //   input,   width = 1,                         .read
		.uav_write              (mm_clock_crossing_bridge_50m_s0_agent_m0_write),               //   input,   width = 1,                         .write
		.uav_waitrequest        (mm_clock_crossing_bridge_50m_s0_agent_m0_waitrequest),         //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (mm_clock_crossing_bridge_50m_s0_agent_m0_readdatavalid),       //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (mm_clock_crossing_bridge_50m_s0_agent_m0_byteenable),          //   input,   width = 4,                         .byteenable
		.uav_readdata           (mm_clock_crossing_bridge_50m_s0_agent_m0_readdata),            //  output,  width = 32,                         .readdata
		.uav_writedata          (mm_clock_crossing_bridge_50m_s0_agent_m0_writedata),           //   input,  width = 32,                         .writedata
		.uav_lock               (mm_clock_crossing_bridge_50m_s0_agent_m0_lock),                //   input,   width = 1,                         .lock
		.uav_debugaccess        (mm_clock_crossing_bridge_50m_s0_agent_m0_debugaccess),         //   input,   width = 1,                         .debugaccess
		.av_address             (mm_clock_crossing_bridge_50m_s0_address),                      //  output,   width = 7,      avalon_anti_slave_0.address
		.av_write               (mm_clock_crossing_bridge_50m_s0_write),                        //  output,   width = 1,                         .write
		.av_read                (mm_clock_crossing_bridge_50m_s0_read),                         //  output,   width = 1,                         .read
		.av_readdata            (mm_clock_crossing_bridge_50m_s0_readdata),                     //   input,  width = 32,                         .readdata
		.av_writedata           (mm_clock_crossing_bridge_50m_s0_writedata),                    //  output,  width = 32,                         .writedata
		.av_burstcount          (mm_clock_crossing_bridge_50m_s0_burstcount),                   //  output,   width = 1,                         .burstcount
		.av_byteenable          (mm_clock_crossing_bridge_50m_s0_byteenable),                   //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (mm_clock_crossing_bridge_50m_s0_readdatavalid),                //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (mm_clock_crossing_bridge_50m_s0_waitrequest),                  //   input,   width = 1,                         .waitrequest
		.av_debugaccess         (mm_clock_crossing_bridge_50m_s0_debugaccess),                  //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                             // (terminated),                                       
		.av_beginbursttransfer  (),                                                             // (terminated),                                       
		.av_writebyteenable     (),                                                             // (terminated),                                       
		.av_lock                (),                                                             // (terminated),                                       
		.av_chipselect          (),                                                             // (terminated),                                       
		.av_clken               (),                                                             // (terminated),                                       
		.uav_clken              (1'b0),                                                         // (terminated),                                       
		.av_outputenable        (),                                                             // (terminated),                                       
		.uav_response           (),                                                             // (terminated),                                       
		.av_response            (2'b00),                                                        // (terminated),                                       
		.uav_writeresponsevalid (),                                                             // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                          // (terminated),                                       
	);

	DE10_Pro_QSYS_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (16),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) onchip_memory2_0_s1_translator (
		.clk                    (iopll_0_outclk1_clk),                            //   input,   width = 1,                      clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (onchip_memory2_0_s1_agent_m0_address),           //   input,  width = 31, avalon_universal_slave_0.address
		.uav_burstcount         (onchip_memory2_0_s1_agent_m0_burstcount),        //   input,   width = 3,                         .burstcount
		.uav_read               (onchip_memory2_0_s1_agent_m0_read),              //   input,   width = 1,                         .read
		.uav_write              (onchip_memory2_0_s1_agent_m0_write),             //   input,   width = 1,                         .write
		.uav_waitrequest        (onchip_memory2_0_s1_agent_m0_waitrequest),       //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (onchip_memory2_0_s1_agent_m0_readdatavalid),     //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (onchip_memory2_0_s1_agent_m0_byteenable),        //   input,   width = 4,                         .byteenable
		.uav_readdata           (onchip_memory2_0_s1_agent_m0_readdata),          //  output,  width = 32,                         .readdata
		.uav_writedata          (onchip_memory2_0_s1_agent_m0_writedata),         //   input,  width = 32,                         .writedata
		.uav_lock               (onchip_memory2_0_s1_agent_m0_lock),              //   input,   width = 1,                         .lock
		.uav_debugaccess        (onchip_memory2_0_s1_agent_m0_debugaccess),       //   input,   width = 1,                         .debugaccess
		.av_address             (onchip_memory2_0_s1_address),                    //  output,  width = 16,      avalon_anti_slave_0.address
		.av_write               (onchip_memory2_0_s1_write),                      //  output,   width = 1,                         .write
		.av_readdata            (onchip_memory2_0_s1_readdata),                   //   input,  width = 32,                         .readdata
		.av_writedata           (onchip_memory2_0_s1_writedata),                  //  output,  width = 32,                         .writedata
		.av_byteenable          (onchip_memory2_0_s1_byteenable),                 //  output,   width = 4,                         .byteenable
		.av_chipselect          (onchip_memory2_0_s1_chipselect),                 //  output,   width = 1,                         .chipselect
		.av_clken               (onchip_memory2_0_s1_clken),                      //  output,   width = 1,                         .clken
		.av_read                (),                                               // (terminated),                                       
		.av_begintransfer       (),                                               // (terminated),                                       
		.av_beginbursttransfer  (),                                               // (terminated),                                       
		.av_burstcount          (),                                               // (terminated),                                       
		.av_readdatavalid       (1'b0),                                           // (terminated),                                       
		.av_waitrequest         (1'b0),                                           // (terminated),                                       
		.av_writebyteenable     (),                                               // (terminated),                                       
		.av_lock                (),                                               // (terminated),                                       
		.uav_clken              (1'b0),                                           // (terminated),                                       
		.av_debugaccess         (),                                               // (terminated),                                       
		.av_outputenable        (),                                               // (terminated),                                       
		.uav_response           (),                                               // (terminated),                                       
		.av_response            (2'b00),                                          // (terminated),                                       
		.uav_writeresponsevalid (),                                               // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                            // (terminated),                                       
	);

	DE10_Pro_QSYS_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (28),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) address_span_extender_ddr4_windowed_slave_translator (
		.clk                    (iopll_0_outclk1_clk),                                              //   input,   width = 1,                      clk.clk
		.reset                  (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset),     //   input,   width = 1,                    reset.reset
		.uav_address            (address_span_extender_ddr4_windowed_slave_agent_m0_address),       //   input,  width = 31, avalon_universal_slave_0.address
		.uav_burstcount         (address_span_extender_ddr4_windowed_slave_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (address_span_extender_ddr4_windowed_slave_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (address_span_extender_ddr4_windowed_slave_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (address_span_extender_ddr4_windowed_slave_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (address_span_extender_ddr4_windowed_slave_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (address_span_extender_ddr4_windowed_slave_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (address_span_extender_ddr4_windowed_slave_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (address_span_extender_ddr4_windowed_slave_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (address_span_extender_ddr4_windowed_slave_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (address_span_extender_ddr4_windowed_slave_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (address_span_extender_ddr4_windowed_slave_address),                //  output,  width = 28,      avalon_anti_slave_0.address
		.av_write               (address_span_extender_ddr4_windowed_slave_write),                  //  output,   width = 1,                         .write
		.av_read                (address_span_extender_ddr4_windowed_slave_read),                   //  output,   width = 1,                         .read
		.av_readdata            (address_span_extender_ddr4_windowed_slave_readdata),               //   input,  width = 32,                         .readdata
		.av_writedata           (address_span_extender_ddr4_windowed_slave_writedata),              //  output,  width = 32,                         .writedata
		.av_burstcount          (address_span_extender_ddr4_windowed_slave_burstcount),             //  output,   width = 1,                         .burstcount
		.av_byteenable          (address_span_extender_ddr4_windowed_slave_byteenable),             //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (address_span_extender_ddr4_windowed_slave_readdatavalid),          //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (address_span_extender_ddr4_windowed_slave_waitrequest),            //   input,   width = 1,                         .waitrequest
		.av_begintransfer       (),                                                                 // (terminated),                                       
		.av_beginbursttransfer  (),                                                                 // (terminated),                                       
		.av_writebyteenable     (),                                                                 // (terminated),                                       
		.av_lock                (),                                                                 // (terminated),                                       
		.av_chipselect          (),                                                                 // (terminated),                                       
		.av_clken               (),                                                                 // (terminated),                                       
		.uav_clken              (1'b0),                                                             // (terminated),                                       
		.av_debugaccess         (),                                                                 // (terminated),                                       
		.av_outputenable        (),                                                                 // (terminated),                                       
		.uav_response           (),                                                                 // (terminated),                                       
		.av_response            (2'b00),                                                            // (terminated),                                       
		.uav_writeresponsevalid (),                                                                 // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                              // (terminated),                                       
	);

	DE10_Pro_QSYS_altera_merlin_master_agent_191_mpbm6tq #(
		.PKT_WUNIQUE               (116),
		.PKT_DOMAIN_H              (115),
		.PKT_DOMAIN_L              (114),
		.PKT_SNOOP_H               (113),
		.PKT_SNOOP_L               (110),
		.PKT_BARRIER_H             (109),
		.PKT_BARRIER_L             (108),
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_QOS_H                 (88),
		.PKT_QOS_L                 (88),
		.PKT_DATA_SIDEBAND_H       (86),
		.PKT_DATA_SIDEBAND_L       (86),
		.PKT_ADDR_SIDEBAND_H       (85),
		.PKT_ADDR_SIDEBAND_L       (85),
		.PKT_BURST_TYPE_H          (84),
		.PKT_BURST_TYPE_L          (83),
		.PKT_CACHE_H               (102),
		.PKT_CACHE_L               (99),
		.PKT_THREAD_ID_H           (95),
		.PKT_THREAD_ID_L           (95),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_EXCLUSIVE       (72),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (91),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (92),
		.ST_DATA_W                 (117),
		.ST_CHANNEL_W              (5),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (0),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (0)
	) nios2_gen2_0_data_master_agent (
		.clk                   (iopll_0_outclk1_clk),                                                         //   input,    width = 1,       clk.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                              //   input,    width = 1, clk_reset.reset
		.av_address            (nios2_gen2_0_data_master_translator_avalon_universal_master_0_address),       //   input,   width = 31,        av.address
		.av_write              (nios2_gen2_0_data_master_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (nios2_gen2_0_data_master_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (nios2_gen2_0_data_master_translator_avalon_universal_master_0_writedata),     //   input,   width = 32,          .writedata
		.av_readdata           (nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdata),      //  output,   width = 32,          .readdata
		.av_waitrequest        (nios2_gen2_0_data_master_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (nios2_gen2_0_data_master_translator_avalon_universal_master_0_byteenable),    //   input,    width = 4,          .byteenable
		.av_burstcount         (nios2_gen2_0_data_master_translator_avalon_universal_master_0_burstcount),    //   input,    width = 3,          .burstcount
		.av_debugaccess        (nios2_gen2_0_data_master_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (nios2_gen2_0_data_master_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (nios2_gen2_0_data_master_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (nios2_gen2_0_data_master_agent_cp_data),                                      //  output,  width = 117,          .data
		.cp_startofpacket      (nios2_gen2_0_data_master_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (nios2_gen2_0_data_master_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (nios2_gen2_0_data_master_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (nios2_gen2_0_data_master_limiter_rsp_src_valid),                              //   input,    width = 1,        rp.valid
		.rp_data               (nios2_gen2_0_data_master_limiter_rsp_src_data),                               //   input,  width = 117,          .data
		.rp_channel            (nios2_gen2_0_data_master_limiter_rsp_src_channel),                            //   input,    width = 5,          .channel
		.rp_startofpacket      (nios2_gen2_0_data_master_limiter_rsp_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (nios2_gen2_0_data_master_limiter_rsp_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.rp_ready              (nios2_gen2_0_data_master_limiter_rsp_src_ready),                              //  output,    width = 1,          .ready
		.av_response           (),                                                                            // (terminated),                         
		.av_writeresponsevalid ()                                                                             // (terminated),                         
	);

	DE10_Pro_QSYS_altera_merlin_master_agent_191_mpbm6tq #(
		.PKT_WUNIQUE               (116),
		.PKT_DOMAIN_H              (115),
		.PKT_DOMAIN_L              (114),
		.PKT_SNOOP_H               (113),
		.PKT_SNOOP_L               (110),
		.PKT_BARRIER_H             (109),
		.PKT_BARRIER_L             (108),
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_QOS_H                 (88),
		.PKT_QOS_L                 (88),
		.PKT_DATA_SIDEBAND_H       (86),
		.PKT_DATA_SIDEBAND_L       (86),
		.PKT_ADDR_SIDEBAND_H       (85),
		.PKT_ADDR_SIDEBAND_L       (85),
		.PKT_BURST_TYPE_H          (84),
		.PKT_BURST_TYPE_L          (83),
		.PKT_CACHE_H               (102),
		.PKT_CACHE_L               (99),
		.PKT_THREAD_ID_H           (95),
		.PKT_THREAD_ID_L           (95),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_EXCLUSIVE       (72),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (91),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (92),
		.ST_DATA_W                 (117),
		.ST_CHANNEL_W              (5),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (1),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (0)
	) nios2_gen2_0_instruction_master_agent (
		.clk                   (iopll_0_outclk1_clk),                                                                //   input,    width = 1,       clk.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                                     //   input,    width = 1, clk_reset.reset
		.av_address            (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_address),       //   input,   width = 31,        av.address
		.av_write              (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_writedata),     //   input,   width = 32,          .writedata
		.av_readdata           (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdata),      //  output,   width = 32,          .readdata
		.av_waitrequest        (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_byteenable),    //   input,    width = 4,          .byteenable
		.av_burstcount         (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_burstcount),    //   input,    width = 3,          .burstcount
		.av_debugaccess        (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (nios2_gen2_0_instruction_master_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (nios2_gen2_0_instruction_master_agent_cp_data),                                      //  output,  width = 117,          .data
		.cp_startofpacket      (nios2_gen2_0_instruction_master_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (nios2_gen2_0_instruction_master_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (nios2_gen2_0_instruction_master_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (nios2_gen2_0_instruction_master_limiter_rsp_src_valid),                              //   input,    width = 1,        rp.valid
		.rp_data               (nios2_gen2_0_instruction_master_limiter_rsp_src_data),                               //   input,  width = 117,          .data
		.rp_channel            (nios2_gen2_0_instruction_master_limiter_rsp_src_channel),                            //   input,    width = 5,          .channel
		.rp_startofpacket      (nios2_gen2_0_instruction_master_limiter_rsp_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (nios2_gen2_0_instruction_master_limiter_rsp_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.rp_ready              (nios2_gen2_0_instruction_master_limiter_rsp_src_ready),                              //  output,    width = 1,          .ready
		.av_response           (),                                                                                   // (terminated),                         
		.av_writeresponsevalid ()                                                                                    // (terminated),                         
	);

	DE10_Pro_QSYS_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (143),
		.PKT_ORI_BURST_SIZE_L      (141),
		.PKT_RESPONSE_STATUS_H     (140),
		.PKT_RESPONSE_STATUS_L     (139),
		.PKT_BURST_SIZE_H          (118),
		.PKT_BURST_SIZE_L          (116),
		.PKT_TRANS_LOCK            (107),
		.PKT_BEGIN_BURST           (123),
		.PKT_PROTECTION_H          (134),
		.PKT_PROTECTION_L          (132),
		.PKT_BURSTWRAP_H           (115),
		.PKT_BURSTWRAP_L           (113),
		.PKT_BYTE_CNT_H            (112),
		.PKT_BYTE_CNT_L            (109),
		.PKT_ADDR_H                (102),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (103),
		.PKT_TRANS_POSTED          (104),
		.PKT_TRANS_WRITE           (105),
		.PKT_TRANS_READ            (106),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (127),
		.PKT_SRC_ID_L              (125),
		.PKT_DEST_ID_H             (130),
		.PKT_DEST_ID_L             (128),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (153),
		.AVS_BURSTCOUNT_W          (4),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0)
	) address_span_extender_ddr4_cntl_agent (
		.clk                     (iopll_0_outclk1_clk),                                                 //   input,    width = 1,             clk.clk
		.reset                   (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (address_span_extender_ddr4_cntl_agent_m0_address),                    //  output,   width = 31,              m0.address
		.m0_burstcount           (address_span_extender_ddr4_cntl_agent_m0_burstcount),                 //  output,    width = 4,                .burstcount
		.m0_byteenable           (address_span_extender_ddr4_cntl_agent_m0_byteenable),                 //  output,    width = 8,                .byteenable
		.m0_debugaccess          (address_span_extender_ddr4_cntl_agent_m0_debugaccess),                //  output,    width = 1,                .debugaccess
		.m0_lock                 (address_span_extender_ddr4_cntl_agent_m0_lock),                       //  output,    width = 1,                .lock
		.m0_readdata             (address_span_extender_ddr4_cntl_agent_m0_readdata),                   //   input,   width = 64,                .readdata
		.m0_readdatavalid        (address_span_extender_ddr4_cntl_agent_m0_readdatavalid),              //   input,    width = 1,                .readdatavalid
		.m0_read                 (address_span_extender_ddr4_cntl_agent_m0_read),                       //  output,    width = 1,                .read
		.m0_waitrequest          (address_span_extender_ddr4_cntl_agent_m0_waitrequest),                //   input,    width = 1,                .waitrequest
		.m0_writedata            (address_span_extender_ddr4_cntl_agent_m0_writedata),                  //  output,   width = 64,                .writedata
		.m0_write                (address_span_extender_ddr4_cntl_agent_m0_write),                      //  output,    width = 1,                .write
		.rp_endofpacket          (address_span_extender_ddr4_cntl_agent_rp_endofpacket),                //  output,    width = 1,              rp.endofpacket
		.rp_ready                (address_span_extender_ddr4_cntl_agent_rp_ready),                      //   input,    width = 1,                .ready
		.rp_valid                (address_span_extender_ddr4_cntl_agent_rp_valid),                      //  output,    width = 1,                .valid
		.rp_data                 (address_span_extender_ddr4_cntl_agent_rp_data),                       //  output,  width = 153,                .data
		.rp_startofpacket        (address_span_extender_ddr4_cntl_agent_rp_startofpacket),              //  output,    width = 1,                .startofpacket
		.cp_ready                (address_span_extender_ddr4_cntl_cmd_width_adapter_src_ready),         //  output,    width = 1,              cp.ready
		.cp_valid                (address_span_extender_ddr4_cntl_cmd_width_adapter_src_valid),         //   input,    width = 1,                .valid
		.cp_data                 (address_span_extender_ddr4_cntl_cmd_width_adapter_src_data),          //   input,  width = 153,                .data
		.cp_startofpacket        (address_span_extender_ddr4_cntl_cmd_width_adapter_src_startofpacket), //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (address_span_extender_ddr4_cntl_cmd_width_adapter_src_endofpacket),   //   input,    width = 1,                .endofpacket
		.cp_channel              (address_span_extender_ddr4_cntl_cmd_width_adapter_src_channel),       //   input,    width = 5,                .channel
		.rf_sink_ready           (address_span_extender_ddr4_cntl_agent_rsp_fifo_out_ready),            //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (address_span_extender_ddr4_cntl_agent_rsp_fifo_out_valid),            //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (address_span_extender_ddr4_cntl_agent_rsp_fifo_out_startofpacket),    //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (address_span_extender_ddr4_cntl_agent_rsp_fifo_out_endofpacket),      //   input,    width = 1,                .endofpacket
		.rf_sink_data            (address_span_extender_ddr4_cntl_agent_rsp_fifo_out_data),             //   input,  width = 154,                .data
		.rf_source_ready         (address_span_extender_ddr4_cntl_agent_rf_source_ready),               //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (address_span_extender_ddr4_cntl_agent_rf_source_valid),               //  output,    width = 1,                .valid
		.rf_source_startofpacket (address_span_extender_ddr4_cntl_agent_rf_source_startofpacket),       //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (address_span_extender_ddr4_cntl_agent_rf_source_endofpacket),         //  output,    width = 1,                .endofpacket
		.rf_source_data          (address_span_extender_ddr4_cntl_agent_rf_source_data),                //  output,  width = 154,                .data
		.rdata_fifo_sink_ready   (address_span_extender_ddr4_cntl_agent_rdata_fifo_src_ready),          //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (address_span_extender_ddr4_cntl_agent_rdata_fifo_src_valid),          //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (address_span_extender_ddr4_cntl_agent_rdata_fifo_src_data),           //   input,   width = 66,                .data
		.rdata_fifo_src_ready    (address_span_extender_ddr4_cntl_agent_rdata_fifo_src_ready),          //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (address_span_extender_ddr4_cntl_agent_rdata_fifo_src_valid),          //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (address_span_extender_ddr4_cntl_agent_rdata_fifo_src_data),           //  output,   width = 66,                .data
		.m0_response             (2'b00),                                                               // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                 // (terminated),                               
	);

	DE10_Pro_QSYS_altera_avalon_sc_fifo_191_e5eqkcq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (154),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (0)
	) address_span_extender_ddr4_cntl_agent_rsp_fifo (
		.clk               (iopll_0_outclk1_clk),                                              //   input,    width = 1,       clk.clk
		.reset             (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset),     //   input,    width = 1, clk_reset.reset
		.in_data           (address_span_extender_ddr4_cntl_agent_rf_source_data),             //   input,  width = 154,        in.data
		.in_valid          (address_span_extender_ddr4_cntl_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (address_span_extender_ddr4_cntl_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (address_span_extender_ddr4_cntl_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (address_span_extender_ddr4_cntl_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (address_span_extender_ddr4_cntl_agent_rsp_fifo_out_data),          //  output,  width = 154,       out.data
		.out_valid         (address_span_extender_ddr4_cntl_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (address_span_extender_ddr4_cntl_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (address_span_extender_ddr4_cntl_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (address_span_extender_ddr4_cntl_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                            // (terminated),                         
		.csr_read          (1'b0),                                                             // (terminated),                         
		.csr_write         (1'b0),                                                             // (terminated),                         
		.csr_readdata      (),                                                                 // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                             // (terminated),                         
		.almost_full_data  (),                                                                 // (terminated),                         
		.almost_empty_data (),                                                                 // (terminated),                         
		.in_empty          (1'b0),                                                             // (terminated),                         
		.out_empty         (),                                                                 // (terminated),                         
		.in_error          (1'b0),                                                             // (terminated),                         
		.out_error         (),                                                                 // (terminated),                         
		.in_channel        (1'b0),                                                             // (terminated),                         
		.out_channel       ()                                                                  // (terminated),                         
	);

	DE10_Pro_QSYS_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (91),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (92),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (117),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0)
	) nios2_gen2_0_debug_mem_slave_agent (
		.clk                     (iopll_0_outclk1_clk),                                           //   input,    width = 1,             clk.clk
		.reset                   (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                //   input,    width = 1,       clk_reset.reset
		.m0_address              (nios2_gen2_0_debug_mem_slave_agent_m0_address),                 //  output,   width = 31,              m0.address
		.m0_burstcount           (nios2_gen2_0_debug_mem_slave_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (nios2_gen2_0_debug_mem_slave_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (nios2_gen2_0_debug_mem_slave_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (nios2_gen2_0_debug_mem_slave_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (nios2_gen2_0_debug_mem_slave_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (nios2_gen2_0_debug_mem_slave_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (nios2_gen2_0_debug_mem_slave_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (nios2_gen2_0_debug_mem_slave_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (nios2_gen2_0_debug_mem_slave_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (nios2_gen2_0_debug_mem_slave_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (nios2_gen2_0_debug_mem_slave_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (nios2_gen2_0_debug_mem_slave_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (nios2_gen2_0_debug_mem_slave_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (nios2_gen2_0_debug_mem_slave_agent_rp_data),                    //  output,  width = 117,                .data
		.rp_startofpacket        (nios2_gen2_0_debug_mem_slave_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                         //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                         //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_001_src_data),                                          //   input,  width = 117,                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                                 //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                   //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                       //   input,    width = 5,                .channel
		.rf_sink_ready           (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_data),          //   input,  width = 118,                .data
		.rf_source_ready         (nios2_gen2_0_debug_mem_slave_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (nios2_gen2_0_debug_mem_slave_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (nios2_gen2_0_debug_mem_slave_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (nios2_gen2_0_debug_mem_slave_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (nios2_gen2_0_debug_mem_slave_agent_rf_source_data),             //  output,  width = 118,                .data
		.rdata_fifo_sink_ready   (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                         // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                          // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                           // (terminated),                               
	);

	DE10_Pro_QSYS_altera_avalon_sc_fifo_191_e5eqkcq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (118),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (0)
	) nios2_gen2_0_debug_mem_slave_agent_rsp_fifo (
		.clk               (iopll_0_outclk1_clk),                                           //   input,    width = 1,       clk.clk
		.reset             (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                //   input,    width = 1, clk_reset.reset
		.in_data           (nios2_gen2_0_debug_mem_slave_agent_rf_source_data),             //   input,  width = 118,        in.data
		.in_valid          (nios2_gen2_0_debug_mem_slave_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (nios2_gen2_0_debug_mem_slave_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (nios2_gen2_0_debug_mem_slave_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (nios2_gen2_0_debug_mem_slave_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_data),          //  output,  width = 118,       out.data
		.out_valid         (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                         // (terminated),                         
		.csr_read          (1'b0),                                                          // (terminated),                         
		.csr_write         (1'b0),                                                          // (terminated),                         
		.csr_readdata      (),                                                              // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                          // (terminated),                         
		.almost_full_data  (),                                                              // (terminated),                         
		.almost_empty_data (),                                                              // (terminated),                         
		.in_empty          (1'b0),                                                          // (terminated),                         
		.out_empty         (),                                                              // (terminated),                         
		.in_error          (1'b0),                                                          // (terminated),                         
		.out_error         (),                                                              // (terminated),                         
		.in_channel        (1'b0),                                                          // (terminated),                         
		.out_channel       ()                                                               // (terminated),                         
	);

	DE10_Pro_QSYS_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (91),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (92),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (117),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0)
	) mm_clock_crossing_bridge_50m_s0_agent (
		.clk                     (iopll_0_outclk1_clk),                                              //   input,    width = 1,             clk.clk
		.reset                   (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset),     //   input,    width = 1,       clk_reset.reset
		.m0_address              (mm_clock_crossing_bridge_50m_s0_agent_m0_address),                 //  output,   width = 31,              m0.address
		.m0_burstcount           (mm_clock_crossing_bridge_50m_s0_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (mm_clock_crossing_bridge_50m_s0_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (mm_clock_crossing_bridge_50m_s0_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (mm_clock_crossing_bridge_50m_s0_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (mm_clock_crossing_bridge_50m_s0_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (mm_clock_crossing_bridge_50m_s0_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (mm_clock_crossing_bridge_50m_s0_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (mm_clock_crossing_bridge_50m_s0_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (mm_clock_crossing_bridge_50m_s0_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (mm_clock_crossing_bridge_50m_s0_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (mm_clock_crossing_bridge_50m_s0_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (mm_clock_crossing_bridge_50m_s0_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (mm_clock_crossing_bridge_50m_s0_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (mm_clock_crossing_bridge_50m_s0_agent_rp_data),                    //  output,  width = 117,                .data
		.rp_startofpacket        (mm_clock_crossing_bridge_50m_s0_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                            //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                            //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_002_src_data),                                             //   input,  width = 117,                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                    //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                      //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                          //   input,    width = 5,                .channel
		.rf_sink_ready           (mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_data),          //   input,  width = 118,                .data
		.rf_source_ready         (mm_clock_crossing_bridge_50m_s0_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (mm_clock_crossing_bridge_50m_s0_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (mm_clock_crossing_bridge_50m_s0_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (mm_clock_crossing_bridge_50m_s0_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (mm_clock_crossing_bridge_50m_s0_agent_rf_source_data),             //  output,  width = 118,                .data
		.rdata_fifo_sink_ready   (mm_clock_crossing_bridge_50m_s0_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (mm_clock_crossing_bridge_50m_s0_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (mm_clock_crossing_bridge_50m_s0_agent_rdata_fifo_src_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (mm_clock_crossing_bridge_50m_s0_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (mm_clock_crossing_bridge_50m_s0_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (mm_clock_crossing_bridge_50m_s0_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                            // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                             // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                              // (terminated),                               
	);

	DE10_Pro_QSYS_altera_avalon_sc_fifo_191_e5eqkcq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (118),
		.FIFO_DEPTH          (9),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (0)
	) mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo (
		.clk               (iopll_0_outclk1_clk),                                              //   input,    width = 1,       clk.clk
		.reset             (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset),     //   input,    width = 1, clk_reset.reset
		.in_data           (mm_clock_crossing_bridge_50m_s0_agent_rf_source_data),             //   input,  width = 118,        in.data
		.in_valid          (mm_clock_crossing_bridge_50m_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (mm_clock_crossing_bridge_50m_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (mm_clock_crossing_bridge_50m_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (mm_clock_crossing_bridge_50m_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_data),          //  output,  width = 118,       out.data
		.out_valid         (mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mm_clock_crossing_bridge_50m_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                            // (terminated),                         
		.csr_read          (1'b0),                                                             // (terminated),                         
		.csr_write         (1'b0),                                                             // (terminated),                         
		.csr_readdata      (),                                                                 // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                             // (terminated),                         
		.almost_full_data  (),                                                                 // (terminated),                         
		.almost_empty_data (),                                                                 // (terminated),                         
		.in_empty          (1'b0),                                                             // (terminated),                         
		.out_empty         (),                                                                 // (terminated),                         
		.in_error          (1'b0),                                                             // (terminated),                         
		.out_error         (),                                                                 // (terminated),                         
		.in_channel        (1'b0),                                                             // (terminated),                         
		.out_channel       ()                                                                  // (terminated),                         
	);

	DE10_Pro_QSYS_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (91),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (92),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (117),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0)
	) onchip_memory2_0_s1_agent (
		.clk                     (iopll_0_outclk1_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (nios2_gen2_0_reset_reset_bridge_in_reset_reset),       //   input,    width = 1,       clk_reset.reset
		.m0_address              (onchip_memory2_0_s1_agent_m0_address),                 //  output,   width = 31,              m0.address
		.m0_burstcount           (onchip_memory2_0_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (onchip_memory2_0_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (onchip_memory2_0_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (onchip_memory2_0_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (onchip_memory2_0_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (onchip_memory2_0_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (onchip_memory2_0_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (onchip_memory2_0_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (onchip_memory2_0_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (onchip_memory2_0_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (onchip_memory2_0_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (onchip_memory2_0_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (onchip_memory2_0_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (onchip_memory2_0_s1_agent_rp_data),                    //  output,  width = 117,                .data
		.rp_startofpacket        (onchip_memory2_0_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_003_src_data),                                 //   input,  width = 117,                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                              //   input,    width = 5,                .channel
		.rf_sink_ready           (onchip_memory2_0_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (onchip_memory2_0_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (onchip_memory2_0_s1_agent_rsp_fifo_out_data),          //   input,  width = 118,                .data
		.rf_source_ready         (onchip_memory2_0_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (onchip_memory2_0_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (onchip_memory2_0_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (onchip_memory2_0_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (onchip_memory2_0_s1_agent_rf_source_data),             //  output,  width = 118,                .data
		.rdata_fifo_sink_ready   (onchip_memory2_0_s1_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (onchip_memory2_0_s1_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (onchip_memory2_0_s1_agent_rdata_fifo_src_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (onchip_memory2_0_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (onchip_memory2_0_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (onchip_memory2_0_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                 // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	DE10_Pro_QSYS_altera_avalon_sc_fifo_191_e5eqkcq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (118),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (0)
	) onchip_memory2_0_s1_agent_rsp_fifo (
		.clk               (iopll_0_outclk1_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (nios2_gen2_0_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.in_data           (onchip_memory2_0_s1_agent_rf_source_data),             //   input,  width = 118,        in.data
		.in_valid          (onchip_memory2_0_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (onchip_memory2_0_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (onchip_memory2_0_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (onchip_memory2_0_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (onchip_memory2_0_s1_agent_rsp_fifo_out_data),          //  output,  width = 118,       out.data
		.out_valid         (onchip_memory2_0_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (onchip_memory2_0_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	DE10_Pro_QSYS_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (91),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (92),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (117),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0)
	) address_span_extender_ddr4_windowed_slave_agent (
		.clk                     (iopll_0_outclk1_clk),                                                        //   input,    width = 1,             clk.clk
		.reset                   (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset),               //   input,    width = 1,       clk_reset.reset
		.m0_address              (address_span_extender_ddr4_windowed_slave_agent_m0_address),                 //  output,   width = 31,              m0.address
		.m0_burstcount           (address_span_extender_ddr4_windowed_slave_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (address_span_extender_ddr4_windowed_slave_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (address_span_extender_ddr4_windowed_slave_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (address_span_extender_ddr4_windowed_slave_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (address_span_extender_ddr4_windowed_slave_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (address_span_extender_ddr4_windowed_slave_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (address_span_extender_ddr4_windowed_slave_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (address_span_extender_ddr4_windowed_slave_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (address_span_extender_ddr4_windowed_slave_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (address_span_extender_ddr4_windowed_slave_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (address_span_extender_ddr4_windowed_slave_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (address_span_extender_ddr4_windowed_slave_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (address_span_extender_ddr4_windowed_slave_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (address_span_extender_ddr4_windowed_slave_agent_rp_data),                    //  output,  width = 117,                .data
		.rp_startofpacket        (address_span_extender_ddr4_windowed_slave_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                                                      //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                                                      //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_004_src_data),                                                       //   input,  width = 117,                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                                              //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                                                //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                                                    //   input,    width = 5,                .channel
		.rf_sink_ready           (address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_data),          //   input,  width = 118,                .data
		.rf_source_ready         (address_span_extender_ddr4_windowed_slave_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (address_span_extender_ddr4_windowed_slave_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (address_span_extender_ddr4_windowed_slave_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (address_span_extender_ddr4_windowed_slave_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (address_span_extender_ddr4_windowed_slave_agent_rf_source_data),             //  output,  width = 118,                .data
		.rdata_fifo_sink_ready   (address_span_extender_ddr4_windowed_slave_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (address_span_extender_ddr4_windowed_slave_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (address_span_extender_ddr4_windowed_slave_agent_rdata_fifo_src_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (address_span_extender_ddr4_windowed_slave_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (address_span_extender_ddr4_windowed_slave_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (address_span_extender_ddr4_windowed_slave_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                      // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                       // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                        // (terminated),                               
	);

	DE10_Pro_QSYS_altera_avalon_sc_fifo_191_e5eqkcq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (118),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (0)
	) address_span_extender_ddr4_windowed_slave_agent_rsp_fifo (
		.clk               (iopll_0_outclk1_clk),                                                        //   input,    width = 1,       clk.clk
		.reset             (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset),               //   input,    width = 1, clk_reset.reset
		.in_data           (address_span_extender_ddr4_windowed_slave_agent_rf_source_data),             //   input,  width = 118,        in.data
		.in_valid          (address_span_extender_ddr4_windowed_slave_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (address_span_extender_ddr4_windowed_slave_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (address_span_extender_ddr4_windowed_slave_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (address_span_extender_ddr4_windowed_slave_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_data),          //  output,  width = 118,       out.data
		.out_valid         (address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (address_span_extender_ddr4_windowed_slave_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                                      // (terminated),                         
		.csr_read          (1'b0),                                                                       // (terminated),                         
		.csr_write         (1'b0),                                                                       // (terminated),                         
		.csr_readdata      (),                                                                           // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                       // (terminated),                         
		.almost_full_data  (),                                                                           // (terminated),                         
		.almost_empty_data (),                                                                           // (terminated),                         
		.in_empty          (1'b0),                                                                       // (terminated),                         
		.out_empty         (),                                                                           // (terminated),                         
		.in_error          (1'b0),                                                                       // (terminated),                         
		.out_error         (),                                                                           // (terminated),                         
		.in_channel        (1'b0),                                                                       // (terminated),                         
		.out_channel       ()                                                                            // (terminated),                         
	);

	DE10_Pro_QSYS_altera_merlin_router_191_6rjvhvy router (
		.sink_ready         (nios2_gen2_0_data_master_agent_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (nios2_gen2_0_data_master_agent_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (nios2_gen2_0_data_master_agent_cp_data),          //   input,  width = 117,          .data
		.sink_startofpacket (nios2_gen2_0_data_master_agent_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (nios2_gen2_0_data_master_agent_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (iopll_0_outclk1_clk),                             //   input,    width = 1,       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                 //  output,  width = 117,          .data
		.src_channel        (router_src_channel),                              //  output,    width = 5,          .channel
		.src_startofpacket  (router_src_startofpacket),                        //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                           //  output,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_router_191_ukq4rja router_001 (
		.sink_ready         (nios2_gen2_0_instruction_master_agent_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (nios2_gen2_0_instruction_master_agent_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (nios2_gen2_0_instruction_master_agent_cp_data),          //   input,  width = 117,          .data
		.sink_startofpacket (nios2_gen2_0_instruction_master_agent_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (nios2_gen2_0_instruction_master_agent_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (iopll_0_outclk1_clk),                                    //   input,    width = 1,       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                   //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                   //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                    //  output,  width = 117,          .data
		.src_channel        (router_001_src_channel),                                 //  output,    width = 5,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                           //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                              //  output,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_router_191_aemsvzq router_002 (
		.sink_ready         (address_span_extender_ddr4_cntl_agent_rp_ready),               //  output,    width = 1,      sink.ready
		.sink_valid         (address_span_extender_ddr4_cntl_agent_rp_valid),               //   input,    width = 1,          .valid
		.sink_data          (address_span_extender_ddr4_cntl_agent_rp_data),                //   input,  width = 153,          .data
		.sink_startofpacket (address_span_extender_ddr4_cntl_agent_rp_startofpacket),       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (address_span_extender_ddr4_cntl_agent_rp_endofpacket),         //   input,    width = 1,          .endofpacket
		.clk                (iopll_0_outclk1_clk),                                          //   input,    width = 1,       clk.clk
		.reset              (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                         //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                         //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                          //  output,  width = 153,          .data
		.src_channel        (router_002_src_channel),                                       //  output,    width = 5,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                    //  output,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_router_191_g6mmbrq router_003 (
		.sink_ready         (nios2_gen2_0_debug_mem_slave_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (nios2_gen2_0_debug_mem_slave_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (nios2_gen2_0_debug_mem_slave_agent_rp_data),          //   input,  width = 117,          .data
		.sink_startofpacket (nios2_gen2_0_debug_mem_slave_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (nios2_gen2_0_debug_mem_slave_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (iopll_0_outclk1_clk),                                 //   input,    width = 1,       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),      //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                                //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                                //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                                 //  output,  width = 117,          .data
		.src_channel        (router_003_src_channel),                              //  output,    width = 5,          .channel
		.src_startofpacket  (router_003_src_startofpacket),                        //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                           //  output,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_router_191_t7chpka router_004 (
		.sink_ready         (mm_clock_crossing_bridge_50m_s0_agent_rp_ready),               //  output,    width = 1,      sink.ready
		.sink_valid         (mm_clock_crossing_bridge_50m_s0_agent_rp_valid),               //   input,    width = 1,          .valid
		.sink_data          (mm_clock_crossing_bridge_50m_s0_agent_rp_data),                //   input,  width = 117,          .data
		.sink_startofpacket (mm_clock_crossing_bridge_50m_s0_agent_rp_startofpacket),       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (mm_clock_crossing_bridge_50m_s0_agent_rp_endofpacket),         //   input,    width = 1,          .endofpacket
		.clk                (iopll_0_outclk1_clk),                                          //   input,    width = 1,       clk.clk
		.reset              (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_004_src_ready),                                         //   input,    width = 1,       src.ready
		.src_valid          (router_004_src_valid),                                         //  output,    width = 1,          .valid
		.src_data           (router_004_src_data),                                          //  output,  width = 117,          .data
		.src_channel        (router_004_src_channel),                                       //  output,    width = 5,          .channel
		.src_startofpacket  (router_004_src_startofpacket),                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                    //  output,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_router_191_g6mmbrq router_005 (
		.sink_ready         (onchip_memory2_0_s1_agent_rp_ready),             //  output,    width = 1,      sink.ready
		.sink_valid         (onchip_memory2_0_s1_agent_rp_valid),             //   input,    width = 1,          .valid
		.sink_data          (onchip_memory2_0_s1_agent_rp_data),              //   input,  width = 117,          .data
		.sink_startofpacket (onchip_memory2_0_s1_agent_rp_startofpacket),     //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (onchip_memory2_0_s1_agent_rp_endofpacket),       //   input,    width = 1,          .endofpacket
		.clk                (iopll_0_outclk1_clk),                            //   input,    width = 1,       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_005_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid          (router_005_src_valid),                           //  output,    width = 1,          .valid
		.src_data           (router_005_src_data),                            //  output,  width = 117,          .data
		.src_channel        (router_005_src_channel),                         //  output,    width = 5,          .channel
		.src_startofpacket  (router_005_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_router_191_t7chpka router_006 (
		.sink_ready         (address_span_extender_ddr4_windowed_slave_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (address_span_extender_ddr4_windowed_slave_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (address_span_extender_ddr4_windowed_slave_agent_rp_data),          //   input,  width = 117,          .data
		.sink_startofpacket (address_span_extender_ddr4_windowed_slave_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (address_span_extender_ddr4_windowed_slave_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (iopll_0_outclk1_clk),                                              //   input,    width = 1,       clk.clk
		.reset              (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset),     //   input,    width = 1, clk_reset.reset
		.src_ready          (router_006_src_ready),                                             //   input,    width = 1,       src.ready
		.src_valid          (router_006_src_valid),                                             //  output,    width = 1,          .valid
		.src_data           (router_006_src_data),                                              //  output,  width = 117,          .data
		.src_channel        (router_006_src_channel),                                           //  output,    width = 5,          .channel
		.src_startofpacket  (router_006_src_startofpacket),                                     //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                                        //  output,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_traffic_limiter_191_kcba44q #(
		.SYNC_RESET                (0),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (92),
		.PKT_SRC_ID_H              (91),
		.PKT_SRC_ID_L              (89),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (73),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.MAX_OUTSTANDING_RESPONSES (9),
		.PIPELINED                 (0),
		.ST_DATA_W                 (117),
		.ST_CHANNEL_W              (5),
		.VALID_WIDTH               (5),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) nios2_gen2_0_data_master_limiter (
		.clk                    (iopll_0_outclk1_clk),                                    //   input,    width = 1,       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                       //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                       //   input,    width = 1,          .valid
		.cmd_sink_data          (router_src_data),                                        //   input,  width = 117,          .data
		.cmd_sink_channel       (router_src_channel),                                     //   input,    width = 5,          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                               //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                 //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (nios2_gen2_0_data_master_limiter_cmd_src_ready),         //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (nios2_gen2_0_data_master_limiter_cmd_src_data),          //  output,  width = 117,          .data
		.cmd_src_channel        (nios2_gen2_0_data_master_limiter_cmd_src_channel),       //  output,    width = 5,          .channel
		.cmd_src_startofpacket  (nios2_gen2_0_data_master_limiter_cmd_src_startofpacket), //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (nios2_gen2_0_data_master_limiter_cmd_src_endofpacket),   //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                      //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                      //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                    //   input,    width = 5,          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                       //   input,  width = 117,          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                              //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (nios2_gen2_0_data_master_limiter_rsp_src_ready),         //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (nios2_gen2_0_data_master_limiter_rsp_src_valid),         //  output,    width = 1,          .valid
		.rsp_src_data           (nios2_gen2_0_data_master_limiter_rsp_src_data),          //  output,  width = 117,          .data
		.rsp_src_channel        (nios2_gen2_0_data_master_limiter_rsp_src_channel),       //  output,    width = 5,          .channel
		.rsp_src_startofpacket  (nios2_gen2_0_data_master_limiter_rsp_src_startofpacket), //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (nios2_gen2_0_data_master_limiter_rsp_src_endofpacket),   //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (nios2_gen2_0_data_master_limiter_cmd_valid_data)         //  output,    width = 5, cmd_valid.data
	);

	DE10_Pro_QSYS_altera_merlin_traffic_limiter_191_kcba44q #(
		.SYNC_RESET                (0),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (92),
		.PKT_SRC_ID_H              (91),
		.PKT_SRC_ID_L              (89),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (73),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.MAX_OUTSTANDING_RESPONSES (2),
		.PIPELINED                 (0),
		.ST_DATA_W                 (117),
		.ST_CHANNEL_W              (5),
		.VALID_WIDTH               (5),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) nios2_gen2_0_instruction_master_limiter (
		.clk                    (iopll_0_outclk1_clk),                                           //   input,    width = 1,       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                          //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                          //   input,    width = 1,          .valid
		.cmd_sink_data          (router_001_src_data),                                           //   input,  width = 117,          .data
		.cmd_sink_channel       (router_001_src_channel),                                        //   input,    width = 5,          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                                  //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                                    //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (nios2_gen2_0_instruction_master_limiter_cmd_src_ready),         //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (nios2_gen2_0_instruction_master_limiter_cmd_src_data),          //  output,  width = 117,          .data
		.cmd_src_channel        (nios2_gen2_0_instruction_master_limiter_cmd_src_channel),       //  output,    width = 5,          .channel
		.cmd_src_startofpacket  (nios2_gen2_0_instruction_master_limiter_cmd_src_startofpacket), //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (nios2_gen2_0_instruction_master_limiter_cmd_src_endofpacket),   //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                                         //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                                         //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                                       //   input,    width = 5,          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                                          //   input,  width = 117,          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                                 //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                   //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (nios2_gen2_0_instruction_master_limiter_rsp_src_ready),         //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (nios2_gen2_0_instruction_master_limiter_rsp_src_valid),         //  output,    width = 1,          .valid
		.rsp_src_data           (nios2_gen2_0_instruction_master_limiter_rsp_src_data),          //  output,  width = 117,          .data
		.rsp_src_channel        (nios2_gen2_0_instruction_master_limiter_rsp_src_channel),       //  output,    width = 5,          .channel
		.rsp_src_startofpacket  (nios2_gen2_0_instruction_master_limiter_rsp_src_startofpacket), //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (nios2_gen2_0_instruction_master_limiter_rsp_src_endofpacket),   //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (nios2_gen2_0_instruction_master_limiter_cmd_valid_data)         //  output,    width = 5, cmd_valid.data
	);

	DE10_Pro_QSYS_altera_merlin_demultiplexer_191_w3n6oqa cmd_demux (
		.clk                (iopll_0_outclk1_clk),                                    //   input,    width = 1,        clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),         //   input,    width = 1,  clk_reset.reset
		.sink_ready         (nios2_gen2_0_data_master_limiter_cmd_src_ready),         //  output,    width = 1,       sink.ready
		.sink_channel       (nios2_gen2_0_data_master_limiter_cmd_src_channel),       //   input,    width = 5,           .channel
		.sink_data          (nios2_gen2_0_data_master_limiter_cmd_src_data),          //   input,  width = 117,           .data
		.sink_startofpacket (nios2_gen2_0_data_master_limiter_cmd_src_startofpacket), //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (nios2_gen2_0_data_master_limiter_cmd_src_endofpacket),   //   input,    width = 1,           .endofpacket
		.sink_valid         (nios2_gen2_0_data_master_limiter_cmd_valid_data),        //   input,    width = 5, sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                   //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                   //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_src0_data),                                    //  output,  width = 117,           .data
		.src0_channel       (cmd_demux_src0_channel),                                 //  output,    width = 5,           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                           //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                             //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                   //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                   //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_src1_data),                                    //  output,  width = 117,           .data
		.src1_channel       (cmd_demux_src1_channel),                                 //  output,    width = 5,           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                           //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                             //  output,    width = 1,           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                   //   input,    width = 1,       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                   //  output,    width = 1,           .valid
		.src2_data          (cmd_demux_src2_data),                                    //  output,  width = 117,           .data
		.src2_channel       (cmd_demux_src2_channel),                                 //  output,    width = 5,           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                           //  output,    width = 1,           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                             //  output,    width = 1,           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                                   //   input,    width = 1,       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                                   //  output,    width = 1,           .valid
		.src3_data          (cmd_demux_src3_data),                                    //  output,  width = 117,           .data
		.src3_channel       (cmd_demux_src3_channel),                                 //  output,    width = 5,           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                           //  output,    width = 1,           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket),                             //  output,    width = 1,           .endofpacket
		.src4_ready         (cmd_demux_src4_ready),                                   //   input,    width = 1,       src4.ready
		.src4_valid         (cmd_demux_src4_valid),                                   //  output,    width = 1,           .valid
		.src4_data          (cmd_demux_src4_data),                                    //  output,  width = 117,           .data
		.src4_channel       (cmd_demux_src4_channel),                                 //  output,    width = 5,           .channel
		.src4_startofpacket (cmd_demux_src4_startofpacket),                           //  output,    width = 1,           .startofpacket
		.src4_endofpacket   (cmd_demux_src4_endofpacket)                              //  output,    width = 1,           .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_demultiplexer_191_2pnyoea cmd_demux_001 (
		.clk                (iopll_0_outclk1_clk),                                           //   input,    width = 1,        clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                //   input,    width = 1,  clk_reset.reset
		.sink_ready         (nios2_gen2_0_instruction_master_limiter_cmd_src_ready),         //  output,    width = 1,       sink.ready
		.sink_channel       (nios2_gen2_0_instruction_master_limiter_cmd_src_channel),       //   input,    width = 5,           .channel
		.sink_data          (nios2_gen2_0_instruction_master_limiter_cmd_src_data),          //   input,  width = 117,           .data
		.sink_startofpacket (nios2_gen2_0_instruction_master_limiter_cmd_src_startofpacket), //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (nios2_gen2_0_instruction_master_limiter_cmd_src_endofpacket),   //   input,    width = 1,           .endofpacket
		.sink_valid         (nios2_gen2_0_instruction_master_limiter_cmd_valid_data),        //   input,    width = 5, sink_valid.data
		.src0_ready         (cmd_demux_001_src0_ready),                                      //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                                      //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_001_src0_data),                                       //  output,  width = 117,           .data
		.src0_channel       (cmd_demux_001_src0_channel),                                    //  output,    width = 5,           .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                              //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                                //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                                      //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                                      //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_001_src1_data),                                       //  output,  width = 117,           .data
		.src1_channel       (cmd_demux_001_src1_channel),                                    //  output,    width = 5,           .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                              //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket)                                 //  output,    width = 1,           .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_multiplexer_191_npgh5ha cmd_mux (
		.clk                 (iopll_0_outclk1_clk),                                          //   input,    width = 1,       clk.clk
		.reset               (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                            //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                            //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                             //  output,  width = 117,          .data
		.src_channel         (cmd_mux_src_channel),                                          //  output,    width = 5,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                    //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                      //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                                       //   input,    width = 5,          .channel
		.sink0_data          (cmd_demux_src0_data),                                          //   input,  width = 117,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                                    //   input,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_multiplexer_191_emgg7ja cmd_mux_001 (
		.clk                 (iopll_0_outclk1_clk),                            //   input,    width = 1,       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                          //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                           //  output,  width = 117,          .data
		.src_channel         (cmd_mux_001_src_channel),                        //  output,    width = 5,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                    //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                           //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                           //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                         //   input,    width = 5,          .channel
		.sink0_data          (cmd_demux_src1_data),                            //   input,  width = 117,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                       //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                       //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                     //   input,    width = 5,          .channel
		.sink1_data          (cmd_demux_001_src0_data),                        //   input,  width = 117,          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),               //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)                  //   input,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_multiplexer_191_npgh5ha cmd_mux_002 (
		.clk                 (iopll_0_outclk1_clk),                                          //   input,    width = 1,       clk.clk
		.reset               (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                        //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                        //  output,    width = 1,          .valid
		.src_data            (cmd_mux_002_src_data),                                         //  output,  width = 117,          .data
		.src_channel         (cmd_mux_002_src_channel),                                      //  output,    width = 5,          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                                //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                                  //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src2_channel),                                       //   input,    width = 5,          .channel
		.sink0_data          (cmd_demux_src2_data),                                          //   input,  width = 117,          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket)                                    //   input,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_multiplexer_191_emgg7ja cmd_mux_003 (
		.clk                 (iopll_0_outclk1_clk),                            //   input,    width = 1,       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_003_src_valid),                          //  output,    width = 1,          .valid
		.src_data            (cmd_mux_003_src_data),                           //  output,  width = 117,          .data
		.src_channel         (cmd_mux_003_src_channel),                        //  output,    width = 5,          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                    //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                           //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                           //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src3_channel),                         //   input,    width = 5,          .channel
		.sink0_data          (cmd_demux_src3_data),                            //   input,  width = 117,          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),                       //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),                       //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),                     //   input,    width = 5,          .channel
		.sink1_data          (cmd_demux_001_src1_data),                        //   input,  width = 117,          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),               //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)                  //   input,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_multiplexer_191_npgh5ha cmd_mux_004 (
		.clk                 (iopll_0_outclk1_clk),                                          //   input,    width = 1,       clk.clk
		.reset               (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                                        //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_004_src_valid),                                        //  output,    width = 1,          .valid
		.src_data            (cmd_mux_004_src_data),                                         //  output,  width = 117,          .data
		.src_channel         (cmd_mux_004_src_channel),                                      //  output,    width = 5,          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                                //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                                  //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src4_ready),                                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src4_valid),                                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src4_channel),                                       //   input,    width = 5,          .channel
		.sink0_data          (cmd_demux_src4_data),                                          //   input,  width = 117,          .data
		.sink0_startofpacket (cmd_demux_src4_startofpacket),                                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src4_endofpacket)                                    //   input,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_demultiplexer_191_o5l2vxq rsp_demux (
		.clk                (iopll_0_outclk1_clk),                                                 //   input,    width = 1,       clk.clk
		.reset              (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.sink_ready         (address_span_extender_ddr4_cntl_rsp_width_adapter_src_ready),         //  output,    width = 1,      sink.ready
		.sink_channel       (address_span_extender_ddr4_cntl_rsp_width_adapter_src_channel),       //   input,    width = 5,          .channel
		.sink_data          (address_span_extender_ddr4_cntl_rsp_width_adapter_src_data),          //   input,  width = 117,          .data
		.sink_startofpacket (address_span_extender_ddr4_cntl_rsp_width_adapter_src_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (address_span_extender_ddr4_cntl_rsp_width_adapter_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink_valid         (address_span_extender_ddr4_cntl_rsp_width_adapter_src_valid),         //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                                //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                                //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                                 //  output,  width = 117,          .data
		.src0_channel       (rsp_demux_src0_channel),                                              //  output,    width = 5,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                                        //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                                           //  output,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_demultiplexer_191_l52l7ka rsp_demux_001 (
		.clk                (iopll_0_outclk1_clk),                            //   input,    width = 1,       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_003_src_ready),                           //  output,    width = 1,      sink.ready
		.sink_channel       (router_003_src_channel),                         //   input,    width = 5,          .channel
		.sink_data          (router_003_src_data),                            //   input,  width = 117,          .data
		.sink_startofpacket (router_003_src_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink_valid         (router_003_src_valid),                           //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                       //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                       //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                        //  output,  width = 117,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                     //  output,    width = 5,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),               //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                 //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                       //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                       //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_001_src1_data),                        //  output,  width = 117,          .data
		.src1_channel       (rsp_demux_001_src1_channel),                     //  output,    width = 5,          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),               //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                  //  output,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_demultiplexer_191_o5l2vxq rsp_demux_002 (
		.clk                (iopll_0_outclk1_clk),                                          //   input,    width = 1,       clk.clk
		.reset              (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_004_src_ready),                                         //  output,    width = 1,      sink.ready
		.sink_channel       (router_004_src_channel),                                       //   input,    width = 5,          .channel
		.sink_data          (router_004_src_data),                                          //   input,  width = 117,          .data
		.sink_startofpacket (router_004_src_startofpacket),                                 //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                                   //   input,    width = 1,          .endofpacket
		.sink_valid         (router_004_src_valid),                                         //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                                     //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                                     //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_002_src0_data),                                      //  output,  width = 117,          .data
		.src0_channel       (rsp_demux_002_src0_channel),                                   //  output,    width = 5,          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                             //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                                //  output,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_demultiplexer_191_l52l7ka rsp_demux_003 (
		.clk                (iopll_0_outclk1_clk),                            //   input,    width = 1,       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_005_src_ready),                           //  output,    width = 1,      sink.ready
		.sink_channel       (router_005_src_channel),                         //   input,    width = 5,          .channel
		.sink_data          (router_005_src_data),                            //   input,  width = 117,          .data
		.sink_startofpacket (router_005_src_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink_valid         (router_005_src_valid),                           //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                       //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                       //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_003_src0_data),                        //  output,  width = 117,          .data
		.src0_channel       (rsp_demux_003_src0_channel),                     //  output,    width = 5,          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),               //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),                 //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                       //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                       //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_003_src1_data),                        //  output,  width = 117,          .data
		.src1_channel       (rsp_demux_003_src1_channel),                     //  output,    width = 5,          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),               //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket)                  //  output,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_demultiplexer_191_o5l2vxq rsp_demux_004 (
		.clk                (iopll_0_outclk1_clk),                                          //   input,    width = 1,       clk.clk
		.reset              (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_006_src_ready),                                         //  output,    width = 1,      sink.ready
		.sink_channel       (router_006_src_channel),                                       //   input,    width = 5,          .channel
		.sink_data          (router_006_src_data),                                          //   input,  width = 117,          .data
		.sink_startofpacket (router_006_src_startofpacket),                                 //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                                   //   input,    width = 1,          .endofpacket
		.sink_valid         (router_006_src_valid),                                         //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                                     //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                                     //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_004_src0_data),                                      //  output,  width = 117,          .data
		.src0_channel       (rsp_demux_004_src0_channel),                                   //  output,    width = 5,          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),                             //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)                                //  output,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_multiplexer_191_nybzrlq rsp_mux (
		.clk                 (iopll_0_outclk1_clk),                            //   input,    width = 1,       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                              //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                              //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                               //  output,  width = 117,          .data
		.src_channel         (rsp_mux_src_channel),                            //  output,    width = 5,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                      //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                        //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                           //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                           //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                         //   input,    width = 5,          .channel
		.sink0_data          (rsp_demux_src0_data),                            //   input,  width = 117,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                       //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                       //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                     //   input,    width = 5,          .channel
		.sink1_data          (rsp_demux_001_src0_data),                        //   input,  width = 117,          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),               //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                 //   input,    width = 1,          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                       //  output,    width = 1,     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                       //   input,    width = 1,          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                     //   input,    width = 5,          .channel
		.sink2_data          (rsp_demux_002_src0_data),                        //   input,  width = 117,          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),               //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),                 //   input,    width = 1,          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),                       //  output,    width = 1,     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),                       //   input,    width = 1,          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),                     //   input,    width = 5,          .channel
		.sink3_data          (rsp_demux_003_src0_data),                        //   input,  width = 117,          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),               //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket),                 //   input,    width = 1,          .endofpacket
		.sink4_ready         (rsp_demux_004_src0_ready),                       //  output,    width = 1,     sink4.ready
		.sink4_valid         (rsp_demux_004_src0_valid),                       //   input,    width = 1,          .valid
		.sink4_channel       (rsp_demux_004_src0_channel),                     //   input,    width = 5,          .channel
		.sink4_data          (rsp_demux_004_src0_data),                        //   input,  width = 117,          .data
		.sink4_startofpacket (rsp_demux_004_src0_startofpacket),               //   input,    width = 1,          .startofpacket
		.sink4_endofpacket   (rsp_demux_004_src0_endofpacket)                  //   input,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_multiplexer_191_vauw5qq rsp_mux_001 (
		.clk                 (iopll_0_outclk1_clk),                            //   input,    width = 1,       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_001_src_valid),                          //  output,    width = 1,          .valid
		.src_data            (rsp_mux_001_src_data),                           //  output,  width = 117,          .data
		.src_channel         (rsp_mux_001_src_channel),                        //  output,    width = 5,          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                    //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_001_src1_ready),                       //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_001_src1_valid),                       //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_001_src1_channel),                     //   input,    width = 5,          .channel
		.sink0_data          (rsp_demux_001_src1_data),                        //   input,  width = 117,          .data
		.sink0_startofpacket (rsp_demux_001_src1_startofpacket),               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src1_endofpacket),                 //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_003_src1_ready),                       //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_003_src1_valid),                       //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_003_src1_channel),                     //   input,    width = 5,          .channel
		.sink1_data          (rsp_demux_003_src1_data),                        //   input,  width = 117,          .data
		.sink1_startofpacket (rsp_demux_003_src1_startofpacket),               //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_003_src1_endofpacket)                  //   input,    width = 1,          .endofpacket
	);

	DE10_Pro_QSYS_altera_merlin_width_adapter_191_ghqhaki #(
		.IN_PKT_ADDR_H                 (66),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (76),
		.IN_PKT_BYTE_CNT_L             (73),
		.IN_PKT_TRANS_COMPRESSED_READ  (67),
		.IN_PKT_TRANS_WRITE            (69),
		.IN_PKT_BURSTWRAP_H            (79),
		.IN_PKT_BURSTWRAP_L            (77),
		.IN_PKT_BURST_SIZE_H           (82),
		.IN_PKT_BURST_SIZE_L           (80),
		.IN_PKT_RESPONSE_STATUS_H      (104),
		.IN_PKT_RESPONSE_STATUS_L      (103),
		.IN_PKT_TRANS_EXCLUSIVE        (72),
		.IN_PKT_BURST_TYPE_H           (84),
		.IN_PKT_BURST_TYPE_L           (83),
		.IN_PKT_ORI_BURST_SIZE_L       (105),
		.IN_PKT_ORI_BURST_SIZE_H       (107),
		.IN_ST_DATA_W                  (117),
		.OUT_PKT_ADDR_H                (102),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (112),
		.OUT_PKT_BYTE_CNT_L            (109),
		.OUT_PKT_TRANS_COMPRESSED_READ (103),
		.OUT_PKT_BURST_SIZE_H          (118),
		.OUT_PKT_BURST_SIZE_L          (116),
		.OUT_PKT_RESPONSE_STATUS_H     (140),
		.OUT_PKT_RESPONSE_STATUS_L     (139),
		.OUT_PKT_TRANS_EXCLUSIVE       (108),
		.OUT_PKT_BURST_TYPE_H          (120),
		.OUT_PKT_BURST_TYPE_L          (119),
		.OUT_PKT_ORI_BURST_SIZE_L      (141),
		.OUT_PKT_ORI_BURST_SIZE_H      (143),
		.OUT_ST_DATA_W                 (153),
		.ST_CHANNEL_W                  (5),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.SYNC_RESET                    (0)
	) address_span_extender_ddr4_cntl_cmd_width_adapter (
		.clk                  (iopll_0_outclk1_clk),                                                 //   input,    width = 1,       clk.clk
		.reset                (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_src_valid),                                                   //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_src_channel),                                                 //   input,    width = 5,          .channel
		.in_startofpacket     (cmd_mux_src_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_src_endofpacket),                                             //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_src_ready),                                                   //  output,    width = 1,          .ready
		.in_data              (cmd_mux_src_data),                                                    //   input,  width = 117,          .data
		.out_endofpacket      (address_span_extender_ddr4_cntl_cmd_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (address_span_extender_ddr4_cntl_cmd_width_adapter_src_data),          //  output,  width = 153,          .data
		.out_channel          (address_span_extender_ddr4_cntl_cmd_width_adapter_src_channel),       //  output,    width = 5,          .channel
		.out_valid            (address_span_extender_ddr4_cntl_cmd_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (address_span_extender_ddr4_cntl_cmd_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (address_span_extender_ddr4_cntl_cmd_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                               // (terminated),                         
	);

	DE10_Pro_QSYS_altera_merlin_width_adapter_191_bs2hcry #(
		.IN_PKT_ADDR_H                 (102),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (112),
		.IN_PKT_BYTE_CNT_L             (109),
		.IN_PKT_TRANS_COMPRESSED_READ  (103),
		.IN_PKT_TRANS_WRITE            (105),
		.IN_PKT_BURSTWRAP_H            (115),
		.IN_PKT_BURSTWRAP_L            (113),
		.IN_PKT_BURST_SIZE_H           (118),
		.IN_PKT_BURST_SIZE_L           (116),
		.IN_PKT_RESPONSE_STATUS_H      (140),
		.IN_PKT_RESPONSE_STATUS_L      (139),
		.IN_PKT_TRANS_EXCLUSIVE        (108),
		.IN_PKT_BURST_TYPE_H           (120),
		.IN_PKT_BURST_TYPE_L           (119),
		.IN_PKT_ORI_BURST_SIZE_L       (141),
		.IN_PKT_ORI_BURST_SIZE_H       (143),
		.IN_ST_DATA_W                  (153),
		.OUT_PKT_ADDR_H                (66),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (76),
		.OUT_PKT_BYTE_CNT_L            (73),
		.OUT_PKT_TRANS_COMPRESSED_READ (67),
		.OUT_PKT_BURST_SIZE_H          (82),
		.OUT_PKT_BURST_SIZE_L          (80),
		.OUT_PKT_RESPONSE_STATUS_H     (104),
		.OUT_PKT_RESPONSE_STATUS_L     (103),
		.OUT_PKT_TRANS_EXCLUSIVE       (72),
		.OUT_PKT_BURST_TYPE_H          (84),
		.OUT_PKT_BURST_TYPE_L          (83),
		.OUT_PKT_ORI_BURST_SIZE_L      (105),
		.OUT_PKT_ORI_BURST_SIZE_H      (107),
		.OUT_ST_DATA_W                 (117),
		.ST_CHANNEL_W                  (5),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.SYNC_RESET                    (0)
	) address_span_extender_ddr4_cntl_rsp_width_adapter (
		.clk                  (iopll_0_outclk1_clk),                                                 //   input,    width = 1,       clk.clk
		.reset                (address_span_extender_ddr4_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_valid             (router_002_src_valid),                                                //   input,    width = 1,      sink.valid
		.in_channel           (router_002_src_channel),                                              //   input,    width = 5,          .channel
		.in_startofpacket     (router_002_src_startofpacket),                                        //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_002_src_endofpacket),                                          //   input,    width = 1,          .endofpacket
		.in_ready             (router_002_src_ready),                                                //  output,    width = 1,          .ready
		.in_data              (router_002_src_data),                                                 //   input,  width = 153,          .data
		.out_endofpacket      (address_span_extender_ddr4_cntl_rsp_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (address_span_extender_ddr4_cntl_rsp_width_adapter_src_data),          //  output,  width = 117,          .data
		.out_channel          (address_span_extender_ddr4_cntl_rsp_width_adapter_src_channel),       //  output,    width = 5,          .channel
		.out_valid            (address_span_extender_ddr4_cntl_rsp_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (address_span_extender_ddr4_cntl_rsp_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (address_span_extender_ddr4_cntl_rsp_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                               // (terminated),                         
	);

endmodule
