Cycle 0
Stage 1: Instruction Fetch
instruction:        0000011111111111111000001
===================
Stage 2: Decode & Read Operands
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 3: Execute
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 4: Write Back
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
write enable:       0

Cycle 1
Stage 1: Instruction Fetch
instruction:        0000000000000000001000010
===================
Stage 2: Decode & Read Operands
instruction:        0000011111111111111000001
instruction type:   Load Immediate
load index:         000
16-bit immediate:   0111111111111110
rd(Register[1]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 4: Write Back
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
write enable:       0

Cycle 2
Stage 1: Instruction Fetch
instruction:        1100000011000100000100011
===================
Stage 2: Decode & Read Operands
instruction:        0000000000000000001000010
instruction type:   Load Immediate
load index:         000
16-bit immediate:   0000000000000010
rd(Register[2]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        0000011111111111111000001
instruction type:   Load Immediate
load index:         000
16-bit immediate:   0111111111111110
rd(Register[1]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
write enable:       0

Cycle 3
Stage 1: Instruction Fetch
instruction:        1100000110111110000000100
===================
Stage 2: Decode & Read Operands
instruction:        1100000011000100000100011
instruction type:   R3
opcode:             XXX00011 (AHS)
rs2(Register[2]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[3]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        0000000000000000001000010
instruction type:   Load Immediate
load index:         000
16-bit immediate:   0000000000000010
rd(Register[2]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        0000011111111111111000001
instruction type:   Load Immediate
load index:         000
16-bit immediate:   0111111111111110
write enable:       1
data to write:      00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110
write-back address: 00001

Cycle 4
Stage 1: Instruction Fetch
instruction:        1100000001001000000100101
===================
Stage 2: Decode & Read Operands
instruction:        1100000110111110000000100
instruction type:   R3
opcode:             XXX00110 (CLZ)
rs2(Register[31]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[4]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100000011000100000100011
instruction type:   R3
opcode:             XXX00011 (AHS)
rs2(Register[2]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[3]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        0000000000000000001000010
instruction type:   Load Immediate
load index:         000
16-bit immediate:   0000000000000010
write enable:       1
data to write:      00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
write-back address: 00010

Cycle 5
Stage 1: Instruction Fetch
instruction:        1100000010001000000100110
===================
Stage 2: Decode & Read Operands
instruction:        1100000001001000000100101
instruction type:   R3
opcode:             XXX00001 (A)
rs2(Register[4]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110
rd(Register[5]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100000110111110000000100
instruction type:   R3
opcode:             XXX00110 (CLZ)
rs2(Register[31]):   00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
rs1(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110
rd(Register[4]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100000011000100000100011
instruction type:   R3
opcode:             XXX00011 (AHS)
rd address:         00011
write enable:       1
data to write:      00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111
write-back address: 00011

Cycle 6
Stage 1: Instruction Fetch
instruction:        1100000100001010011000111
===================
Stage 2: Decode & Read Operands
instruction:        1100000010001000000100110
instruction type:   R3
opcode:             XXX00010 (AH)
rs2(Register[4]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110
rd(Register[6]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100000001001000000100101
instruction type:   R3
opcode:             XXX00001 (A)
rs2(Register[4]):   00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
rs1(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110
rd(Register[5]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100000110111110000000100
instruction type:   R3
opcode:             XXX00110 (CLZ)
rd address:         00100
write enable:       1
data to write:      00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
write-back address: 00100

Cycle 7
Stage 1: Instruction Fetch
instruction:        0001011111111111111100001
===================
Stage 2: Decode & Read Operands
instruction:        1100000100001010011000111
instruction type:   R3
opcode:             XXX00100 (AND)
rs2(Register[5]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[6]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[7]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100000010001000000100110
instruction type:   R3
opcode:             XXX00010 (AH)
rs2(Register[4]):   00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
rs1(Register[1]):   00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
rd(Register[6]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100000001001000000100101
instruction type:   R3
opcode:             XXX00001 (A)
rd address:         00101
write enable:       1
data to write:      00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
write-back address: 00101

Cycle 8
Stage 1: Instruction Fetch
instruction:        1100000101000000000100011
===================
Stage 2: Decode & Read Operands
instruction:        0001011111111111111100001
instruction type:   Load Immediate
load index:         001
16-bit immediate:   0111111111111111
rd(Register[1]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110
===================
Stage 3: Execute
instruction:        1100000100001010011000111
instruction type:   R3
opcode:             XXX00100 (AND)
rs2(Register[5]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[6]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[7]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110
===================
Stage 4: Write Back
instruction:        1100000010001000000100110
instruction type:   R3
opcode:             XXX00010 (AH)
rd address:         00110
write enable:       1
data to write:      00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
write-back address: 00110

Cycle 9
Stage 1: Instruction Fetch
instruction:        0001111111111111111100010
===================
Stage 2: Decode & Read Operands
instruction:        1100000101000000000100011
instruction type:   R3
opcode:             XXX00101 (BCW)
rs2(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110
rd(Register[3]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111
===================
Stage 3: Execute
instruction:        0001011111111111111100001
instruction type:   Load Immediate
load index:         001
16-bit immediate:   0111111111111111
rd(Register[1]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111
===================
Stage 4: Write Back
instruction:        1100000100001010011000111
instruction type:   R3
opcode:             XXX00100 (AND)
rd address:         00111
write enable:       1
data to write:      00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
write-back address: 00111

Cycle 10
Stage 1: Instruction Fetch
instruction:        1100000101000000001000100
===================
Stage 2: Decode & Read Operands
instruction:        0001111111111111111100010
instruction type:   Load Immediate
load index:         001
16-bit immediate:   1111111111111111
rd(Register[2]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
===================
Stage 3: Execute
instruction:        1100000101000000000100011
instruction type:   R3
opcode:             XXX00101 (BCW)
rs2(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[3]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
===================
Stage 4: Write Back
instruction:        0001011111111111111100001
instruction type:   Load Immediate
load index:         001
16-bit immediate:   0111111111111111
write enable:       1
data to write:      00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
write-back address: 00001

Cycle 11
Stage 1: Instruction Fetch
instruction:        1100000111000100010000101
===================
Stage 2: Decode & Read Operands
instruction:        1100000101000000001000100
instruction type:   R3
opcode:             XXX00101 (BCW)
rs2(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[2]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
rd(Register[4]):    00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
===================
Stage 3: Execute
instruction:        0001111111111111111100010
instruction type:   Load Immediate
load index:         001
16-bit immediate:   1111111111111111
rd(Register[2]):    00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
===================
Stage 4: Write Back
instruction:        1100000101000000000100011
instruction type:   R3
opcode:             XXX00101 (BCW)
rd address:         00011
write enable:       1
data to write:      01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
write-back address: 00011

Cycle 12
Stage 1: Instruction Fetch
instruction:        1100001010000110010100110
===================
Stage 2: Decode & Read Operands
instruction:        1100000111000100010000101
instruction type:   R3
opcode:             XXX00111 (ABSDB)
rs2(Register[2]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
rs1(Register[4]):   00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
rd(Register[5]):    00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
===================
Stage 3: Execute
instruction:        1100000101000000001000100
instruction type:   R3
opcode:             XXX00101 (BCW)
rs2(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000010
rs1(Register[2]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rd(Register[4]):    00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
===================
Stage 4: Write Back
instruction:        0001111111111111111100010
instruction type:   Load Immediate
load index:         001
16-bit immediate:   1111111111111111
write enable:       1
data to write:      00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000010
write-back address: 00010

Cycle 13
Stage 1: Instruction Fetch
instruction:        1100001001001010001100111
===================
Stage 2: Decode & Read Operands
instruction:        1100001010000110010100110
instruction type:   R3
opcode:             XXX01010 (MPYU)
rs2(Register[3]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rs1(Register[5]):   00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
rd(Register[6]):    00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
===================
Stage 3: Execute
instruction:        1100000111000100010000101
instruction type:   R3
opcode:             XXX00111 (ABSDB)
rs2(Register[2]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rs1(Register[4]):   00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
rd(Register[5]):    00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
===================
Stage 4: Write Back
instruction:        1100000101000000001000100
instruction type:   R3
opcode:             XXX00101 (BCW)
rd address:         00100
write enable:       1
data to write:      11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
write-back address: 00100

Cycle 14
Stage 1: Instruction Fetch
instruction:        1100001100111110001101001
===================
Stage 2: Decode & Read Operands
instruction:        1100001001001010001100111
instruction type:   R3
opcode:             XXX01001 (MSGN)
rs2(Register[5]):   00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
rs1(Register[3]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rd(Register[7]):    00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
===================
Stage 3: Execute
instruction:        1100001010000110010100110
instruction type:   R3
opcode:             XXX01010 (MPYU)
rs2(Register[3]):   00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
rs1(Register[5]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rd(Register[6]):    00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000011110
===================
Stage 4: Write Back
instruction:        1100000111000100010000101
instruction type:   R3
opcode:             XXX00111 (ABSDB)
rd address:         00101
write enable:       1
data to write:      00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
write-back address: 00101

Cycle 15
Stage 1: Instruction Fetch
instruction:        1100001000010000100001000
===================
Stage 2: Decode & Read Operands
instruction:        1100001100111110001101001
instruction type:   R3
opcode:             XXX01100 (POPCNTW)
rs2(Register[31]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[3]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rd(Register[9]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100001001001010001100111
instruction type:   R3
opcode:             XXX01001 (MSGN)
rs2(Register[5]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[3]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rd(Register[7]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100001010000110010100110
instruction type:   R3
opcode:             XXX01010 (MPYU)
rd address:         00110
write enable:       1
data to write:      00000000000000001111111111111100000000000000000011111111111111000000000000000000111111111111110000000000000000000000000000000000
write-back address: 00110

Cycle 16
Stage 1: Instruction Fetch
instruction:        1100001011000000010001000
===================
Stage 2: Decode & Read Operands
instruction:        1100001000010000100001000
instruction type:   R3
opcode:             XXX01000
rs2(Register[8]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[8]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[8]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100001100111110001101001
instruction type:   R3
opcode:             XXX01100 (POPCNTW)
rs2(Register[31]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[3]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[9]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100001001001010001100111
instruction type:   R3
opcode:             XXX01001 (MSGN)
rd address:         00111
write enable:       1
data to write:      01111111111111111111111111111111011111111111111111111111111111110111111111111111111111111111111100000000000000000000000000000000
write-back address: 00111

Cycle 17
Stage 1: Instruction Fetch
instruction:        1100001101000100000101010
===================
Stage 2: Decode & Read Operands
instruction:        1100001011000000010001000
instruction type:   R3
opcode:             XXX01011 (OR)
rs2(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[4]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rd(Register[8]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100001000010000100001000
instruction type:   R3
opcode:             XXX01000
rs2(Register[8]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[8]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rd(Register[8]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100001100111110001101001
instruction type:   R3
opcode:             XXX01100 (POPCNTW)
rd address:         01001
write enable:       1
data to write:      00000000000000000000000000011101000000000000000000000000000111010000000000000000000000000001110100000000000000000000000000011101
write-back address: 01001

Cycle 18
Stage 1: Instruction Fetch
instruction:        1100001110000100000101011
===================
Stage 2: Decode & Read Operands
instruction:        1100001101000100000101010
instruction type:   R3
opcode:             XXX01101 (ROT)
rs2(Register[2]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000010
rs1(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rd(Register[10]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100001011000000010001000
instruction type:   R3
opcode:             XXX01011 (OR)
rs2(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000010
rs1(Register[4]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rd(Register[8]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100001000010000100001000
instruction type:   R3
opcode:             XXX01000
rd address:         01000
write enable:       0

Cycle 19
Stage 1: Instruction Fetch
instruction:        1100001111000100010001100
===================
Stage 2: Decode & Read Operands
instruction:        1100001110000100000101011
instruction type:   R3
opcode:             XXX01110 (ROTW)
rs2(Register[2]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000010
rs1(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rd(Register[11]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100001101000100000101010
instruction type:   R3
opcode:             XXX01101 (ROT)
rs2(Register[2]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000010
rs1(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rd(Register[10]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100001011000000010001000
instruction type:   R3
opcode:             XXX01011 (OR)
rd address:         01000
write enable:       1
data to write:      11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
write-back address: 01000

Cycle 20
Stage 1: Instruction Fetch
instruction:        1100010000001000001101101
===================
Stage 2: Decode & Read Operands
instruction:        1100001111000100010001100
instruction type:   R3
opcode:             XXX01111 (SHLHI)
rs2(Register[2]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000010
rs1(Register[4]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rd(Register[12]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100001110000100000101011
instruction type:   R3
opcode:             XXX01110 (ROTW)
rs2(Register[2]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000010
rs1(Register[1]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rd(Register[11]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100001101000100000101010
instruction type:   R3
opcode:             XXX01101 (ROT)
rd address:         01010
write enable:       1
data to write:      10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111101111111111111
write-back address: 01010

Cycle 21
Stage 1: Instruction Fetch
instruction:        1100010001001000011001110
===================
Stage 2: Decode & Read Operands
instruction:        1100010000001000001101101
instruction type:   R3
opcode:             XXX10000 (SFH)
rs2(Register[4]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rs1(Register[3]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rd(Register[13]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100001111000100010001100
instruction type:   R3
opcode:             XXX01111 (SHLHI)
rs2(Register[2]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rs1(Register[4]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rd(Register[12]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100001110000100000101011
instruction type:   R3
opcode:             XXX01110 (ROTW)
rd address:         01011
write enable:       1
data to write:      00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011111111111111101111111111111
write-back address: 01011

Cycle 22
Stage 1: Instruction Fetch
instruction:        1100010010001010011001111
===================
Stage 2: Decode & Read Operands
instruction:        1100010001001000011001110
instruction type:   R3
opcode:             XXX10001 (SFW)
rs2(Register[4]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rs1(Register[6]):   00000000000000001111111111111100000000000000000011111111111111000000000000000000111111111111110000000000000000000000000000000000
rd(Register[14]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100010000001000001101101
instruction type:   R3
opcode:             XXX10000 (SFH)
rs2(Register[4]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rs1(Register[3]):   00000000000000001111111111111100000000000000000011111111111111000000000000000000111111111111110000000000000000000000000000000000
rd(Register[13]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100001111000100010001100
instruction type:   R3
opcode:             XXX01111 (SHLHI)
rd address:         01100
write enable:       1
data to write:      11111111111111000000000000001000111111111111110000000000000010001111111111111100000000000000100011111111111111000000000000001000
write-back address: 01100

Cycle 23
Stage 1: Instruction Fetch
instruction:        1100010011000000000010000
===================
Stage 2: Decode & Read Operands
instruction:        1100010010001010011001111
instruction type:   R3
opcode:             XXX10010 (SFHS)
rs2(Register[5]):   00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
rs1(Register[6]):   00000000000000001111111111111100000000000000000011111111111111000000000000000000111111111111110000000000000000000000000000000000
rd(Register[15]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100010001001000011001110
instruction type:   R3
opcode:             XXX10001 (SFW)
rs2(Register[4]):   00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
rs1(Register[6]):   00000000000000001111111111111100000000000000000011111111111111000000000000000000111111111111110000000000000000000000000000000000
rd(Register[14]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100010000001000001101101
instruction type:   R3
opcode:             XXX10000 (SFH)
rd address:         01101
write enable:       1
data to write:      10000000000000001000000000000100100000000000000010000000000001001000000000000000100000000000010010000000000000001000000000000100
write-back address: 01101

Cycle 24
Stage 1: Instruction Fetch
instruction:        1000001101011010001110001
===================
Stage 2: Decode & Read Operands
instruction:        1100010011000000000010000
instruction type:   R3
opcode:             XXX10011 (NAND)
rs2(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[16]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100010010001010011001111
instruction type:   R3
opcode:             XXX10010 (SFHS)
rs2(Register[5]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[6]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[15]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100010001001000011001110
instruction type:   R3
opcode:             XXX10001 (SFW)
rd address:         01110
write enable:       1
data to write:      11111111111111100000000000000110111111111111111000000000000001101111111111111110000000000000011011111111111111110000000000000010
write-back address: 01110

Cycle 25
Stage 1: Instruction Fetch
instruction:        1000100101000110010110010
===================
Stage 2: Decode & Read Operands
instruction:        1000001101011010001110001
instruction type:   R4
opcode:             000
rs3(Register[13]):   10000000000000001000000000000100100000000000000010000000000001001000000000000000100000000000010010000000000000001000000000000100
rs2(Register[13]):   10000000000000001000000000000100100000000000000010000000000001001000000000000000100000000000010010000000000000001000000000000100
rs1(Register[3]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rd(Register[17]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1100010011000000000010000
instruction type:   R3
opcode:             XXX10011 (NAND)
rs2(Register[0]):   10000000000000001000000000000100100000000000000010000000000001001000000000000000100000000000010010000000000000001000000000000100
rs1(Register[0]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rd(Register[16]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100010010001010011001111
instruction type:   R3
opcode:             XXX10010 (SFHS)
rd address:         01111
write enable:       1
data to write:      00000000000000010000000000000110000000000000000100000000000001100000000000000001000000000000011000000000000000000000000000000000
write-back address: 01111

Cycle 26
Stage 1: Instruction Fetch
instruction:        1001000001000010010110011
===================
Stage 2: Decode & Read Operands
instruction:        1000100101000110010110010
instruction type:   R4
opcode:             001
rs3(Register[5]):   00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
rs2(Register[3]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rs1(Register[5]):   00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
rd(Register[18]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1000001101011010001110001
instruction type:   R4
opcode:             000
rs3(Register[13]):   00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
rs2(Register[13]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rs1(Register[3]):   00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
rd(Register[17]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1100010011000000000010000
instruction type:   R3
opcode:             XXX10011 (NAND)
rd address:         10000
write enable:       1
data to write:      11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
write-back address: 10000

Cycle 27
Stage 1: Instruction Fetch
instruction:        1001100001000010010110100
===================
Stage 2: Decode & Read Operands
instruction:        1001000001000010010110011
instruction type:   R4
opcode:             010
rs3(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rs2(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rs1(Register[5]):   00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
rd(Register[19]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1000100101000110010110010
instruction type:   R4
opcode:             001
rs3(Register[5]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rs2(Register[3]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rs1(Register[5]):   00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
rd(Register[18]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1000001101011010001110001
instruction type:   R4
opcode:             000
rd address:         10001
write enable:       1
data to write:      01111111111111111111111111111111011111111111111111111111111111110111111111111111111111111111111101111111111111111111111111111111
write-back address: 10001

Cycle 28
Stage 1: Instruction Fetch
instruction:        1010000001000010001110101
===================
Stage 2: Decode & Read Operands
instruction:        1001100001000010010110100
instruction type:   R4
opcode:             011
rs3(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rs2(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rs1(Register[5]):   00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
rd(Register[20]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1001000001000010010110011
instruction type:   R4
opcode:             010
rs3(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rs2(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rs1(Register[5]):   00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001000000000000000000000000000000000
rd(Register[19]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1000100101000110010110010
instruction type:   R4
opcode:             001
rd address:         10010
write enable:       1
data to write:      00000000000000011000000000000001000000000000000110000000000000010000000000000001100000000000000100000000000000000000000000000000
write-back address: 10010

Cycle 29
Stage 1: Instruction Fetch
instruction:        1010101000010000001110110
===================
Stage 2: Decode & Read Operands
instruction:        1010000001000010001110101
instruction type:   R4
opcode:             100
rs3(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rs2(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rs1(Register[3]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rd(Register[21]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1001100001000010010110100
instruction type:   R4
opcode:             011
rs3(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rs2(Register[1]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110111111111111110
rs1(Register[5]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rd(Register[20]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1001000001000010010110011
instruction type:   R4
opcode:             010
rd address:         10011
write enable:       1
data to write:      00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001011000000000000011111111111111100
write-back address: 10011

Cycle 30
Stage 1: Instruction Fetch
instruction:        1011010110101100110110111
===================
Stage 2: Decode & Read Operands
instruction:        1010101000010000001110110
instruction type:   R4
opcode:             101
rs3(Register[8]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rs2(Register[8]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rs1(Register[3]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rd(Register[22]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1010000001000010001110101
instruction type:   R4
opcode:             100
rs3(Register[1]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rs2(Register[1]):   11111111111111110000000000000010111111111111111100000000000000101111111111111111000000000000001011111111111111110000000000000010
rs1(Register[3]):   01111111111111110111111111111110011111111111111101111111111111100111111111111111011111111111111001111111111111110111111111111110
rd(Register[21]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1001100001000010010110100
instruction type:   R4
opcode:             011
rd address:         10100
write enable:       1
data to write:      00000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000001011000000000000001111111111111111
write-back address: 10100

Cycle 31
Stage 1: Instruction Fetch
instruction:        1011110000100001011111000
===================
Stage 2: Decode & Read Operands
instruction:        1011010110101100110110111
instruction type:   R4
opcode:             110
rs3(Register[22]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs2(Register[22]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[13]):   10000000000000001000000000000100100000000000000010000000000001001000000000000000100000000000010010000000000000001000000000000100
rd(Register[23]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1010101000010000001110110
instruction type:   R4
opcode:             101
rs3(Register[8]):   01111111111111110111111111111111011111111111101110000000000000100111111111111111011111111111111101111111111110111000000000000010
rs2(Register[8]):   01111111111111110111111111111111011111111111101110000000000000100111111111111111011111111111111101111111111110111000000000000010
rs1(Register[3]):   10000000000000001000000000000100100000000000000010000000000001001000000000000000100000000000010010000000000000001000000000000100
rd(Register[22]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1010000001000010001110101
instruction type:   R4
opcode:             100
rd address:         10101
write enable:       1
data to write:      01111111111111110111111111111110011111111111111101111111111111100111111111111111111111111111111111111111111111111111111111111111
write-back address: 10101

Cycle 32
Stage 1: Instruction Fetch
instruction:        1100000000000000000000000
===================
Stage 2: Decode & Read Operands
instruction:        1011110000100001011111000
instruction type:   R4
opcode:             111
rs3(Register[16]):   11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
rs2(Register[16]):   11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
rs1(Register[23]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[24]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1011010110101100110110111
instruction type:   R4
opcode:             110
rs3(Register[22]):   11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
rs2(Register[22]):   11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
rs1(Register[13]):   10000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000
rd(Register[23]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1010101000010000001110110
instruction type:   R4
opcode:             101
rd address:         10110
write enable:       1
data to write:      01111111111111110111111111111111011111111111101110000000000000100111111111111111011111111111111101111111111110111000000000000010
write-back address: 10110

Cycle 33
Stage 1: Instruction Fetch
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 2: Decode & Read Operands
instruction:        1100000000000000000000000
instruction type:   R3
opcode:             XXX00000 (NOP)
rs2(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[0]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 3: Execute
instruction:        1011110000100001011111000
instruction type:   R4
opcode:             111
rs3(Register[16]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs2(Register[16]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[23]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[24]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1011010110101100110110111
instruction type:   R4
opcode:             110
rd address:         10111
write enable:       1
data to write:      10000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000
write-back address: 10111

Cycle 34
Stage 1: Instruction Fetch
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 2: Decode & Read Operands
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 3: Execute
instruction:        1100000000000000000000000
instruction type:   R3
opcode:             XXX00000 (NOP)
rs2(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rs1(Register[0]):   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
rd(Register[0]):    00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
===================
Stage 4: Write Back
instruction:        1011110000100001011111000
instruction type:   R4
opcode:             111
rd address:         11000
write enable:       1
data to write:      10000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000
write-back address: 11000

Cycle 35
Stage 1: Instruction Fetch
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 2: Decode & Read Operands
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 3: Execute
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 4: Write Back
instruction:        1100000000000000000000000
instruction type:   R3
opcode:             XXX00000 (NOP)
rd address:         00000
write enable:       0

Cycle 36
Stage 1: Instruction Fetch
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 2: Decode & Read Operands
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 3: Execute
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 4: Write Back
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
write enable:       0

Cycle 37
Stage 1: Instruction Fetch
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 2: Decode & Read Operands
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 3: Execute
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
===================
Stage 4: Write Back
instruction:        UUUUUUUUUUUUUUUUUUUUUUUUU
write enable:       0

