Analysis & Synthesis report for ChipInterface
Mon Apr 11 12:07:57 2022
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Apr 11 12:07:57 2022               ;
; Quartus Prime Version       ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name               ; ChipInterface                                   ;
; Top-level Entity Name       ; ChipInterface                                   ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; ChipInterface      ; ChipInterface      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Mon Apr 11 12:07:49 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AGC_1 -c ChipInterface
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12090): Entity "mux" obtained from "lib.sv" instead of from Quartus Prime megafunction library File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 38
Info (12021): Found 32 design units, including 32 entities, in source file ChipInterface.sv
    Info (12023): Found entity 1: Core File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 4
    Info (12023): Found entity 2: agc_rom_new File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v Line: 40
    Info (12023): Found entity 3: agc_ram File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v Line: 40
    Info (12023): Found entity 4: mux File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 38
    Info (12023): Found entity 5: decoder File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 62
    Info (12023): Found entity 6: adder File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 91
    Info (12023): Found entity 7: register File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 127
    Info (12023): Found entity 8: counter File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 149
    Info (12023): Found entity 9: countFSM File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 163
    Info (12023): Found entity 10: register_file File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 225
    Info (12023): Found entity 11: IO_register_file File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 425
    Info (12023): Found entity 12: addr_translate_ROM File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 535
    Info (12023): Found entity 13: addr_translate_RAM File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 579
    Info (12023): Found entity 14: addr_translate_r File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 613
    Info (12023): Found entity 15: addr_translate_w File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 643
    Info (12023): Found entity 16: addr_translate File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 664
    Info (12023): Found entity 17: arithmetic_logic_unit File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 692
    Info (12023): Found entity 18: branching_logic File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 800
    Info (12023): Found entity 19: stall_logic File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 810
    Info (12023): Found entity 20: agc_mult_28 File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_mult_28/agc_mult_28.v Line: 40
    Info (12023): Found entity 21: agc_div_28 File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_div_28/agc_div_28.v Line: 40
    Info (12023): Found entity 22: half_adder File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 6
    Info (12023): Found entity 23: full_adder File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 17
    Info (12023): Found entity 24: ripple_carry_adder File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 41
    Info (12023): Found entity 25: convert_1c_2c File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 78
    Info (12023): Found entity 26: convert_2c_1c File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 96
    Info (12023): Found entity 27: ones_comp_adder File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 122
    Info (12023): Found entity 28: ones_comp_add_sub File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 144
    Info (12023): Found entity 29: ones_comp_mult File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 165
    Info (12023): Found entity 30: ones_comp_div File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 190
    Info (12023): Found entity 31: decode File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv Line: 3
    Info (12023): Found entity 32: ChipInterface File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 12
Warning (10037): Verilog HDL or VHDL warning at core.sv(138): conditional expression evaluates to a constant File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 138
Warning (10037): Verilog HDL or VHDL warning at core.sv(204): conditional expression evaluates to a constant File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 204
Info (12127): Elaborating entity "ChipInterface" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ChipInterface.sv(31): object "DSKY_VERB_data" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 31
Warning (10036): Verilog HDL or VHDL warning at ChipInterface.sv(32): object "DSKY_NOUN_data" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 32
Warning (10036): Verilog HDL or VHDL warning at ChipInterface.sv(33): object "AXI_MISSION_TIME_data" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 33
Warning (10036): Verilog HDL or VHDL warning at ChipInterface.sv(34): object "AXI_APOGEE_data" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 34
Warning (10036): Verilog HDL or VHDL warning at ChipInterface.sv(35): object "AXI_PERIGEE_data" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 35
Warning (10030): Net "IO_read_data" at ChipInterface.sv(29) has no driver or initial value, using a default initial value '0' File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 29
Info (12128): Elaborating entity "agc_rom_new" for hierarchy "agc_rom_new:rom" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "agc_rom_new:rom|altsyncram:altsyncram_component" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v Line: 103
Info (12130): Elaborated megafunction instantiation "agc_rom_new:rom|altsyncram:altsyncram_component" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v Line: 103
Info (12133): Instantiated megafunction "agc_rom_new:rom|altsyncram:altsyncram_component" with the following parameter: File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v Line: 103
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10240"
    Info (12134): Parameter "numwords_b" = "10240"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "15"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b2f2.tdf
    Info (12023): Found entity 1: altsyncram_b2f2 File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_b2f2" for hierarchy "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated" File: /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error (113012): Address at line 10248 exceeds the specified depth (10240) in the Memory Initialization File "ROM.mif" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ROM.mif Line: 10248
Error (113000): Memory Initialization File or Hexadecimal (Intel-Format) File "ROM.mif" contains illegal syntax at line 10248 File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ROM.mif Line: 10248
Critical Warning (127002): Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ROM.mif -- setting all initial values to 0 File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v Line: 103
Error (12152): Can't elaborate user hierarchy "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated" File: /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (144001): Generated suppressed messages file /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/output_files/ChipInterface.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 11 warnings
    Error: Peak virtual memory: 1099 megabytes
    Error: Processing ended: Mon Apr 11 12:07:57 2022
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/output_files/ChipInterface.map.smsg.


