`begin_keywords "1364-2001"
module X_STR0WE1 ( Z, A );
output wire  Z ;
input wire  A ;
endmodule
`end_keywords
/**portGenericDumpBegin Z A portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
