[verilog]
include_paths = ["."]
defines = ["DEBUG"]

[option]
linter = false