$date
	Tue Aug 27 16:12:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 8 ! result [7:0] $end
$var reg 1 " enable $end
$var reg 8 # operand1 [7:0] $end
$var reg 8 $ operand2 [7:0] $end
$var reg 3 % operation [2:0] $end
$scope module alu_inst $end
$var wire 1 " enable $end
$var wire 8 & operand1 [7:0] $end
$var wire 8 ' operand2 [7:0] $end
$var wire 3 ( operation [2:0] $end
$var reg 8 ) result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 )
b0 (
b11 '
b1101 &
b0 %
b11 $
b1101 #
1"
b10000 !
$end
#10
b1010 !
b1010 )
b1 %
b1 (
#20
b100111 !
b100111 )
b10 %
b10 (
#30
b100 !
b100 )
b11 %
b11 (
#40
b1 !
b1 )
b100 %
b100 (
#50
b1111 !
b1111 )
b101 %
b101 (
#60
b1110 !
b1110 )
b110 %
b110 (
#70
