// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="srcnn_srcnn,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.773800,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=78,HLS_SYN_DSP=0,HLS_SYN_FF=48166,HLS_SYN_LUT=51588,HLS_VERSION=2023_1}" *)

module srcnn (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_in_AWVALID,
        m_axi_gmem_in_AWREADY,
        m_axi_gmem_in_AWADDR,
        m_axi_gmem_in_AWID,
        m_axi_gmem_in_AWLEN,
        m_axi_gmem_in_AWSIZE,
        m_axi_gmem_in_AWBURST,
        m_axi_gmem_in_AWLOCK,
        m_axi_gmem_in_AWCACHE,
        m_axi_gmem_in_AWPROT,
        m_axi_gmem_in_AWQOS,
        m_axi_gmem_in_AWREGION,
        m_axi_gmem_in_AWUSER,
        m_axi_gmem_in_WVALID,
        m_axi_gmem_in_WREADY,
        m_axi_gmem_in_WDATA,
        m_axi_gmem_in_WSTRB,
        m_axi_gmem_in_WLAST,
        m_axi_gmem_in_WID,
        m_axi_gmem_in_WUSER,
        m_axi_gmem_in_ARVALID,
        m_axi_gmem_in_ARREADY,
        m_axi_gmem_in_ARADDR,
        m_axi_gmem_in_ARID,
        m_axi_gmem_in_ARLEN,
        m_axi_gmem_in_ARSIZE,
        m_axi_gmem_in_ARBURST,
        m_axi_gmem_in_ARLOCK,
        m_axi_gmem_in_ARCACHE,
        m_axi_gmem_in_ARPROT,
        m_axi_gmem_in_ARQOS,
        m_axi_gmem_in_ARREGION,
        m_axi_gmem_in_ARUSER,
        m_axi_gmem_in_RVALID,
        m_axi_gmem_in_RREADY,
        m_axi_gmem_in_RDATA,
        m_axi_gmem_in_RLAST,
        m_axi_gmem_in_RID,
        m_axi_gmem_in_RUSER,
        m_axi_gmem_in_RRESP,
        m_axi_gmem_in_BVALID,
        m_axi_gmem_in_BREADY,
        m_axi_gmem_in_BRESP,
        m_axi_gmem_in_BID,
        m_axi_gmem_in_BUSER,
        m_axi_gmem_w1_AWVALID,
        m_axi_gmem_w1_AWREADY,
        m_axi_gmem_w1_AWADDR,
        m_axi_gmem_w1_AWID,
        m_axi_gmem_w1_AWLEN,
        m_axi_gmem_w1_AWSIZE,
        m_axi_gmem_w1_AWBURST,
        m_axi_gmem_w1_AWLOCK,
        m_axi_gmem_w1_AWCACHE,
        m_axi_gmem_w1_AWPROT,
        m_axi_gmem_w1_AWQOS,
        m_axi_gmem_w1_AWREGION,
        m_axi_gmem_w1_AWUSER,
        m_axi_gmem_w1_WVALID,
        m_axi_gmem_w1_WREADY,
        m_axi_gmem_w1_WDATA,
        m_axi_gmem_w1_WSTRB,
        m_axi_gmem_w1_WLAST,
        m_axi_gmem_w1_WID,
        m_axi_gmem_w1_WUSER,
        m_axi_gmem_w1_ARVALID,
        m_axi_gmem_w1_ARREADY,
        m_axi_gmem_w1_ARADDR,
        m_axi_gmem_w1_ARID,
        m_axi_gmem_w1_ARLEN,
        m_axi_gmem_w1_ARSIZE,
        m_axi_gmem_w1_ARBURST,
        m_axi_gmem_w1_ARLOCK,
        m_axi_gmem_w1_ARCACHE,
        m_axi_gmem_w1_ARPROT,
        m_axi_gmem_w1_ARQOS,
        m_axi_gmem_w1_ARREGION,
        m_axi_gmem_w1_ARUSER,
        m_axi_gmem_w1_RVALID,
        m_axi_gmem_w1_RREADY,
        m_axi_gmem_w1_RDATA,
        m_axi_gmem_w1_RLAST,
        m_axi_gmem_w1_RID,
        m_axi_gmem_w1_RUSER,
        m_axi_gmem_w1_RRESP,
        m_axi_gmem_w1_BVALID,
        m_axi_gmem_w1_BREADY,
        m_axi_gmem_w1_BRESP,
        m_axi_gmem_w1_BID,
        m_axi_gmem_w1_BUSER,
        m_axi_gmem_w2_AWVALID,
        m_axi_gmem_w2_AWREADY,
        m_axi_gmem_w2_AWADDR,
        m_axi_gmem_w2_AWID,
        m_axi_gmem_w2_AWLEN,
        m_axi_gmem_w2_AWSIZE,
        m_axi_gmem_w2_AWBURST,
        m_axi_gmem_w2_AWLOCK,
        m_axi_gmem_w2_AWCACHE,
        m_axi_gmem_w2_AWPROT,
        m_axi_gmem_w2_AWQOS,
        m_axi_gmem_w2_AWREGION,
        m_axi_gmem_w2_AWUSER,
        m_axi_gmem_w2_WVALID,
        m_axi_gmem_w2_WREADY,
        m_axi_gmem_w2_WDATA,
        m_axi_gmem_w2_WSTRB,
        m_axi_gmem_w2_WLAST,
        m_axi_gmem_w2_WID,
        m_axi_gmem_w2_WUSER,
        m_axi_gmem_w2_ARVALID,
        m_axi_gmem_w2_ARREADY,
        m_axi_gmem_w2_ARADDR,
        m_axi_gmem_w2_ARID,
        m_axi_gmem_w2_ARLEN,
        m_axi_gmem_w2_ARSIZE,
        m_axi_gmem_w2_ARBURST,
        m_axi_gmem_w2_ARLOCK,
        m_axi_gmem_w2_ARCACHE,
        m_axi_gmem_w2_ARPROT,
        m_axi_gmem_w2_ARQOS,
        m_axi_gmem_w2_ARREGION,
        m_axi_gmem_w2_ARUSER,
        m_axi_gmem_w2_RVALID,
        m_axi_gmem_w2_RREADY,
        m_axi_gmem_w2_RDATA,
        m_axi_gmem_w2_RLAST,
        m_axi_gmem_w2_RID,
        m_axi_gmem_w2_RUSER,
        m_axi_gmem_w2_RRESP,
        m_axi_gmem_w2_BVALID,
        m_axi_gmem_w2_BREADY,
        m_axi_gmem_w2_BRESP,
        m_axi_gmem_w2_BID,
        m_axi_gmem_w2_BUSER,
        m_axi_gmem_w3_AWVALID,
        m_axi_gmem_w3_AWREADY,
        m_axi_gmem_w3_AWADDR,
        m_axi_gmem_w3_AWID,
        m_axi_gmem_w3_AWLEN,
        m_axi_gmem_w3_AWSIZE,
        m_axi_gmem_w3_AWBURST,
        m_axi_gmem_w3_AWLOCK,
        m_axi_gmem_w3_AWCACHE,
        m_axi_gmem_w3_AWPROT,
        m_axi_gmem_w3_AWQOS,
        m_axi_gmem_w3_AWREGION,
        m_axi_gmem_w3_AWUSER,
        m_axi_gmem_w3_WVALID,
        m_axi_gmem_w3_WREADY,
        m_axi_gmem_w3_WDATA,
        m_axi_gmem_w3_WSTRB,
        m_axi_gmem_w3_WLAST,
        m_axi_gmem_w3_WID,
        m_axi_gmem_w3_WUSER,
        m_axi_gmem_w3_ARVALID,
        m_axi_gmem_w3_ARREADY,
        m_axi_gmem_w3_ARADDR,
        m_axi_gmem_w3_ARID,
        m_axi_gmem_w3_ARLEN,
        m_axi_gmem_w3_ARSIZE,
        m_axi_gmem_w3_ARBURST,
        m_axi_gmem_w3_ARLOCK,
        m_axi_gmem_w3_ARCACHE,
        m_axi_gmem_w3_ARPROT,
        m_axi_gmem_w3_ARQOS,
        m_axi_gmem_w3_ARREGION,
        m_axi_gmem_w3_ARUSER,
        m_axi_gmem_w3_RVALID,
        m_axi_gmem_w3_RREADY,
        m_axi_gmem_w3_RDATA,
        m_axi_gmem_w3_RLAST,
        m_axi_gmem_w3_RID,
        m_axi_gmem_w3_RUSER,
        m_axi_gmem_w3_RRESP,
        m_axi_gmem_w3_BVALID,
        m_axi_gmem_w3_BREADY,
        m_axi_gmem_w3_BRESP,
        m_axi_gmem_w3_BID,
        m_axi_gmem_w3_BUSER,
        m_axi_gmem_out_AWVALID,
        m_axi_gmem_out_AWREADY,
        m_axi_gmem_out_AWADDR,
        m_axi_gmem_out_AWID,
        m_axi_gmem_out_AWLEN,
        m_axi_gmem_out_AWSIZE,
        m_axi_gmem_out_AWBURST,
        m_axi_gmem_out_AWLOCK,
        m_axi_gmem_out_AWCACHE,
        m_axi_gmem_out_AWPROT,
        m_axi_gmem_out_AWQOS,
        m_axi_gmem_out_AWREGION,
        m_axi_gmem_out_AWUSER,
        m_axi_gmem_out_WVALID,
        m_axi_gmem_out_WREADY,
        m_axi_gmem_out_WDATA,
        m_axi_gmem_out_WSTRB,
        m_axi_gmem_out_WLAST,
        m_axi_gmem_out_WID,
        m_axi_gmem_out_WUSER,
        m_axi_gmem_out_ARVALID,
        m_axi_gmem_out_ARREADY,
        m_axi_gmem_out_ARADDR,
        m_axi_gmem_out_ARID,
        m_axi_gmem_out_ARLEN,
        m_axi_gmem_out_ARSIZE,
        m_axi_gmem_out_ARBURST,
        m_axi_gmem_out_ARLOCK,
        m_axi_gmem_out_ARCACHE,
        m_axi_gmem_out_ARPROT,
        m_axi_gmem_out_ARQOS,
        m_axi_gmem_out_ARREGION,
        m_axi_gmem_out_ARUSER,
        m_axi_gmem_out_RVALID,
        m_axi_gmem_out_RREADY,
        m_axi_gmem_out_RDATA,
        m_axi_gmem_out_RLAST,
        m_axi_gmem_out_RID,
        m_axi_gmem_out_RUSER,
        m_axi_gmem_out_RRESP,
        m_axi_gmem_out_BVALID,
        m_axi_gmem_out_BREADY,
        m_axi_gmem_out_BRESP,
        m_axi_gmem_out_BID,
        m_axi_gmem_out_BUSER,
        s_axi_ctrl_AWVALID,
        s_axi_ctrl_AWREADY,
        s_axi_ctrl_AWADDR,
        s_axi_ctrl_WVALID,
        s_axi_ctrl_WREADY,
        s_axi_ctrl_WDATA,
        s_axi_ctrl_WSTRB,
        s_axi_ctrl_ARVALID,
        s_axi_ctrl_ARREADY,
        s_axi_ctrl_ARADDR,
        s_axi_ctrl_RVALID,
        s_axi_ctrl_RREADY,
        s_axi_ctrl_RDATA,
        s_axi_ctrl_RRESP,
        s_axi_ctrl_BVALID,
        s_axi_ctrl_BREADY,
        s_axi_ctrl_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 41'd1;
parameter    ap_ST_fsm_state2 = 41'd2;
parameter    ap_ST_fsm_state3 = 41'd4;
parameter    ap_ST_fsm_state4 = 41'd8;
parameter    ap_ST_fsm_state5 = 41'd16;
parameter    ap_ST_fsm_state6 = 41'd32;
parameter    ap_ST_fsm_state7 = 41'd64;
parameter    ap_ST_fsm_state8 = 41'd128;
parameter    ap_ST_fsm_state9 = 41'd256;
parameter    ap_ST_fsm_state10 = 41'd512;
parameter    ap_ST_fsm_state11 = 41'd1024;
parameter    ap_ST_fsm_state12 = 41'd2048;
parameter    ap_ST_fsm_state13 = 41'd4096;
parameter    ap_ST_fsm_state14 = 41'd8192;
parameter    ap_ST_fsm_state15 = 41'd16384;
parameter    ap_ST_fsm_state16 = 41'd32768;
parameter    ap_ST_fsm_state17 = 41'd65536;
parameter    ap_ST_fsm_state18 = 41'd131072;
parameter    ap_ST_fsm_state19 = 41'd262144;
parameter    ap_ST_fsm_state20 = 41'd524288;
parameter    ap_ST_fsm_state21 = 41'd1048576;
parameter    ap_ST_fsm_state22 = 41'd2097152;
parameter    ap_ST_fsm_state23 = 41'd4194304;
parameter    ap_ST_fsm_state24 = 41'd8388608;
parameter    ap_ST_fsm_state25 = 41'd16777216;
parameter    ap_ST_fsm_state26 = 41'd33554432;
parameter    ap_ST_fsm_state27 = 41'd67108864;
parameter    ap_ST_fsm_state28 = 41'd134217728;
parameter    ap_ST_fsm_state29 = 41'd268435456;
parameter    ap_ST_fsm_state30 = 41'd536870912;
parameter    ap_ST_fsm_state31 = 41'd1073741824;
parameter    ap_ST_fsm_state32 = 41'd2147483648;
parameter    ap_ST_fsm_state33 = 41'd4294967296;
parameter    ap_ST_fsm_state34 = 41'd8589934592;
parameter    ap_ST_fsm_state35 = 41'd17179869184;
parameter    ap_ST_fsm_state36 = 41'd34359738368;
parameter    ap_ST_fsm_state37 = 41'd68719476736;
parameter    ap_ST_fsm_state38 = 41'd137438953472;
parameter    ap_ST_fsm_state39 = 41'd274877906944;
parameter    ap_ST_fsm_state40 = 41'd549755813888;
parameter    ap_ST_fsm_state41 = 41'd1099511627776;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_IN_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_IN_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_IN_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_IN_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_IN_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_OUT_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_OUT_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_OUT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_OUT_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_OUT_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM_W1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_W1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_W1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_W1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_W1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_W1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM_W2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_W2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_W2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_W2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_W2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_W2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM_W3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_W3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_W3_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_W3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_W3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_W3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_W3_CACHE_VALUE = 3;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_IN_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_OUT_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_W1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_W2_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_W3_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_in_AWVALID;
input   m_axi_gmem_in_AWREADY;
output  [C_M_AXI_GMEM_IN_ADDR_WIDTH - 1:0] m_axi_gmem_in_AWADDR;
output  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_AWID;
output  [7:0] m_axi_gmem_in_AWLEN;
output  [2:0] m_axi_gmem_in_AWSIZE;
output  [1:0] m_axi_gmem_in_AWBURST;
output  [1:0] m_axi_gmem_in_AWLOCK;
output  [3:0] m_axi_gmem_in_AWCACHE;
output  [2:0] m_axi_gmem_in_AWPROT;
output  [3:0] m_axi_gmem_in_AWQOS;
output  [3:0] m_axi_gmem_in_AWREGION;
output  [C_M_AXI_GMEM_IN_AWUSER_WIDTH - 1:0] m_axi_gmem_in_AWUSER;
output   m_axi_gmem_in_WVALID;
input   m_axi_gmem_in_WREADY;
output  [C_M_AXI_GMEM_IN_DATA_WIDTH - 1:0] m_axi_gmem_in_WDATA;
output  [C_M_AXI_GMEM_IN_WSTRB_WIDTH - 1:0] m_axi_gmem_in_WSTRB;
output   m_axi_gmem_in_WLAST;
output  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_WID;
output  [C_M_AXI_GMEM_IN_WUSER_WIDTH - 1:0] m_axi_gmem_in_WUSER;
output   m_axi_gmem_in_ARVALID;
input   m_axi_gmem_in_ARREADY;
output  [C_M_AXI_GMEM_IN_ADDR_WIDTH - 1:0] m_axi_gmem_in_ARADDR;
output  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_ARID;
output  [7:0] m_axi_gmem_in_ARLEN;
output  [2:0] m_axi_gmem_in_ARSIZE;
output  [1:0] m_axi_gmem_in_ARBURST;
output  [1:0] m_axi_gmem_in_ARLOCK;
output  [3:0] m_axi_gmem_in_ARCACHE;
output  [2:0] m_axi_gmem_in_ARPROT;
output  [3:0] m_axi_gmem_in_ARQOS;
output  [3:0] m_axi_gmem_in_ARREGION;
output  [C_M_AXI_GMEM_IN_ARUSER_WIDTH - 1:0] m_axi_gmem_in_ARUSER;
input   m_axi_gmem_in_RVALID;
output   m_axi_gmem_in_RREADY;
input  [C_M_AXI_GMEM_IN_DATA_WIDTH - 1:0] m_axi_gmem_in_RDATA;
input   m_axi_gmem_in_RLAST;
input  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_RID;
input  [C_M_AXI_GMEM_IN_RUSER_WIDTH - 1:0] m_axi_gmem_in_RUSER;
input  [1:0] m_axi_gmem_in_RRESP;
input   m_axi_gmem_in_BVALID;
output   m_axi_gmem_in_BREADY;
input  [1:0] m_axi_gmem_in_BRESP;
input  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_BID;
input  [C_M_AXI_GMEM_IN_BUSER_WIDTH - 1:0] m_axi_gmem_in_BUSER;
output   m_axi_gmem_w1_AWVALID;
input   m_axi_gmem_w1_AWREADY;
output  [C_M_AXI_GMEM_W1_ADDR_WIDTH - 1:0] m_axi_gmem_w1_AWADDR;
output  [C_M_AXI_GMEM_W1_ID_WIDTH - 1:0] m_axi_gmem_w1_AWID;
output  [7:0] m_axi_gmem_w1_AWLEN;
output  [2:0] m_axi_gmem_w1_AWSIZE;
output  [1:0] m_axi_gmem_w1_AWBURST;
output  [1:0] m_axi_gmem_w1_AWLOCK;
output  [3:0] m_axi_gmem_w1_AWCACHE;
output  [2:0] m_axi_gmem_w1_AWPROT;
output  [3:0] m_axi_gmem_w1_AWQOS;
output  [3:0] m_axi_gmem_w1_AWREGION;
output  [C_M_AXI_GMEM_W1_AWUSER_WIDTH - 1:0] m_axi_gmem_w1_AWUSER;
output   m_axi_gmem_w1_WVALID;
input   m_axi_gmem_w1_WREADY;
output  [C_M_AXI_GMEM_W1_DATA_WIDTH - 1:0] m_axi_gmem_w1_WDATA;
output  [C_M_AXI_GMEM_W1_WSTRB_WIDTH - 1:0] m_axi_gmem_w1_WSTRB;
output   m_axi_gmem_w1_WLAST;
output  [C_M_AXI_GMEM_W1_ID_WIDTH - 1:0] m_axi_gmem_w1_WID;
output  [C_M_AXI_GMEM_W1_WUSER_WIDTH - 1:0] m_axi_gmem_w1_WUSER;
output   m_axi_gmem_w1_ARVALID;
input   m_axi_gmem_w1_ARREADY;
output  [C_M_AXI_GMEM_W1_ADDR_WIDTH - 1:0] m_axi_gmem_w1_ARADDR;
output  [C_M_AXI_GMEM_W1_ID_WIDTH - 1:0] m_axi_gmem_w1_ARID;
output  [7:0] m_axi_gmem_w1_ARLEN;
output  [2:0] m_axi_gmem_w1_ARSIZE;
output  [1:0] m_axi_gmem_w1_ARBURST;
output  [1:0] m_axi_gmem_w1_ARLOCK;
output  [3:0] m_axi_gmem_w1_ARCACHE;
output  [2:0] m_axi_gmem_w1_ARPROT;
output  [3:0] m_axi_gmem_w1_ARQOS;
output  [3:0] m_axi_gmem_w1_ARREGION;
output  [C_M_AXI_GMEM_W1_ARUSER_WIDTH - 1:0] m_axi_gmem_w1_ARUSER;
input   m_axi_gmem_w1_RVALID;
output   m_axi_gmem_w1_RREADY;
input  [C_M_AXI_GMEM_W1_DATA_WIDTH - 1:0] m_axi_gmem_w1_RDATA;
input   m_axi_gmem_w1_RLAST;
input  [C_M_AXI_GMEM_W1_ID_WIDTH - 1:0] m_axi_gmem_w1_RID;
input  [C_M_AXI_GMEM_W1_RUSER_WIDTH - 1:0] m_axi_gmem_w1_RUSER;
input  [1:0] m_axi_gmem_w1_RRESP;
input   m_axi_gmem_w1_BVALID;
output   m_axi_gmem_w1_BREADY;
input  [1:0] m_axi_gmem_w1_BRESP;
input  [C_M_AXI_GMEM_W1_ID_WIDTH - 1:0] m_axi_gmem_w1_BID;
input  [C_M_AXI_GMEM_W1_BUSER_WIDTH - 1:0] m_axi_gmem_w1_BUSER;
output   m_axi_gmem_w2_AWVALID;
input   m_axi_gmem_w2_AWREADY;
output  [C_M_AXI_GMEM_W2_ADDR_WIDTH - 1:0] m_axi_gmem_w2_AWADDR;
output  [C_M_AXI_GMEM_W2_ID_WIDTH - 1:0] m_axi_gmem_w2_AWID;
output  [7:0] m_axi_gmem_w2_AWLEN;
output  [2:0] m_axi_gmem_w2_AWSIZE;
output  [1:0] m_axi_gmem_w2_AWBURST;
output  [1:0] m_axi_gmem_w2_AWLOCK;
output  [3:0] m_axi_gmem_w2_AWCACHE;
output  [2:0] m_axi_gmem_w2_AWPROT;
output  [3:0] m_axi_gmem_w2_AWQOS;
output  [3:0] m_axi_gmem_w2_AWREGION;
output  [C_M_AXI_GMEM_W2_AWUSER_WIDTH - 1:0] m_axi_gmem_w2_AWUSER;
output   m_axi_gmem_w2_WVALID;
input   m_axi_gmem_w2_WREADY;
output  [C_M_AXI_GMEM_W2_DATA_WIDTH - 1:0] m_axi_gmem_w2_WDATA;
output  [C_M_AXI_GMEM_W2_WSTRB_WIDTH - 1:0] m_axi_gmem_w2_WSTRB;
output   m_axi_gmem_w2_WLAST;
output  [C_M_AXI_GMEM_W2_ID_WIDTH - 1:0] m_axi_gmem_w2_WID;
output  [C_M_AXI_GMEM_W2_WUSER_WIDTH - 1:0] m_axi_gmem_w2_WUSER;
output   m_axi_gmem_w2_ARVALID;
input   m_axi_gmem_w2_ARREADY;
output  [C_M_AXI_GMEM_W2_ADDR_WIDTH - 1:0] m_axi_gmem_w2_ARADDR;
output  [C_M_AXI_GMEM_W2_ID_WIDTH - 1:0] m_axi_gmem_w2_ARID;
output  [7:0] m_axi_gmem_w2_ARLEN;
output  [2:0] m_axi_gmem_w2_ARSIZE;
output  [1:0] m_axi_gmem_w2_ARBURST;
output  [1:0] m_axi_gmem_w2_ARLOCK;
output  [3:0] m_axi_gmem_w2_ARCACHE;
output  [2:0] m_axi_gmem_w2_ARPROT;
output  [3:0] m_axi_gmem_w2_ARQOS;
output  [3:0] m_axi_gmem_w2_ARREGION;
output  [C_M_AXI_GMEM_W2_ARUSER_WIDTH - 1:0] m_axi_gmem_w2_ARUSER;
input   m_axi_gmem_w2_RVALID;
output   m_axi_gmem_w2_RREADY;
input  [C_M_AXI_GMEM_W2_DATA_WIDTH - 1:0] m_axi_gmem_w2_RDATA;
input   m_axi_gmem_w2_RLAST;
input  [C_M_AXI_GMEM_W2_ID_WIDTH - 1:0] m_axi_gmem_w2_RID;
input  [C_M_AXI_GMEM_W2_RUSER_WIDTH - 1:0] m_axi_gmem_w2_RUSER;
input  [1:0] m_axi_gmem_w2_RRESP;
input   m_axi_gmem_w2_BVALID;
output   m_axi_gmem_w2_BREADY;
input  [1:0] m_axi_gmem_w2_BRESP;
input  [C_M_AXI_GMEM_W2_ID_WIDTH - 1:0] m_axi_gmem_w2_BID;
input  [C_M_AXI_GMEM_W2_BUSER_WIDTH - 1:0] m_axi_gmem_w2_BUSER;
output   m_axi_gmem_w3_AWVALID;
input   m_axi_gmem_w3_AWREADY;
output  [C_M_AXI_GMEM_W3_ADDR_WIDTH - 1:0] m_axi_gmem_w3_AWADDR;
output  [C_M_AXI_GMEM_W3_ID_WIDTH - 1:0] m_axi_gmem_w3_AWID;
output  [7:0] m_axi_gmem_w3_AWLEN;
output  [2:0] m_axi_gmem_w3_AWSIZE;
output  [1:0] m_axi_gmem_w3_AWBURST;
output  [1:0] m_axi_gmem_w3_AWLOCK;
output  [3:0] m_axi_gmem_w3_AWCACHE;
output  [2:0] m_axi_gmem_w3_AWPROT;
output  [3:0] m_axi_gmem_w3_AWQOS;
output  [3:0] m_axi_gmem_w3_AWREGION;
output  [C_M_AXI_GMEM_W3_AWUSER_WIDTH - 1:0] m_axi_gmem_w3_AWUSER;
output   m_axi_gmem_w3_WVALID;
input   m_axi_gmem_w3_WREADY;
output  [C_M_AXI_GMEM_W3_DATA_WIDTH - 1:0] m_axi_gmem_w3_WDATA;
output  [C_M_AXI_GMEM_W3_WSTRB_WIDTH - 1:0] m_axi_gmem_w3_WSTRB;
output   m_axi_gmem_w3_WLAST;
output  [C_M_AXI_GMEM_W3_ID_WIDTH - 1:0] m_axi_gmem_w3_WID;
output  [C_M_AXI_GMEM_W3_WUSER_WIDTH - 1:0] m_axi_gmem_w3_WUSER;
output   m_axi_gmem_w3_ARVALID;
input   m_axi_gmem_w3_ARREADY;
output  [C_M_AXI_GMEM_W3_ADDR_WIDTH - 1:0] m_axi_gmem_w3_ARADDR;
output  [C_M_AXI_GMEM_W3_ID_WIDTH - 1:0] m_axi_gmem_w3_ARID;
output  [7:0] m_axi_gmem_w3_ARLEN;
output  [2:0] m_axi_gmem_w3_ARSIZE;
output  [1:0] m_axi_gmem_w3_ARBURST;
output  [1:0] m_axi_gmem_w3_ARLOCK;
output  [3:0] m_axi_gmem_w3_ARCACHE;
output  [2:0] m_axi_gmem_w3_ARPROT;
output  [3:0] m_axi_gmem_w3_ARQOS;
output  [3:0] m_axi_gmem_w3_ARREGION;
output  [C_M_AXI_GMEM_W3_ARUSER_WIDTH - 1:0] m_axi_gmem_w3_ARUSER;
input   m_axi_gmem_w3_RVALID;
output   m_axi_gmem_w3_RREADY;
input  [C_M_AXI_GMEM_W3_DATA_WIDTH - 1:0] m_axi_gmem_w3_RDATA;
input   m_axi_gmem_w3_RLAST;
input  [C_M_AXI_GMEM_W3_ID_WIDTH - 1:0] m_axi_gmem_w3_RID;
input  [C_M_AXI_GMEM_W3_RUSER_WIDTH - 1:0] m_axi_gmem_w3_RUSER;
input  [1:0] m_axi_gmem_w3_RRESP;
input   m_axi_gmem_w3_BVALID;
output   m_axi_gmem_w3_BREADY;
input  [1:0] m_axi_gmem_w3_BRESP;
input  [C_M_AXI_GMEM_W3_ID_WIDTH - 1:0] m_axi_gmem_w3_BID;
input  [C_M_AXI_GMEM_W3_BUSER_WIDTH - 1:0] m_axi_gmem_w3_BUSER;
output   m_axi_gmem_out_AWVALID;
input   m_axi_gmem_out_AWREADY;
output  [C_M_AXI_GMEM_OUT_ADDR_WIDTH - 1:0] m_axi_gmem_out_AWADDR;
output  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_AWID;
output  [7:0] m_axi_gmem_out_AWLEN;
output  [2:0] m_axi_gmem_out_AWSIZE;
output  [1:0] m_axi_gmem_out_AWBURST;
output  [1:0] m_axi_gmem_out_AWLOCK;
output  [3:0] m_axi_gmem_out_AWCACHE;
output  [2:0] m_axi_gmem_out_AWPROT;
output  [3:0] m_axi_gmem_out_AWQOS;
output  [3:0] m_axi_gmem_out_AWREGION;
output  [C_M_AXI_GMEM_OUT_AWUSER_WIDTH - 1:0] m_axi_gmem_out_AWUSER;
output   m_axi_gmem_out_WVALID;
input   m_axi_gmem_out_WREADY;
output  [C_M_AXI_GMEM_OUT_DATA_WIDTH - 1:0] m_axi_gmem_out_WDATA;
output  [C_M_AXI_GMEM_OUT_WSTRB_WIDTH - 1:0] m_axi_gmem_out_WSTRB;
output   m_axi_gmem_out_WLAST;
output  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_WID;
output  [C_M_AXI_GMEM_OUT_WUSER_WIDTH - 1:0] m_axi_gmem_out_WUSER;
output   m_axi_gmem_out_ARVALID;
input   m_axi_gmem_out_ARREADY;
output  [C_M_AXI_GMEM_OUT_ADDR_WIDTH - 1:0] m_axi_gmem_out_ARADDR;
output  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_ARID;
output  [7:0] m_axi_gmem_out_ARLEN;
output  [2:0] m_axi_gmem_out_ARSIZE;
output  [1:0] m_axi_gmem_out_ARBURST;
output  [1:0] m_axi_gmem_out_ARLOCK;
output  [3:0] m_axi_gmem_out_ARCACHE;
output  [2:0] m_axi_gmem_out_ARPROT;
output  [3:0] m_axi_gmem_out_ARQOS;
output  [3:0] m_axi_gmem_out_ARREGION;
output  [C_M_AXI_GMEM_OUT_ARUSER_WIDTH - 1:0] m_axi_gmem_out_ARUSER;
input   m_axi_gmem_out_RVALID;
output   m_axi_gmem_out_RREADY;
input  [C_M_AXI_GMEM_OUT_DATA_WIDTH - 1:0] m_axi_gmem_out_RDATA;
input   m_axi_gmem_out_RLAST;
input  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_RID;
input  [C_M_AXI_GMEM_OUT_RUSER_WIDTH - 1:0] m_axi_gmem_out_RUSER;
input  [1:0] m_axi_gmem_out_RRESP;
input   m_axi_gmem_out_BVALID;
output   m_axi_gmem_out_BREADY;
input  [1:0] m_axi_gmem_out_BRESP;
input  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_BID;
input  [C_M_AXI_GMEM_OUT_BUSER_WIDTH - 1:0] m_axi_gmem_out_BUSER;
input   s_axi_ctrl_AWVALID;
output   s_axi_ctrl_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_AWADDR;
input   s_axi_ctrl_WVALID;
output   s_axi_ctrl_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_ctrl_WSTRB;
input   s_axi_ctrl_ARVALID;
output   s_axi_ctrl_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_ARADDR;
output   s_axi_ctrl_RVALID;
input   s_axi_ctrl_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_RDATA;
output  [1:0] s_axi_ctrl_RRESP;
output   s_axi_ctrl_BVALID;
input   s_axi_ctrl_BREADY;
output  [1:0] s_axi_ctrl_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [40:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_ftmap;
wire   [63:0] conv1_weights;
wire   [63:0] conv1_biases;
wire   [63:0] conv2_weights;
wire   [63:0] conv2_biases;
wire   [63:0] conv3_weights;
wire   [63:0] conv3_biases;
wire   [63:0] output_ftmap;
wire   [31:0] reload_weights;
reg   [0:0] weights_loaded;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63;
reg   [12:0] w1_loc_address0;
reg    w1_loc_ce0;
reg    w1_loc_we0;
wire   [31:0] w1_loc_q0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31;
reg   [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0;
reg   [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0;
reg   [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0;
reg   [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0;
reg   [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0;
reg   [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
reg   [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
reg   [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16;
reg   [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0;
reg   [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0;
reg   [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0;
reg   [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0;
reg   [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0;
reg   [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0;
reg   [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0;
reg   [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0;
reg    gmem_w1_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    gmem_w1_blk_n_R;
wire    ap_CS_fsm_state11;
reg    gmem_w2_blk_n_AR;
wire    ap_CS_fsm_state16;
reg    gmem_w2_blk_n_R;
wire    ap_CS_fsm_state24;
reg    gmem_w3_blk_n_AR;
wire    ap_CS_fsm_state28;
reg    gmem_w3_blk_n_R;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state29;
reg   [63:0] output_ftmap_read_reg_1951;
reg   [63:0] conv3_biases_read_reg_1956;
reg   [63:0] conv3_weights_read_reg_1961;
reg   [63:0] conv2_biases_read_reg_1966;
reg   [63:0] conv2_weights_read_reg_1971;
reg   [63:0] input_ftmap_read_reg_1976;
wire   [0:0] icmp_ln351_fu_1052_p2;
reg   [0:0] icmp_ln351_reg_1981;
wire   [0:0] weights_loaded_load_load_fu_1058_p1;
reg   [0:0] weights_loaded_load_reg_1985;
reg   [61:0] trunc_ln362_1_reg_2003;
wire  signed [62:0] sext_ln362_fu_1082_p1;
reg  signed [62:0] sext_ln362_reg_2008;
reg   [12:0] phi_mul_load_reg_2013;
wire    ap_CS_fsm_state2;
wire   [12:0] add_ln362_1_fu_1102_p2;
reg   [12:0] add_ln362_1_reg_2021;
wire   [6:0] add_ln362_fu_1114_p2;
reg   [6:0] add_ln362_reg_2029;
reg   [63:0] gmem_w1_addr_reg_2034;
wire   [0:0] icmp_ln362_fu_1108_p2;
reg   [61:0] trunc_ln_reg_2047;
wire  signed [62:0] sext_ln377_fu_1157_p1;
reg  signed [62:0] sext_ln377_reg_2052;
wire   [10:0] add_ln371_3_fu_1180_p2;
reg   [10:0] add_ln371_3_reg_2057;
wire   [5:0] add_ln377_fu_1594_p2;
reg   [5:0] add_ln377_reg_2071;
wire    ap_CS_fsm_state15;
reg   [63:0] gmem_w2_addr_reg_2076;
wire   [0:0] icmp_ln377_fu_1588_p2;
reg   [63:0] gmem_w3_addr_reg_2082;
reg   [61:0] trunc_ln5_reg_2088;
wire   [2:0] trunc_ln377_2_fu_1650_p1;
reg   [2:0] trunc_ln377_2_reg_2097;
wire   [10:0] shl_ln_fu_1653_p3;
reg   [10:0] shl_ln_reg_2102;
wire   [7:0] tmp_6_fu_1670_p3;
reg   [7:0] tmp_6_reg_2107;
reg   [8:0] h0_2_reg_2124;
wire    ap_CS_fsm_state39;
wire   [8:0] h0_3_fu_1918_p2;
reg   [8:0] h0_3_reg_2132;
wire   [0:0] icmp_ln427_fu_1912_p2;
wire   [8:0] w0_1_fu_1930_p2;
reg   [8:0] w0_1_reg_2140;
wire    ap_CS_fsm_state40;
wire   [0:0] icmp_ln430_fu_1924_p2;
wire   [0:0] phase_1_fu_1936_p2;
reg   [0:0] phase_1_reg_2145;
wire   [7:0] trunc_ln430_fu_1942_p1;
reg   [7:0] trunc_ln430_reg_2150;
wire    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_start;
wire    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_done;
wire    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_idle;
wire    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_ready;
wire    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWVALID;
wire   [63:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWADDR;
wire   [0:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWID;
wire   [31:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWLEN;
wire   [2:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWSIZE;
wire   [1:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWBURST;
wire   [1:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWLOCK;
wire   [3:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWCACHE;
wire   [2:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWPROT;
wire   [3:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWQOS;
wire   [3:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWREGION;
wire   [0:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWUSER;
wire    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_WVALID;
wire   [31:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_WDATA;
wire   [3:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_WSTRB;
wire    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_WLAST;
wire   [0:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_WID;
wire   [0:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_WUSER;
wire    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARVALID;
wire   [63:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARADDR;
wire   [0:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARID;
wire   [31:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARLEN;
wire   [2:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARSIZE;
wire   [1:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARBURST;
wire   [1:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARLOCK;
wire   [3:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARCACHE;
wire   [2:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARPROT;
wire   [3:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARQOS;
wire   [3:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARREGION;
wire   [0:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARUSER;
wire    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_RREADY;
wire    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_BREADY;
wire   [12:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_w1_loc_address0;
wire    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_w1_loc_ce0;
wire    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_w1_loc_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_w1_loc_d0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_start;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_done;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_idle;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_ready;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWVALID;
wire   [63:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWADDR;
wire   [0:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWID;
wire   [31:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWLEN;
wire   [2:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWSIZE;
wire   [1:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWBURST;
wire   [1:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWLOCK;
wire   [3:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWCACHE;
wire   [2:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWPROT;
wire   [3:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWQOS;
wire   [3:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWREGION;
wire   [0:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWUSER;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_WVALID;
wire   [31:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_WDATA;
wire   [3:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_WSTRB;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_WLAST;
wire   [0:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_WID;
wire   [0:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_WUSER;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARVALID;
wire   [63:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARADDR;
wire   [0:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARID;
wire   [31:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARLEN;
wire   [2:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARSIZE;
wire   [1:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARBURST;
wire   [1:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARLOCK;
wire   [3:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARCACHE;
wire   [2:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARPROT;
wire   [3:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARQOS;
wire   [3:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARREGION;
wire   [0:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARUSER;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_RREADY;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_BREADY;
wire   [7:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0;
wire   [7:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0;
wire   [7:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0;
wire   [7:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0;
wire   [7:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0;
wire   [7:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0;
wire   [7:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0;
wire   [7:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
wire    grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_start;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_done;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_idle;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_ready;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWVALID;
wire   [63:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWADDR;
wire   [0:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWID;
wire   [31:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWLEN;
wire   [2:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWSIZE;
wire   [1:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWBURST;
wire   [1:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWLOCK;
wire   [3:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWCACHE;
wire   [2:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWPROT;
wire   [3:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWQOS;
wire   [3:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWREGION;
wire   [0:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWUSER;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_WVALID;
wire   [31:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_WDATA;
wire   [3:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_WSTRB;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_WLAST;
wire   [0:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_WID;
wire   [0:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_WUSER;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARVALID;
wire   [63:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARADDR;
wire   [0:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARID;
wire   [31:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARLEN;
wire   [2:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARSIZE;
wire   [1:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARBURST;
wire   [1:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARLOCK;
wire   [3:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARCACHE;
wire   [2:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARPROT;
wire   [3:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARQOS;
wire   [3:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARREGION;
wire   [0:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARUSER;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_RREADY;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_BREADY;
wire   [6:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0;
wire   [6:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0;
wire   [6:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0;
wire   [6:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0;
wire   [6:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0;
wire   [6:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0;
wire   [6:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0;
wire   [6:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
wire    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0;
wire   [31:0] grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWVALID;
wire   [63:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWADDR;
wire   [0:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWID;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWLEN;
wire   [2:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWSIZE;
wire   [1:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWBURST;
wire   [1:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWLOCK;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWCACHE;
wire   [2:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWPROT;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWQOS;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWREGION;
wire   [0:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWUSER;
wire    grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_WVALID;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_WDATA;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_WSTRB;
wire    grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_WLAST;
wire   [0:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_WID;
wire   [0:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_WUSER;
wire    grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARVALID;
wire   [63:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARADDR;
wire   [0:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARID;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARLEN;
wire   [2:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARSIZE;
wire   [1:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARBURST;
wire   [1:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARLOCK;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARCACHE;
wire   [2:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARPROT;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARQOS;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARREGION;
wire   [0:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARUSER;
wire    grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_RREADY;
wire    grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_BREADY;
wire    grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWVALID;
wire   [63:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWADDR;
wire   [0:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWID;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWLEN;
wire   [2:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWSIZE;
wire   [1:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWBURST;
wire   [1:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWLOCK;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWCACHE;
wire   [2:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWPROT;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWQOS;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWREGION;
wire   [0:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWUSER;
wire    grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WVALID;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WDATA;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WSTRB;
wire    grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WLAST;
wire   [0:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WID;
wire   [0:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WUSER;
wire    grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARVALID;
wire   [63:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARADDR;
wire   [0:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARID;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARLEN;
wire   [2:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARSIZE;
wire   [1:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARBURST;
wire   [1:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARLOCK;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARCACHE;
wire   [2:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARPROT;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARQOS;
wire   [3:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARREGION;
wire   [0:0] grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARUSER;
wire    grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_RREADY;
wire    grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_BREADY;
wire   [12:0] grp_dataflow_in_loop_IT_w0_fu_806_w1_loc_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_w1_loc_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_w1_loc_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_w1_loc_we0;
wire   [7:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0;
wire   [7:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0;
wire   [7:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0;
wire   [7:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0;
wire   [7:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0;
wire   [7:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0;
wire   [7:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0;
wire   [7:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0;
wire   [6:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0;
wire   [6:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0;
wire   [6:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0;
wire   [6:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0;
wire   [6:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0;
wire   [6:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0;
wire   [6:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0;
wire   [6:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
wire   [31:0] grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0;
wire    grp_dataflow_in_loop_IT_w0_fu_806_ap_start;
wire    grp_dataflow_in_loop_IT_w0_fu_806_ap_done;
wire    grp_dataflow_in_loop_IT_w0_fu_806_ap_ready;
wire    grp_dataflow_in_loop_IT_w0_fu_806_ap_idle;
reg    grp_dataflow_in_loop_IT_w0_fu_806_ap_continue;
wire    gmem_in_AWREADY;
wire    gmem_in_WREADY;
reg    gmem_in_ARVALID;
wire    gmem_in_ARREADY;
wire    gmem_in_RVALID;
reg    gmem_in_RREADY;
wire   [31:0] gmem_in_RDATA;
wire   [8:0] gmem_in_RFIFONUM;
wire    gmem_in_BVALID;
reg    gmem_out_AWVALID;
wire    gmem_out_AWREADY;
reg    gmem_out_WVALID;
wire    gmem_out_WREADY;
wire    gmem_out_ARREADY;
wire    gmem_out_RVALID;
wire   [31:0] gmem_out_RDATA;
wire   [8:0] gmem_out_RFIFONUM;
wire    gmem_out_BVALID;
reg    gmem_out_BREADY;
wire    gmem_w1_AWREADY;
wire    gmem_w1_WREADY;
reg    gmem_w1_ARVALID;
wire    gmem_w1_ARREADY;
reg   [63:0] gmem_w1_ARADDR;
reg   [31:0] gmem_w1_ARLEN;
wire    gmem_w1_RVALID;
reg    gmem_w1_RREADY;
wire   [31:0] gmem_w1_RDATA;
wire   [8:0] gmem_w1_RFIFONUM;
wire    gmem_w1_BVALID;
wire    gmem_w2_AWREADY;
wire    gmem_w2_WREADY;
reg    gmem_w2_ARVALID;
wire    gmem_w2_ARREADY;
reg   [63:0] gmem_w2_ARADDR;
reg   [31:0] gmem_w2_ARLEN;
wire    gmem_w2_RVALID;
reg    gmem_w2_RREADY;
wire   [31:0] gmem_w2_RDATA;
wire   [8:0] gmem_w2_RFIFONUM;
wire    gmem_w2_BVALID;
wire    gmem_w3_AWREADY;
wire    gmem_w3_WREADY;
reg    gmem_w3_ARVALID;
wire    gmem_w3_ARREADY;
reg   [63:0] gmem_w3_ARADDR;
reg   [31:0] gmem_w3_ARLEN;
wire    gmem_w3_RVALID;
reg    gmem_w3_RREADY;
wire   [31:0] gmem_w3_RDATA;
wire   [8:0] gmem_w3_RFIFONUM;
wire    gmem_w3_BVALID;
reg   [0:0] phase_reg_723;
wire    ap_CS_fsm_state41;
wire    ap_sync_grp_dataflow_in_loop_IT_w0_fu_806_ap_ready;
wire    ap_sync_grp_dataflow_in_loop_IT_w0_fu_806_ap_done;
reg    ap_block_state41_on_subcall_done;
reg   [8:0] w0_reg_735;
reg    grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_start_reg;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
reg    grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_start_reg;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
reg    grp_dataflow_in_loop_IT_w0_fu_806_ap_start_reg;
reg    ap_sync_reg_grp_dataflow_in_loop_IT_w0_fu_806_ap_ready;
reg    ap_sync_reg_grp_dataflow_in_loop_IT_w0_fu_806_ap_done;
wire  signed [63:0] sext_ln364_fu_1129_p1;
wire  signed [63:0] sext_ln379_fu_1609_p1;
wire  signed [63:0] sext_ln396_fu_1628_p1;
wire  signed [63:0] sext_ln399_fu_1878_p1;
reg    ap_predicate_op401_call_state38;
reg    ap_block_state38_on_subcall_done;
wire   [31:0] bitcast_ln364_fu_1186_p1;
wire   [5:0] trunc_ln362_fu_1190_p1;
wire   [31:0] bitcast_ln379_fu_1678_p1;
wire   [4:0] trunc_ln377_fu_1647_p1;
wire   [31:0] bitcast_ln396_fu_1888_p1;
reg   [12:0] phi_mul_fu_610;
wire    ap_CS_fsm_state12;
reg   [6:0] c1_fu_614;
reg   [5:0] c2_fu_618;
wire    ap_CS_fsm_state25;
reg   [8:0] h0_fu_622;
wire   [61:0] trunc_ln362_2_fu_1072_p4;
wire   [62:0] zext_ln362_fu_1120_p1;
wire   [62:0] add_ln364_fu_1124_p2;
wire   [61:0] trunc_ln377_1_fu_1148_p4;
wire   [9:0] tmp_fu_1169_p3;
wire   [10:0] zext_ln371_5_fu_1176_p1;
wire   [10:0] zext_ln371_fu_1166_p1;
wire   [62:0] zext_ln377_fu_1600_p1;
wire   [62:0] add_ln379_fu_1604_p2;
wire   [61:0] trunc_ln4_fu_1619_p4;
wire   [1:0] lshr_ln_fu_1661_p4;
reg   [40:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 41'd1;
#0 weights_loaded = 1'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30 = 32'd0;
#0 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31 = 32'd0;
#0 srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16 = 32'd0;
#0 grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_start_reg = 1'b0;
#0 grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_start_reg = 1'b0;
#0 grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_start_reg = 1'b0;
#0 grp_dataflow_in_loop_IT_w0_fu_806_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_dataflow_in_loop_IT_w0_fu_806_ap_ready = 1'b0;
#0 ap_sync_reg_grp_dataflow_in_loop_IT_w0_fu_806_ap_done = 1'b0;
end

srcnn_w1_loc_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5184 ),
    .AddressWidth( 13 ))
w1_loc_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(w1_loc_address0),
    .ce0(w1_loc_ce0),
    .we0(w1_loc_we0),
    .d0(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_w1_loc_d0),
    .q0(w1_loc_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0),
    .d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0),
    .d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0),
    .d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0),
    .d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0),
    .d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0),
    .d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0),
    .d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0),
    .d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0),
    .d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0),
    .d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0),
    .d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0),
    .d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0),
    .d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0),
    .d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0),
    .d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0),
    .d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0)
);

srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_start),
    .ap_done(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_done),
    .ap_idle(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_idle),
    .ap_ready(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_ready),
    .m_axi_gmem_w1_AWVALID(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWVALID),
    .m_axi_gmem_w1_AWREADY(1'b0),
    .m_axi_gmem_w1_AWADDR(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWADDR),
    .m_axi_gmem_w1_AWID(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWID),
    .m_axi_gmem_w1_AWLEN(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWLEN),
    .m_axi_gmem_w1_AWSIZE(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWSIZE),
    .m_axi_gmem_w1_AWBURST(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWBURST),
    .m_axi_gmem_w1_AWLOCK(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWLOCK),
    .m_axi_gmem_w1_AWCACHE(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWCACHE),
    .m_axi_gmem_w1_AWPROT(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWPROT),
    .m_axi_gmem_w1_AWQOS(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWQOS),
    .m_axi_gmem_w1_AWREGION(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWREGION),
    .m_axi_gmem_w1_AWUSER(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_AWUSER),
    .m_axi_gmem_w1_WVALID(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_WVALID),
    .m_axi_gmem_w1_WREADY(1'b0),
    .m_axi_gmem_w1_WDATA(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_WDATA),
    .m_axi_gmem_w1_WSTRB(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_WSTRB),
    .m_axi_gmem_w1_WLAST(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_WLAST),
    .m_axi_gmem_w1_WID(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_WID),
    .m_axi_gmem_w1_WUSER(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_WUSER),
    .m_axi_gmem_w1_ARVALID(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARVALID),
    .m_axi_gmem_w1_ARREADY(gmem_w1_ARREADY),
    .m_axi_gmem_w1_ARADDR(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARADDR),
    .m_axi_gmem_w1_ARID(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARID),
    .m_axi_gmem_w1_ARLEN(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARLEN),
    .m_axi_gmem_w1_ARSIZE(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARSIZE),
    .m_axi_gmem_w1_ARBURST(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARBURST),
    .m_axi_gmem_w1_ARLOCK(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARLOCK),
    .m_axi_gmem_w1_ARCACHE(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARCACHE),
    .m_axi_gmem_w1_ARPROT(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARPROT),
    .m_axi_gmem_w1_ARQOS(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARQOS),
    .m_axi_gmem_w1_ARREGION(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARREGION),
    .m_axi_gmem_w1_ARUSER(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARUSER),
    .m_axi_gmem_w1_RVALID(gmem_w1_RVALID),
    .m_axi_gmem_w1_RREADY(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_RREADY),
    .m_axi_gmem_w1_RDATA(gmem_w1_RDATA),
    .m_axi_gmem_w1_RLAST(1'b0),
    .m_axi_gmem_w1_RID(1'd0),
    .m_axi_gmem_w1_RFIFONUM(gmem_w1_RFIFONUM),
    .m_axi_gmem_w1_RUSER(1'd0),
    .m_axi_gmem_w1_RRESP(2'd0),
    .m_axi_gmem_w1_BVALID(1'b0),
    .m_axi_gmem_w1_BREADY(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_BREADY),
    .m_axi_gmem_w1_BRESP(2'd0),
    .m_axi_gmem_w1_BID(1'd0),
    .m_axi_gmem_w1_BUSER(1'd0),
    .add_ln371_3(add_ln371_3_reg_2057),
    .sext_ln362(trunc_ln362_1_reg_2003),
    .zext_ln362_3(phi_mul_load_reg_2013),
    .w1_loc_address0(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_w1_loc_address0),
    .w1_loc_ce0(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_w1_loc_ce0),
    .w1_loc_we0(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_w1_loc_we0),
    .w1_loc_d0(grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_w1_loc_d0)
);

srcnn_srcnn_Pipeline_CopyW2_inft grp_srcnn_Pipeline_CopyW2_inft_fu_757(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_start),
    .ap_done(grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_done),
    .ap_idle(grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_idle),
    .ap_ready(grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_ready),
    .m_axi_gmem_w2_AWVALID(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWVALID),
    .m_axi_gmem_w2_AWREADY(1'b0),
    .m_axi_gmem_w2_AWADDR(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWADDR),
    .m_axi_gmem_w2_AWID(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWID),
    .m_axi_gmem_w2_AWLEN(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWLEN),
    .m_axi_gmem_w2_AWSIZE(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWSIZE),
    .m_axi_gmem_w2_AWBURST(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWBURST),
    .m_axi_gmem_w2_AWLOCK(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWLOCK),
    .m_axi_gmem_w2_AWCACHE(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWCACHE),
    .m_axi_gmem_w2_AWPROT(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWPROT),
    .m_axi_gmem_w2_AWQOS(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWQOS),
    .m_axi_gmem_w2_AWREGION(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWREGION),
    .m_axi_gmem_w2_AWUSER(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_AWUSER),
    .m_axi_gmem_w2_WVALID(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_WVALID),
    .m_axi_gmem_w2_WREADY(1'b0),
    .m_axi_gmem_w2_WDATA(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_WDATA),
    .m_axi_gmem_w2_WSTRB(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_WSTRB),
    .m_axi_gmem_w2_WLAST(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_WLAST),
    .m_axi_gmem_w2_WID(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_WID),
    .m_axi_gmem_w2_WUSER(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_WUSER),
    .m_axi_gmem_w2_ARVALID(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARVALID),
    .m_axi_gmem_w2_ARREADY(gmem_w2_ARREADY),
    .m_axi_gmem_w2_ARADDR(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARADDR),
    .m_axi_gmem_w2_ARID(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARID),
    .m_axi_gmem_w2_ARLEN(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARLEN),
    .m_axi_gmem_w2_ARSIZE(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARSIZE),
    .m_axi_gmem_w2_ARBURST(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARBURST),
    .m_axi_gmem_w2_ARLOCK(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARLOCK),
    .m_axi_gmem_w2_ARCACHE(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARCACHE),
    .m_axi_gmem_w2_ARPROT(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARPROT),
    .m_axi_gmem_w2_ARQOS(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARQOS),
    .m_axi_gmem_w2_ARREGION(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARREGION),
    .m_axi_gmem_w2_ARUSER(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARUSER),
    .m_axi_gmem_w2_RVALID(gmem_w2_RVALID),
    .m_axi_gmem_w2_RREADY(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_RREADY),
    .m_axi_gmem_w2_RDATA(gmem_w2_RDATA),
    .m_axi_gmem_w2_RLAST(1'b0),
    .m_axi_gmem_w2_RID(1'd0),
    .m_axi_gmem_w2_RFIFONUM(gmem_w2_RFIFONUM),
    .m_axi_gmem_w2_RUSER(1'd0),
    .m_axi_gmem_w2_RRESP(2'd0),
    .m_axi_gmem_w2_BVALID(1'b0),
    .m_axi_gmem_w2_BREADY(grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_BREADY),
    .m_axi_gmem_w2_BRESP(2'd0),
    .m_axi_gmem_w2_BID(1'd0),
    .m_axi_gmem_w2_BUSER(1'd0),
    .zext_ln387_1(tmp_6_reg_2107),
    .zext_ln377_1(shl_ln_reg_2102),
    .sext_ln377(trunc_ln_reg_2047),
    .trunc_ln377_3(trunc_ln377_2_reg_2097),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0(grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0)
);

srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_start),
    .ap_done(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_done),
    .ap_idle(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_idle),
    .ap_ready(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_ready),
    .m_axi_gmem_w3_AWVALID(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWVALID),
    .m_axi_gmem_w3_AWREADY(1'b0),
    .m_axi_gmem_w3_AWADDR(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWADDR),
    .m_axi_gmem_w3_AWID(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWID),
    .m_axi_gmem_w3_AWLEN(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWLEN),
    .m_axi_gmem_w3_AWSIZE(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWSIZE),
    .m_axi_gmem_w3_AWBURST(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWBURST),
    .m_axi_gmem_w3_AWLOCK(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWLOCK),
    .m_axi_gmem_w3_AWCACHE(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWCACHE),
    .m_axi_gmem_w3_AWPROT(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWPROT),
    .m_axi_gmem_w3_AWQOS(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWQOS),
    .m_axi_gmem_w3_AWREGION(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWREGION),
    .m_axi_gmem_w3_AWUSER(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_AWUSER),
    .m_axi_gmem_w3_WVALID(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_WVALID),
    .m_axi_gmem_w3_WREADY(1'b0),
    .m_axi_gmem_w3_WDATA(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_WDATA),
    .m_axi_gmem_w3_WSTRB(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_WSTRB),
    .m_axi_gmem_w3_WLAST(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_WLAST),
    .m_axi_gmem_w3_WID(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_WID),
    .m_axi_gmem_w3_WUSER(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_WUSER),
    .m_axi_gmem_w3_ARVALID(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARVALID),
    .m_axi_gmem_w3_ARREADY(gmem_w3_ARREADY),
    .m_axi_gmem_w3_ARADDR(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARADDR),
    .m_axi_gmem_w3_ARID(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARID),
    .m_axi_gmem_w3_ARLEN(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARLEN),
    .m_axi_gmem_w3_ARSIZE(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARSIZE),
    .m_axi_gmem_w3_ARBURST(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARBURST),
    .m_axi_gmem_w3_ARLOCK(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARLOCK),
    .m_axi_gmem_w3_ARCACHE(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARCACHE),
    .m_axi_gmem_w3_ARPROT(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARPROT),
    .m_axi_gmem_w3_ARQOS(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARQOS),
    .m_axi_gmem_w3_ARREGION(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARREGION),
    .m_axi_gmem_w3_ARUSER(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARUSER),
    .m_axi_gmem_w3_RVALID(gmem_w3_RVALID),
    .m_axi_gmem_w3_RREADY(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_RREADY),
    .m_axi_gmem_w3_RDATA(gmem_w3_RDATA),
    .m_axi_gmem_w3_RLAST(1'b0),
    .m_axi_gmem_w3_RID(1'd0),
    .m_axi_gmem_w3_RFIFONUM(gmem_w3_RFIFONUM),
    .m_axi_gmem_w3_RUSER(1'd0),
    .m_axi_gmem_w3_RRESP(2'd0),
    .m_axi_gmem_w3_BVALID(1'b0),
    .m_axi_gmem_w3_BREADY(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_BREADY),
    .m_axi_gmem_w3_BRESP(2'd0),
    .m_axi_gmem_w3_BID(1'd0),
    .m_axi_gmem_w3_BUSER(1'd0),
    .sext_ln399(trunc_ln5_reg_2088),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0(grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0)
);

srcnn_dataflow_in_loop_IT_w0 grp_dataflow_in_loop_IT_w0_fu_806(
    .m_axi_gmem_in_AWVALID(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWVALID),
    .m_axi_gmem_in_AWREADY(1'b0),
    .m_axi_gmem_in_AWADDR(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWADDR),
    .m_axi_gmem_in_AWID(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWID),
    .m_axi_gmem_in_AWLEN(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWLEN),
    .m_axi_gmem_in_AWSIZE(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWSIZE),
    .m_axi_gmem_in_AWBURST(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWBURST),
    .m_axi_gmem_in_AWLOCK(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWLOCK),
    .m_axi_gmem_in_AWCACHE(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWCACHE),
    .m_axi_gmem_in_AWPROT(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWPROT),
    .m_axi_gmem_in_AWQOS(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWQOS),
    .m_axi_gmem_in_AWREGION(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWREGION),
    .m_axi_gmem_in_AWUSER(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_AWUSER),
    .m_axi_gmem_in_WVALID(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_WVALID),
    .m_axi_gmem_in_WREADY(1'b0),
    .m_axi_gmem_in_WDATA(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_WDATA),
    .m_axi_gmem_in_WSTRB(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_WSTRB),
    .m_axi_gmem_in_WLAST(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_WLAST),
    .m_axi_gmem_in_WID(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_WID),
    .m_axi_gmem_in_WUSER(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_WUSER),
    .m_axi_gmem_in_ARVALID(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARVALID),
    .m_axi_gmem_in_ARREADY(gmem_in_ARREADY),
    .m_axi_gmem_in_ARADDR(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARADDR),
    .m_axi_gmem_in_ARID(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARID),
    .m_axi_gmem_in_ARLEN(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARLEN),
    .m_axi_gmem_in_ARSIZE(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARSIZE),
    .m_axi_gmem_in_ARBURST(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARBURST),
    .m_axi_gmem_in_ARLOCK(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARLOCK),
    .m_axi_gmem_in_ARCACHE(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARCACHE),
    .m_axi_gmem_in_ARPROT(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARPROT),
    .m_axi_gmem_in_ARQOS(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARQOS),
    .m_axi_gmem_in_ARREGION(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARREGION),
    .m_axi_gmem_in_ARUSER(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARUSER),
    .m_axi_gmem_in_RVALID(gmem_in_RVALID),
    .m_axi_gmem_in_RREADY(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_RREADY),
    .m_axi_gmem_in_RDATA(gmem_in_RDATA),
    .m_axi_gmem_in_RLAST(1'b0),
    .m_axi_gmem_in_RID(1'd0),
    .m_axi_gmem_in_RFIFONUM(gmem_in_RFIFONUM),
    .m_axi_gmem_in_RUSER(1'd0),
    .m_axi_gmem_in_RRESP(2'd0),
    .m_axi_gmem_in_BVALID(1'b0),
    .m_axi_gmem_in_BREADY(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_BREADY),
    .m_axi_gmem_in_BRESP(2'd0),
    .m_axi_gmem_in_BID(1'd0),
    .m_axi_gmem_in_BUSER(1'd0),
    .input_ftmap(input_ftmap_read_reg_1976),
    .h0(h0_2_reg_2124),
    .w0(trunc_ln430_reg_2150),
    .phase(phase_reg_723),
    .m_axi_gmem_out_AWVALID(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWVALID),
    .m_axi_gmem_out_AWREADY(gmem_out_AWREADY),
    .m_axi_gmem_out_AWADDR(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWADDR),
    .m_axi_gmem_out_AWID(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWID),
    .m_axi_gmem_out_AWLEN(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWLEN),
    .m_axi_gmem_out_AWSIZE(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWSIZE),
    .m_axi_gmem_out_AWBURST(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWBURST),
    .m_axi_gmem_out_AWLOCK(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWLOCK),
    .m_axi_gmem_out_AWCACHE(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWCACHE),
    .m_axi_gmem_out_AWPROT(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWPROT),
    .m_axi_gmem_out_AWQOS(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWQOS),
    .m_axi_gmem_out_AWREGION(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWREGION),
    .m_axi_gmem_out_AWUSER(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWUSER),
    .m_axi_gmem_out_WVALID(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WVALID),
    .m_axi_gmem_out_WREADY(gmem_out_WREADY),
    .m_axi_gmem_out_WDATA(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WDATA),
    .m_axi_gmem_out_WSTRB(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WSTRB),
    .m_axi_gmem_out_WLAST(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WLAST),
    .m_axi_gmem_out_WID(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WID),
    .m_axi_gmem_out_WUSER(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WUSER),
    .m_axi_gmem_out_ARVALID(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARVALID),
    .m_axi_gmem_out_ARREADY(1'b0),
    .m_axi_gmem_out_ARADDR(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARADDR),
    .m_axi_gmem_out_ARID(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARID),
    .m_axi_gmem_out_ARLEN(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARLEN),
    .m_axi_gmem_out_ARSIZE(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARSIZE),
    .m_axi_gmem_out_ARBURST(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARBURST),
    .m_axi_gmem_out_ARLOCK(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARLOCK),
    .m_axi_gmem_out_ARCACHE(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARCACHE),
    .m_axi_gmem_out_ARPROT(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARPROT),
    .m_axi_gmem_out_ARQOS(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARQOS),
    .m_axi_gmem_out_ARREGION(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARREGION),
    .m_axi_gmem_out_ARUSER(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_ARUSER),
    .m_axi_gmem_out_RVALID(1'b0),
    .m_axi_gmem_out_RREADY(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_RREADY),
    .m_axi_gmem_out_RDATA(32'd0),
    .m_axi_gmem_out_RLAST(1'b0),
    .m_axi_gmem_out_RID(1'd0),
    .m_axi_gmem_out_RFIFONUM(9'd0),
    .m_axi_gmem_out_RUSER(1'd0),
    .m_axi_gmem_out_RRESP(2'd0),
    .m_axi_gmem_out_BVALID(gmem_out_BVALID),
    .m_axi_gmem_out_BREADY(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_BREADY),
    .m_axi_gmem_out_BRESP(2'd0),
    .m_axi_gmem_out_BID(1'd0),
    .m_axi_gmem_out_BUSER(1'd0),
    .output_ftmap(output_ftmap_read_reg_1951),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63),
    .w1_loc_address0(grp_dataflow_in_loop_IT_w0_fu_806_w1_loc_address0),
    .w1_loc_ce0(grp_dataflow_in_loop_IT_w0_fu_806_w1_loc_ce0),
    .w1_loc_d0(grp_dataflow_in_loop_IT_w0_fu_806_w1_loc_d0),
    .w1_loc_q0(w1_loc_q0),
    .w1_loc_we0(grp_dataflow_in_loop_IT_w0_fu_806_w1_loc_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0(grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .output_ftmap_ap_vld(1'b1),
    .ap_start(grp_dataflow_in_loop_IT_w0_fu_806_ap_start),
    .input_ftmap_ap_vld(1'b1),
    .h0_ap_vld(1'b1),
    .w0_ap_vld(1'b1),
    .phase_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28_ap_vld(1'b1),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62_ap_vld(1'b1),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63_ap_vld(1'b1),
    .ap_done(grp_dataflow_in_loop_IT_w0_fu_806_ap_done),
    .ap_ready(grp_dataflow_in_loop_IT_w0_fu_806_ap_ready),
    .ap_idle(grp_dataflow_in_loop_IT_w0_fu_806_ap_idle),
    .ap_continue(grp_dataflow_in_loop_IT_w0_fu_806_ap_continue)
);

srcnn_ctrl_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
ctrl_s_axi_U(
    .AWVALID(s_axi_ctrl_AWVALID),
    .AWREADY(s_axi_ctrl_AWREADY),
    .AWADDR(s_axi_ctrl_AWADDR),
    .WVALID(s_axi_ctrl_WVALID),
    .WREADY(s_axi_ctrl_WREADY),
    .WDATA(s_axi_ctrl_WDATA),
    .WSTRB(s_axi_ctrl_WSTRB),
    .ARVALID(s_axi_ctrl_ARVALID),
    .ARREADY(s_axi_ctrl_ARREADY),
    .ARADDR(s_axi_ctrl_ARADDR),
    .RVALID(s_axi_ctrl_RVALID),
    .RREADY(s_axi_ctrl_RREADY),
    .RDATA(s_axi_ctrl_RDATA),
    .RRESP(s_axi_ctrl_RRESP),
    .BVALID(s_axi_ctrl_BVALID),
    .BREADY(s_axi_ctrl_BREADY),
    .BRESP(s_axi_ctrl_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_ftmap(input_ftmap),
    .conv1_weights(conv1_weights),
    .conv1_biases(conv1_biases),
    .conv2_weights(conv2_weights),
    .conv2_biases(conv2_biases),
    .conv3_weights(conv3_weights),
    .conv3_biases(conv3_biases),
    .output_ftmap(output_ftmap),
    .reload_weights(reload_weights),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

srcnn_gmem_in_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_IN_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_IN_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_IN_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_IN_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_IN_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_IN_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_IN_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_IN_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_IN_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_IN_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_IN_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_in_m_axi_U(
    .AWVALID(m_axi_gmem_in_AWVALID),
    .AWREADY(m_axi_gmem_in_AWREADY),
    .AWADDR(m_axi_gmem_in_AWADDR),
    .AWID(m_axi_gmem_in_AWID),
    .AWLEN(m_axi_gmem_in_AWLEN),
    .AWSIZE(m_axi_gmem_in_AWSIZE),
    .AWBURST(m_axi_gmem_in_AWBURST),
    .AWLOCK(m_axi_gmem_in_AWLOCK),
    .AWCACHE(m_axi_gmem_in_AWCACHE),
    .AWPROT(m_axi_gmem_in_AWPROT),
    .AWQOS(m_axi_gmem_in_AWQOS),
    .AWREGION(m_axi_gmem_in_AWREGION),
    .AWUSER(m_axi_gmem_in_AWUSER),
    .WVALID(m_axi_gmem_in_WVALID),
    .WREADY(m_axi_gmem_in_WREADY),
    .WDATA(m_axi_gmem_in_WDATA),
    .WSTRB(m_axi_gmem_in_WSTRB),
    .WLAST(m_axi_gmem_in_WLAST),
    .WID(m_axi_gmem_in_WID),
    .WUSER(m_axi_gmem_in_WUSER),
    .ARVALID(m_axi_gmem_in_ARVALID),
    .ARREADY(m_axi_gmem_in_ARREADY),
    .ARADDR(m_axi_gmem_in_ARADDR),
    .ARID(m_axi_gmem_in_ARID),
    .ARLEN(m_axi_gmem_in_ARLEN),
    .ARSIZE(m_axi_gmem_in_ARSIZE),
    .ARBURST(m_axi_gmem_in_ARBURST),
    .ARLOCK(m_axi_gmem_in_ARLOCK),
    .ARCACHE(m_axi_gmem_in_ARCACHE),
    .ARPROT(m_axi_gmem_in_ARPROT),
    .ARQOS(m_axi_gmem_in_ARQOS),
    .ARREGION(m_axi_gmem_in_ARREGION),
    .ARUSER(m_axi_gmem_in_ARUSER),
    .RVALID(m_axi_gmem_in_RVALID),
    .RREADY(m_axi_gmem_in_RREADY),
    .RDATA(m_axi_gmem_in_RDATA),
    .RLAST(m_axi_gmem_in_RLAST),
    .RID(m_axi_gmem_in_RID),
    .RUSER(m_axi_gmem_in_RUSER),
    .RRESP(m_axi_gmem_in_RRESP),
    .BVALID(m_axi_gmem_in_BVALID),
    .BREADY(m_axi_gmem_in_BREADY),
    .BRESP(m_axi_gmem_in_BRESP),
    .BID(m_axi_gmem_in_BID),
    .BUSER(m_axi_gmem_in_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_in_ARVALID),
    .I_ARREADY(gmem_in_ARREADY),
    .I_ARADDR(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARADDR),
    .I_ARLEN(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARLEN),
    .I_RVALID(gmem_in_RVALID),
    .I_RREADY(gmem_in_RREADY),
    .I_RDATA(gmem_in_RDATA),
    .I_RFIFONUM(gmem_in_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_in_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_in_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem_in_BVALID),
    .I_BREADY(1'b0)
);

srcnn_gmem_out_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_OUT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_OUT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_OUT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_OUT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_OUT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_OUT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_OUT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_OUT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_OUT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_OUT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_OUT_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_out_m_axi_U(
    .AWVALID(m_axi_gmem_out_AWVALID),
    .AWREADY(m_axi_gmem_out_AWREADY),
    .AWADDR(m_axi_gmem_out_AWADDR),
    .AWID(m_axi_gmem_out_AWID),
    .AWLEN(m_axi_gmem_out_AWLEN),
    .AWSIZE(m_axi_gmem_out_AWSIZE),
    .AWBURST(m_axi_gmem_out_AWBURST),
    .AWLOCK(m_axi_gmem_out_AWLOCK),
    .AWCACHE(m_axi_gmem_out_AWCACHE),
    .AWPROT(m_axi_gmem_out_AWPROT),
    .AWQOS(m_axi_gmem_out_AWQOS),
    .AWREGION(m_axi_gmem_out_AWREGION),
    .AWUSER(m_axi_gmem_out_AWUSER),
    .WVALID(m_axi_gmem_out_WVALID),
    .WREADY(m_axi_gmem_out_WREADY),
    .WDATA(m_axi_gmem_out_WDATA),
    .WSTRB(m_axi_gmem_out_WSTRB),
    .WLAST(m_axi_gmem_out_WLAST),
    .WID(m_axi_gmem_out_WID),
    .WUSER(m_axi_gmem_out_WUSER),
    .ARVALID(m_axi_gmem_out_ARVALID),
    .ARREADY(m_axi_gmem_out_ARREADY),
    .ARADDR(m_axi_gmem_out_ARADDR),
    .ARID(m_axi_gmem_out_ARID),
    .ARLEN(m_axi_gmem_out_ARLEN),
    .ARSIZE(m_axi_gmem_out_ARSIZE),
    .ARBURST(m_axi_gmem_out_ARBURST),
    .ARLOCK(m_axi_gmem_out_ARLOCK),
    .ARCACHE(m_axi_gmem_out_ARCACHE),
    .ARPROT(m_axi_gmem_out_ARPROT),
    .ARQOS(m_axi_gmem_out_ARQOS),
    .ARREGION(m_axi_gmem_out_ARREGION),
    .ARUSER(m_axi_gmem_out_ARUSER),
    .RVALID(m_axi_gmem_out_RVALID),
    .RREADY(m_axi_gmem_out_RREADY),
    .RDATA(m_axi_gmem_out_RDATA),
    .RLAST(m_axi_gmem_out_RLAST),
    .RID(m_axi_gmem_out_RID),
    .RUSER(m_axi_gmem_out_RUSER),
    .RRESP(m_axi_gmem_out_RRESP),
    .BVALID(m_axi_gmem_out_BVALID),
    .BREADY(m_axi_gmem_out_BREADY),
    .BRESP(m_axi_gmem_out_BRESP),
    .BID(m_axi_gmem_out_BID),
    .BUSER(m_axi_gmem_out_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem_out_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem_out_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem_out_RDATA),
    .I_RFIFONUM(gmem_out_RFIFONUM),
    .I_AWVALID(gmem_out_AWVALID),
    .I_AWREADY(gmem_out_AWREADY),
    .I_AWADDR(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWADDR),
    .I_AWLEN(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWLEN),
    .I_WVALID(gmem_out_WVALID),
    .I_WREADY(gmem_out_WREADY),
    .I_WDATA(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WDATA),
    .I_WSTRB(grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WSTRB),
    .I_BVALID(gmem_out_BVALID),
    .I_BREADY(gmem_out_BREADY)
);

srcnn_gmem_w1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_W1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_W1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_W1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_W1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_W1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_W1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_W1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_W1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_W1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_W1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_W1_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_w1_m_axi_U(
    .AWVALID(m_axi_gmem_w1_AWVALID),
    .AWREADY(m_axi_gmem_w1_AWREADY),
    .AWADDR(m_axi_gmem_w1_AWADDR),
    .AWID(m_axi_gmem_w1_AWID),
    .AWLEN(m_axi_gmem_w1_AWLEN),
    .AWSIZE(m_axi_gmem_w1_AWSIZE),
    .AWBURST(m_axi_gmem_w1_AWBURST),
    .AWLOCK(m_axi_gmem_w1_AWLOCK),
    .AWCACHE(m_axi_gmem_w1_AWCACHE),
    .AWPROT(m_axi_gmem_w1_AWPROT),
    .AWQOS(m_axi_gmem_w1_AWQOS),
    .AWREGION(m_axi_gmem_w1_AWREGION),
    .AWUSER(m_axi_gmem_w1_AWUSER),
    .WVALID(m_axi_gmem_w1_WVALID),
    .WREADY(m_axi_gmem_w1_WREADY),
    .WDATA(m_axi_gmem_w1_WDATA),
    .WSTRB(m_axi_gmem_w1_WSTRB),
    .WLAST(m_axi_gmem_w1_WLAST),
    .WID(m_axi_gmem_w1_WID),
    .WUSER(m_axi_gmem_w1_WUSER),
    .ARVALID(m_axi_gmem_w1_ARVALID),
    .ARREADY(m_axi_gmem_w1_ARREADY),
    .ARADDR(m_axi_gmem_w1_ARADDR),
    .ARID(m_axi_gmem_w1_ARID),
    .ARLEN(m_axi_gmem_w1_ARLEN),
    .ARSIZE(m_axi_gmem_w1_ARSIZE),
    .ARBURST(m_axi_gmem_w1_ARBURST),
    .ARLOCK(m_axi_gmem_w1_ARLOCK),
    .ARCACHE(m_axi_gmem_w1_ARCACHE),
    .ARPROT(m_axi_gmem_w1_ARPROT),
    .ARQOS(m_axi_gmem_w1_ARQOS),
    .ARREGION(m_axi_gmem_w1_ARREGION),
    .ARUSER(m_axi_gmem_w1_ARUSER),
    .RVALID(m_axi_gmem_w1_RVALID),
    .RREADY(m_axi_gmem_w1_RREADY),
    .RDATA(m_axi_gmem_w1_RDATA),
    .RLAST(m_axi_gmem_w1_RLAST),
    .RID(m_axi_gmem_w1_RID),
    .RUSER(m_axi_gmem_w1_RUSER),
    .RRESP(m_axi_gmem_w1_RRESP),
    .BVALID(m_axi_gmem_w1_BVALID),
    .BREADY(m_axi_gmem_w1_BREADY),
    .BRESP(m_axi_gmem_w1_BRESP),
    .BID(m_axi_gmem_w1_BID),
    .BUSER(m_axi_gmem_w1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_w1_ARVALID),
    .I_ARREADY(gmem_w1_ARREADY),
    .I_ARADDR(gmem_w1_ARADDR),
    .I_ARLEN(gmem_w1_ARLEN),
    .I_RVALID(gmem_w1_RVALID),
    .I_RREADY(gmem_w1_RREADY),
    .I_RDATA(gmem_w1_RDATA),
    .I_RFIFONUM(gmem_w1_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_w1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_w1_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem_w1_BVALID),
    .I_BREADY(1'b0)
);

srcnn_gmem_w2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_W2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_W2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_W2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_W2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_W2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_W2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_W2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_W2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_W2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_W2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_W2_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_w2_m_axi_U(
    .AWVALID(m_axi_gmem_w2_AWVALID),
    .AWREADY(m_axi_gmem_w2_AWREADY),
    .AWADDR(m_axi_gmem_w2_AWADDR),
    .AWID(m_axi_gmem_w2_AWID),
    .AWLEN(m_axi_gmem_w2_AWLEN),
    .AWSIZE(m_axi_gmem_w2_AWSIZE),
    .AWBURST(m_axi_gmem_w2_AWBURST),
    .AWLOCK(m_axi_gmem_w2_AWLOCK),
    .AWCACHE(m_axi_gmem_w2_AWCACHE),
    .AWPROT(m_axi_gmem_w2_AWPROT),
    .AWQOS(m_axi_gmem_w2_AWQOS),
    .AWREGION(m_axi_gmem_w2_AWREGION),
    .AWUSER(m_axi_gmem_w2_AWUSER),
    .WVALID(m_axi_gmem_w2_WVALID),
    .WREADY(m_axi_gmem_w2_WREADY),
    .WDATA(m_axi_gmem_w2_WDATA),
    .WSTRB(m_axi_gmem_w2_WSTRB),
    .WLAST(m_axi_gmem_w2_WLAST),
    .WID(m_axi_gmem_w2_WID),
    .WUSER(m_axi_gmem_w2_WUSER),
    .ARVALID(m_axi_gmem_w2_ARVALID),
    .ARREADY(m_axi_gmem_w2_ARREADY),
    .ARADDR(m_axi_gmem_w2_ARADDR),
    .ARID(m_axi_gmem_w2_ARID),
    .ARLEN(m_axi_gmem_w2_ARLEN),
    .ARSIZE(m_axi_gmem_w2_ARSIZE),
    .ARBURST(m_axi_gmem_w2_ARBURST),
    .ARLOCK(m_axi_gmem_w2_ARLOCK),
    .ARCACHE(m_axi_gmem_w2_ARCACHE),
    .ARPROT(m_axi_gmem_w2_ARPROT),
    .ARQOS(m_axi_gmem_w2_ARQOS),
    .ARREGION(m_axi_gmem_w2_ARREGION),
    .ARUSER(m_axi_gmem_w2_ARUSER),
    .RVALID(m_axi_gmem_w2_RVALID),
    .RREADY(m_axi_gmem_w2_RREADY),
    .RDATA(m_axi_gmem_w2_RDATA),
    .RLAST(m_axi_gmem_w2_RLAST),
    .RID(m_axi_gmem_w2_RID),
    .RUSER(m_axi_gmem_w2_RUSER),
    .RRESP(m_axi_gmem_w2_RRESP),
    .BVALID(m_axi_gmem_w2_BVALID),
    .BREADY(m_axi_gmem_w2_BREADY),
    .BRESP(m_axi_gmem_w2_BRESP),
    .BID(m_axi_gmem_w2_BID),
    .BUSER(m_axi_gmem_w2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_w2_ARVALID),
    .I_ARREADY(gmem_w2_ARREADY),
    .I_ARADDR(gmem_w2_ARADDR),
    .I_ARLEN(gmem_w2_ARLEN),
    .I_RVALID(gmem_w2_RVALID),
    .I_RREADY(gmem_w2_RREADY),
    .I_RDATA(gmem_w2_RDATA),
    .I_RFIFONUM(gmem_w2_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_w2_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_w2_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem_w2_BVALID),
    .I_BREADY(1'b0)
);

srcnn_gmem_w3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_W3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_W3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_W3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_W3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_W3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_W3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_W3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_W3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_W3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_W3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_W3_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_w3_m_axi_U(
    .AWVALID(m_axi_gmem_w3_AWVALID),
    .AWREADY(m_axi_gmem_w3_AWREADY),
    .AWADDR(m_axi_gmem_w3_AWADDR),
    .AWID(m_axi_gmem_w3_AWID),
    .AWLEN(m_axi_gmem_w3_AWLEN),
    .AWSIZE(m_axi_gmem_w3_AWSIZE),
    .AWBURST(m_axi_gmem_w3_AWBURST),
    .AWLOCK(m_axi_gmem_w3_AWLOCK),
    .AWCACHE(m_axi_gmem_w3_AWCACHE),
    .AWPROT(m_axi_gmem_w3_AWPROT),
    .AWQOS(m_axi_gmem_w3_AWQOS),
    .AWREGION(m_axi_gmem_w3_AWREGION),
    .AWUSER(m_axi_gmem_w3_AWUSER),
    .WVALID(m_axi_gmem_w3_WVALID),
    .WREADY(m_axi_gmem_w3_WREADY),
    .WDATA(m_axi_gmem_w3_WDATA),
    .WSTRB(m_axi_gmem_w3_WSTRB),
    .WLAST(m_axi_gmem_w3_WLAST),
    .WID(m_axi_gmem_w3_WID),
    .WUSER(m_axi_gmem_w3_WUSER),
    .ARVALID(m_axi_gmem_w3_ARVALID),
    .ARREADY(m_axi_gmem_w3_ARREADY),
    .ARADDR(m_axi_gmem_w3_ARADDR),
    .ARID(m_axi_gmem_w3_ARID),
    .ARLEN(m_axi_gmem_w3_ARLEN),
    .ARSIZE(m_axi_gmem_w3_ARSIZE),
    .ARBURST(m_axi_gmem_w3_ARBURST),
    .ARLOCK(m_axi_gmem_w3_ARLOCK),
    .ARCACHE(m_axi_gmem_w3_ARCACHE),
    .ARPROT(m_axi_gmem_w3_ARPROT),
    .ARQOS(m_axi_gmem_w3_ARQOS),
    .ARREGION(m_axi_gmem_w3_ARREGION),
    .ARUSER(m_axi_gmem_w3_ARUSER),
    .RVALID(m_axi_gmem_w3_RVALID),
    .RREADY(m_axi_gmem_w3_RREADY),
    .RDATA(m_axi_gmem_w3_RDATA),
    .RLAST(m_axi_gmem_w3_RLAST),
    .RID(m_axi_gmem_w3_RID),
    .RUSER(m_axi_gmem_w3_RUSER),
    .RRESP(m_axi_gmem_w3_RRESP),
    .BVALID(m_axi_gmem_w3_BVALID),
    .BREADY(m_axi_gmem_w3_BREADY),
    .BRESP(m_axi_gmem_w3_BRESP),
    .BID(m_axi_gmem_w3_BID),
    .BUSER(m_axi_gmem_w3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_w3_ARVALID),
    .I_ARREADY(gmem_w3_ARREADY),
    .I_ARADDR(gmem_w3_ARADDR),
    .I_ARLEN(gmem_w3_ARLEN),
    .I_RVALID(gmem_w3_RVALID),
    .I_RREADY(gmem_w3_RREADY),
    .I_RDATA(gmem_w3_RDATA),
    .I_RFIFONUM(gmem_w3_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_w3_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_w3_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem_w3_BVALID),
    .I_BREADY(1'b0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_dataflow_in_loop_IT_w0_fu_806_ap_done <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state41) & (1'b0 == ap_block_state41_on_subcall_done))) begin
            ap_sync_reg_grp_dataflow_in_loop_IT_w0_fu_806_ap_done <= 1'b0;
        end else if ((grp_dataflow_in_loop_IT_w0_fu_806_ap_done == 1'b1)) begin
            ap_sync_reg_grp_dataflow_in_loop_IT_w0_fu_806_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_dataflow_in_loop_IT_w0_fu_806_ap_ready <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state41) & (1'b0 == ap_block_state41_on_subcall_done))) begin
            ap_sync_reg_grp_dataflow_in_loop_IT_w0_fu_806_ap_ready <= 1'b0;
        end else if ((grp_dataflow_in_loop_IT_w0_fu_806_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_dataflow_in_loop_IT_w0_fu_806_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dataflow_in_loop_IT_w0_fu_806_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln430_fu_1924_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40)) | ((1'b1 == ap_CS_fsm_state41) & (ap_sync_grp_dataflow_in_loop_IT_w0_fu_806_ap_ready == 1'b0)))) begin
            grp_dataflow_in_loop_IT_w0_fu_806_ap_start_reg <= 1'b1;
        end else if ((grp_dataflow_in_loop_IT_w0_fu_806_ap_ready == 1'b1)) begin
            grp_dataflow_in_loop_IT_w0_fu_806_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_start_reg <= 1'b1;
        end else if ((grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_ready == 1'b1)) begin
            grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_start_reg <= 1'b1;
        end else if ((grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_ready == 1'b1)) begin
            grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state37)) begin
            grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_start_reg <= 1'b1;
        end else if ((grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_ready == 1'b1)) begin
            grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        weights_loaded <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state38) & (1'b0 == ap_block_state38_on_subcall_done) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
            weights_loaded <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((weights_loaded_load_load_fu_1058_p1 == 1'd0) | (icmp_ln351_fu_1052_p2 == 1'd0)))) begin
        c1_fu_614 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        c1_fu_614 <= add_ln362_reg_2029;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln362_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c2_fu_618 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        c2_fu_618 <= add_ln377_reg_2071;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (1'b0 == ap_block_state38_on_subcall_done))) begin
        h0_fu_622 <= 9'd0;
    end else if (((icmp_ln430_fu_1924_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        h0_fu_622 <= h0_3_reg_2132;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (1'b0 == ap_block_state41_on_subcall_done))) begin
        phase_reg_723 <= phase_1_reg_2145;
    end else if (((icmp_ln427_fu_1912_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        phase_reg_723 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((weights_loaded_load_load_fu_1058_p1 == 1'd0) | (icmp_ln351_fu_1052_p2 == 1'd0)))) begin
        phi_mul_fu_610 <= 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        phi_mul_fu_610 <= add_ln362_1_reg_2021;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (1'b0 == ap_block_state41_on_subcall_done))) begin
        w0_reg_735 <= w0_1_reg_2140;
    end else if (((icmp_ln427_fu_1912_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        w0_reg_735 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln362_1_reg_2021 <= add_ln362_1_fu_1102_p2;
        add_ln362_reg_2029 <= add_ln362_fu_1114_p2;
        phi_mul_load_reg_2013 <= phi_mul_fu_610;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln371_3_reg_2057 <= add_ln371_3_fu_1180_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln377_reg_2071 <= add_ln377_fu_1594_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        conv2_biases_read_reg_1966 <= conv2_biases;
        conv2_weights_read_reg_1971 <= conv2_weights;
        conv3_biases_read_reg_1956 <= conv3_biases;
        conv3_weights_read_reg_1961 <= conv3_weights;
        icmp_ln351_reg_1981 <= icmp_ln351_fu_1052_p2;
        input_ftmap_read_reg_1976 <= input_ftmap;
        output_ftmap_read_reg_1951 <= output_ftmap;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln362_fu_1108_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_w1_addr_reg_2034 <= sext_ln364_fu_1129_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_fu_1588_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        gmem_w2_addr_reg_2076 <= sext_ln379_fu_1609_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln377_fu_1588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        gmem_w3_addr_reg_2082 <= sext_ln396_fu_1628_p1;
        trunc_ln5_reg_2088 <= {{conv3_weights_read_reg_1961[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        h0_2_reg_2124 <= h0_fu_622;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln427_fu_1912_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        h0_3_reg_2132 <= h0_3_fu_1918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd10) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd11) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd12) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd13) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd14) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd15) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd16) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd17) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd18) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd19) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd20) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd21) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd22) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd23) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd24) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd25) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd26) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd27) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd28) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd29) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd30) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd31) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd32) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd33) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd34) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd35) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd36) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd37) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd38) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd39) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd40) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd41) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd42) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd43) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd44) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd45) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd46) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd47) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd48) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd49) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd50) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd51) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd52) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd53) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd54) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd55) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd56) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd57) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd58) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd59) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd60) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd61) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd62) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd63) & (gmem_w1_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd10) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd11) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd12) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd13) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd14) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd15) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd16) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd17) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd18) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd19) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd20) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd21) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd22) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd23) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd24) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd25) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd26) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd27) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd28) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd29) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd30) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd31) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln430_fu_1924_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        phase_1_reg_2145 <= phase_1_fu_1936_p2;
        trunc_ln430_reg_2150 <= trunc_ln430_fu_1942_p1;
        w0_1_reg_2140 <= w0_1_fu_1930_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & ((weights_loaded_load_load_fu_1058_p1 == 1'd0) | (icmp_ln351_fu_1052_p2 == 1'd0)))) begin
        sext_ln362_reg_2008 <= sext_ln362_fu_1082_p1;
        trunc_ln362_1_reg_2003 <= {{conv1_weights[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln362_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        sext_ln377_reg_2052 <= sext_ln377_fu_1157_p1;
        trunc_ln_reg_2047 <= {{conv2_weights_read_reg_1971[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        shl_ln_reg_2102[10 : 6] <= shl_ln_fu_1653_p3[10 : 6];
        tmp_6_reg_2107[7 : 6] <= tmp_6_fu_1670_p3[7 : 6];
        trunc_ln377_2_reg_2097 <= trunc_ln377_2_fu_1650_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (gmem_w3_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16 <= bitcast_ln396_fu_1888_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd9) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd8) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd7) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd6) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd5) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd4) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd3) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd2) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd1) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln377_fu_1647_p1 == 5'd0) & (1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26 <= bitcast_ln379_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd9) & (gmem_w1_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd8) & (gmem_w1_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd7) & (gmem_w1_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd6) & (gmem_w1_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd5) & (gmem_w1_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd4) & (gmem_w1_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd3) & (gmem_w1_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd2) & (gmem_w1_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd1) & (gmem_w1_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln362_fu_1190_p1 == 6'd0) & (gmem_w1_RVALID == 1'b1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 <= bitcast_ln364_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln351_fu_1052_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        weights_loaded_load_reg_1985 <= weights_loaded;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((gmem_w1_RVALID == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((gmem_w2_ARREADY == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((gmem_w2_RVALID == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_w3_ARREADY == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_w3_ARREADY == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((gmem_w3_RVALID == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state38_on_subcall_done)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((gmem_w1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state41_on_subcall_done)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln427_fu_1912_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln427_fu_1912_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((icmp_ln430_fu_1924_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40)))) begin
        gmem_in_ARVALID = grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_ARVALID;
    end else begin
        gmem_in_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((icmp_ln430_fu_1924_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40)))) begin
        gmem_in_RREADY = grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_in_RREADY;
    end else begin
        gmem_in_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((icmp_ln430_fu_1924_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40)))) begin
        gmem_out_AWVALID = grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_AWVALID;
    end else begin
        gmem_out_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((icmp_ln430_fu_1924_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40)))) begin
        gmem_out_BREADY = grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_BREADY;
    end else begin
        gmem_out_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((icmp_ln430_fu_1924_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40)))) begin
        gmem_out_WVALID = grp_dataflow_in_loop_IT_w0_fu_806_m_axi_gmem_out_WVALID;
    end else begin
        gmem_out_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (gmem_w1_ARREADY == 1'b1))) begin
        gmem_w1_ARADDR = gmem_w1_addr_reg_2034;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_w1_ARADDR = grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARADDR;
    end else begin
        gmem_w1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (gmem_w1_ARREADY == 1'b1))) begin
        gmem_w1_ARLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_w1_ARLEN = grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARLEN;
    end else begin
        gmem_w1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (gmem_w1_ARREADY == 1'b1))) begin
        gmem_w1_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_w1_ARVALID = grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_ARVALID;
    end else begin
        gmem_w1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (gmem_w1_RVALID == 1'b1))) begin
        gmem_w1_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_w1_RREADY = grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_m_axi_gmem_w1_RREADY;
    end else begin
        gmem_w1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem_w1_blk_n_AR = m_axi_gmem_w1_ARREADY;
    end else begin
        gmem_w1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        gmem_w1_blk_n_R = m_axi_gmem_w1_RVALID;
    end else begin
        gmem_w1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (gmem_w2_ARREADY == 1'b1))) begin
        gmem_w2_ARADDR = gmem_w2_addr_reg_2076;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem_w2_ARADDR = grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARADDR;
    end else begin
        gmem_w2_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (gmem_w2_ARREADY == 1'b1))) begin
        gmem_w2_ARLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem_w2_ARLEN = grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARLEN;
    end else begin
        gmem_w2_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (gmem_w2_ARREADY == 1'b1))) begin
        gmem_w2_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem_w2_ARVALID = grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_ARVALID;
    end else begin
        gmem_w2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
        gmem_w2_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem_w2_RREADY = grp_srcnn_Pipeline_CopyW2_inft_fu_757_m_axi_gmem_w2_RREADY;
    end else begin
        gmem_w2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        gmem_w2_blk_n_AR = m_axi_gmem_w2_ARREADY;
    end else begin
        gmem_w2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        gmem_w2_blk_n_R = m_axi_gmem_w2_RVALID;
    end else begin
        gmem_w2_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (gmem_w3_ARREADY == 1'b1))) begin
        gmem_w3_ARADDR = sext_ln399_fu_1878_p1;
    end else if (((1'b1 == ap_CS_fsm_state28) & (gmem_w3_ARREADY == 1'b1))) begin
        gmem_w3_ARADDR = gmem_w3_addr_reg_2082;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0))))) begin
        gmem_w3_ARADDR = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARADDR;
    end else begin
        gmem_w3_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (gmem_w3_ARREADY == 1'b1))) begin
        gmem_w3_ARLEN = 32'd800;
    end else if (((1'b1 == ap_CS_fsm_state28) & (gmem_w3_ARREADY == 1'b1))) begin
        gmem_w3_ARLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0))))) begin
        gmem_w3_ARLEN = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARLEN;
    end else begin
        gmem_w3_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (gmem_w3_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state28) & (gmem_w3_ARREADY == 1'b1)))) begin
        gmem_w3_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0))))) begin
        gmem_w3_ARVALID = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_ARVALID;
    end else begin
        gmem_w3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (gmem_w3_RVALID == 1'b1))) begin
        gmem_w3_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0))))) begin
        gmem_w3_RREADY = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_m_axi_gmem_w3_RREADY;
    end else begin
        gmem_w3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        gmem_w3_blk_n_AR = m_axi_gmem_w3_ARREADY;
    end else begin
        gmem_w3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        gmem_w3_blk_n_R = m_axi_gmem_w3_RVALID;
    end else begin
        gmem_w3_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (1'b0 == ap_block_state41_on_subcall_done))) begin
        grp_dataflow_in_loop_IT_w0_fu_806_ap_continue = 1'b1;
    end else begin
        grp_dataflow_in_loop_IT_w0_fu_806_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 = grp_srcnn_Pipeline_CopyW2_inft_fu_757_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        w1_loc_address0 = grp_dataflow_in_loop_IT_w0_fu_806_w1_loc_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        w1_loc_address0 = grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_w1_loc_address0;
    end else begin
        w1_loc_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        w1_loc_ce0 = grp_dataflow_in_loop_IT_w0_fu_806_w1_loc_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        w1_loc_ce0 = grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_w1_loc_ce0;
    end else begin
        w1_loc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        w1_loc_we0 = grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_w1_loc_we0;
    end else begin
        w1_loc_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((weights_loaded_load_load_fu_1058_p1 == 1'd0) | (icmp_ln351_fu_1052_p2 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((weights_loaded_load_load_fu_1058_p1 == 1'd1) & (icmp_ln351_fu_1052_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln362_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (gmem_w1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (gmem_w1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln377_fu_1588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (gmem_w2_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (gmem_w2_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (gmem_w3_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (gmem_w3_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_CS_fsm_state36) & (gmem_w3_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (1'b0 == ap_block_state38_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((icmp_ln427_fu_1912_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((icmp_ln430_fu_1924_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (1'b0 == ap_block_state41_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln362_1_fu_1102_p2 = (phi_mul_fu_610 + 13'd81);

assign add_ln362_fu_1114_p2 = (c1_fu_614 + 7'd1);

assign add_ln364_fu_1124_p2 = ($signed(sext_ln362_reg_2008) + $signed(zext_ln362_fu_1120_p1));

assign add_ln371_3_fu_1180_p2 = (zext_ln371_5_fu_1176_p1 + zext_ln371_fu_1166_p1);

assign add_ln377_fu_1594_p2 = (c2_fu_618 + 6'd1);

assign add_ln379_fu_1604_p2 = ($signed(sext_ln377_reg_2052) + $signed(zext_ln377_fu_1600_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

always @ (*) begin
    ap_block_state38_on_subcall_done = ((grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_done == 1'b0) & (ap_predicate_op401_call_state38 == 1'b1));
end

always @ (*) begin
    ap_block_state41_on_subcall_done = ((ap_sync_grp_dataflow_in_loop_IT_w0_fu_806_ap_ready & ap_sync_grp_dataflow_in_loop_IT_w0_fu_806_ap_done) == 1'b0);
end

always @ (*) begin
    ap_predicate_op401_call_state38 = ((weights_loaded_load_reg_1985 == 1'd0) | (icmp_ln351_reg_1981 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_grp_dataflow_in_loop_IT_w0_fu_806_ap_done = (grp_dataflow_in_loop_IT_w0_fu_806_ap_done | ap_sync_reg_grp_dataflow_in_loop_IT_w0_fu_806_ap_done);

assign ap_sync_grp_dataflow_in_loop_IT_w0_fu_806_ap_ready = (grp_dataflow_in_loop_IT_w0_fu_806_ap_ready | ap_sync_reg_grp_dataflow_in_loop_IT_w0_fu_806_ap_ready);

assign bitcast_ln364_fu_1186_p1 = gmem_w1_RDATA;

assign bitcast_ln379_fu_1678_p1 = gmem_w2_RDATA;

assign bitcast_ln396_fu_1888_p1 = gmem_w3_RDATA;

assign grp_dataflow_in_loop_IT_w0_fu_806_ap_start = grp_dataflow_in_loop_IT_w0_fu_806_ap_start_reg;

assign grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_start = grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746_ap_start_reg;

assign grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_start = grp_srcnn_Pipeline_CopyW2_inft_fu_757_ap_start_reg;

assign grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_start = grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783_ap_start_reg;

assign h0_3_fu_1918_p2 = (h0_fu_622 + 9'd16);

assign icmp_ln351_fu_1052_p2 = ((reload_weights == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln362_fu_1108_p2 = ((c1_fu_614 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln377_fu_1588_p2 = ((c2_fu_618 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln427_fu_1912_p2 = ((h0_fu_622 < 9'd255) ? 1'b1 : 1'b0);

assign icmp_ln430_fu_1924_p2 = ((w0_reg_735 < 9'd255) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1661_p4 = {{c2_fu_618[4:3]}};

assign phase_1_fu_1936_p2 = (phase_reg_723 ^ 1'd1);

assign sext_ln362_fu_1082_p1 = $signed(trunc_ln362_2_fu_1072_p4);

assign sext_ln364_fu_1129_p1 = $signed(add_ln364_fu_1124_p2);

assign sext_ln377_fu_1157_p1 = $signed(trunc_ln377_1_fu_1148_p4);

assign sext_ln379_fu_1609_p1 = $signed(add_ln379_fu_1604_p2);

assign sext_ln396_fu_1628_p1 = $signed(trunc_ln4_fu_1619_p4);

assign sext_ln399_fu_1878_p1 = $signed(trunc_ln5_reg_2088);

assign shl_ln_fu_1653_p3 = {{trunc_ln377_fu_1647_p1}, {6'd0}};

assign tmp_6_fu_1670_p3 = {{lshr_ln_fu_1661_p4}, {6'd0}};

assign tmp_fu_1169_p3 = {{c1_fu_614}, {3'd0}};

assign trunc_ln362_2_fu_1072_p4 = {{conv1_biases[63:2]}};

assign trunc_ln362_fu_1190_p1 = c1_fu_614[5:0];

assign trunc_ln377_1_fu_1148_p4 = {{conv2_biases_read_reg_1966[63:2]}};

assign trunc_ln377_2_fu_1650_p1 = c2_fu_618[2:0];

assign trunc_ln377_fu_1647_p1 = c2_fu_618[4:0];

assign trunc_ln430_fu_1942_p1 = w0_reg_735[7:0];

assign trunc_ln4_fu_1619_p4 = {{conv3_biases_read_reg_1956[63:2]}};

assign w0_1_fu_1930_p2 = (w0_reg_735 + 9'd16);

assign weights_loaded_load_load_fu_1058_p1 = weights_loaded;

assign zext_ln362_fu_1120_p1 = c1_fu_614;

assign zext_ln371_5_fu_1176_p1 = tmp_fu_1169_p3;

assign zext_ln371_fu_1166_p1 = c1_fu_614;

assign zext_ln377_fu_1600_p1 = c2_fu_618;

always @ (posedge ap_clk) begin
    shl_ln_reg_2102[5:0] <= 6'b000000;
    tmp_6_reg_2107[5:0] <= 6'b000000;
end


reg find_df_deadlock = 0;
// synthesis translate_off
`include "srcnn_hls_deadlock_detector.vh"
// synthesis translate_on

endmodule //srcnn

