Nothing to build in platform 'AES_F_wrapper'

10:24:30 **** Incremental Build of configuration Debug for project VHDL_Vitis ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
'Building file: ../src/UART_FILE.c'
'Invoking: ARM v7 gcc compiler'
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/UART_FILE.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -IH:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/sw/AES_F_wrapper/standalone_domain/bspinclude/include -MMD -MP -MF"src/UART_FILE.d" -MT"src/UART_FILE.o" -o "src/UART_FILE.o" "../src/UART_FILE.c"
'Finished building: ../src/UART_FILE.c'
' '
'Building target: VHDL_Vitis.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LH:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/sw/AES_F_wrapper/standalone_domain/bsplib/lib -o "VHDL_Vitis.elf"  ./src/AES_FULL.o ./src/UART_FILE.o ./src/helper_functions.o ./src/main.o ./src/platform.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
'Finished building target: VHDL_Vitis.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size VHDL_Vitis.elf  |tee "VHDL_Vitis.elf.size"
   text	   data	    bss	    dec	    hex	filename
  62996	   3360	  25488	  91844	  166c4	VHDL_Vitis.elf
'Finished building: VHDL_Vitis.elf.size'
' '
10:41:48 **** Incremental Build of configuration Debug for project VHDL_Vitis ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
make[1]: Nothing to be done for 'main-build'.
10:41:52 **** Incremental Build of configuration Debug for project VHDL_Vitis_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 54371 H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/AES_F_wrapper.xpfm standalone_domain H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis_system/Debug/system.bif
sdcard_gen --xpfm H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/AES_F_wrapper.xpfm --sys_config AES_F_wrapper --bif H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis_system/Debug/system.bif --bitstream H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit --elf H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf,ps7_cortexa9_0
creating BOOT.BIN using H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
