
*** Running vivado
    with args -log aes128_zynq_interface_aes128_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source aes128_zynq_interface_aes128_wrapper_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source aes128_zynq_interface_aes128_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/SW/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: aes128_zynq_interface_aes128_wrapper_0_0
Command: synth_design -top aes128_zynq_interface_aes128_wrapper_0_0 -part xczu1cg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Device 21-403] Loading part xczu1cg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6140
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1407.105 ; gain = 408.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes128_zynq_interface_aes128_wrapper_0_0' [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_aes128_wrapper_0_0/synth/aes128_zynq_interface_aes128_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'aes128_wrapper' [E:/SW/Vivado_Projetcs/AES_Core/AES_Core.srcs/sources_1/new/aes128_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'aes128' [E:/CODE/GitHub/Verilog/AES/aes128.v:2]
INFO: [Synth 8-6157] synthesizing module 'key_schedule' [E:/CODE/GitHub/Verilog/AES/key_schedule.v:1]
INFO: [Synth 8-6157] synthesizing module 'sub_word' [E:/CODE/GitHub/Verilog/AES/sub_bytes_lut.v:1]
INFO: [Synth 8-6157] synthesizing module 'S_Box' [E:/CODE/GitHub/Verilog/AES/sub_bytes_lut.v:26]
INFO: [Synth 8-6155] done synthesizing module 'S_Box' (0#1) [E:/CODE/GitHub/Verilog/AES/sub_bytes_lut.v:26]
INFO: [Synth 8-6157] synthesizing module 'inv_S_Box' [E:/CODE/GitHub/Verilog/AES/sub_bytes_lut.v:292]
INFO: [Synth 8-6155] done synthesizing module 'inv_S_Box' (0#1) [E:/CODE/GitHub/Verilog/AES/sub_bytes_lut.v:292]
INFO: [Synth 8-6155] done synthesizing module 'sub_word' (0#1) [E:/CODE/GitHub/Verilog/AES/sub_bytes_lut.v:1]
INFO: [Synth 8-6157] synthesizing module 'rcon' [E:/CODE/GitHub/Verilog/AES/rcon_lut.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/CODE/GitHub/Verilog/AES/rcon_lut.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rcon' (0#1) [E:/CODE/GitHub/Verilog/AES/rcon_lut.v:1]
INFO: [Synth 8-6155] done synthesizing module 'key_schedule' (0#1) [E:/CODE/GitHub/Verilog/AES/key_schedule.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/CODE/GitHub/Verilog/AES/aes128.v:49]
INFO: [Synth 8-6157] synthesizing module 'round' [E:/CODE/GitHub/Verilog/AES/round.v:1]
INFO: [Synth 8-6157] synthesizing module 'sub_bytes' [E:/CODE/GitHub/Verilog/AES/round.v:36]
INFO: [Synth 8-6155] done synthesizing module 'sub_bytes' (0#1) [E:/CODE/GitHub/Verilog/AES/round.v:36]
INFO: [Synth 8-6157] synthesizing module 'shift_rows' [E:/CODE/GitHub/Verilog/AES/round.v:57]
INFO: [Synth 8-6155] done synthesizing module 'shift_rows' (0#1) [E:/CODE/GitHub/Verilog/AES/round.v:57]
INFO: [Synth 8-6157] synthesizing module 'mix_cols_enc' [E:/CODE/GitHub/Verilog/AES/round.v:84]
INFO: [Synth 8-6157] synthesizing module 'mul_cols_enc' [E:/CODE/GitHub/Verilog/AES/round.v:152]
INFO: [Synth 8-6157] synthesizing module 'mul_by_2' [E:/CODE/GitHub/Verilog/AES/mix_col_lut.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mul_by_2' (0#1) [E:/CODE/GitHub/Verilog/AES/mix_col_lut.v:1]
INFO: [Synth 8-6157] synthesizing module 'mul_by_3' [E:/CODE/GitHub/Verilog/AES/mix_col_lut.v:266]
INFO: [Synth 8-6155] done synthesizing module 'mul_by_3' (0#1) [E:/CODE/GitHub/Verilog/AES/mix_col_lut.v:266]
INFO: [Synth 8-6155] done synthesizing module 'mul_cols_enc' (0#1) [E:/CODE/GitHub/Verilog/AES/round.v:152]
INFO: [Synth 8-6155] done synthesizing module 'mix_cols_enc' (0#1) [E:/CODE/GitHub/Verilog/AES/round.v:84]
INFO: [Synth 8-6157] synthesizing module 'mix_cols_dec' [E:/CODE/GitHub/Verilog/AES/round.v:118]
INFO: [Synth 8-6157] synthesizing module 'mul_cols_dec' [E:/CODE/GitHub/Verilog/AES/round.v:185]
INFO: [Synth 8-6157] synthesizing module 'mul_by_9' [E:/CODE/GitHub/Verilog/AES/inv_mix_col_lut.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mul_by_9' (0#1) [E:/CODE/GitHub/Verilog/AES/inv_mix_col_lut.v:1]
INFO: [Synth 8-6157] synthesizing module 'mul_by_b' [E:/CODE/GitHub/Verilog/AES/inv_mix_col_lut.v:266]
INFO: [Synth 8-6155] done synthesizing module 'mul_by_b' (0#1) [E:/CODE/GitHub/Verilog/AES/inv_mix_col_lut.v:266]
INFO: [Synth 8-6157] synthesizing module 'mul_by_d' [E:/CODE/GitHub/Verilog/AES/inv_mix_col_lut.v:531]
INFO: [Synth 8-6155] done synthesizing module 'mul_by_d' (0#1) [E:/CODE/GitHub/Verilog/AES/inv_mix_col_lut.v:531]
INFO: [Synth 8-6157] synthesizing module 'mul_by_e' [E:/CODE/GitHub/Verilog/AES/inv_mix_col_lut.v:796]
INFO: [Synth 8-6155] done synthesizing module 'mul_by_e' (0#1) [E:/CODE/GitHub/Verilog/AES/inv_mix_col_lut.v:796]
INFO: [Synth 8-6155] done synthesizing module 'mul_cols_dec' (0#1) [E:/CODE/GitHub/Verilog/AES/round.v:185]
INFO: [Synth 8-6155] done synthesizing module 'mix_cols_dec' (0#1) [E:/CODE/GitHub/Verilog/AES/round.v:118]
INFO: [Synth 8-6157] synthesizing module 'add_round_key' [E:/CODE/GitHub/Verilog/AES/round.v:230]
INFO: [Synth 8-6155] done synthesizing module 'add_round_key' (0#1) [E:/CODE/GitHub/Verilog/AES/round.v:230]
INFO: [Synth 8-6155] done synthesizing module 'round' (0#1) [E:/CODE/GitHub/Verilog/AES/round.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/CODE/GitHub/Verilog/AES/aes128.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [E:/CODE/GitHub/Verilog/AES/aes128.v:129]
INFO: [Synth 8-6155] done synthesizing module 'aes128' (0#1) [E:/CODE/GitHub/Verilog/AES/aes128.v:2]
WARNING: [Synth 8-7071] port 'round_o' of module 'aes128' is unconnected for instance 'aes128_core' [E:/SW/Vivado_Projetcs/AES_Core/AES_Core.srcs/sources_1/new/aes128_wrapper.v:48]
WARNING: [Synth 8-7071] port 'round_key_i' of module 'aes128' is unconnected for instance 'aes128_core' [E:/SW/Vivado_Projetcs/AES_Core/AES_Core.srcs/sources_1/new/aes128_wrapper.v:48]
WARNING: [Synth 8-7023] instance 'aes128_core' of module 'aes128' has 11 connections declared, but only 9 given [E:/SW/Vivado_Projetcs/AES_Core/AES_Core.srcs/sources_1/new/aes128_wrapper.v:48]
INFO: [Synth 8-6155] done synthesizing module 'aes128_wrapper' (0#1) [E:/SW/Vivado_Projetcs/AES_Core/AES_Core.srcs/sources_1/new/aes128_wrapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'aes128_zynq_interface_aes128_wrapper_0_0' (0#1) [e:/SW/Vivado_Projetcs/AES_Core/AES_Core.gen/sources_1/bd/aes128_zynq_interface/ip/aes128_zynq_interface_aes128_wrapper_0_0/synth/aes128_zynq_interface_aes128_wrapper_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1513.391 ; gain = 514.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1513.391 ; gain = 514.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1513.391 ; gain = 514.461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1513.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1597.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1615.113 ; gain = 17.871
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.113 ; gain = 616.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu1cg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.113 ; gain = 616.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1615.113 ; gain = 616.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'key_schedule_state_reg' in module 'aes128'
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [E:/CODE/GitHub/Verilog/AES/rcon_lut.v:7]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    STATE_KEYGEN_IN_PROG |                              001 |                              000
      STATE_KEYGEN_FINAL |                              010 |                              001
                  iSTATE |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'key_schedule_state_reg' using encoding 'one-hot' in module 'aes128'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1615.113 ; gain = 616.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 32    
+---Registers : 
	              128 Bit    Registers := 15    
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 16    
	   2 Input   32 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 34    
	  11 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 13    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 216 (col length:72)
BRAMs: 216 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/aes128_core/FSM_onehot_key_schedule_state_reg[2]) is unused and will be removed from module aes128_zynq_interface_aes128_wrapper_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1615.113 ; gain = 616.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+----------------------+---------------+----------------+
|Module Name  | RTL Object           | Depth x Width | Implemented As | 
+-------------+----------------------+---------------+----------------+
|S_Box        | out                  | 256x8         | LUT            | 
|inv_S_Box    | out                  | 256x8         | LUT            | 
|mul_by_2     | out                  | 256x8         | LUT            | 
|mul_by_3     | out                  | 256x8         | LUT            | 
|mul_by_9     | out                  | 256x8         | LUT            | 
|mul_by_b     | out                  | 256x8         | LUT            | 
|mul_by_d     | out                  | 256x8         | LUT            | 
|mul_by_e     | out                  | 256x8         | LUT            | 
|key_schedule | col3/inv_sbox_e4/out | 256x8         | LUT            | 
|key_schedule | col3/inv_sbox_e3/out | 256x8         | LUT            | 
|key_schedule | col3/inv_sbox_e2/out | 256x8         | LUT            | 
|key_schedule | col3/inv_sbox_e1/out | 256x8         | LUT            | 
|key_schedule | col3/sbox_e4/out     | 256x8         | LUT            | 
|key_schedule | col3/sbox_e3/out     | 256x8         | LUT            | 
|key_schedule | col3/sbox_e2/out     | 256x8         | LUT            | 
|key_schedule | col3/sbox_e1/out     | 256x8         | LUT            | 
|sub_bytes    | row3/inv_sbox_e4/out | 256x8         | LUT            | 
|sub_bytes    | row3/inv_sbox_e2/out | 256x8         | LUT            | 
|sub_bytes    | row3/inv_sbox_e1/out | 256x8         | LUT            | 
|sub_bytes    | row3/sbox_e4/out     | 256x8         | LUT            | 
|sub_bytes    | row3/sbox_e3/out     | 256x8         | LUT            | 
|sub_bytes    | row3/sbox_e2/out     | 256x8         | LUT            | 
|sub_bytes    | row3/sbox_e1/out     | 256x8         | LUT            | 
|sub_bytes    | row2/inv_sbox_e4/out | 256x8         | LUT            | 
|sub_bytes    | row2/inv_sbox_e3/out | 256x8         | LUT            | 
|sub_bytes    | row2/inv_sbox_e2/out | 256x8         | LUT            | 
|sub_bytes    | row2/inv_sbox_e1/out | 256x8         | LUT            | 
|sub_bytes    | row2/sbox_e4/out     | 256x8         | LUT            | 
|sub_bytes    | row2/sbox_e3/out     | 256x8         | LUT            | 
|sub_bytes    | row2/sbox_e2/out     | 256x8         | LUT            | 
|sub_bytes    | row2/sbox_e1/out     | 256x8         | LUT            | 
|sub_bytes    | row1/inv_sbox_e4/out | 256x8         | LUT            | 
|sub_bytes    | row1/inv_sbox_e3/out | 256x8         | LUT            | 
|sub_bytes    | row1/inv_sbox_e2/out | 256x8         | LUT            | 
|sub_bytes    | row1/inv_sbox_e1/out | 256x8         | LUT            | 
|sub_bytes    | row1/sbox_e4/out     | 256x8         | LUT            | 
|sub_bytes    | row1/sbox_e3/out     | 256x8         | LUT            | 
|sub_bytes    | row1/sbox_e2/out     | 256x8         | LUT            | 
|sub_bytes    | row1/sbox_e1/out     | 256x8         | LUT            | 
|sub_bytes    | row0/inv_sbox_e4/out | 256x8         | LUT            | 
|sub_bytes    | row0/inv_sbox_e3/out | 256x8         | LUT            | 
|sub_bytes    | row0/inv_sbox_e2/out | 256x8         | LUT            | 
|sub_bytes    | row0/inv_sbox_e1/out | 256x8         | LUT            | 
|sub_bytes    | row0/sbox_e4/out     | 256x8         | LUT            | 
|sub_bytes    | row0/sbox_e3/out     | 256x8         | LUT            | 
|sub_bytes    | row0/sbox_e2/out     | 256x8         | LUT            | 
|sub_bytes    | row0/sbox_e1/out     | 256x8         | LUT            | 
|mix_cols_enc | mul_col_0/c2_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_0/c3_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_0/c0_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_0/c1_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_0/c2_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_0/c3_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_1/c0_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_1/c1_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_1/c2_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_1/c3_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_1/c0_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_1/c1_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_1/c2_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_1/c3_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_2/c0_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_2/c1_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_2/c2_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_2/c3_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_2/c0_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_2/c1_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_2/c2_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_2/c3_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_3/c0_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_3/c1_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_3/c2_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_3/c3_2/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_3/c0_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_3/c1_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_3/c2_3/out   | 256x8         | LUT            | 
|mix_cols_enc | mul_col_3/c3_3/out   | 256x8         | LUT            | 
|mul_cols_dec | c0_9/out             | 256x8         | LUT            | 
|mul_cols_dec | c1_9/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_9/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_9/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c1_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c1_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c1_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_9/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_9/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_9/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c1_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c1_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c1_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c1_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c1_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_9/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_9/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c1_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_b/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c1_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_d/out             | 256x8         | LUT            | 
|mul_cols_dec | c0_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c1_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c2_e/out             | 256x8         | LUT            | 
|mul_cols_dec | c3_e/out             | 256x8         | LUT            | 
+-------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1669.617 ; gain = 670.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1676.848 ; gain = 677.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1814.000 ; gain = 815.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1827.848 ; gain = 828.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1827.848 ; gain = 828.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1827.848 ; gain = 828.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1827.848 ; gain = 828.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1827.848 ; gain = 828.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1827.848 ; gain = 828.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     1|
|2     |LUT1   |     2|
|3     |LUT2   |   249|
|4     |LUT3   |   331|
|5     |LUT4   |   240|
|6     |LUT5   |   451|
|7     |LUT6   |  2373|
|8     |MUXF7  |   544|
|9     |MUXF8  |    97|
|10    |FDRE   |  1939|
|11    |FDSE   |     5|
|12    |LD     |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1827.848 ; gain = 828.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1827.848 ; gain = 727.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1827.848 ; gain = 828.918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1839.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 650 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'aes128_zynq_interface_aes128_wrapper_0_0' is not ideal for floorplanning, since the cellview 'aes128' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

Synth Design complete | Checksum: a1702ed1
INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1853.465 ; gain = 1324.605
INFO: [Common 17-1381] The checkpoint 'E:/SW/Vivado_Projetcs/AES_Core/AES_Core.runs/aes128_zynq_interface_aes128_wrapper_0_0_synth_1/aes128_zynq_interface_aes128_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP aes128_zynq_interface_aes128_wrapper_0_0, cache-ID = da8a3aaa962b55d6
INFO: [Coretcl 2-1174] Renamed 137 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/SW/Vivado_Projetcs/AES_Core/AES_Core.runs/aes128_zynq_interface_aes128_wrapper_0_0_synth_1/aes128_zynq_interface_aes128_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aes128_zynq_interface_aes128_wrapper_0_0_utilization_synth.rpt -pb aes128_zynq_interface_aes128_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct  7 14:01:26 2023...
