// Seed: 2536750788
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  input wand id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  output supply1 id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_15#(
      .id_9 (~1 <-> -1'b0),
      .id_22(1)
  ) = 1'b0;
  logic id_26;
  `define pp_27 0
  logic id_28;
  ;
  wire [1 : -1 'b0] id_29;
  logic id_30;
  assign id_30.id_20 = {-1{id_12}};
endmodule
module module_1 #(
    parameter id_1 = 32'd17
) (
    _id_1
);
  input wire _id_1;
  wire [id_1 : -1] id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
