{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 13:58:35 2023 " "Info: Processing started: Thu Sep 07 13:58:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ArchFLT -c ArchFLT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ArchFLT -c ArchFLT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/9/foldersetup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Receiver:inst1\|bas_words\[7\] register PK_Block:inst12\|PowerOutB4_2 245.34 MHz 4.076 ns Internal " "Info: Clock \"clk\" has Internal fmax of 245.34 MHz between source register \"Receiver:inst1\|bas_words\[7\]\" and destination register \"PK_Block:inst12\|PowerOutB4_2\" (period= 4.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.853 ns + Longest register register " "Info: + Longest register to register delay is 1.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Receiver:inst1\|bas_words\[7\] 1 REG LCFF_X34_Y17_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y17_N15; Fanout = 5; REG Node = 'Receiver:inst1\|bas_words\[7\]'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receiver:inst1|bas_words[7] } "NODE_NAME" } } { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.228 ns) 0.493 ns PK_Block:inst12\|PowerOutB3~0 2 COMB LCCOMB_X34_Y17_N18 1 " "Info: 2: + IC(0.265 ns) + CELL(0.228 ns) = 0.493 ns; Loc. = LCCOMB_X34_Y17_N18; Fanout = 1; COMB Node = 'PK_Block:inst12\|PowerOutB3~0'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.493 ns" { Receiver:inst1|bas_words[7] PK_Block:inst12|PowerOutB3~0 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.225 ns) 0.929 ns PK_Block:inst12\|PowerOutB3~1 3 COMB LCCOMB_X34_Y17_N6 8 " "Info: 3: + IC(0.211 ns) + CELL(0.225 ns) = 0.929 ns; Loc. = LCCOMB_X34_Y17_N6; Fanout = 8; COMB Node = 'PK_Block:inst12\|PowerOutB3~1'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.436 ns" { PK_Block:inst12|PowerOutB3~0 PK_Block:inst12|PowerOutB3~1 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.366 ns) 1.698 ns PK_Block:inst12\|PowerOutB4_2~0 4 COMB LCCOMB_X33_Y17_N20 1 " "Info: 4: + IC(0.403 ns) + CELL(0.366 ns) = 1.698 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 1; COMB Node = 'PK_Block:inst12\|PowerOutB4_2~0'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.769 ns" { PK_Block:inst12|PowerOutB3~1 PK_Block:inst12|PowerOutB4_2~0 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.853 ns PK_Block:inst12\|PowerOutB4_2 5 REG LCFF_X33_Y17_N21 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.853 ns; Loc. = LCFF_X33_Y17_N21; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutB4_2'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { PK_Block:inst12|PowerOutB4_2~0 PK_Block:inst12|PowerOutB4_2 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.974 ns ( 52.56 % ) " "Info: Total cell delay = 0.974 ns ( 52.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 47.44 % ) " "Info: Total interconnect delay = 0.879 ns ( 47.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.853 ns" { Receiver:inst1|bas_words[7] PK_Block:inst12|PowerOutB3~0 PK_Block:inst12|PowerOutB3~1 PK_Block:inst12|PowerOutB4_2~0 PK_Block:inst12|PowerOutB4_2 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "1.853 ns" { Receiver:inst1|bas_words[7] {} PK_Block:inst12|PowerOutB3~0 {} PK_Block:inst12|PowerOutB3~1 {} PK_Block:inst12|PowerOutB4_2~0 {} PK_Block:inst12|PowerOutB4_2 {} } { 0.000ns 0.265ns 0.211ns 0.403ns 0.000ns } { 0.000ns 0.228ns 0.225ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns PK_Block:inst12\|PowerOutB4_2 3 REG LCFF_X33_Y17_N21 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X33_Y17_N21; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutB4_2'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl PK_Block:inst12|PowerOutB4_2 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutB4_2 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutB4_2 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.480 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns Receiver:inst1\|bas_words\[7\] 3 REG LCFF_X34_Y17_N15 5 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X34_Y17_N15; Fanout = 5; REG Node = 'Receiver:inst1\|bas_words\[7\]'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl Receiver:inst1|bas_words[7] } "NODE_NAME" } } { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl Receiver:inst1|bas_words[7] } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} Receiver:inst1|bas_words[7] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutB4_2 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutB4_2 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl Receiver:inst1|bas_words[7] } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} Receiver:inst1|bas_words[7] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.853 ns" { Receiver:inst1|bas_words[7] PK_Block:inst12|PowerOutB3~0 PK_Block:inst12|PowerOutB3~1 PK_Block:inst12|PowerOutB4_2~0 PK_Block:inst12|PowerOutB4_2 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "1.853 ns" { Receiver:inst1|bas_words[7] {} PK_Block:inst12|PowerOutB3~0 {} PK_Block:inst12|PowerOutB3~1 {} PK_Block:inst12|PowerOutB4_2~0 {} PK_Block:inst12|PowerOutB4_2 {} } { 0.000ns 0.265ns 0.211ns 0.403ns 0.000ns } { 0.000ns 0.228ns 0.225ns 0.366ns 0.155ns } "" } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutB4_2 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutB4_2 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl Receiver:inst1|bas_words[7] } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} Receiver:inst1|bas_words[7] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PK_Block:inst12\|PowerOutB4 reset clk 4.835 ns register " "Info: tsu for register \"PK_Block:inst12\|PowerOutB4\" (data pin = \"reset\", clock pin = \"clk\") is 4.835 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.224 ns + Longest pin register " "Info: + Longest pin to register delay is 7.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 17; PIN Node = 'reset'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 304 -240 -72 320 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.920 ns) + CELL(0.346 ns) 6.130 ns Splitter:inst\|addr\[0\]~5 2 COMB LCCOMB_X35_Y17_N12 8 " "Info: 2: + IC(4.920 ns) + CELL(0.346 ns) = 6.130 ns; Loc. = LCCOMB_X35_Y17_N12; Fanout = 8; COMB Node = 'Splitter:inst\|addr\[0\]~5'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "5.266 ns" { reset Splitter:inst|addr[0]~5 } "NODE_NAME" } } { "Splitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Splitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.366 ns) 7.069 ns PK_Block:inst12\|PowerOutB4~0 3 COMB LCCOMB_X33_Y17_N16 1 " "Info: 3: + IC(0.573 ns) + CELL(0.366 ns) = 7.069 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 1; COMB Node = 'PK_Block:inst12\|PowerOutB4~0'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.939 ns" { Splitter:inst|addr[0]~5 PK_Block:inst12|PowerOutB4~0 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.224 ns PK_Block:inst12\|PowerOutB4 4 REG LCFF_X33_Y17_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 7.224 ns; Loc. = LCFF_X33_Y17_N17; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutB4'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { PK_Block:inst12|PowerOutB4~0 PK_Block:inst12|PowerOutB4 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.731 ns ( 23.96 % ) " "Info: Total cell delay = 1.731 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.493 ns ( 76.04 % ) " "Info: Total interconnect delay = 5.493 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "7.224 ns" { reset Splitter:inst|addr[0]~5 PK_Block:inst12|PowerOutB4~0 PK_Block:inst12|PowerOutB4 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "7.224 ns" { reset {} reset~combout {} Splitter:inst|addr[0]~5 {} PK_Block:inst12|PowerOutB4~0 {} PK_Block:inst12|PowerOutB4 {} } { 0.000ns 0.000ns 4.920ns 0.573ns 0.000ns } { 0.000ns 0.864ns 0.346ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns PK_Block:inst12\|PowerOutB4 3 REG LCFF_X33_Y17_N17 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X33_Y17_N17; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutB4'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl PK_Block:inst12|PowerOutB4 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutB4 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutB4 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "7.224 ns" { reset Splitter:inst|addr[0]~5 PK_Block:inst12|PowerOutB4~0 PK_Block:inst12|PowerOutB4 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "7.224 ns" { reset {} reset~combout {} Splitter:inst|addr[0]~5 {} PK_Block:inst12|PowerOutB4~0 {} PK_Block:inst12|PowerOutB4 {} } { 0.000ns 0.000ns 4.920ns 0.573ns 0.000ns } { 0.000ns 0.864ns 0.346ns 0.366ns 0.155ns } "" } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutB4 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutB4 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk B3 PK_Block:inst12\|PowerOutB3 7.366 ns register " "Info: tco from clock \"clk\" to destination pin \"B3\" through register \"PK_Block:inst12\|PowerOutB3\" is 7.366 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.480 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns PK_Block:inst12\|PowerOutB3 3 REG LCFF_X34_Y17_N1 2 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X34_Y17_N1; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutB3'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutB3 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.792 ns + Longest register pin " "Info: + Longest register to pin delay is 4.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PK_Block:inst12\|PowerOutB3 1 REG LCFF_X34_Y17_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y17_N1; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutB3'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.850 ns) + CELL(1.942 ns) 4.792 ns B3 2 PIN PIN_F15 0 " "Info: 2: + IC(2.850 ns) + CELL(1.942 ns) = 4.792 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'B3'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "4.792 ns" { PK_Block:inst12|PowerOutB3 B3 } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 88 1472 1648 104 "B3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.942 ns ( 40.53 % ) " "Info: Total cell delay = 1.942 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.850 ns ( 59.47 % ) " "Info: Total interconnect delay = 2.850 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "4.792 ns" { PK_Block:inst12|PowerOutB3 B3 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "4.792 ns" { PK_Block:inst12|PowerOutB3 {} B3 {} } { 0.000ns 2.850ns } { 0.000ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutB3 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "4.792 ns" { PK_Block:inst12|PowerOutB3 B3 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "4.792 ns" { PK_Block:inst12|PowerOutB3 {} B3 {} } { 0.000ns 2.850ns } { 0.000ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Receiver:inst1\|bas_words\[14\] data clk -2.539 ns register " "Info: th for register \"Receiver:inst1\|bas_words\[14\]\" (data pin = \"data\", clock pin = \"clk\") is -2.539 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns Receiver:inst1\|bas_words\[14\] 3 REG LCFF_X33_Y17_N1 5 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 5; REG Node = 'Receiver:inst1\|bas_words\[14\]'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl Receiver:inst1|bas_words[14] } "NODE_NAME" } } { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl Receiver:inst1|bas_words[14] } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} Receiver:inst1|bas_words[14] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.167 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns data 1 PIN PIN_F7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F7; Fanout = 15; PIN Node = 'data'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 272 -240 -72 288 "data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.132 ns) + CELL(0.053 ns) 5.012 ns Receiver:inst1\|bas_words\[14\]~76 2 COMB LCCOMB_X33_Y17_N0 1 " "Info: 2: + IC(4.132 ns) + CELL(0.053 ns) = 5.012 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 1; COMB Node = 'Receiver:inst1\|bas_words\[14\]~76'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "4.185 ns" { data Receiver:inst1|bas_words[14]~76 } "NODE_NAME" } } { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.167 ns Receiver:inst1\|bas_words\[14\] 3 REG LCFF_X33_Y17_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.167 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 5; REG Node = 'Receiver:inst1\|bas_words\[14\]'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Receiver:inst1|bas_words[14]~76 Receiver:inst1|bas_words[14] } "NODE_NAME" } } { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.035 ns ( 20.03 % ) " "Info: Total cell delay = 1.035 ns ( 20.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 79.97 % ) " "Info: Total interconnect delay = 4.132 ns ( 79.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "5.167 ns" { data Receiver:inst1|bas_words[14]~76 Receiver:inst1|bas_words[14] } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "5.167 ns" { data {} data~combout {} Receiver:inst1|bas_words[14]~76 {} Receiver:inst1|bas_words[14] {} } { 0.000ns 0.000ns 4.132ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl Receiver:inst1|bas_words[14] } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} Receiver:inst1|bas_words[14] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "5.167 ns" { data Receiver:inst1|bas_words[14]~76 Receiver:inst1|bas_words[14] } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "5.167 ns" { data {} data~combout {} Receiver:inst1|bas_words[14]~76 {} Receiver:inst1|bas_words[14] {} } { 0.000ns 0.000ns 4.132ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4378 " "Info: Peak virtual memory: 4378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 13:58:35 2023 " "Info: Processing ended: Thu Sep 07 13:58:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
