INFO-FLOW: Workspace C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1 opened at Wed Jan 31 13:05:15 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010iclg225-1L 
Execute       create_platform xc7z010iclg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.572 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.729 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.903 sec.
Execute   set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
Execute     create_platform xc7z010iclg225-1L -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.141 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 85.762 MB.
Execute       set_directive_top encode -name=encode 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'encode.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling encode.cpp as C++
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang encode.cpp -foptimization-record-file=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.cpp.clang.out.log 2> C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/clang.out.log 2> C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.283 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.609 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 10.303 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp.clang.out.log 2> C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 36.418 seconds; current allocated memory: 92.312 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.g.bc -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.126 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.904 sec.
Execute       run_link_or_opt -opt -out C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=encode -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=encode -reflow-float-conversion -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.848 sec.
Execute       run_link_or_opt -out C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=encode 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=encode -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=encode -mllvm -hls-db-dir -mllvm C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
WARNING: [HLS 214-387] Ignore depth setting for top argument 'full_in' (encode.cpp:162:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'full_out' (encode.cpp:162:0)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv1(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv2(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv3(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:139:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (encode.cpp:17:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (encode.cpp:20:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:31:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:32:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (encode.cpp:42:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:44:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:45:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (encode.cpp:54:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (encode.cpp:61:30)
INFO: [HLS 214-291] Loop 'PFils' is marked as complete unroll implied by the pipeline pragma (encode.cpp:82:8)
INFO: [HLS 214-291] Loop 'PUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:91:33)
INFO: [HLS 214-291] Loop 'PUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:92:37)
INFO: [HLS 214-291] Loop 'PWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:102:31)
INFO: [HLS 214-291] Loop 'PWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:103:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv3' completely with a factor of 2 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv2' completely with a factor of 8 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv2' completely with a factor of 16 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv2' completely with a factor of 2 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv2' completely with a factor of 8 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv2' completely with a factor of 8 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinH' (encode.cpp:91:33) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinW' (encode.cpp:92:37) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PUpdateWinW' (encode.cpp:92:37) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PWinH' (encode.cpp:102:31) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PWinW' (encode.cpp:103:35) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PWinW' (encode.cpp:103:35) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv1' completely with a factor of 1 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv1' completely with a factor of 2 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
WARNING: [HLS 214-366] Duplicating function 'void sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.13)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (encode.cpp:147:5)
WARNING: [HLS 214-366] Duplicating function 'void sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.13)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (encode.cpp:153:5)
INFO: [HLS 214-178] Inlining function 'void sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.13.59)' into 'pool1(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv2(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'void sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.13.59)' into 'pool2(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv3(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:135:0)
INFO: [HLS 214-178] Inlining function 'void sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.13)' into 'pool3(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:82:8) in function 'pool3' completely with a factor of 8 (encode.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:82:8) in function 'pool2' completely with a factor of 8 (encode.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:82:8) in function 'pool1' completely with a factor of 16 (encode.cpp:143:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf1': Complete partitioning on dimension 1. (encode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf1': Complete partitioning on dimension 1. (encode.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf2': Complete partitioning on dimension 1. (encode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf2': Complete partitioning on dimension 1. (encode.cpp:150:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf3': Complete partitioning on dimension 1. (encode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf3': Complete partitioning on dimension 1. (encode.cpp:156:12)
INFO: [HLS 214-364] Automatically inlining function 'relu(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' to improve effectiveness of pipeline pragma in function 'conv1(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:63:28)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:168:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:170:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:172:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:174:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:176:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:178:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 35.349 seconds; current allocated memory: 109.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 109.848 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top encode -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.0.bc -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 3.271 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.317 seconds; current allocated memory: 139.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.1.bc -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 2.377 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.459 seconds; current allocated memory: 153.078 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.g.1.bc to C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.o.1.bc -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'conv1_out' (encode.cpp:167) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool1_out' (encode.cpp:169) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv2_out' (encode.cpp:171) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool2_out' (encode.cpp:173) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv3_out' (encode.cpp:175) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'encode' (encode.cpp:162:1), detected/extracted 6 process function(s): 
	 'conv1'
	 'pool1'
	 'conv2'
	 'pool2'
	 'conv3'
	 'pool3'.
Command         transform done; 8.712 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:158:9) to (encode.cpp:85:34) in function 'pool3'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:158:9) to (encode.cpp:85:34) in function 'pool3'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:158:9) to (encode.cpp:85:34) in function 'pool3'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:158:9) to (encode.cpp:85:34) in function 'pool3'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:158:9) to (encode.cpp:85:34) in function 'pool3'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:158:9) to (encode.cpp:85:34) in function 'pool3'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:158:9) to (encode.cpp:85:34) in function 'pool3'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:158:9) to (encode.cpp:80:16) in function 'pool3'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:60:42) in function 'conv3'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool3' (encode.cpp:79:17)...11 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3' (encode.cpp:7:16)...13 expression(s) balanced.
Command         transform done; 3.533 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.249 seconds; current allocated memory: 244.836 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.o.2.bc -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:79:13) in function 'pool3'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:79:13) in function 'pool2'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:79:13) in function 'pool1'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:14:14) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:14:14) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:14:14) in function 'conv1'.
Execute           auto_get_db
Command         transform done; 9.371 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 9.372 seconds; current allocated memory: 401.531 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 27.409 sec.
Command     elaborate done; 99.228 sec.
Execute     ap_eval exec zip -j C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.155 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'encode' ...
Execute       ap_set_top_model encode 
Execute       get_model_list encode -filter all-wo-channel -topdown 
Execute       preproc_iomode -model encode 
Execute       preproc_iomode -model pool3 
Execute       preproc_iomode -model conv3 
Execute       preproc_iomode -model pool2 
Execute       preproc_iomode -model conv2 
Execute       preproc_iomode -model pool1 
Execute       preproc_iomode -model conv1 
Execute       get_model_list encode -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1 pool1 conv2 pool2 conv3 pool3 encode
INFO-FLOW: Configuring Module : conv1 ...
Execute       set_default_model conv1 
Execute       apply_spec_resource_limit conv1 
INFO-FLOW: Configuring Module : pool1 ...
Execute       set_default_model pool1 
Execute       apply_spec_resource_limit pool1 
INFO-FLOW: Configuring Module : conv2 ...
Execute       set_default_model conv2 
Execute       apply_spec_resource_limit conv2 
INFO-FLOW: Configuring Module : pool2 ...
Execute       set_default_model pool2 
Execute       apply_spec_resource_limit pool2 
INFO-FLOW: Configuring Module : conv3 ...
Execute       set_default_model conv3 
Execute       apply_spec_resource_limit conv3 
INFO-FLOW: Configuring Module : pool3 ...
Execute       set_default_model pool3 
Execute       apply_spec_resource_limit pool3 
INFO-FLOW: Configuring Module : encode ...
Execute       set_default_model encode 
Execute       apply_spec_resource_limit encode 
INFO-FLOW: Model list for preprocess: conv1 pool1 conv2 pool2 conv3 pool3 encode
INFO-FLOW: Preprocessing Module: conv1 ...
Execute       set_default_model conv1 
Execute       cdfg_preprocess -model conv1 
Execute       rtl_gen_preprocess conv1 
INFO-FLOW: Preprocessing Module: pool1 ...
Execute       set_default_model pool1 
Execute       cdfg_preprocess -model pool1 
Command       cdfg_preprocess done; 0.647 sec.
Execute       rtl_gen_preprocess pool1 
INFO-FLOW: Preprocessing Module: conv2 ...
Execute       set_default_model conv2 
Execute       cdfg_preprocess -model conv2 
Command       cdfg_preprocess done; 1.103 sec.
Execute       rtl_gen_preprocess conv2 
INFO-FLOW: Preprocessing Module: pool2 ...
Execute       set_default_model pool2 
Execute       cdfg_preprocess -model pool2 
Execute       rtl_gen_preprocess pool2 
INFO-FLOW: Preprocessing Module: conv3 ...
Execute       set_default_model conv3 
Execute       cdfg_preprocess -model conv3 
Command       cdfg_preprocess done; 0.127 sec.
Execute       rtl_gen_preprocess conv3 
INFO-FLOW: Preprocessing Module: pool3 ...
Execute       set_default_model pool3 
Execute       cdfg_preprocess -model pool3 
Execute       rtl_gen_preprocess pool3 
INFO-FLOW: Preprocessing Module: encode ...
Execute       set_default_model encode 
Execute       cdfg_preprocess -model encode 
Execute       rtl_gen_preprocess encode 
INFO-FLOW: Model list for synthesis: conv1 pool1 conv2 pool2 conv3 pool3 encode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1 
Execute       schedule -model conv1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('conv1_out_write_ln63', encode.cpp:63->encode.cpp:127) on port 'conv1_out' (encode.cpp:63->encode.cpp:127) and fifo write operation ('conv1_out_write_ln63', encode.cpp:63->encode.cpp:127) on port 'conv1_out' (encode.cpp:63->encode.cpp:127).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('conv1_out_write_ln63', encode.cpp:63->encode.cpp:127) on port 'conv1_out' (encode.cpp:63->encode.cpp:127) and fifo write operation ('conv1_out_write_ln63', encode.cpp:63->encode.cpp:127) on port 'conv1_out' (encode.cpp:63->encode.cpp:127).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('conv1_out_write_ln63', encode.cpp:63->encode.cpp:127) on port 'conv1_out' (encode.cpp:63->encode.cpp:127) and fifo write operation ('conv1_out_write_ln63', encode.cpp:63->encode.cpp:127) on port 'conv1_out' (encode.cpp:63->encode.cpp:127).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('conv1_out_write_ln63', encode.cpp:63->encode.cpp:127) on port 'conv1_out' (encode.cpp:63->encode.cpp:127) and fifo write operation ('conv1_out_write_ln63', encode.cpp:63->encode.cpp:127) on port 'conv1_out' (encode.cpp:63->encode.cpp:127).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv1_out_write_ln63', encode.cpp:63->encode.cpp:127) on port 'conv1_out' (encode.cpp:63->encode.cpp:127) and fifo write operation ('conv1_out_write_ln63', encode.cpp:63->encode.cpp:127) on port 'conv1_out' (encode.cpp:63->encode.cpp:127).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv1_out_write_ln63', encode.cpp:63->encode.cpp:127) on port 'conv1_out' (encode.cpp:63->encode.cpp:127) and fifo write operation ('conv1_out_write_ln63', encode.cpp:63->encode.cpp:127) on port 'conv1_out' (encode.cpp:63->encode.cpp:127).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 27, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.686 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.951 seconds; current allocated memory: 421.473 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv1.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.292 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv1.sched.adb -f 
Command       db_write done; 0.196 sec.
INFO-FLOW: Finish scheduling conv1.
Execute       set_default_model conv1 
Execute       bind -model conv1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.363 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.852 seconds; current allocated memory: 422.660 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv1.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.163 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv1.bind.adb -f 
Command       db_write done; 0.228 sec.
INFO-FLOW: Finish binding conv1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool1 
Execute       schedule -model pool1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'pool1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('pool_win1', encode.cpp:88->encode.cpp:147) on port 'conv1_out' (encode.cpp:88->encode.cpp:147) and fifo read operation ('pool_win1', encode.cpp:88->encode.cpp:147) on port 'conv1_out' (encode.cpp:88->encode.cpp:147).
WARNING: [HLS 200-880] The II Violation in module 'pool1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('pool_win1', encode.cpp:88->encode.cpp:147) on port 'conv1_out' (encode.cpp:88->encode.cpp:147) and fifo read operation ('pool_win1', encode.cpp:88->encode.cpp:147) on port 'conv1_out' (encode.cpp:88->encode.cpp:147).
WARNING: [HLS 200-880] The II Violation in module 'pool1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('pool_win1', encode.cpp:88->encode.cpp:147) on port 'conv1_out' (encode.cpp:88->encode.cpp:147) and fifo read operation ('pool_win1', encode.cpp:88->encode.cpp:147) on port 'conv1_out' (encode.cpp:88->encode.cpp:147).
WARNING: [HLS 200-880] The II Violation in module 'pool1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('pool_win1', encode.cpp:88->encode.cpp:147) on port 'conv1_out' (encode.cpp:88->encode.cpp:147) and fifo read operation ('pool_win1', encode.cpp:88->encode.cpp:147) on port 'conv1_out' (encode.cpp:88->encode.cpp:147).
WARNING: [HLS 200-880] The II Violation in module 'pool1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('pool_win1', encode.cpp:88->encode.cpp:147) on port 'conv1_out' (encode.cpp:88->encode.cpp:147) and fifo read operation ('pool_win1', encode.cpp:88->encode.cpp:147) on port 'conv1_out' (encode.cpp:88->encode.cpp:147).
WARNING: [HLS 200-880] The II Violation in module 'pool1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('pool_win1', encode.cpp:88->encode.cpp:147) on port 'conv1_out' (encode.cpp:88->encode.cpp:147) and fifo read operation ('pool_win1', encode.cpp:88->encode.cpp:147) on port 'conv1_out' (encode.cpp:88->encode.cpp:147).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 19, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.214 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.635 seconds; current allocated memory: 457.027 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool1.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.281 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool1.sched.adb -f 
Command       db_write done; 0.419 sec.
INFO-FLOW: Finish scheduling pool1.
Execute       set_default_model pool1 
Execute       bind -model pool1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.502 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 457.215 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool1.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.184 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool1.bind.adb -f 
Command       db_write done; 0.459 sec.
INFO-FLOW: Finish binding pool1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2 
Execute       schedule -model conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('in_val', encode.cpp:26->encode.cpp:133) on port 'pool1_out' (encode.cpp:26->encode.cpp:133) and fifo read operation ('in_val', encode.cpp:26->encode.cpp:133) on port 'pool1_out' (encode.cpp:26->encode.cpp:133).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('in_val', encode.cpp:26->encode.cpp:133) on port 'pool1_out' (encode.cpp:26->encode.cpp:133) and fifo read operation ('in_val', encode.cpp:26->encode.cpp:133) on port 'pool1_out' (encode.cpp:26->encode.cpp:133).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('in_val', encode.cpp:26->encode.cpp:133) on port 'pool1_out' (encode.cpp:26->encode.cpp:133) and fifo read operation ('in_val', encode.cpp:26->encode.cpp:133) on port 'pool1_out' (encode.cpp:26->encode.cpp:133).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('in_val', encode.cpp:26->encode.cpp:133) on port 'pool1_out' (encode.cpp:26->encode.cpp:133) and fifo read operation ('in_val', encode.cpp:26->encode.cpp:133) on port 'pool1_out' (encode.cpp:26->encode.cpp:133).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('in_val', encode.cpp:26->encode.cpp:133) on port 'pool1_out' (encode.cpp:26->encode.cpp:133) and fifo read operation ('in_val', encode.cpp:26->encode.cpp:133) on port 'pool1_out' (encode.cpp:26->encode.cpp:133).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('in_val', encode.cpp:26->encode.cpp:133) on port 'pool1_out' (encode.cpp:26->encode.cpp:133) and fifo read operation ('in_val', encode.cpp:26->encode.cpp:133) on port 'pool1_out' (encode.cpp:26->encode.cpp:133).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 154, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 94.177 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 95 seconds. CPU system time: 0 seconds. Elapsed time: 94.854 seconds; current allocated memory: 570.199 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv2.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 1.857 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv2.sched.adb -f 
Command       db_write done; 1.476 sec.
INFO-FLOW: Finish scheduling conv2.
Execute       set_default_model conv2 
Execute       bind -model conv2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 15.336 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 18.671 seconds; current allocated memory: 570.199 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv2.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 1.194 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv2.bind.adb -f 
Command       db_write done; 2.016 sec.
INFO-FLOW: Finish binding conv2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool2 
Execute       schedule -model pool2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'pool2' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('pool_win2', encode.cpp:88->encode.cpp:153) on port 'conv2_out' (encode.cpp:88->encode.cpp:153) and fifo read operation ('pool_win2', encode.cpp:88->encode.cpp:153) on port 'conv2_out' (encode.cpp:88->encode.cpp:153).
WARNING: [HLS 200-880] The II Violation in module 'pool2' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('pool_win2', encode.cpp:88->encode.cpp:153) on port 'conv2_out' (encode.cpp:88->encode.cpp:153) and fifo read operation ('pool_win2', encode.cpp:88->encode.cpp:153) on port 'conv2_out' (encode.cpp:88->encode.cpp:153).
WARNING: [HLS 200-880] The II Violation in module 'pool2' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('pool_win2', encode.cpp:88->encode.cpp:153) on port 'conv2_out' (encode.cpp:88->encode.cpp:153) and fifo read operation ('pool_win2', encode.cpp:88->encode.cpp:153) on port 'conv2_out' (encode.cpp:88->encode.cpp:153).
WARNING: [HLS 200-880] The II Violation in module 'pool2' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('pool_win2', encode.cpp:88->encode.cpp:153) on port 'conv2_out' (encode.cpp:88->encode.cpp:153) and fifo read operation ('pool_win2', encode.cpp:88->encode.cpp:153) on port 'conv2_out' (encode.cpp:88->encode.cpp:153).
WARNING: [HLS 200-880] The II Violation in module 'pool2' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('pool_win2', encode.cpp:88->encode.cpp:153) on port 'conv2_out' (encode.cpp:88->encode.cpp:153) and fifo read operation ('pool_win2', encode.cpp:88->encode.cpp:153) on port 'conv2_out' (encode.cpp:88->encode.cpp:153).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.995 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.242 seconds; current allocated memory: 570.199 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool2.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.129 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool2.sched.adb -f 
Command       db_write done; 0.127 sec.
INFO-FLOW: Finish scheduling pool2.
Execute       set_default_model pool2 
Execute       bind -model pool2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 570.199 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool2.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool2.bind.adb -f 
Command       db_write done; 0.147 sec.
INFO-FLOW: Finish binding pool2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3 
Execute       schedule -model conv3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('in_val', encode.cpp:26->encode.cpp:139) on port 'pool2_out' (encode.cpp:26->encode.cpp:139) and fifo read operation ('in_val', encode.cpp:26->encode.cpp:139) on port 'pool2_out' (encode.cpp:26->encode.cpp:139).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('in_val', encode.cpp:26->encode.cpp:139) on port 'pool2_out' (encode.cpp:26->encode.cpp:139) and fifo read operation ('in_val', encode.cpp:26->encode.cpp:139) on port 'pool2_out' (encode.cpp:26->encode.cpp:139).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('in_val', encode.cpp:26->encode.cpp:139) on port 'pool2_out' (encode.cpp:26->encode.cpp:139) and fifo read operation ('in_val', encode.cpp:26->encode.cpp:139) on port 'pool2_out' (encode.cpp:26->encode.cpp:139).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('in_val', encode.cpp:26->encode.cpp:139) on port 'pool2_out' (encode.cpp:26->encode.cpp:139) and fifo read operation ('in_val', encode.cpp:26->encode.cpp:139) on port 'pool2_out' (encode.cpp:26->encode.cpp:139).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('in_val', encode.cpp:26->encode.cpp:139) on port 'pool2_out' (encode.cpp:26->encode.cpp:139) and fifo read operation ('in_val', encode.cpp:26->encode.cpp:139) on port 'pool2_out' (encode.cpp:26->encode.cpp:139).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 82, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 35.896 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 35 seconds. CPU system time: 0 seconds. Elapsed time: 36.181 seconds; current allocated memory: 570.699 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv3.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.849 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv3.sched.adb -f 
Command       db_write done; 0.7 sec.
INFO-FLOW: Finish scheduling conv3.
Execute       set_default_model conv3 
Execute       bind -model conv3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.623 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.174 seconds; current allocated memory: 570.699 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv3.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.595 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv3.bind.adb -f 
Command       db_write done; 0.852 sec.
INFO-FLOW: Finish binding conv3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool3 
Execute       schedule -model pool3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'pool3' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('in_pool_val', encode.cpp:88->encode.cpp:159) on port 'conv3_out' (encode.cpp:88->encode.cpp:159) and fifo read operation ('in_pool_val', encode.cpp:88->encode.cpp:159) on port 'conv3_out' (encode.cpp:88->encode.cpp:159).
WARNING: [HLS 200-880] The II Violation in module 'pool3' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('in_pool_val', encode.cpp:88->encode.cpp:159) on port 'conv3_out' (encode.cpp:88->encode.cpp:159) and fifo read operation ('in_pool_val', encode.cpp:88->encode.cpp:159) on port 'conv3_out' (encode.cpp:88->encode.cpp:159).
WARNING: [HLS 200-880] The II Violation in module 'pool3' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('in_pool_val', encode.cpp:88->encode.cpp:159) on port 'conv3_out' (encode.cpp:88->encode.cpp:159) and fifo read operation ('in_pool_val', encode.cpp:88->encode.cpp:159) on port 'conv3_out' (encode.cpp:88->encode.cpp:159).
WARNING: [HLS 200-880] The II Violation in module 'pool3' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('in_pool_val', encode.cpp:88->encode.cpp:159) on port 'conv3_out' (encode.cpp:88->encode.cpp:159) and fifo read operation ('in_pool_val', encode.cpp:88->encode.cpp:159) on port 'conv3_out' (encode.cpp:88->encode.cpp:159).
WARNING: [HLS 200-880] The II Violation in module 'pool3' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('in_pool_val', encode.cpp:88->encode.cpp:159) on port 'conv3_out' (encode.cpp:88->encode.cpp:159) and fifo read operation ('in_pool_val', encode.cpp:88->encode.cpp:159) on port 'conv3_out' (encode.cpp:88->encode.cpp:159).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.856 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.337 seconds; current allocated memory: 570.699 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool3.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.144 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool3.sched.adb -f 
Command       db_write done; 0.112 sec.
INFO-FLOW: Finish scheduling pool3.
Execute       set_default_model pool3 
Execute       bind -model pool3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.159 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 570.699 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool3.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool3.bind.adb -f 
Command       db_write done; 0.133 sec.
INFO-FLOW: Finish binding pool3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encode 
Execute       schedule -model encode 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 570.699 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.115 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.sched.adb -f 
INFO-FLOW: Finish scheduling encode.
Execute       set_default_model encode 
Execute       bind -model encode 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.376 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 570.699 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.758 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.bind.adb -f 
INFO-FLOW: Finish binding encode.
Execute       get_model_list encode -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv1 
Execute       rtl_gen_preprocess pool1 
Execute       rtl_gen_preprocess conv2 
Execute       rtl_gen_preprocess pool2 
Execute       rtl_gen_preprocess conv3 
Execute       rtl_gen_preprocess pool3 
Execute       rtl_gen_preprocess encode 
INFO-FLOW: Model list for RTL generation: conv1 pool1 conv2 pool2 conv3 pool3 encode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1 -top_prefix encode_ -sub_prefix encode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_20s_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21ns_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23s_62_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_33s_70_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_30_5_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
Command       create_rtl_model done; 0.795 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.616 seconds; current allocated memory: 571.477 MB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/vhdl/encode_conv1 
Execute       gen_rtl conv1 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/verilog/encode_conv1 
Execute       syn_report -csynth -model conv1 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/conv1_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.447 sec.
Execute       syn_report -rtlxml -model conv1 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/conv1_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.142 sec.
Execute       syn_report -verbosereport -model conv1 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv1.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.566 sec.
Execute       db_write -model conv1 -f -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv1.adb 
Command       db_write done; 0.663 sec.
Execute       db_write -model conv1 -bindview -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1 -p C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool1 -top_prefix encode_ -sub_prefix encode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool1' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_28_5_40_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1'.
Command       create_rtl_model done; 0.57 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.18 seconds; current allocated memory: 592.797 MB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool1 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/vhdl/encode_pool1 
Execute       gen_rtl pool1 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/verilog/encode_pool1 
Execute       syn_report -csynth -model pool1 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/pool1_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.587 sec.
Execute       syn_report -rtlxml -model pool1 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/pool1_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.158 sec.
Execute       syn_report -verbosereport -model pool1 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool1.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.507 sec.
Execute       db_write -model pool1 -f -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool1.adb 
Command       db_write done; 0.79 sec.
Execute       db_write -model pool1 -bindview -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool1 -p C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2 -top_prefix encode_ -sub_prefix encode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2' is 33122 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_40s_20s_59_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21ns_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22ns_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22s_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23s_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24ns_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25ns_64_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_64_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_2_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_2_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_2_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_2_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_34s_70_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_40_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
Command       create_rtl_model done; 4.178 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 8.945 seconds; current allocated memory: 710.992 MB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/vhdl/encode_conv2 
Command       gen_rtl done; 0.232 sec.
Execute       gen_rtl conv2 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/verilog/encode_conv2 
Command       gen_rtl done; 0.211 sec.
Execute       syn_report -csynth -model conv2 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/conv2_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 7.986 sec.
Execute       syn_report -rtlxml -model conv2 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/conv2_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 3.081 sec.
Execute       syn_report -verbosereport -model conv2 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv2.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 6.981 sec.
Execute       db_write -model conv2 -f -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv2.adb 
Command       db_write done; 7.546 sec.
Execute       db_write -model conv2 -bindview -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 1.143 sec.
Execute       gen_tb_info conv2 -p C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool2 -top_prefix encode_ -sub_prefix encode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool2' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_14_4_40_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2'.
Command       create_rtl_model done; 0.225 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 29 seconds. CPU system time: 10 seconds. Elapsed time: 39.434 seconds; current allocated memory: 863.324 MB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool2 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/vhdl/encode_pool2 
Execute       gen_rtl pool2 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/verilog/encode_pool2 
Execute       syn_report -csynth -model pool2 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/pool2_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.303 sec.
Execute       syn_report -rtlxml -model pool2 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/pool2_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model pool2 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool2.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.287 sec.
Execute       db_write -model pool2 -f -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool2.adb 
Command       db_write done; 0.36 sec.
Execute       db_write -model pool2 -bindview -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.103 sec.
Execute       gen_tb_info pool2 -p C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3 -top_prefix encode_ -sub_prefix encode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv3', because the estimated Stream Port Number is 49, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3' is 31854 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21s_60_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22s_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23s_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24ns_63_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25ns_64_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_64_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_2_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_2_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_32s_70_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_40_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
Command       create_rtl_model done; 2.469 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.696 seconds; current allocated memory: 879.367 MB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/vhdl/encode_conv3 
Command       gen_rtl done; 0.124 sec.
Execute       gen_rtl conv3 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/verilog/encode_conv3 
Command       gen_rtl done; 0.113 sec.
Execute       syn_report -csynth -model conv3 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/conv3_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 4.266 sec.
Execute       syn_report -rtlxml -model conv3 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/conv3_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 1.752 sec.
Execute       syn_report -verbosereport -model conv3 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv3.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 3.31 sec.
Execute       db_write -model conv3 -f -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv3.adb 
Command       db_write done; 3.548 sec.
Execute       db_write -model conv3 -bindview -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.448 sec.
Execute       gen_tb_info conv3 -p C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool3 -top_prefix encode_ -sub_prefix encode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool3' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_40_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool3'.
Command       create_rtl_model done; 0.215 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15 seconds. CPU system time: 4 seconds. Elapsed time: 19.203 seconds; current allocated memory: 958.059 MB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool3 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/vhdl/encode_pool3 
Execute       gen_rtl pool3 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/verilog/encode_pool3 
Execute       syn_report -csynth -model pool3 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/pool3_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.444 sec.
Execute       syn_report -rtlxml -model pool3 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/pool3_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.167 sec.
Execute       syn_report -verbosereport -model pool3 -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool3.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.33 sec.
Execute       db_write -model pool3 -f -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool3.adb 
Command       db_write done; 0.387 sec.
Execute       db_write -model pool3 -bindview -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.142 sec.
Execute       gen_tb_info pool3 -p C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model encode -top_prefix  -sub_prefix encode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'encode' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_out_U(encode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool1_out_U(encode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2_out_U(encode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool2_out_U(encode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv3_out_U(encode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool1_U0_U(encode_start_for_pool1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2_U0_U(encode_start_for_conv2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool2_U0_U(encode_start_for_pool2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3_U0_U(encode_start_for_conv3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool3_U0_U(encode_start_for_pool3_U0)' using Shift Registers.
Command       create_rtl_model done; 0.271 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.595 seconds; current allocated memory: 971.586 MB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.rtl_wrap.cfg.tcl 
Execute       gen_rtl encode -istop -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/vhdl/encode 
Execute       gen_rtl encode -istop -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/verilog/encode 
Execute       syn_report -csynth -model encode -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/encode_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -rtlxml -model encode -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/encode_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model encode -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 4.424 sec.
Execute       db_write -model encode -f -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.adb 
Execute       db_write -model encode -bindview -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.142 sec.
Execute       gen_tb_info encode -p C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode 
Execute       export_constraint_db -f -tool general -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.constraint.tcl 
Execute       syn_report -designview -model encode -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.design.xml 
Command       syn_report done; 15.832 sec.
Execute       syn_report -csynthDesign -model encode -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/csynth.rpt -MHOut C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -wcfg -model encode -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model encode -o C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.protoinst 
Execute       sc_get_clocks encode 
Execute       sc_get_portdomain encode 
INFO-FLOW: Model list for RTL component generation: conv1 pool1 conv2 pool2 conv3 pool3 encode
INFO-FLOW: Handling components in module [conv1] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv1.compgen.tcl 
INFO-FLOW: Found component encode_mul_40s_21ns_60_2_1.
INFO-FLOW: Append model encode_mul_40s_21ns_60_2_1
INFO-FLOW: Found component encode_mul_40s_23ns_62_2_1.
INFO-FLOW: Append model encode_mul_40s_23ns_62_2_1
INFO-FLOW: Found component encode_mul_40s_24ns_63_2_1.
INFO-FLOW: Append model encode_mul_40s_24ns_63_2_1
INFO-FLOW: Found component encode_mul_40s_25ns_64_2_1.
INFO-FLOW: Append model encode_mul_40s_25ns_64_2_1
INFO-FLOW: Found component encode_mul_40s_26ns_65_2_1.
INFO-FLOW: Append model encode_mul_40s_26ns_65_2_1
INFO-FLOW: Found component encode_mul_40s_27ns_66_2_1.
INFO-FLOW: Append model encode_mul_40s_27ns_66_2_1
INFO-FLOW: Found component encode_mul_40s_28ns_67_2_1.
INFO-FLOW: Append model encode_mul_40s_28ns_67_2_1
INFO-FLOW: Found component encode_mul_40s_29ns_68_2_1.
INFO-FLOW: Append model encode_mul_40s_29ns_68_2_1
INFO-FLOW: Found component encode_mul_40s_30ns_69_2_1.
INFO-FLOW: Append model encode_mul_40s_30ns_69_2_1
INFO-FLOW: Found component encode_mul_40s_31ns_70_2_1.
INFO-FLOW: Append model encode_mul_40s_31ns_70_2_1
INFO-FLOW: Found component encode_mul_40s_20s_59_2_1.
INFO-FLOW: Append model encode_mul_40s_20s_59_2_1
INFO-FLOW: Found component encode_mul_40s_23s_62_2_1.
INFO-FLOW: Append model encode_mul_40s_23s_62_2_1
INFO-FLOW: Found component encode_mul_40s_24s_63_2_1.
INFO-FLOW: Append model encode_mul_40s_24s_63_2_1
INFO-FLOW: Found component encode_mul_40s_25s_64_2_1.
INFO-FLOW: Append model encode_mul_40s_25s_64_2_1
INFO-FLOW: Found component encode_mul_40s_26s_65_2_1.
INFO-FLOW: Append model encode_mul_40s_26s_65_2_1
INFO-FLOW: Found component encode_mul_40s_27s_66_2_1.
INFO-FLOW: Append model encode_mul_40s_27s_66_2_1
INFO-FLOW: Found component encode_mul_40s_28s_67_2_1.
INFO-FLOW: Append model encode_mul_40s_28s_67_2_1
INFO-FLOW: Found component encode_mul_40s_29s_68_2_1.
INFO-FLOW: Append model encode_mul_40s_29s_68_2_1
INFO-FLOW: Found component encode_mul_40s_30s_69_2_1.
INFO-FLOW: Append model encode_mul_40s_30s_69_2_1
INFO-FLOW: Found component encode_mul_40s_33s_70_2_1.
INFO-FLOW: Append model encode_mul_40s_33s_70_2_1
INFO-FLOW: Found component encode_mux_30_5_40_1_1.
INFO-FLOW: Append model encode_mux_30_5_40_1_1
INFO-FLOW: Found component encode_regslice_both.
INFO-FLOW: Append model encode_regslice_both
INFO-FLOW: Found component encode_flow_control_loop_pipe.
INFO-FLOW: Append model encode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [pool1] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool1.compgen.tcl 
INFO-FLOW: Found component encode_mux_28_5_40_1_1.
INFO-FLOW: Append model encode_mux_28_5_40_1_1
INFO-FLOW: Found component encode_flow_control_loop_pipe.
INFO-FLOW: Append model encode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv2] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv2.compgen.tcl 
INFO-FLOW: Found component encode_mul_40s_22ns_61_2_1.
INFO-FLOW: Append model encode_mul_40s_22ns_61_2_1
INFO-FLOW: Found component encode_mul_40s_22s_61_2_1.
INFO-FLOW: Append model encode_mul_40s_22s_61_2_1
INFO-FLOW: Found component encode_mul_40s_34s_70_2_1.
INFO-FLOW: Append model encode_mul_40s_34s_70_2_1
INFO-FLOW: Found component encode_mul_40s_31s_70_2_1.
INFO-FLOW: Append model encode_mul_40s_31s_70_2_1
INFO-FLOW: Found component encode_mux_16_4_40_1_1.
INFO-FLOW: Append model encode_mux_16_4_40_1_1
INFO-FLOW: Found component encode_flow_control_loop_pipe.
INFO-FLOW: Append model encode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [pool2] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool2.compgen.tcl 
INFO-FLOW: Found component encode_mux_14_4_40_1_1.
INFO-FLOW: Append model encode_mux_14_4_40_1_1
INFO-FLOW: Found component encode_flow_control_loop_pipe.
INFO-FLOW: Append model encode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv3] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv3.compgen.tcl 
INFO-FLOW: Found component encode_mul_40s_21s_60_2_1.
INFO-FLOW: Append model encode_mul_40s_21s_60_2_1
INFO-FLOW: Found component encode_mul_40s_32s_70_2_1.
INFO-FLOW: Append model encode_mul_40s_32s_70_2_1
INFO-FLOW: Found component encode_mux_9_4_40_1_1.
INFO-FLOW: Append model encode_mux_9_4_40_1_1
INFO-FLOW: Found component encode_flow_control_loop_pipe.
INFO-FLOW: Append model encode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [pool3] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool3.compgen.tcl 
INFO-FLOW: Found component encode_mux_8_3_40_1_1.
INFO-FLOW: Append model encode_mux_8_3_40_1_1
INFO-FLOW: Found component encode_regslice_both.
INFO-FLOW: Append model encode_regslice_both
INFO-FLOW: Found component encode_flow_control_loop_pipe.
INFO-FLOW: Append model encode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [encode] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.compgen.tcl 
INFO-FLOW: Found component encode_fifo_w40_d2_S.
INFO-FLOW: Append model encode_fifo_w40_d2_S
INFO-FLOW: Found component encode_fifo_w40_d2_S.
INFO-FLOW: Append model encode_fifo_w40_d2_S
INFO-FLOW: Found component encode_fifo_w40_d2_S.
INFO-FLOW: Append model encode_fifo_w40_d2_S
INFO-FLOW: Found component encode_fifo_w40_d2_S.
INFO-FLOW: Append model encode_fifo_w40_d2_S
INFO-FLOW: Found component encode_fifo_w40_d2_S.
INFO-FLOW: Append model encode_fifo_w40_d2_S
INFO-FLOW: Found component encode_start_for_pool1_U0.
INFO-FLOW: Append model encode_start_for_pool1_U0
INFO-FLOW: Found component encode_start_for_conv2_U0.
INFO-FLOW: Append model encode_start_for_conv2_U0
INFO-FLOW: Found component encode_start_for_pool2_U0.
INFO-FLOW: Append model encode_start_for_pool2_U0
INFO-FLOW: Found component encode_start_for_conv3_U0.
INFO-FLOW: Append model encode_start_for_conv3_U0
INFO-FLOW: Found component encode_start_for_pool3_U0.
INFO-FLOW: Append model encode_start_for_pool3_U0
INFO-FLOW: Append model conv1
INFO-FLOW: Append model pool1
INFO-FLOW: Append model conv2
INFO-FLOW: Append model pool2
INFO-FLOW: Append model conv3
INFO-FLOW: Append model pool3
INFO-FLOW: Append model encode
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: encode_mul_40s_21ns_60_2_1 encode_mul_40s_23ns_62_2_1 encode_mul_40s_24ns_63_2_1 encode_mul_40s_25ns_64_2_1 encode_mul_40s_26ns_65_2_1 encode_mul_40s_27ns_66_2_1 encode_mul_40s_28ns_67_2_1 encode_mul_40s_29ns_68_2_1 encode_mul_40s_30ns_69_2_1 encode_mul_40s_31ns_70_2_1 encode_mul_40s_20s_59_2_1 encode_mul_40s_23s_62_2_1 encode_mul_40s_24s_63_2_1 encode_mul_40s_25s_64_2_1 encode_mul_40s_26s_65_2_1 encode_mul_40s_27s_66_2_1 encode_mul_40s_28s_67_2_1 encode_mul_40s_29s_68_2_1 encode_mul_40s_30s_69_2_1 encode_mul_40s_33s_70_2_1 encode_mux_30_5_40_1_1 encode_regslice_both encode_flow_control_loop_pipe encode_mux_28_5_40_1_1 encode_flow_control_loop_pipe encode_mul_40s_22ns_61_2_1 encode_mul_40s_22s_61_2_1 encode_mul_40s_34s_70_2_1 encode_mul_40s_31s_70_2_1 encode_mux_16_4_40_1_1 encode_flow_control_loop_pipe encode_mux_14_4_40_1_1 encode_flow_control_loop_pipe encode_mul_40s_21s_60_2_1 encode_mul_40s_32s_70_2_1 encode_mux_9_4_40_1_1 encode_flow_control_loop_pipe encode_mux_8_3_40_1_1 encode_regslice_both encode_flow_control_loop_pipe encode_fifo_w40_d2_S encode_fifo_w40_d2_S encode_fifo_w40_d2_S encode_fifo_w40_d2_S encode_fifo_w40_d2_S encode_start_for_pool1_U0 encode_start_for_conv2_U0 encode_start_for_pool2_U0 encode_start_for_conv3_U0 encode_start_for_pool3_U0 conv1 pool1 conv2 pool2 conv3 pool3 encode
INFO-FLOW: Generating C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model encode_mul_40s_21ns_60_2_1
INFO-FLOW: To file: write model encode_mul_40s_23ns_62_2_1
INFO-FLOW: To file: write model encode_mul_40s_24ns_63_2_1
INFO-FLOW: To file: write model encode_mul_40s_25ns_64_2_1
INFO-FLOW: To file: write model encode_mul_40s_26ns_65_2_1
INFO-FLOW: To file: write model encode_mul_40s_27ns_66_2_1
INFO-FLOW: To file: write model encode_mul_40s_28ns_67_2_1
INFO-FLOW: To file: write model encode_mul_40s_29ns_68_2_1
INFO-FLOW: To file: write model encode_mul_40s_30ns_69_2_1
INFO-FLOW: To file: write model encode_mul_40s_31ns_70_2_1
INFO-FLOW: To file: write model encode_mul_40s_20s_59_2_1
INFO-FLOW: To file: write model encode_mul_40s_23s_62_2_1
INFO-FLOW: To file: write model encode_mul_40s_24s_63_2_1
INFO-FLOW: To file: write model encode_mul_40s_25s_64_2_1
INFO-FLOW: To file: write model encode_mul_40s_26s_65_2_1
INFO-FLOW: To file: write model encode_mul_40s_27s_66_2_1
INFO-FLOW: To file: write model encode_mul_40s_28s_67_2_1
INFO-FLOW: To file: write model encode_mul_40s_29s_68_2_1
INFO-FLOW: To file: write model encode_mul_40s_30s_69_2_1
INFO-FLOW: To file: write model encode_mul_40s_33s_70_2_1
INFO-FLOW: To file: write model encode_mux_30_5_40_1_1
INFO-FLOW: To file: write model encode_regslice_both
INFO-FLOW: To file: write model encode_flow_control_loop_pipe
INFO-FLOW: To file: write model encode_mux_28_5_40_1_1
INFO-FLOW: To file: write model encode_flow_control_loop_pipe
INFO-FLOW: To file: write model encode_mul_40s_22ns_61_2_1
INFO-FLOW: To file: write model encode_mul_40s_22s_61_2_1
INFO-FLOW: To file: write model encode_mul_40s_34s_70_2_1
INFO-FLOW: To file: write model encode_mul_40s_31s_70_2_1
INFO-FLOW: To file: write model encode_mux_16_4_40_1_1
INFO-FLOW: To file: write model encode_flow_control_loop_pipe
INFO-FLOW: To file: write model encode_mux_14_4_40_1_1
INFO-FLOW: To file: write model encode_flow_control_loop_pipe
INFO-FLOW: To file: write model encode_mul_40s_21s_60_2_1
INFO-FLOW: To file: write model encode_mul_40s_32s_70_2_1
INFO-FLOW: To file: write model encode_mux_9_4_40_1_1
INFO-FLOW: To file: write model encode_flow_control_loop_pipe
INFO-FLOW: To file: write model encode_mux_8_3_40_1_1
INFO-FLOW: To file: write model encode_regslice_both
INFO-FLOW: To file: write model encode_flow_control_loop_pipe
INFO-FLOW: To file: write model encode_fifo_w40_d2_S
INFO-FLOW: To file: write model encode_fifo_w40_d2_S
INFO-FLOW: To file: write model encode_fifo_w40_d2_S
INFO-FLOW: To file: write model encode_fifo_w40_d2_S
INFO-FLOW: To file: write model encode_fifo_w40_d2_S
INFO-FLOW: To file: write model encode_start_for_pool1_U0
INFO-FLOW: To file: write model encode_start_for_conv2_U0
INFO-FLOW: To file: write model encode_start_for_pool2_U0
INFO-FLOW: To file: write model encode_start_for_conv3_U0
INFO-FLOW: To file: write model encode_start_for_pool3_U0
INFO-FLOW: To file: write model conv1
INFO-FLOW: To file: write model pool1
INFO-FLOW: To file: write model conv2
INFO-FLOW: To file: write model pool2
INFO-FLOW: To file: write model conv3
INFO-FLOW: To file: write model pool3
INFO-FLOW: To file: write model encode
INFO-FLOW: Generating C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/vlog' tclDir='C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db' modelList='encode_mul_40s_21ns_60_2_1
encode_mul_40s_23ns_62_2_1
encode_mul_40s_24ns_63_2_1
encode_mul_40s_25ns_64_2_1
encode_mul_40s_26ns_65_2_1
encode_mul_40s_27ns_66_2_1
encode_mul_40s_28ns_67_2_1
encode_mul_40s_29ns_68_2_1
encode_mul_40s_30ns_69_2_1
encode_mul_40s_31ns_70_2_1
encode_mul_40s_20s_59_2_1
encode_mul_40s_23s_62_2_1
encode_mul_40s_24s_63_2_1
encode_mul_40s_25s_64_2_1
encode_mul_40s_26s_65_2_1
encode_mul_40s_27s_66_2_1
encode_mul_40s_28s_67_2_1
encode_mul_40s_29s_68_2_1
encode_mul_40s_30s_69_2_1
encode_mul_40s_33s_70_2_1
encode_mux_30_5_40_1_1
encode_regslice_both
encode_flow_control_loop_pipe
encode_mux_28_5_40_1_1
encode_flow_control_loop_pipe
encode_mul_40s_22ns_61_2_1
encode_mul_40s_22s_61_2_1
encode_mul_40s_34s_70_2_1
encode_mul_40s_31s_70_2_1
encode_mux_16_4_40_1_1
encode_flow_control_loop_pipe
encode_mux_14_4_40_1_1
encode_flow_control_loop_pipe
encode_mul_40s_21s_60_2_1
encode_mul_40s_32s_70_2_1
encode_mux_9_4_40_1_1
encode_flow_control_loop_pipe
encode_mux_8_3_40_1_1
encode_regslice_both
encode_flow_control_loop_pipe
encode_fifo_w40_d2_S
encode_fifo_w40_d2_S
encode_fifo_w40_d2_S
encode_fifo_w40_d2_S
encode_fifo_w40_d2_S
encode_start_for_pool1_U0
encode_start_for_conv2_U0
encode_start_for_pool2_U0
encode_start_for_conv3_U0
encode_start_for_pool3_U0
conv1
pool1
conv2
pool2
conv3
pool3
encode
' expOnly='0'
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv1.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool1.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv2.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool2.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv3.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool3.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 21 seconds. CPU system time: 1 seconds. Elapsed time: 22.183 seconds; current allocated memory: 982.879 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='encode_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='encode_mul_40s_21ns_60_2_1
encode_mul_40s_23ns_62_2_1
encode_mul_40s_24ns_63_2_1
encode_mul_40s_25ns_64_2_1
encode_mul_40s_26ns_65_2_1
encode_mul_40s_27ns_66_2_1
encode_mul_40s_28ns_67_2_1
encode_mul_40s_29ns_68_2_1
encode_mul_40s_30ns_69_2_1
encode_mul_40s_31ns_70_2_1
encode_mul_40s_20s_59_2_1
encode_mul_40s_23s_62_2_1
encode_mul_40s_24s_63_2_1
encode_mul_40s_25s_64_2_1
encode_mul_40s_26s_65_2_1
encode_mul_40s_27s_66_2_1
encode_mul_40s_28s_67_2_1
encode_mul_40s_29s_68_2_1
encode_mul_40s_30s_69_2_1
encode_mul_40s_33s_70_2_1
encode_mux_30_5_40_1_1
encode_regslice_both
encode_flow_control_loop_pipe
encode_mux_28_5_40_1_1
encode_flow_control_loop_pipe
encode_mul_40s_22ns_61_2_1
encode_mul_40s_22s_61_2_1
encode_mul_40s_34s_70_2_1
encode_mul_40s_31s_70_2_1
encode_mux_16_4_40_1_1
encode_flow_control_loop_pipe
encode_mux_14_4_40_1_1
encode_flow_control_loop_pipe
encode_mul_40s_21s_60_2_1
encode_mul_40s_32s_70_2_1
encode_mux_9_4_40_1_1
encode_flow_control_loop_pipe
encode_mux_8_3_40_1_1
encode_regslice_both
encode_flow_control_loop_pipe
encode_fifo_w40_d2_S
encode_fifo_w40_d2_S
encode_fifo_w40_d2_S
encode_fifo_w40_d2_S
encode_fifo_w40_d2_S
encode_start_for_pool1_U0
encode_start_for_conv2_U0
encode_start_for_pool2_U0
encode_start_for_conv3_U0
encode_start_for_pool3_U0
conv1
pool1
conv2
pool2
conv3
pool3
encode
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.compgen.dataonly.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv1.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool1.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv2.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool2.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/conv3.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/pool3.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.constraint.tcl 
Execute       sc_get_clocks encode 
Execute       source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST encode MODULE2INSTS {encode encode conv1 conv1_U0 pool1 pool1_U0 conv2 conv2_U0 pool2 pool2_U0 conv3 conv3_U0 pool3 pool3_U0} INST2MODULE {encode encode conv1_U0 conv1 pool1_U0 pool1 conv2_U0 conv2 pool2_U0 pool2 conv3_U0 conv3 pool3_U0 pool3} INSTDATA {encode {DEPTH 1 CHILDREN {conv1_U0 pool1_U0 conv2_U0 pool2_U0 conv3_U0 pool3_U0}} conv1_U0 {DEPTH 2 CHILDREN {}} pool1_U0 {DEPTH 2 CHILDREN {}} conv2_U0 {DEPTH 2 CHILDREN {}} pool2_U0 {DEPTH 2 CHILDREN {}} conv3_U0 {DEPTH 2 CHILDREN {}} pool3_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_1270_p2 SOURCE encode.cpp:14 VARIABLE add_ln14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_3_fu_1326_p2 SOURCE encode.cpp:14 VARIABLE add_ln14_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U31 SOURCE encode.cpp:47 VARIABLE mul_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U32 SOURCE encode.cpp:47 VARIABLE mul_ln47_1727 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_2036_p2 SOURCE encode.cpp:47 VARIABLE add_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U9 SOURCE encode.cpp:47 VARIABLE mul_ln47_1728 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1711_fu_1880_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1711 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U33 SOURCE encode.cpp:47 VARIABLE mul_ln47_1729 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1712_fu_2174_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1712 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23ns_62_2_1_U2 SOURCE encode.cpp:47 VARIABLE mul_ln47_1730 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1713_fu_2648_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1713 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U12 SOURCE encode.cpp:47 VARIABLE mul_ln47_1731 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1714_fu_2874_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1714 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U25 SOURCE encode.cpp:47 VARIABLE mul_ln47_1732 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1715_fu_3129_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1715 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U12 SOURCE encode.cpp:47 VARIABLE mul_ln47_1733 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1716_fu_3429_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1716 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U12 SOURCE encode.cpp:47 VARIABLE mul_ln47_1734 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1717_fu_3699_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1717 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U9 SOURCE encode.cpp:47 VARIABLE mul_ln47_1735 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U27 SOURCE encode.cpp:47 VARIABLE mul_ln47_1736 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1718_fu_2087_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1718 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U34 SOURCE encode.cpp:47 VARIABLE mul_ln47_1737 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1719_fu_1923_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1719 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U16 SOURCE encode.cpp:47 VARIABLE mul_ln47_1738 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1720_fu_2218_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1720 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U28 SOURCE encode.cpp:47 VARIABLE mul_ln47_1739 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1721_fu_2680_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1721 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U31 SOURCE encode.cpp:47 VARIABLE mul_ln47_1740 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1722_fu_2918_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1722 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U13 SOURCE encode.cpp:47 VARIABLE mul_ln47_1741 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1723_fu_3161_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1723 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U16 SOURCE encode.cpp:47 VARIABLE mul_ln47_1742 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1724_fu_3461_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1724 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U5 SOURCE encode.cpp:47 VARIABLE mul_ln47_1743 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1725_fu_3726_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1725 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U12 SOURCE encode.cpp:47 VARIABLE mul_ln47_1744 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U13 SOURCE encode.cpp:47 VARIABLE mul_ln47_1745 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1726_fu_2118_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1726 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U13 SOURCE encode.cpp:47 VARIABLE mul_ln47_1746 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1727_fu_1953_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1727 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U29 SOURCE encode.cpp:47 VARIABLE mul_ln47_1747 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1728_fu_2245_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1728 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U28 SOURCE encode.cpp:47 VARIABLE mul_ln47_1748 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1729_fu_2707_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1729 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U9 SOURCE encode.cpp:47 VARIABLE mul_ln47_1749 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1730_fu_2945_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1730 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U34 SOURCE encode.cpp:47 VARIABLE mul_ln47_1750 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1731_fu_3188_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1731 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U31 SOURCE encode.cpp:47 VARIABLE mul_ln47_1751 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1732_fu_3487_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1732 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U16 SOURCE encode.cpp:47 VARIABLE mul_ln47_1752 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1733_fu_3753_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1733 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U16 SOURCE encode.cpp:47 VARIABLE mul_ln47_1753 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U14 SOURCE encode.cpp:47 VARIABLE mul_ln47_1754 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1734_fu_1984_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1734 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U15 SOURCE encode.cpp:47 VARIABLE mul_ln47_1755 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1735_fu_2271_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1735 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U4 SOURCE encode.cpp:47 VARIABLE mul_ln47_1756 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1736_fu_2734_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1736 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U28 SOURCE encode.cpp:47 VARIABLE mul_ln47_1757 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1737_fu_2971_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1737 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U27 SOURCE encode.cpp:47 VARIABLE mul_ln47_1758 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1738_fu_3215_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1738 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U7 SOURCE encode.cpp:47 VARIABLE mul_ln47_1759 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1739_fu_3514_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1739 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U12 SOURCE encode.cpp:47 VARIABLE mul_ln47_1760 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1740_fu_3780_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1740 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U9 SOURCE encode.cpp:47 VARIABLE mul_ln47_1761 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1741_fu_4022_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1741 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U26 SOURCE encode.cpp:47 VARIABLE mul_ln47_1762 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U32 SOURCE encode.cpp:47 VARIABLE mul_ln47_1763 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1742_fu_2298_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1742 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U33 SOURCE encode.cpp:47 VARIABLE mul_ln47_1764 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1743_fu_2329_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1743 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U24 SOURCE encode.cpp:47 VARIABLE mul_ln47_1765 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1744_fu_2761_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1744 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U29 SOURCE encode.cpp:47 VARIABLE mul_ln47_1766 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1745_fu_2998_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1745 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U28 SOURCE encode.cpp:47 VARIABLE mul_ln47_1767 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1746_fu_3242_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1746 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U21 SOURCE encode.cpp:47 VARIABLE mul_ln47_1768 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1747_fu_3541_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1747 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U28 SOURCE encode.cpp:47 VARIABLE mul_ln47_1769 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1748_fu_3807_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1748 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U21 SOURCE encode.cpp:47 VARIABLE mul_ln47_1770 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1749_fu_4049_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1749 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U31 SOURCE encode.cpp:47 VARIABLE mul_ln47_1771 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U7 SOURCE encode.cpp:47 VARIABLE mul_ln47_1772 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1750_fu_2793_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1750 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U30 SOURCE encode.cpp:47 VARIABLE mul_ln47_1773 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1751_fu_2825_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1751 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U8 SOURCE encode.cpp:47 VARIABLE mul_ln47_1774 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1752_fu_3025_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1752 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U24 SOURCE encode.cpp:47 VARIABLE mul_ln47_1775 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1753_fu_3269_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1753 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U3 SOURCE encode.cpp:47 VARIABLE mul_ln47_1776 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1754_fu_3568_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1754 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U9 SOURCE encode.cpp:47 VARIABLE mul_ln47_1777 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1755_fu_3834_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1755 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U16 SOURCE encode.cpp:47 VARIABLE mul_ln47_1778 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1756_fu_4076_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1756 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U12 SOURCE encode.cpp:47 VARIABLE mul_ln47_1779 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1757_fu_4368_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1757 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U13 SOURCE encode.cpp:47 VARIABLE mul_ln47_1780 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U28 SOURCE encode.cpp:47 VARIABLE mul_ln47_1781 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1758_fu_3056_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1758 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U14 SOURCE encode.cpp:47 VARIABLE mul_ln47_1782 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1759_fu_3088_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1759 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U16 SOURCE encode.cpp:47 VARIABLE mul_ln47_1783 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1760_fu_3296_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1760 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U10 SOURCE encode.cpp:47 VARIABLE mul_ln47_1784 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1761_fu_3595_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1761 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U12 SOURCE encode.cpp:47 VARIABLE mul_ln47_1785 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1762_fu_3861_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1762 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U13 SOURCE encode.cpp:47 VARIABLE mul_ln47_1786 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1763_fu_4103_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1763 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U9 SOURCE encode.cpp:47 VARIABLE mul_ln47_1787 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1764_fu_4395_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1764 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U12 SOURCE encode.cpp:47 VARIABLE mul_ln47_1788 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1765_fu_4651_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1765 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U29 SOURCE encode.cpp:47 VARIABLE mul_ln47_1789 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U23 SOURCE encode.cpp:47 VARIABLE mul_ln47_1790 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1766_fu_3327_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1766 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U25 SOURCE encode.cpp:47 VARIABLE mul_ln47_1791 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1767_fu_3358_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1767 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U7 SOURCE encode.cpp:47 VARIABLE mul_ln47_1792 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1768_fu_3621_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1768 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U25 SOURCE encode.cpp:47 VARIABLE mul_ln47_1793 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1769_fu_3888_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1769 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U16 SOURCE encode.cpp:47 VARIABLE mul_ln47_1794 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1770_fu_4130_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1770 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U4 SOURCE encode.cpp:47 VARIABLE mul_ln47_1795 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1771_fu_4422_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1771 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U3 SOURCE encode.cpp:47 VARIABLE mul_ln47_1796 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1772_fu_4678_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1772 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U5 SOURCE encode.cpp:47 VARIABLE mul_ln47_1797 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1773_fu_4945_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1773 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_33s_70_2_1_U36 SOURCE encode.cpp:47 VARIABLE mul_ln47_1798 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U30 SOURCE encode.cpp:47 VARIABLE mul_ln47_1799 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1774_fu_3386_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1774 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U22 SOURCE encode.cpp:47 VARIABLE mul_ln47_1800 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1775_fu_3647_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1775 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U10 SOURCE encode.cpp:47 VARIABLE mul_ln47_1801 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1776_fu_3915_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1776 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U27 SOURCE encode.cpp:47 VARIABLE mul_ln47_1802 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1777_fu_4157_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1777 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U24 SOURCE encode.cpp:47 VARIABLE mul_ln47_1803 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1778_fu_4449_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1778 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U16 SOURCE encode.cpp:47 VARIABLE mul_ln47_1804 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1779_fu_4705_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1779 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U9 SOURCE encode.cpp:47 VARIABLE mul_ln47_1805 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1780_fu_4972_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1780 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U5 SOURCE encode.cpp:47 VARIABLE mul_ln47_1806 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1781_fu_5211_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1781 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U24 SOURCE encode.cpp:47 VARIABLE mul_ln47_1807 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U11 SOURCE encode.cpp:47 VARIABLE mul_ln47_1808 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1782_fu_3942_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1782 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U7 SOURCE encode.cpp:47 VARIABLE mul_ln47_1809 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1783_fu_4188_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1783 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U28 SOURCE encode.cpp:47 VARIABLE mul_ln47_1810 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1784_fu_4216_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1784 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U10 SOURCE encode.cpp:47 VARIABLE mul_ln47_1811 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1785_fu_4476_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1785 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U7 SOURCE encode.cpp:47 VARIABLE mul_ln47_1812 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1786_fu_4732_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1786 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U16 SOURCE encode.cpp:47 VARIABLE mul_ln47_1813 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1787_fu_4999_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1787 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U12 SOURCE encode.cpp:47 VARIABLE mul_ln47_1814 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1788_fu_5238_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1788 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U28 SOURCE encode.cpp:47 VARIABLE mul_ln47_1815 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1789_fu_5469_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1789 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_33s_70_2_1_U36 SOURCE encode.cpp:47 VARIABLE mul_ln47_1816 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U28 SOURCE encode.cpp:47 VARIABLE mul_ln47_1817 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1790_fu_3969_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1790 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U34 SOURCE encode.cpp:47 VARIABLE mul_ln47_1818 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1791_fu_4243_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1791 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U31 SOURCE encode.cpp:47 VARIABLE mul_ln47_1819 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1792_fu_4503_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1792 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U8 SOURCE encode.cpp:47 VARIABLE mul_ln47_1820 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1793_fu_4759_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1793 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U7 SOURCE encode.cpp:47 VARIABLE mul_ln47_1821 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1794_fu_5026_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1794 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U31 SOURCE encode.cpp:47 VARIABLE mul_ln47_1822 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1795_fu_5265_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1795 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U27 SOURCE encode.cpp:47 VARIABLE mul_ln47_1823 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1796_fu_5496_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1796 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U16 SOURCE encode.cpp:47 VARIABLE mul_ln47_1824 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1797_fu_5691_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1797 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U23 SOURCE encode.cpp:47 VARIABLE mul_ln47_1825 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U7 SOURCE encode.cpp:47 VARIABLE mul_ln47_1826 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1798_fu_4530_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1798 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_20s_59_2_1_U20 SOURCE encode.cpp:47 VARIABLE mul_ln47_1827 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1799_fu_4789_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1799 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U23 SOURCE encode.cpp:47 VARIABLE mul_ln47_1828 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1800_fu_4817_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1800 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U19 SOURCE encode.cpp:47 VARIABLE mul_ln47_1829 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1801_fu_5049_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1801 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U24 SOURCE encode.cpp:47 VARIABLE mul_ln47_1830 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1802_fu_5292_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1802 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U24 SOURCE encode.cpp:47 VARIABLE mul_ln47_1831 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1803_fu_5523_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1803 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U5 SOURCE encode.cpp:47 VARIABLE mul_ln47_1832 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1804_fu_5718_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1804 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U23 SOURCE encode.cpp:47 VARIABLE mul_ln47_1833 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1805_fu_5887_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1805 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_33s_70_2_1_U36 SOURCE encode.cpp:47 VARIABLE mul_ln47_1834 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U34 SOURCE encode.cpp:47 VARIABLE mul_ln47_1835 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1806_fu_4558_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1806 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U27 SOURCE encode.cpp:47 VARIABLE mul_ln47_1836 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1807_fu_4844_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1807 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U34 SOURCE encode.cpp:47 VARIABLE mul_ln47_1837 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1808_fu_5076_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1808 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U9 SOURCE encode.cpp:47 VARIABLE mul_ln47_1838 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1809_fu_5319_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1809 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U34 SOURCE encode.cpp:47 VARIABLE mul_ln47_1839 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1810_fu_5550_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1810 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U7 SOURCE encode.cpp:47 VARIABLE mul_ln47_1840 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1811_fu_5745_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1811 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U17 SOURCE encode.cpp:47 VARIABLE mul_ln47_1841 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1812_fu_5914_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1812 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U31 SOURCE encode.cpp:47 VARIABLE mul_ln47_1842 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1813_fu_6052_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1813 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_33s_70_2_1_U36 SOURCE encode.cpp:47 VARIABLE mul_ln47_1843 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U31 SOURCE encode.cpp:47 VARIABLE mul_ln47_1844 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1814_fu_4872_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1814 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U17 SOURCE encode.cpp:47 VARIABLE mul_ln47_1845 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1815_fu_5103_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1815 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_33s_70_2_1_U36 SOURCE encode.cpp:47 VARIABLE mul_ln47_1846 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1816_fu_5342_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1816 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U16 SOURCE encode.cpp:47 VARIABLE mul_ln47_1847 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1817_fu_5577_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1817 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U18 SOURCE encode.cpp:47 VARIABLE mul_ln47_1848 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1818_fu_5772_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1818 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_33s_70_2_1_U36 SOURCE encode.cpp:47 VARIABLE mul_ln47_1849 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1819_fu_5937_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1819 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U34 SOURCE encode.cpp:47 VARIABLE mul_ln47_1850 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1820_fu_6078_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1820 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U34 SOURCE encode.cpp:47 VARIABLE mul_ln47_1851 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1821_fu_6190_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1821 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U9 SOURCE encode.cpp:47 VARIABLE mul_ln47_1852 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U18 SOURCE encode.cpp:47 VARIABLE mul_ln47_1853 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1822_fu_5131_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1822 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U16 SOURCE encode.cpp:47 VARIABLE mul_ln47_1854 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1823_fu_5373_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1823 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U6 SOURCE encode.cpp:47 VARIABLE mul_ln47_1855 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1824_fu_5603_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1824 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U25 SOURCE encode.cpp:47 VARIABLE mul_ln47_1856 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1825_fu_5799_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1825 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U12 SOURCE encode.cpp:47 VARIABLE mul_ln47_1857 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1826_fu_5964_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1826 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21ns_60_2_1_U1 SOURCE encode.cpp:47 VARIABLE mul_ln47_1858 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1827_fu_6104_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1827 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U28 SOURCE encode.cpp:47 VARIABLE mul_ln47_1859 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1828_fu_6217_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1828 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U9 SOURCE encode.cpp:47 VARIABLE mul_ln47_1860 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1829_fu_6301_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1829 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U34 SOURCE encode.cpp:47 VARIABLE mul_ln47_1861 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U35 SOURCE encode.cpp:47 VARIABLE mul_ln47_1862 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1830_fu_5404_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1830 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U31 SOURCE encode.cpp:47 VARIABLE mul_ln47_1863 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1831_fu_5630_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1831 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U9 SOURCE encode.cpp:47 VARIABLE mul_ln47_1864 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1832_fu_5826_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1832 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U10 SOURCE encode.cpp:47 VARIABLE mul_ln47_1865 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1833_fu_5991_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1833 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U32 SOURCE encode.cpp:47 VARIABLE mul_ln47_1866 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1834_fu_6130_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1834 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U19 SOURCE encode.cpp:47 VARIABLE mul_ln47_1867 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1835_fu_6240_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1835 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U29 SOURCE encode.cpp:47 VARIABLE mul_ln47_1868 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1836_fu_6327_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1836 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U35 SOURCE encode.cpp:47 VARIABLE mul_ln47_1869 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1837_fu_6388_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1837 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_3985_p2 SOURCE encode.cpp:50 VARIABLE add_ln50 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_3991_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_2_fu_3997_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_3_fu_4269_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_4_fu_4275_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_5_fu_4574_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_5 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_6_fu_4888_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_6 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_7_fu_5157_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_8_fu_5420_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_8 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_9_fu_5646_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_9 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_10_fu_5842_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_10 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_11_fu_6007_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_11 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_12_fu_6146_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_12 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_13_fu_6256_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_13 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_14_fu_6343_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_15_fu_6404_p2 SOURCE encode.cpp:50 VARIABLE add_ln50_15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_1775_p2 SOURCE encode.cpp:15 VARIABLE add_ln15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 135 BRAM 0 URAM 0}} pool1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_2084_p2 SOURCE encode.cpp:79 VARIABLE add_ln79 LOOP PHeight_PWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_3_fu_2113_p2 SOURCE encode.cpp:79 VARIABLE add_ln79_3 LOOP PHeight_PWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_2842_p2 SOURCE encode.cpp:80 VARIABLE add_ln80 LOOP PHeight_PWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_6975_p2 SOURCE encode.cpp:14 VARIABLE add_ln14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_2_fu_7031_p2 SOURCE encode.cpp:14 VARIABLE add_ln14_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_576 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_8920_p2 SOURCE encode.cpp:47 VARIABLE add_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_577 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_568_fu_9764_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_568 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_578 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_569_fu_10624_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_569 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_579 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_570_fu_11460_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_570 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_580 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_571_fu_12271_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_571 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_581 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_572_fu_13109_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_572 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_582 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_573_fu_13933_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_573 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_583 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_574_fu_14728_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_574 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_584 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_585 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_575_fu_8979_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_575 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U219 SOURCE encode.cpp:47 VARIABLE mul_ln47_586 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_576_fu_9794_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_576 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_587 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_577_fu_10650_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_577 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_588 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_578_fu_11486_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_578 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_589 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_579_fu_12297_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_579 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_590 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_580_fu_13135_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_580 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_591 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_581_fu_13959_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_581 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_34s_70_2_1_U230 SOURCE encode.cpp:47 VARIABLE mul_ln47_592 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_582_fu_14751_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_582 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_593 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_594 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_583_fu_9010_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_583 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_595 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_584_fu_9825_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_584 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_596 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_585_fu_10676_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_585 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23ns_62_2_1_U84 SOURCE encode.cpp:47 VARIABLE mul_ln47_597 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_586_fu_11512_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_586 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_598 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_587_fu_12323_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_587 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_599 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_588_fu_13161_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_588 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_600 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_589_fu_13985_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_589 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_601 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_590_fu_14776_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_590 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_602 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_603 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_591_fu_9041_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_591 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_604 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_592_fu_9855_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_592 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_605 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_593_fu_10702_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_593 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_606 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_594_fu_11538_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_594 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_607 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_595_fu_12349_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_595 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_608 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_596_fu_13187_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_596 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_609 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_597_fu_14011_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_597 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_610 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_598_fu_14803_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_598 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_611 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_612 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_599_fu_9072_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_599 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U85 SOURCE encode.cpp:47 VARIABLE mul_ln47_613 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_600_fu_9885_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_600 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_614 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_601_fu_10728_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_601 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_615 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_602_fu_11564_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_602 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_616 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_603_fu_12376_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_603 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_617 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_604_fu_13213_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_604 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_618 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_605_fu_14037_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_605 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_619 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_606_fu_14829_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_606 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_620 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_621 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_607_fu_9102_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_607 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_622 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_608_fu_9916_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_608 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_623 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_609_fu_10754_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_609 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_624 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_610_fu_11590_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_610 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_625 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_611_fu_12403_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_611 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U149 SOURCE encode.cpp:47 VARIABLE mul_ln47_626 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_612_fu_13239_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_612 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_627 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_613_fu_14063_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_613 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_628 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_614_fu_14855_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_614 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U168 SOURCE encode.cpp:47 VARIABLE mul_ln47_629 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_630 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_615_fu_9129_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_615 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_631 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_616_fu_9946_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_616 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U131 SOURCE encode.cpp:47 VARIABLE mul_ln47_632 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_617_fu_9973_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_617 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U132 SOURCE encode.cpp:47 VARIABLE mul_ln47_633 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_618_fu_10780_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_618 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_634 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_619_fu_11616_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_619 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_635 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_620_fu_12429_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_620 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21ns_60_2_1_U82 SOURCE encode.cpp:47 VARIABLE mul_ln47_636 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_621_fu_13265_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_621 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_637 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_622_fu_14090_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_622 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_638 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U198 SOURCE encode.cpp:47 VARIABLE mul_ln47_639 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_623_fu_9159_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_623 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_640 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_624_fu_10004_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_624 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U115 SOURCE encode.cpp:47 VARIABLE mul_ln47_641 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_625_fu_10806_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_625 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U213 SOURCE encode.cpp:47 VARIABLE mul_ln47_642 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_626_fu_11642_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_626 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_643 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_627_fu_12455_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_627 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U214 SOURCE encode.cpp:47 VARIABLE mul_ln47_644 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_628_fu_13291_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_628 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U150 SOURCE encode.cpp:47 VARIABLE mul_ln47_645 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_629_fu_14116_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_629 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_646 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_630_fu_14882_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_630 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U133 SOURCE encode.cpp:47 VARIABLE mul_ln47_647 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_631_fu_15609_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_631 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U134 SOURCE encode.cpp:47 VARIABLE mul_ln47_648 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_632_fu_16434_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_632 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_649 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_633_fu_17254_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_633 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U116 SOURCE encode.cpp:47 VARIABLE mul_ln47_650 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_634_fu_18087_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_634 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U117 SOURCE encode.cpp:47 VARIABLE mul_ln47_651 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_635_fu_18914_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_635 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_652 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_636_fu_19587_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_636 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U199 SOURCE encode.cpp:47 VARIABLE mul_ln47_653 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_637_fu_20087_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_637 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U118 SOURCE encode.cpp:47 VARIABLE mul_ln47_654 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_638_fu_20387_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_638 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_655 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_639_fu_20686_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_639 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U135 SOURCE encode.cpp:47 VARIABLE mul_ln47_656 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_640_fu_15635_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_640 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U101 SOURCE encode.cpp:47 VARIABLE mul_ln47_657 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_641_fu_16460_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_641 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_658 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_642_fu_17280_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_642 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U200 SOURCE encode.cpp:47 VARIABLE mul_ln47_659 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_643_fu_18113_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_643 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U201 SOURCE encode.cpp:47 VARIABLE mul_ln47_660 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_644_fu_18940_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_644 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_661 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_645_fu_19614_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_645 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U219 SOURCE encode.cpp:47 VARIABLE mul_ln47_662 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_646_fu_20113_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_646 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_663 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_647_fu_20413_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_647 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_664 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_648_fu_20712_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_648 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U202 SOURCE encode.cpp:47 VARIABLE mul_ln47_665 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_649_fu_15661_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_649 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U215 SOURCE encode.cpp:47 VARIABLE mul_ln47_666 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_650_fu_16486_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_650 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U177 SOURCE encode.cpp:47 VARIABLE mul_ln47_667 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_651_fu_17306_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_651 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U102 SOURCE encode.cpp:47 VARIABLE mul_ln47_668 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_652_fu_18139_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_652 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U177 SOURCE encode.cpp:47 VARIABLE mul_ln47_669 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_653_fu_18966_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_653 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_670 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_654_fu_19640_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_654 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U149 SOURCE encode.cpp:47 VARIABLE mul_ln47_671 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_655_fu_20139_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_655 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_672 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_656_fu_20439_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_656 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_673 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_657_fu_20739_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_657 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U136 SOURCE encode.cpp:47 VARIABLE mul_ln47_674 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_658_fu_15687_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_658 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_675 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_659_fu_16512_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_659 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U220 SOURCE encode.cpp:47 VARIABLE mul_ln47_676 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_660_fu_17332_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_660 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U137 SOURCE encode.cpp:47 VARIABLE mul_ln47_677 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_661_fu_18165_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_661 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U138 SOURCE encode.cpp:47 VARIABLE mul_ln47_678 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_662_fu_18992_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_662 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U198 SOURCE encode.cpp:47 VARIABLE mul_ln47_679 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_663_fu_19667_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_663 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U150 SOURCE encode.cpp:47 VARIABLE mul_ln47_680 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_664_fu_20165_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_664 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_681 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_665_fu_20465_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_665 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_682 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_666_fu_20765_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_666 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U203 SOURCE encode.cpp:47 VARIABLE mul_ln47_683 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_667_fu_15713_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_667 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U216 SOURCE encode.cpp:47 VARIABLE mul_ln47_684 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_668_fu_16538_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_668 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U199 SOURCE encode.cpp:47 VARIABLE mul_ln47_685 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_669_fu_17358_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_669 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U213 SOURCE encode.cpp:47 VARIABLE mul_ln47_686 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_670_fu_18191_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_670 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_687 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_671_fu_19018_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_671 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_688 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_672_fu_19693_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_672 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_689 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_673_fu_20191_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_673 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U214 SOURCE encode.cpp:47 VARIABLE mul_ln47_690 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_674_fu_20491_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_674 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_691 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_675_fu_20791_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_675 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U119 SOURCE encode.cpp:47 VARIABLE mul_ln47_692 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_676_fu_15739_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_676 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U217 SOURCE encode.cpp:47 VARIABLE mul_ln47_693 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_677_fu_16564_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_677 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U171 SOURCE encode.cpp:47 VARIABLE mul_ln47_694 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_678_fu_17384_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_678 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_695 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_679_fu_18217_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_679 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U172 SOURCE encode.cpp:47 VARIABLE mul_ln47_696 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_680_fu_19044_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_680 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U169 SOURCE encode.cpp:47 VARIABLE mul_ln47_697 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_681_fu_19719_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_681 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_698 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_682_fu_20218_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_682 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U184 SOURCE encode.cpp:47 VARIABLE mul_ln47_699 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_683_fu_20517_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_683 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_700 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_684_fu_20817_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_684 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U120 SOURCE encode.cpp:47 VARIABLE mul_ln47_701 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_685_fu_14964_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_685 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_702 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_686_fu_15765_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_686 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_703 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_687_fu_16590_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_687 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21ns_60_2_1_U82 SOURCE encode.cpp:47 VARIABLE mul_ln47_704 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_688_fu_17410_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_688 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_705 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_689_fu_18244_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_689 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U200 SOURCE encode.cpp:47 VARIABLE mul_ln47_706 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_690_fu_19070_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_690 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_707 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_691_fu_19745_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_691 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U91 SOURCE encode.cpp:47 VARIABLE mul_ln47_708 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_692_fu_20244_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_692 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_709 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_693_fu_20543_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_693 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U215 SOURCE encode.cpp:47 VARIABLE mul_ln47_710 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_694_fu_15791_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_694 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U92 SOURCE encode.cpp:47 VARIABLE mul_ln47_711 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_695_fu_16616_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_695 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U216 SOURCE encode.cpp:47 VARIABLE mul_ln47_712 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_696_fu_17436_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_696 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_713 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_697_fu_18270_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_697 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U151 SOURCE encode.cpp:47 VARIABLE mul_ln47_714 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_698_fu_19096_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_698 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22ns_61_2_1_U83 SOURCE encode.cpp:47 VARIABLE mul_ln47_715 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_699_fu_19771_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_699 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U201 SOURCE encode.cpp:47 VARIABLE mul_ln47_716 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_700_fu_20270_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_700 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U152 SOURCE encode.cpp:47 VARIABLE mul_ln47_717 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_701_fu_20569_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_701 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_718 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_702_fu_20843_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_702 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U170 SOURCE encode.cpp:47 VARIABLE mul_ln47_719 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_703_fu_20951_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_703 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_720 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_704_fu_21159_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_704 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U178 SOURCE encode.cpp:47 VARIABLE mul_ln47_721 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_705_fu_21367_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_705 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_722 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_706_fu_21575_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_706 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U202 SOURCE encode.cpp:47 VARIABLE mul_ln47_723 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_707_fu_21783_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_707 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_724 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_708_fu_21991_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_708 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U85 SOURCE encode.cpp:47 VARIABLE mul_ln47_725 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_709_fu_22195_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_709 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_726 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_710_fu_22403_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_710 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_727 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_711_fu_22607_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_711 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_728 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_712_fu_20977_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_712 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U153 SOURCE encode.cpp:47 VARIABLE mul_ln47_729 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_713_fu_21185_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_713 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U221 SOURCE encode.cpp:47 VARIABLE mul_ln47_730 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_714_fu_21393_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_714 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U101 SOURCE encode.cpp:47 VARIABLE mul_ln47_731 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_715_fu_21601_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_715 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_732 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_716_fu_21809_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_716 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U231 SOURCE encode.cpp:47 VARIABLE mul_ln47_733 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_717_fu_22014_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_717 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_734 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_718_fu_22221_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_718 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U219 SOURCE encode.cpp:47 VARIABLE mul_ln47_735 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_719_fu_22429_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_719 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_736 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_720_fu_22633_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_720 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U222 SOURCE encode.cpp:47 VARIABLE mul_ln47_737 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_721_fu_21003_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_721 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U203 SOURCE encode.cpp:47 VARIABLE mul_ln47_738 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_722_fu_21211_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_722 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U154 SOURCE encode.cpp:47 VARIABLE mul_ln47_739 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_723_fu_21419_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_723 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_740 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_724_fu_21627_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_724 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_741 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_725_fu_21835_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_725 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_742 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_726_fu_22039_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_726 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_743 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_727_fu_22247_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_727 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_744 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_728_fu_22455_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_728 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_745 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_729_fu_22659_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_729 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U217 SOURCE encode.cpp:47 VARIABLE mul_ln47_746 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_730_fu_21029_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_730 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U223 SOURCE encode.cpp:47 VARIABLE mul_ln47_747 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_731_fu_21237_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_731 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U149 SOURCE encode.cpp:47 VARIABLE mul_ln47_748 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_732_fu_21445_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_732 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_749 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_733_fu_21653_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_733 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U184 SOURCE encode.cpp:47 VARIABLE mul_ln47_750 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_734_fu_21861_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_734 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_751 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_735_fu_22065_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_735 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U185 SOURCE encode.cpp:47 VARIABLE mul_ln47_752 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_736_fu_22273_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_736 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U167 SOURCE encode.cpp:47 VARIABLE mul_ln47_753 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_737_fu_22481_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_737 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_754 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_738_fu_22685_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_738 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U167 SOURCE encode.cpp:47 VARIABLE mul_ln47_755 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_739_fu_21055_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_739 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_756 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_740_fu_21263_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_740 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_757 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_741_fu_21471_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_741 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_758 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_742_fu_21679_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_742 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_759 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_743_fu_21887_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_743 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_760 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_744_fu_22091_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_744 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U186 SOURCE encode.cpp:47 VARIABLE mul_ln47_761 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_745_fu_22299_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_745 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_762 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_746_fu_22507_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_746 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_763 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_747_fu_22711_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_747 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_764 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_748_fu_21081_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_748 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_765 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_749_fu_21289_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_749 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_766 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_750_fu_21497_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_750 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_767 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_751_fu_21705_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_751 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U213 SOURCE encode.cpp:47 VARIABLE mul_ln47_768 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_752_fu_21913_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_752 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U220 SOURCE encode.cpp:47 VARIABLE mul_ln47_769 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_753_fu_22117_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_753 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_770 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_754_fu_22325_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_754 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U214 SOURCE encode.cpp:47 VARIABLE mul_ln47_771 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_755_fu_22533_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_755 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_772 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_756_fu_22737_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_756 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U115 SOURCE encode.cpp:47 VARIABLE mul_ln47_773 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_757_fu_20925_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_757 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U215 SOURCE encode.cpp:47 VARIABLE mul_ln47_774 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_758_fu_21107_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_758 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U221 SOURCE encode.cpp:47 VARIABLE mul_ln47_775 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_759_fu_21315_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_759 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U187 SOURCE encode.cpp:47 VARIABLE mul_ln47_776 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_760_fu_21523_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_760 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U116 SOURCE encode.cpp:47 VARIABLE mul_ln47_777 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_761_fu_21731_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_761 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U188 SOURCE encode.cpp:47 VARIABLE mul_ln47_778 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_762_fu_21939_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_762 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U117 SOURCE encode.cpp:47 VARIABLE mul_ln47_779 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_763_fu_22143_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_763 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U150 SOURCE encode.cpp:47 VARIABLE mul_ln47_780 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_764_fu_22351_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_764 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U161 SOURCE encode.cpp:47 VARIABLE mul_ln47_781 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_765_fu_22556_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_765 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U118 SOURCE encode.cpp:47 VARIABLE mul_ln47_782 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_766_fu_21133_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_766 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_783 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_767_fu_21341_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_767 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U198 SOURCE encode.cpp:47 VARIABLE mul_ln47_784 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_768_fu_21549_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_768 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U199 SOURCE encode.cpp:47 VARIABLE mul_ln47_785 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_769_fu_21757_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_769 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U216 SOURCE encode.cpp:47 VARIABLE mul_ln47_786 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_770_fu_21965_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_770 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U222 SOURCE encode.cpp:47 VARIABLE mul_ln47_787 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_771_fu_22169_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_771 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U217 SOURCE encode.cpp:47 VARIABLE mul_ln47_788 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_772_fu_22377_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_772 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U223 SOURCE encode.cpp:47 VARIABLE mul_ln47_789 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_773_fu_22581_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_773 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_790 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_774_fu_22763_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_774 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_791 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_775_fu_22871_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_775 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U119 SOURCE encode.cpp:47 VARIABLE mul_ln47_792 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_776_fu_23079_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_776 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U189 SOURCE encode.cpp:47 VARIABLE mul_ln47_793 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_777_fu_23287_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_777 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_794 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_778_fu_23516_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_778 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U151 SOURCE encode.cpp:47 VARIABLE mul_ln47_795 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_779_fu_23748_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_779 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_796 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_780_fu_23956_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_780 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_797 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_781_fu_24164_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_781 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_798 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_782_fu_24372_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_782 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_799 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_783_fu_24580_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_783 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U200 SOURCE encode.cpp:47 VARIABLE mul_ln47_800 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_784_fu_22897_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_784 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U224 SOURCE encode.cpp:47 VARIABLE mul_ln47_801 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_785_fu_23105_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_785 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U218 SOURCE encode.cpp:47 VARIABLE mul_ln47_802 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_786_fu_23313_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_786 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U201 SOURCE encode.cpp:47 VARIABLE mul_ln47_803 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_787_fu_23542_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_787 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_804 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_788_fu_23774_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_788 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U91 SOURCE encode.cpp:47 VARIABLE mul_ln47_805 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_789_fu_23982_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_789 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_806 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_790_fu_24190_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_790 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_807 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_791_fu_24398_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_791 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_808 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_792_fu_24606_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_792 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U120 SOURCE encode.cpp:47 VARIABLE mul_ln47_809 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_793_fu_22923_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_793 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U121 SOURCE encode.cpp:47 VARIABLE mul_ln47_810 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_794_fu_23131_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_794 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_811 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_795_fu_23339_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_795 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_812 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_796_fu_23568_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_796 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_813 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_797_fu_23800_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_797 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U92 SOURCE encode.cpp:47 VARIABLE mul_ln47_814 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_798_fu_24008_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_798 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_815 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_799_fu_24216_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_799 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_816 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_800_fu_24424_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_800 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_817 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_801_fu_24632_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_801 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_818 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_802_fu_22949_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_802 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U169 SOURCE encode.cpp:47 VARIABLE mul_ln47_819 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_803_fu_23157_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_803 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_820 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_804_fu_23365_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_804 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_821 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_805_fu_23594_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_805 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_822 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_806_fu_23826_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_806 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_823 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_807_fu_24034_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_807 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_824 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_808_fu_24242_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_808 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U88 SOURCE encode.cpp:47 VARIABLE mul_ln47_825 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_809_fu_24450_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_809 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_826 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_810_fu_24658_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_810 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_827 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_811_fu_22975_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_811 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U115 SOURCE encode.cpp:47 VARIABLE mul_ln47_828 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_812_fu_23183_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_812 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_829 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_813_fu_23391_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_813 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_830 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_814_fu_23620_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_814 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U116 SOURCE encode.cpp:47 VARIABLE mul_ln47_831 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_815_fu_23852_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_815 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_832 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_816_fu_24060_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_816 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_833 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_817_fu_24268_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_817 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U117 SOURCE encode.cpp:47 VARIABLE mul_ln47_834 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_818_fu_24476_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_818 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_835 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_819_fu_24684_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_819 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_836 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_820_fu_23001_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_820 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_837 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_821_fu_23209_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_821 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U118 SOURCE encode.cpp:47 VARIABLE mul_ln47_838 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_822_fu_23417_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_822 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U213 SOURCE encode.cpp:47 VARIABLE mul_ln47_839 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_823_fu_23646_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_823 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U167 SOURCE encode.cpp:47 VARIABLE mul_ln47_840 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_824_fu_23878_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_824 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U214 SOURCE encode.cpp:47 VARIABLE mul_ln47_841 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_825_fu_24086_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_825 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_842 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_826_fu_24294_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_826 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U119 SOURCE encode.cpp:47 VARIABLE mul_ln47_843 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_827_fu_24502_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_827 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_844 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_828_fu_24710_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_828 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_845 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_829_fu_22845_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_829 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_846 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_830_fu_23027_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_830 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U177 SOURCE encode.cpp:47 VARIABLE mul_ln47_847 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_831_fu_23235_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_831 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U89 SOURCE encode.cpp:47 VARIABLE mul_ln47_848 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_832_fu_23443_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_832 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U184 SOURCE encode.cpp:47 VARIABLE mul_ln47_849 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_833_fu_23672_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_833 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U185 SOURCE encode.cpp:47 VARIABLE mul_ln47_850 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_834_fu_23904_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_834 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U186 SOURCE encode.cpp:47 VARIABLE mul_ln47_851 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_835_fu_24112_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_835 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U178 SOURCE encode.cpp:47 VARIABLE mul_ln47_852 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_836_fu_24320_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_836 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_853 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_837_fu_24528_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_837 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_854 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_838_fu_23053_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_838 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U120 SOURCE encode.cpp:47 VARIABLE mul_ln47_855 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_839_fu_23261_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_839 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_856 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_840_fu_23469_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_840 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U131 SOURCE encode.cpp:47 VARIABLE mul_ln47_857 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_841_fu_23698_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_841 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U132 SOURCE encode.cpp:47 VARIABLE mul_ln47_858 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_842_fu_23930_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_842 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U133 SOURCE encode.cpp:47 VARIABLE mul_ln47_859 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_843_fu_24138_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_843 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U101 SOURCE encode.cpp:47 VARIABLE mul_ln47_860 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_844_fu_24346_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_844 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U121 SOURCE encode.cpp:47 VARIABLE mul_ln47_861 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_845_fu_24554_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_845 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_862 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_846_fu_24736_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_846 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U134 SOURCE encode.cpp:47 VARIABLE mul_ln47_863 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_847_fu_24844_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_847 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U215 SOURCE encode.cpp:47 VARIABLE mul_ln47_864 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_848_fu_25052_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_848 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U187 SOURCE encode.cpp:47 VARIABLE mul_ln47_865 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_849_fu_25260_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_849 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U135 SOURCE encode.cpp:47 VARIABLE mul_ln47_866 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_850_fu_25468_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_850 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_867 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_851_fu_25676_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_851 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_868 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_852_fu_25884_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_852 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_869 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_853_fu_26092_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_853 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_870 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_854_fu_26300_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_854 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_871 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_855_fu_26508_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_855 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U102 SOURCE encode.cpp:47 VARIABLE mul_ln47_872 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_856_fu_24870_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_856 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U136 SOURCE encode.cpp:47 VARIABLE mul_ln47_873 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_857_fu_25078_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_857 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_874 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_858_fu_25286_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_858 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U216 SOURCE encode.cpp:47 VARIABLE mul_ln47_875 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_859_fu_25494_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_859 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U188 SOURCE encode.cpp:47 VARIABLE mul_ln47_876 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_860_fu_25702_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_860 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_877 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_861_fu_25910_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_861 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_878 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_862_fu_26118_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_862 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_879 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_863_fu_26326_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_863 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_880 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_864_fu_26534_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_864 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U168 SOURCE encode.cpp:47 VARIABLE mul_ln47_881 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_865_fu_24896_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_865 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_882 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_866_fu_25104_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_866 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U189 SOURCE encode.cpp:47 VARIABLE mul_ln47_883 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_867_fu_25312_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_867 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_884 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_868_fu_25520_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_868 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_885 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_869_fu_25728_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_869 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U198 SOURCE encode.cpp:47 VARIABLE mul_ln47_886 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_870_fu_25936_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_870 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_887 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_871_fu_26144_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_871 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_888 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_872_fu_26352_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_872 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_889 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_873_fu_26560_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_873 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U137 SOURCE encode.cpp:47 VARIABLE mul_ln47_890 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_874_fu_24922_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_874 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U190 SOURCE encode.cpp:47 VARIABLE mul_ln47_891 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_875_fu_25130_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_875 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_892 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_876_fu_25338_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_876 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_893 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_877_fu_25546_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_877 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U167 SOURCE encode.cpp:47 VARIABLE mul_ln47_894 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_878_fu_25754_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_878 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_895 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_879_fu_25962_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_879 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U199 SOURCE encode.cpp:47 VARIABLE mul_ln47_896 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_880_fu_26170_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_880 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U101 SOURCE encode.cpp:47 VARIABLE mul_ln47_897 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_881_fu_26378_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_881 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_898 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_882_fu_26586_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_882 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U191 SOURCE encode.cpp:47 VARIABLE mul_ln47_899 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_883_fu_24948_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_883 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_900 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_884_fu_25156_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_884 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_901 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_885_fu_25364_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_885 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U184 SOURCE encode.cpp:47 VARIABLE mul_ln47_902 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_886_fu_25572_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_886 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_903 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_887_fu_25780_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_887 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U169 SOURCE encode.cpp:47 VARIABLE mul_ln47_904 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_888_fu_25988_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_888 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_905 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_889_fu_26196_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_889 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_906 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_890_fu_26404_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_890 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_907 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_891_fu_26612_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_891 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U170 SOURCE encode.cpp:47 VARIABLE mul_ln47_908 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_892_fu_24974_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_892 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U185 SOURCE encode.cpp:47 VARIABLE mul_ln47_909 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_893_fu_25182_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_893 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U213 SOURCE encode.cpp:47 VARIABLE mul_ln47_910 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_894_fu_25390_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_894 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U186 SOURCE encode.cpp:47 VARIABLE mul_ln47_911 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_895_fu_25598_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_895 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_912 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_896_fu_25806_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_896 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_913 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_897_fu_26014_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_897 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U177 SOURCE encode.cpp:47 VARIABLE mul_ln47_914 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_898_fu_26222_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_898 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U171 SOURCE encode.cpp:47 VARIABLE mul_ln47_915 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_899_fu_26430_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_899 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_916 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_900_fu_26638_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_900 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U200 SOURCE encode.cpp:47 VARIABLE mul_ln47_917 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_901_fu_24818_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_901 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_918 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_902_fu_25000_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_902 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U102 SOURCE encode.cpp:47 VARIABLE mul_ln47_919 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_903_fu_25208_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_903 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U214 SOURCE encode.cpp:47 VARIABLE mul_ln47_920 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_904_fu_25416_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_904 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U215 SOURCE encode.cpp:47 VARIABLE mul_ln47_921 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_905_fu_25624_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_905 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U103 SOURCE encode.cpp:47 VARIABLE mul_ln47_922 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_906_fu_25832_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_906 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U187 SOURCE encode.cpp:47 VARIABLE mul_ln47_923 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_907_fu_26040_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_907 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_924 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_908_fu_26248_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_908 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_925 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_909_fu_26456_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_909 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_926 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_910_fu_25026_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_910 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_927 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_911_fu_25234_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_911 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U201 SOURCE encode.cpp:47 VARIABLE mul_ln47_928 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_912_fu_25442_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_912 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U115 SOURCE encode.cpp:47 VARIABLE mul_ln47_929 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_913_fu_25650_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_913 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U172 SOURCE encode.cpp:47 VARIABLE mul_ln47_930 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_914_fu_25858_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_914 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U116 SOURCE encode.cpp:47 VARIABLE mul_ln47_931 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_915_fu_26066_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_915 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U88 SOURCE encode.cpp:47 VARIABLE mul_ln47_932 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_916_fu_26274_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_916 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U202 SOURCE encode.cpp:47 VARIABLE mul_ln47_933 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_917_fu_26482_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_917 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_934 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_918_fu_26664_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_918 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U89 SOURCE encode.cpp:47 VARIABLE mul_ln47_935 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_919_fu_26772_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_919 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U178 SOURCE encode.cpp:47 VARIABLE mul_ln47_936 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_920_fu_26980_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_920 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U117 SOURCE encode.cpp:47 VARIABLE mul_ln47_937 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_921_fu_27188_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_921 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U203 SOURCE encode.cpp:47 VARIABLE mul_ln47_938 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_922_fu_27396_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_922 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U118 SOURCE encode.cpp:47 VARIABLE mul_ln47_939 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_923_fu_27604_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_923 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_940 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_924_fu_27812_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_924 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_941 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_925_fu_28020_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_925 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_942 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_926_fu_28228_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_926 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_943 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_927_fu_28436_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_927 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U119 SOURCE encode.cpp:47 VARIABLE mul_ln47_944 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_928_fu_26798_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_928 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U120 SOURCE encode.cpp:47 VARIABLE mul_ln47_945 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_929_fu_27006_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_929 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U216 SOURCE encode.cpp:47 VARIABLE mul_ln47_946 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_930_fu_27214_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_930 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_947 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_931_fu_27422_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_931 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U104 SOURCE encode.cpp:47 VARIABLE mul_ln47_948 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_932_fu_27630_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_932 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_949 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_933_fu_27838_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_933 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_950 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_934_fu_28046_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_934 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_951 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_935_fu_28254_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_935 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_952 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_936_fu_28462_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_936 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U188 SOURCE encode.cpp:47 VARIABLE mul_ln47_953 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_937_fu_26824_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_937 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U121 SOURCE encode.cpp:47 VARIABLE mul_ln47_954 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_938_fu_27032_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_938 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U173 SOURCE encode.cpp:47 VARIABLE mul_ln47_955 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_939_fu_27240_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_939 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_956 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_940_fu_27448_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_940 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_957 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_941_fu_27656_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_941 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_958 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_942_fu_27864_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_942 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_959 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_943_fu_28072_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_943 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_960 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_944_fu_28280_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_944 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_961 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_945_fu_28488_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_945 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U122 SOURCE encode.cpp:47 VARIABLE mul_ln47_962 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_946_fu_26850_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_946 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_963 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_947_fu_27058_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_947 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U184 SOURCE encode.cpp:47 VARIABLE mul_ln47_964 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_948_fu_27266_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_948 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_965 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_949_fu_27474_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_949 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_966 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_950_fu_27682_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_950 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_967 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_951_fu_27890_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_951 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_968 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_952_fu_28098_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_952 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_969 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_953_fu_28306_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_953 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_970 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_954_fu_28514_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_954 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U179 SOURCE encode.cpp:47 VARIABLE mul_ln47_971 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_955_fu_26876_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_955 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_972 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_956_fu_27084_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_956 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U185 SOURCE encode.cpp:47 VARIABLE mul_ln47_973 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_957_fu_27292_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_957 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_974 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_958_fu_27500_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_958 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U177 SOURCE encode.cpp:47 VARIABLE mul_ln47_975 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_959_fu_27708_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_959 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_976 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_960_fu_27916_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_960 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U178 SOURCE encode.cpp:47 VARIABLE mul_ln47_977 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_961_fu_28124_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_961 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_978 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_962_fu_28332_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_962 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_979 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_963_fu_28540_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_963 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U101 SOURCE encode.cpp:47 VARIABLE mul_ln47_980 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_964_fu_26902_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_964 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U149 SOURCE encode.cpp:47 VARIABLE mul_ln47_981 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_965_fu_27110_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_965 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_982 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_966_fu_27318_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_966 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_983 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_967_fu_27526_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_967 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U150 SOURCE encode.cpp:47 VARIABLE mul_ln47_984 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_968_fu_27734_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_968 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_985 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_969_fu_27942_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_969 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U131 SOURCE encode.cpp:47 VARIABLE mul_ln47_986 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_970_fu_28150_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_970 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U132 SOURCE encode.cpp:47 VARIABLE mul_ln47_987 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_971_fu_28358_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_971 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_988 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_972_fu_28566_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_972 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U91 SOURCE encode.cpp:47 VARIABLE mul_ln47_989 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_973_fu_26746_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_973 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U133 SOURCE encode.cpp:47 VARIABLE mul_ln47_990 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_974_fu_26928_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_974 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U151 SOURCE encode.cpp:47 VARIABLE mul_ln47_991 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_975_fu_27136_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_975 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U102 SOURCE encode.cpp:47 VARIABLE mul_ln47_992 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_976_fu_27344_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_976 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U134 SOURCE encode.cpp:47 VARIABLE mul_ln47_993 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_977_fu_27552_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_977 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U152 SOURCE encode.cpp:47 VARIABLE mul_ln47_994 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_978_fu_27760_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_978 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_995 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_979_fu_27968_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_979 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U135 SOURCE encode.cpp:47 VARIABLE mul_ln47_996 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_980_fu_28176_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_980 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_997 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_981_fu_28384_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_981 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U186 SOURCE encode.cpp:47 VARIABLE mul_ln47_998 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_982_fu_26954_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_982 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_999 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_983_fu_27162_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_983 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_1000 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_984_fu_27370_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_984 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U168 SOURCE encode.cpp:47 VARIABLE mul_ln47_1001 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_985_fu_27578_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_985 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_1002 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_986_fu_27786_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_986 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_1003 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_987_fu_27994_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_987 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U136 SOURCE encode.cpp:47 VARIABLE mul_ln47_1004 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_988_fu_28202_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_988 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U103 SOURCE encode.cpp:47 VARIABLE mul_ln47_1005 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_989_fu_28410_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_989 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_1006 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_990_fu_28592_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_990 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_1007 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_991_fu_28700_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_991 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U213 SOURCE encode.cpp:47 VARIABLE mul_ln47_1008 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_992_fu_28908_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_992 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U214 SOURCE encode.cpp:47 VARIABLE mul_ln47_1009 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_993_fu_29116_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_993 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_1010 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_994_fu_29324_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_994 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U104 SOURCE encode.cpp:47 VARIABLE mul_ln47_1011 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_995_fu_29532_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_995 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_1012 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_996_fu_29740_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_996 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_1013 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_997_fu_29948_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_997 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_1014 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_998_fu_30156_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_998 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_1015 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_999_fu_30364_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_999 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U187 SOURCE encode.cpp:47 VARIABLE mul_ln47_1016 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1000_fu_28726_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1000 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U179 SOURCE encode.cpp:47 VARIABLE mul_ln47_1017 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1001_fu_28934_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1001 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U105 SOURCE encode.cpp:47 VARIABLE mul_ln47_1018 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1002_fu_29142_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1002 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U137 SOURCE encode.cpp:47 VARIABLE mul_ln47_1019 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1003_fu_29350_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1003 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U198 SOURCE encode.cpp:47 VARIABLE mul_ln47_1020 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1004_fu_29558_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1004 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U91 SOURCE encode.cpp:47 VARIABLE mul_ln47_1021 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1005_fu_29766_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1005 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_1022 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1006_fu_29974_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1006 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_1023 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1007_fu_30182_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1007 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U219 SOURCE encode.cpp:47 VARIABLE mul_ln47_1024 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1008_fu_30390_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1008 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U138 SOURCE encode.cpp:47 VARIABLE mul_ln47_1025 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1009_fu_28752_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1009 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U106 SOURCE encode.cpp:47 VARIABLE mul_ln47_1026 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1010_fu_28960_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1010 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U139 SOURCE encode.cpp:47 VARIABLE mul_ln47_1027 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1011_fu_29168_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1011 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_1028 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1012_fu_29376_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1012 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_1029 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1013_fu_29584_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1013 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_1030 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1014_fu_29792_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1014 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_1031 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1015_fu_30000_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1015 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_1032 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1016_fu_30208_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1016 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_1033 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1017_fu_30416_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1017 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U115 SOURCE encode.cpp:47 VARIABLE mul_ln47_1034 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1018_fu_28778_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1018 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U140 SOURCE encode.cpp:47 VARIABLE mul_ln47_1035 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1019_fu_28986_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1019 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21ns_60_2_1_U82 SOURCE encode.cpp:47 VARIABLE mul_ln47_1036 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1020_fu_29194_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1020 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_1037 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1021_fu_29402_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1021 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_1038 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1022_fu_29610_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1022 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U219 SOURCE encode.cpp:47 VARIABLE mul_ln47_1039 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1023_fu_29818_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1023 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_1040 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1024_fu_30026_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1024 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_1041 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1025_fu_30234_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1025 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_1042 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1026_fu_30442_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1026 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U107 SOURCE encode.cpp:47 VARIABLE mul_ln47_1043 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1027_fu_28804_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1027 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U171 SOURCE encode.cpp:47 VARIABLE mul_ln47_1044 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1028_fu_29012_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1028 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_1045 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1029_fu_29220_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1029 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_1046 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1030_fu_29428_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1030 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_1047 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1031_fu_29636_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1031 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U101 SOURCE encode.cpp:47 VARIABLE mul_ln47_1048 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1032_fu_29844_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1032 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U177 SOURCE encode.cpp:47 VARIABLE mul_ln47_1049 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1033_fu_30052_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1033 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U92 SOURCE encode.cpp:47 VARIABLE mul_ln47_1050 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1034_fu_30260_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1034 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_1051 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1035_fu_30468_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1035 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U172 SOURCE encode.cpp:47 VARIABLE mul_ln47_1052 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1036_fu_28830_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1036 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U220 SOURCE encode.cpp:47 VARIABLE mul_ln47_1053 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1037_fu_29038_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1037 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U178 SOURCE encode.cpp:47 VARIABLE mul_ln47_1054 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1038_fu_29246_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1038 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_1055 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1039_fu_29454_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1039 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U179 SOURCE encode.cpp:47 VARIABLE mul_ln47_1056 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1040_fu_29662_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1040 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_1057 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1041_fu_29870_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1041 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U180 SOURCE encode.cpp:47 VARIABLE mul_ln47_1058 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1042_fu_30078_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1042 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_1059 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1043_fu_30286_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1043 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_1060 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1044_fu_30494_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1044 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22ns_61_2_1_U83 SOURCE encode.cpp:47 VARIABLE mul_ln47_1061 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1045_fu_28674_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1045 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U131 SOURCE encode.cpp:47 VARIABLE mul_ln47_1062 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1046_fu_28856_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1046 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_1063 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1047_fu_29064_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1047 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_1064 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1048_fu_29272_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1048 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_1065 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1049_fu_29480_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1049 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U173 SOURCE encode.cpp:47 VARIABLE mul_ln47_1066 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1050_fu_29688_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1050 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_1067 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1051_fu_29896_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1051 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_1068 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1052_fu_30104_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1052 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_1069 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1053_fu_30312_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1053 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_1070 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1054_fu_28882_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1054 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_1071 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1055_fu_29090_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1055 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U88 SOURCE encode.cpp:47 VARIABLE mul_ln47_1072 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1056_fu_29298_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1056 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_1073 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1057_fu_29506_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1057 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U102 SOURCE encode.cpp:47 VARIABLE mul_ln47_1074 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1058_fu_29714_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1058 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U132 SOURCE encode.cpp:47 VARIABLE mul_ln47_1075 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1059_fu_29922_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1059 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U198 SOURCE encode.cpp:47 VARIABLE mul_ln47_1076 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1060_fu_30130_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1060 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U93 SOURCE encode.cpp:47 VARIABLE mul_ln47_1077 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1061_fu_30338_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1061 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_1078 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1062_fu_30520_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1062 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U115 SOURCE encode.cpp:47 VARIABLE mul_ln47_1079 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1063_fu_30628_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1063 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U116 SOURCE encode.cpp:47 VARIABLE mul_ln47_1080 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1064_fu_30836_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1064 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U184 SOURCE encode.cpp:47 VARIABLE mul_ln47_1081 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1065_fu_31044_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1065 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U103 SOURCE encode.cpp:47 VARIABLE mul_ln47_1082 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1066_fu_31252_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1066 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U133 SOURCE encode.cpp:47 VARIABLE mul_ln47_1083 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1067_fu_31460_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1067 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_1084 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1068_fu_31668_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1068 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U177 SOURCE encode.cpp:47 VARIABLE mul_ln47_1085 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1069_fu_31876_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1069 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_1086 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1070_fu_32084_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1070 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_1087 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1071_fu_32292_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1071 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U94 SOURCE encode.cpp:47 VARIABLE mul_ln47_1088 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1072_fu_30654_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1072 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U174 SOURCE encode.cpp:47 VARIABLE mul_ln47_1089 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1073_fu_30862_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1073 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U89 SOURCE encode.cpp:47 VARIABLE mul_ln47_1090 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1074_fu_31070_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1074 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U134 SOURCE encode.cpp:47 VARIABLE mul_ln47_1091 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1075_fu_31278_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1075 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U95 SOURCE encode.cpp:47 VARIABLE mul_ln47_1092 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1076_fu_31486_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1076 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_1093 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1077_fu_31694_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1077 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_1094 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1078_fu_31902_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1078 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_1095 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1079_fu_32110_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1079 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_1096 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1080_fu_32318_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1080 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U117 SOURCE encode.cpp:47 VARIABLE mul_ln47_1097 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1081_fu_30680_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1081 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U199 SOURCE encode.cpp:47 VARIABLE mul_ln47_1098 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1082_fu_30888_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1082 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U96 SOURCE encode.cpp:47 VARIABLE mul_ln47_1099 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1083_fu_31096_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1083 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U91 SOURCE encode.cpp:47 VARIABLE mul_ln47_1100 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1084_fu_31304_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1084 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_1101 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1085_fu_31512_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1085 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U101 SOURCE encode.cpp:47 VARIABLE mul_ln47_1102 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1086_fu_31720_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1086 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_1103 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1087_fu_31928_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1087 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_1104 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1088_fu_32136_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1088 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_1105 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1089_fu_32344_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1089 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U97 SOURCE encode.cpp:47 VARIABLE mul_ln47_1106 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1090_fu_30706_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1090 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U175 SOURCE encode.cpp:47 VARIABLE mul_ln47_1107 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1091_fu_30914_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1091 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U102 SOURCE encode.cpp:47 VARIABLE mul_ln47_1108 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1092_fu_31122_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1092 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_1109 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1093_fu_31330_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1093 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_1110 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1094_fu_31538_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1094 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_1111 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1095_fu_31746_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1095 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U171 SOURCE encode.cpp:47 VARIABLE mul_ln47_1112 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1096_fu_31954_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1096 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U131 SOURCE encode.cpp:47 VARIABLE mul_ln47_1113 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1097_fu_32162_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1097 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_1114 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1098_fu_32370_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1098 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U118 SOURCE encode.cpp:47 VARIABLE mul_ln47_1115 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1099_fu_30732_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1099 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_1116 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1100_fu_30940_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1100 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U132 SOURCE encode.cpp:47 VARIABLE mul_ln47_1117 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1101_fu_31148_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1101 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_1118 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1102_fu_31356_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1102 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U133 SOURCE encode.cpp:47 VARIABLE mul_ln47_1119 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1103_fu_31564_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1103 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U134 SOURCE encode.cpp:47 VARIABLE mul_ln47_1120 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1104_fu_31772_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1104 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U172 SOURCE encode.cpp:47 VARIABLE mul_ln47_1121 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1105_fu_31980_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1105 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_1122 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1106_fu_32188_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1106 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_1123 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1107_fu_32396_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1107 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U135 SOURCE encode.cpp:47 VARIABLE mul_ln47_1124 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1108_fu_30758_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1108 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_1125 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1109_fu_30966_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1109 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U136 SOURCE encode.cpp:47 VARIABLE mul_ln47_1126 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1110_fu_31174_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1110 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U137 SOURCE encode.cpp:47 VARIABLE mul_ln47_1127 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1111_fu_31382_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1111 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U138 SOURCE encode.cpp:47 VARIABLE mul_ln47_1128 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1112_fu_31590_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1112 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_1129 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1113_fu_31798_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1113 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U139 SOURCE encode.cpp:47 VARIABLE mul_ln47_1130 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1114_fu_32006_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1114 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U140 SOURCE encode.cpp:47 VARIABLE mul_ln47_1131 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1115_fu_32214_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1115 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U169 SOURCE encode.cpp:47 VARIABLE mul_ln47_1132 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1116_fu_32422_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1116 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_1133 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1117_fu_30602_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1117 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U141 SOURCE encode.cpp:47 VARIABLE mul_ln47_1134 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1118_fu_30784_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1118 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_1135 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1119_fu_30992_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1119 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U149 SOURCE encode.cpp:47 VARIABLE mul_ln47_1136 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1120_fu_31200_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1120 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U150 SOURCE encode.cpp:47 VARIABLE mul_ln47_1137 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1121_fu_31408_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1121 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U151 SOURCE encode.cpp:47 VARIABLE mul_ln47_1138 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1122_fu_31616_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1122 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U115 SOURCE encode.cpp:47 VARIABLE mul_ln47_1139 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1123_fu_31824_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1123 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U142 SOURCE encode.cpp:47 VARIABLE mul_ln47_1140 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1124_fu_32032_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1124 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_1141 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1125_fu_32240_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1125 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U116 SOURCE encode.cpp:47 VARIABLE mul_ln47_1142 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1126_fu_30810_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1126 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U103 SOURCE encode.cpp:47 VARIABLE mul_ln47_1143 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1127_fu_31018_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1127 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U88 SOURCE encode.cpp:47 VARIABLE mul_ln47_1144 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1128_fu_31226_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1128 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U143 SOURCE encode.cpp:47 VARIABLE mul_ln47_1145 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1129_fu_31434_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1129 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U92 SOURCE encode.cpp:47 VARIABLE mul_ln47_1146 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1130_fu_31642_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1130 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_1147 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1131_fu_31850_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1131 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U144 SOURCE encode.cpp:47 VARIABLE mul_ln47_1148 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1132_fu_32058_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1132 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U145 SOURCE encode.cpp:47 VARIABLE mul_ln47_1149 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1133_fu_32266_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1133 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_1150 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1134_fu_32448_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1134 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U117 SOURCE encode.cpp:47 VARIABLE mul_ln47_1151 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1135_fu_32556_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1135 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U118 SOURCE encode.cpp:47 VARIABLE mul_ln47_1152 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1136_fu_32764_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1136 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_1153 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1137_fu_32972_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1137 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U146 SOURCE encode.cpp:47 VARIABLE mul_ln47_1154 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1138_fu_33180_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1138 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U104 SOURCE encode.cpp:47 VARIABLE mul_ln47_1155 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1139_fu_33388_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1139 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U220 SOURCE encode.cpp:47 VARIABLE mul_ln47_1156 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1140_fu_33596_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1140 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_1157 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1141_fu_33804_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1141 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_1158 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1142_fu_34012_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1142 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U219 SOURCE encode.cpp:47 VARIABLE mul_ln47_1159 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1143_fu_34220_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1143 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_1160 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1144_fu_32582_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1144 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U178 SOURCE encode.cpp:47 VARIABLE mul_ln47_1161 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1145_fu_32790_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1145 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U179 SOURCE encode.cpp:47 VARIABLE mul_ln47_1162 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1146_fu_32998_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1146 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U119 SOURCE encode.cpp:47 VARIABLE mul_ln47_1163 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1147_fu_33206_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1147 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U219 SOURCE encode.cpp:47 VARIABLE mul_ln47_1164 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1148_fu_33414_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1148 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_1165 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1149_fu_33622_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1149 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_1166 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1150_fu_33830_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1150 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_1167 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1151_fu_34038_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1151 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_1168 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1152_fu_34246_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1152 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_1169 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1153_fu_32608_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1153 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_1170 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1154_fu_32816_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1154 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_1171 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1155_fu_33024_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1155 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_1172 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1156_fu_33232_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1156 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_1173 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1157_fu_33440_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1157 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_1174 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1158_fu_33648_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1158 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_1175 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1159_fu_33856_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1159 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_1176 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1160_fu_34064_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1160 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_1177 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1161_fu_34272_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1161 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_1178 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1162_fu_32634_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1162 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U220 SOURCE encode.cpp:47 VARIABLE mul_ln47_1179 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1163_fu_32842_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1163 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U171 SOURCE encode.cpp:47 VARIABLE mul_ln47_1180 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1164_fu_33050_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1164 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U221 SOURCE encode.cpp:47 VARIABLE mul_ln47_1181 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1165_fu_33258_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1165 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U222 SOURCE encode.cpp:47 VARIABLE mul_ln47_1182 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1166_fu_33466_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1166 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_1183 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1167_fu_33674_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1167 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U223 SOURCE encode.cpp:47 VARIABLE mul_ln47_1184 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1168_fu_33882_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1168 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U224 SOURCE encode.cpp:47 VARIABLE mul_ln47_1185 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1169_fu_34090_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1169 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_1186 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1170_fu_34298_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1170 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U152 SOURCE encode.cpp:47 VARIABLE mul_ln47_1187 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1171_fu_32660_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1171 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_1188 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1172_fu_32868_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1172 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_1189 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1173_fu_33076_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1173 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_1190 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1174_fu_33284_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1174 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U225 SOURCE encode.cpp:47 VARIABLE mul_ln47_1191 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1175_fu_33492_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1175 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U226 SOURCE encode.cpp:47 VARIABLE mul_ln47_1192 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1176_fu_33700_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1176 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_1193 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1177_fu_33908_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1177 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_1194 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1178_fu_34116_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1178 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_1195 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1179_fu_34324_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1179 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_1196 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1180_fu_32686_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1180 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_1197 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1181_fu_32894_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1181 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_1198 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1182_fu_33102_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1182 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U184 SOURCE encode.cpp:47 VARIABLE mul_ln47_1199 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1183_fu_33310_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1183 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U185 SOURCE encode.cpp:47 VARIABLE mul_ln47_1200 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1184_fu_33518_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1184 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_1201 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1185_fu_33726_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1185 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_1202 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1186_fu_33934_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1186 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U198 SOURCE encode.cpp:47 VARIABLE mul_ln47_1203 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1187_fu_34142_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1187 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_1204 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1188_fu_34350_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1188 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_1205 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1189_fu_32530_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1189 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_1206 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1190_fu_32712_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1190 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_1207 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1191_fu_32920_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1191 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U199 SOURCE encode.cpp:47 VARIABLE mul_ln47_1208 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1192_fu_33128_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1192 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U227 SOURCE encode.cpp:47 VARIABLE mul_ln47_1209 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1193_fu_33336_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1193 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U228 SOURCE encode.cpp:47 VARIABLE mul_ln47_1210 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1194_fu_33544_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1194 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U200 SOURCE encode.cpp:47 VARIABLE mul_ln47_1211 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1195_fu_33752_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1195 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U229 SOURCE encode.cpp:47 VARIABLE mul_ln47_1212 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1196_fu_33960_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1196 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22ns_61_2_1_U83 SOURCE encode.cpp:47 VARIABLE mul_ln47_1213 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1197_fu_34168_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1197 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_1214 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1198_fu_32738_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1198 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U213 SOURCE encode.cpp:47 VARIABLE mul_ln47_1215 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1199_fu_32946_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1199 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U214 SOURCE encode.cpp:47 VARIABLE mul_ln47_1216 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1200_fu_33154_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1200 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_1217 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1201_fu_33362_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1201 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U201 SOURCE encode.cpp:47 VARIABLE mul_ln47_1218 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1202_fu_33570_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1202 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U202 SOURCE encode.cpp:47 VARIABLE mul_ln47_1219 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1203_fu_33778_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1203 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_1220 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1204_fu_33986_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1204 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U215 SOURCE encode.cpp:47 VARIABLE mul_ln47_1221 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1205_fu_34194_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1205 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U220 SOURCE encode.cpp:47 VARIABLE mul_ln47_1222 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1206_fu_34376_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1206 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U203 SOURCE encode.cpp:47 VARIABLE mul_ln47_1223 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1207_fu_34484_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1207 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_1224 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1208_fu_34692_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1208 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U115 SOURCE encode.cpp:47 VARIABLE mul_ln47_1225 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1209_fu_34900_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1209 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U216 SOURCE encode.cpp:47 VARIABLE mul_ln47_1226 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1210_fu_35108_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1210 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U116 SOURCE encode.cpp:47 VARIABLE mul_ln47_1227 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1211_fu_35316_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1211 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_1228 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1212_fu_35524_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1212 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_1229 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1213_fu_35732_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1213 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_1230 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1214_fu_35940_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1214 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_1231 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1215_fu_36148_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1215 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U172 SOURCE encode.cpp:47 VARIABLE mul_ln47_1232 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1216_fu_34510_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1216 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U204 SOURCE encode.cpp:47 VARIABLE mul_ln47_1233 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1217_fu_34718_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1217 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U205 SOURCE encode.cpp:47 VARIABLE mul_ln47_1234 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1218_fu_34926_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1218 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U206 SOURCE encode.cpp:47 VARIABLE mul_ln47_1235 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1219_fu_35134_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1219 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U117 SOURCE encode.cpp:47 VARIABLE mul_ln47_1236 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1220_fu_35342_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1220 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_1237 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1221_fu_35550_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1221 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_1238 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1222_fu_35758_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1222 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_1239 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1223_fu_35966_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1223 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_1240 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1224_fu_36174_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1224 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U118 SOURCE encode.cpp:47 VARIABLE mul_ln47_1241 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1225_fu_34536_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1225 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U119 SOURCE encode.cpp:47 VARIABLE mul_ln47_1242 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1226_fu_34744_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1226 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U88 SOURCE encode.cpp:47 VARIABLE mul_ln47_1243 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1227_fu_34952_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1227 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_1244 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1228_fu_35160_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1228 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_1245 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1229_fu_35368_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1229 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U91 SOURCE encode.cpp:47 VARIABLE mul_ln47_1246 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1230_fu_35576_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1230 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U92 SOURCE encode.cpp:47 VARIABLE mul_ln47_1247 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1231_fu_35784_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1231 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_1248 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1232_fu_35992_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1232 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_1249 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1233_fu_36200_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1233 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_1250 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1234_fu_34562_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1234 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_1251 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1235_fu_34770_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1235 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_1252 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1236_fu_34978_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1236 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_1253 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1237_fu_35186_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1237 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_1254 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1238_fu_35394_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1238 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U101 SOURCE encode.cpp:47 VARIABLE mul_ln47_1255 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1239_fu_35602_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1239 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_1256 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1240_fu_35810_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1240 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_1257 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1241_fu_36018_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1241 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_1258 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1242_fu_36226_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1242 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_1259 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1243_fu_34588_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1243 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_1260 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1244_fu_34796_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1244 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U93 SOURCE encode.cpp:47 VARIABLE mul_ln47_1261 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1245_fu_35004_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1245 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_1262 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1246_fu_35212_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1246 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_1263 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1247_fu_35420_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1247 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_1264 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1248_fu_35628_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1248 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U171 SOURCE encode.cpp:47 VARIABLE mul_ln47_1265 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1249_fu_35836_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1249 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_1266 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1250_fu_36044_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1250 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_1267 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1251_fu_36252_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1251 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_1268 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1252_fu_34614_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1252 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U102 SOURCE encode.cpp:47 VARIABLE mul_ln47_1269 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1253_fu_34822_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1253 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U115 SOURCE encode.cpp:47 VARIABLE mul_ln47_1270 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1254_fu_35030_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1254 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_1271 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1255_fu_35238_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1255 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U116 SOURCE encode.cpp:47 VARIABLE mul_ln47_1272 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1256_fu_35446_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1256 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U117 SOURCE encode.cpp:47 VARIABLE mul_ln47_1273 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1257_fu_35654_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1257 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_1274 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1258_fu_35862_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1258 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U172 SOURCE encode.cpp:47 VARIABLE mul_ln47_1275 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1259_fu_36070_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1259 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_1276 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1260_fu_36278_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1260 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_1277 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1261_fu_34458_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1261 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U177 SOURCE encode.cpp:47 VARIABLE mul_ln47_1278 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1262_fu_34640_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1262 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U103 SOURCE encode.cpp:47 VARIABLE mul_ln47_1279 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1263_fu_34848_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1263 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U173 SOURCE encode.cpp:47 VARIABLE mul_ln47_1280 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1264_fu_35056_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1264 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U174 SOURCE encode.cpp:47 VARIABLE mul_ln47_1281 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1265_fu_35264_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1265 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_1282 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1266_fu_35472_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1266 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_1283 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1267_fu_35680_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1267 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_1284 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1268_fu_35888_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1268 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_1285 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1269_fu_36096_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1269 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_1286 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1270_fu_34666_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1270 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U104 SOURCE encode.cpp:47 VARIABLE mul_ln47_1287 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1271_fu_34874_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1271 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U118 SOURCE encode.cpp:47 VARIABLE mul_ln47_1288 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1272_fu_35082_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1272 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U105 SOURCE encode.cpp:47 VARIABLE mul_ln47_1289 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1273_fu_35290_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1273 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U131 SOURCE encode.cpp:47 VARIABLE mul_ln47_1290 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1274_fu_35498_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1274 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U132 SOURCE encode.cpp:47 VARIABLE mul_ln47_1291 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1275_fu_35706_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1275 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U178 SOURCE encode.cpp:47 VARIABLE mul_ln47_1292 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1276_fu_35914_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1276 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U133 SOURCE encode.cpp:47 VARIABLE mul_ln47_1293 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1277_fu_36122_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1277 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_1294 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1278_fu_36304_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1278 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_1295 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1279_fu_36412_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1279 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U149 SOURCE encode.cpp:47 VARIABLE mul_ln47_1296 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1280_fu_36620_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1280 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U150 SOURCE encode.cpp:47 VARIABLE mul_ln47_1297 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1281_fu_36828_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1281 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U106 SOURCE encode.cpp:47 VARIABLE mul_ln47_1298 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1282_fu_37036_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1282 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U151 SOURCE encode.cpp:47 VARIABLE mul_ln47_1299 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1283_fu_37240_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1283 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U161 SOURCE encode.cpp:47 VARIABLE mul_ln47_1300 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1284_fu_37445_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1284 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_1301 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1285_fu_37648_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1285 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U162 SOURCE encode.cpp:47 VARIABLE mul_ln47_1302 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1286_fu_37853_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1286 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_1303 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1287_fu_38056_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1287 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_1304 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1288_fu_36438_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1288 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U134 SOURCE encode.cpp:47 VARIABLE mul_ln47_1305 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1289_fu_36646_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1289 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U219 SOURCE encode.cpp:47 VARIABLE mul_ln47_1306 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1290_fu_36854_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1290 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U152 SOURCE encode.cpp:47 VARIABLE mul_ln47_1307 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1291_fu_37062_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1291 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_1308 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1292_fu_37266_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1292 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_34s_70_2_1_U230 SOURCE encode.cpp:47 VARIABLE mul_ln47_1309 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1293_fu_37467_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1293 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_1310 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1294_fu_37674_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1294 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U221 SOURCE encode.cpp:47 VARIABLE mul_ln47_1311 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1295_fu_37878_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1295 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_34s_70_2_1_U230 SOURCE encode.cpp:47 VARIABLE mul_ln47_1312 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1296_fu_38079_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1296 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U167 SOURCE encode.cpp:47 VARIABLE mul_ln47_1313 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1297_fu_36464_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1297 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U179 SOURCE encode.cpp:47 VARIABLE mul_ln47_1314 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1298_fu_36672_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1298 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_1315 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1299_fu_36880_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1299 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_1316 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1300_fu_37088_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1300 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_1317 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1301_fu_37292_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1301 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_1318 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1302_fu_37492_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1302 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_1319 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1303_fu_37700_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1303 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_1320 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1304_fu_37904_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1304 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_1321 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1305_fu_38104_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1305 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U153 SOURCE encode.cpp:47 VARIABLE mul_ln47_1322 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1306_fu_36490_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1306 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U154 SOURCE encode.cpp:47 VARIABLE mul_ln47_1323 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1307_fu_36698_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1307 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_1324 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1308_fu_36906_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1308 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_1325 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1309_fu_37114_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1309 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U222 SOURCE encode.cpp:47 VARIABLE mul_ln47_1326 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1310_fu_37318_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1310 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_1327 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1311_fu_37518_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1311 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_1328 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1312_fu_37726_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1312 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U223 SOURCE encode.cpp:47 VARIABLE mul_ln47_1329 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1313_fu_37930_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1313 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_1330 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1314_fu_38130_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1314 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U155 SOURCE encode.cpp:47 VARIABLE mul_ln47_1331 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1315_fu_36516_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1315 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_1332 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1316_fu_36724_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1316 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_1333 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1317_fu_36932_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1317 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U163 SOURCE encode.cpp:47 VARIABLE mul_ln47_1334 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1318_fu_37137_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1318 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_1335 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1319_fu_37344_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1319 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_1336 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1320_fu_37544_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1320 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_1337 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1321_fu_37752_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1321 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_1338 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1322_fu_37956_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1322 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_1339 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1323_fu_38156_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1323 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_1340 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1324_fu_36542_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1324 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_1341 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1325_fu_36750_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1325 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_1342 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1326_fu_36958_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1326 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U101 SOURCE encode.cpp:47 VARIABLE mul_ln47_1343 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1327_fu_37162_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1327 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_1344 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1328_fu_37370_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1328 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_1345 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1329_fu_37570_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1329 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_1346 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1330_fu_37778_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1330 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_1347 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1331_fu_37982_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1331 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_1348 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1332_fu_38182_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1332 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U213 SOURCE encode.cpp:47 VARIABLE mul_ln47_1349 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1333_fu_36386_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1333 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U184 SOURCE encode.cpp:47 VARIABLE mul_ln47_1350 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1334_fu_36568_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1334 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U91 SOURCE encode.cpp:47 VARIABLE mul_ln47_1351 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1335_fu_36776_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1335 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_1352 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1336_fu_36984_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1336 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U149 SOURCE encode.cpp:47 VARIABLE mul_ln47_1353 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1337_fu_37188_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1337 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_1354 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1338_fu_37396_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1338 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U150 SOURCE encode.cpp:47 VARIABLE mul_ln47_1355 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1339_fu_37596_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1339 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_1356 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1340_fu_37804_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1340 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_1357 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1341_fu_38008_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1341 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U214 SOURCE encode.cpp:47 VARIABLE mul_ln47_1358 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1342_fu_36594_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1342 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_1359 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1343_fu_36802_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1343 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U224 SOURCE encode.cpp:47 VARIABLE mul_ln47_1360 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1344_fu_37010_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1344 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U215 SOURCE encode.cpp:47 VARIABLE mul_ln47_1361 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1345_fu_37214_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1345 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U131 SOURCE encode.cpp:47 VARIABLE mul_ln47_1362 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1346_fu_37422_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1346 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U225 SOURCE encode.cpp:47 VARIABLE mul_ln47_1363 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1347_fu_37622_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1347 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_1364 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1348_fu_37830_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1348 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U164 SOURCE encode.cpp:47 VARIABLE mul_ln47_1365 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1349_fu_38031_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1349 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_1366 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1350_fu_38208_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1350 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U132 SOURCE encode.cpp:47 VARIABLE mul_ln47_1367 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1351_fu_38316_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1351 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U151 SOURCE encode.cpp:47 VARIABLE mul_ln47_1368 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1352_fu_38524_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1352 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U133 SOURCE encode.cpp:47 VARIABLE mul_ln47_1369 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1353_fu_38732_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1353 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U134 SOURCE encode.cpp:47 VARIABLE mul_ln47_1370 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1354_fu_38940_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1354 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U152 SOURCE encode.cpp:47 VARIABLE mul_ln47_1371 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1355_fu_39148_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1355 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_1372 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1356_fu_39356_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1356 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_1373 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1357_fu_39564_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1357 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_1374 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1358_fu_39772_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1358 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_1375 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1359_fu_39980_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1359 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U153 SOURCE encode.cpp:47 VARIABLE mul_ln47_1376 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1360_fu_38342_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1360 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U171 SOURCE encode.cpp:47 VARIABLE mul_ln47_1377 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1361_fu_38550_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1361 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U216 SOURCE encode.cpp:47 VARIABLE mul_ln47_1378 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1362_fu_38758_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1362 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U154 SOURCE encode.cpp:47 VARIABLE mul_ln47_1379 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1363_fu_38966_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1363 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_1380 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1364_fu_39174_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1364 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_1381 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1365_fu_39382_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1365 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_1382 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1366_fu_39590_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1366 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_1383 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1367_fu_39798_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1367 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_1384 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1368_fu_40006_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1368 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U217 SOURCE encode.cpp:47 VARIABLE mul_ln47_1385 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1369_fu_38368_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1369 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U218 SOURCE encode.cpp:47 VARIABLE mul_ln47_1386 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1370_fu_38576_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1370 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U177 SOURCE encode.cpp:47 VARIABLE mul_ln47_1387 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1371_fu_38784_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1371 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U176 SOURCE encode.cpp:47 VARIABLE mul_ln47_1388 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1372_fu_38992_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1372 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_1389 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1373_fu_39200_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1373 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_1390 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1374_fu_39408_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1374 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_1391 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1375_fu_39616_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1375 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_1392 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1376_fu_39824_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1376 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_1393 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1377_fu_40032_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1377 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U135 SOURCE encode.cpp:47 VARIABLE mul_ln47_1394 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1378_fu_38394_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1378 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_1395 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1379_fu_38602_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1379 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_1396 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1380_fu_38810_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1380 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_1397 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1381_fu_39018_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1381 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_1398 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1382_fu_39226_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1382 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_1399 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1383_fu_39434_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1383 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U149 SOURCE encode.cpp:47 VARIABLE mul_ln47_1400 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1384_fu_39642_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1384 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U131 SOURCE encode.cpp:47 VARIABLE mul_ln47_1401 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1385_fu_39850_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1385 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U168 SOURCE encode.cpp:47 VARIABLE mul_ln47_1402 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1386_fu_40058_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1386 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U185 SOURCE encode.cpp:47 VARIABLE mul_ln47_1403 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1387_fu_38420_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1387 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U101 SOURCE encode.cpp:47 VARIABLE mul_ln47_1404 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1388_fu_38628_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1388 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_1405 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1389_fu_38836_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1389 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U177 SOURCE encode.cpp:47 VARIABLE mul_ln47_1406 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1390_fu_39044_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1390 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U91 SOURCE encode.cpp:47 VARIABLE mul_ln47_1407 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1391_fu_39252_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1391 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U150 SOURCE encode.cpp:47 VARIABLE mul_ln47_1408 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1392_fu_39460_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1392 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_1409 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1393_fu_39668_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1393 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_1410 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1394_fu_39876_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1394 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_1411 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1395_fu_40084_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1395 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_1412 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1396_fu_38446_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1396 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U132 SOURCE encode.cpp:47 VARIABLE mul_ln47_1413 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1397_fu_38654_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1397 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_1414 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1398_fu_38862_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1398 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U133 SOURCE encode.cpp:47 VARIABLE mul_ln47_1415 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1399_fu_39070_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1399 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U134 SOURCE encode.cpp:47 VARIABLE mul_ln47_1416 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1400_fu_39278_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1400 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U178 SOURCE encode.cpp:47 VARIABLE mul_ln47_1417 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1401_fu_39486_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1401 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U135 SOURCE encode.cpp:47 VARIABLE mul_ln47_1418 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1402_fu_39694_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1402 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_1419 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1403_fu_39902_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1403 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U177 SOURCE encode.cpp:47 VARIABLE mul_ln47_1420 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1404_fu_40110_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1404 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U136 SOURCE encode.cpp:47 VARIABLE mul_ln47_1421 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1405_fu_38290_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1405 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U151 SOURCE encode.cpp:47 VARIABLE mul_ln47_1422 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1406_fu_38472_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1406 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U102 SOURCE encode.cpp:47 VARIABLE mul_ln47_1423 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1407_fu_38680_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1407 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U152 SOURCE encode.cpp:47 VARIABLE mul_ln47_1424 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1408_fu_38888_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1408 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U153 SOURCE encode.cpp:47 VARIABLE mul_ln47_1425 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1409_fu_39096_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1409 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U137 SOURCE encode.cpp:47 VARIABLE mul_ln47_1426 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1410_fu_39304_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1410 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U138 SOURCE encode.cpp:47 VARIABLE mul_ln47_1427 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1411_fu_39512_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1411 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U154 SOURCE encode.cpp:47 VARIABLE mul_ln47_1428 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1412_fu_39720_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1412 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_1429 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1413_fu_39928_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1413 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_1430 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1414_fu_38498_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1414 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_1431 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1415_fu_38706_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1415 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_1432 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1416_fu_38914_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1416 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U168 SOURCE encode.cpp:47 VARIABLE mul_ln47_1433 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1417_fu_39122_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1417 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U103 SOURCE encode.cpp:47 VARIABLE mul_ln47_1434 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1418_fu_39330_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1418 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_1435 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1419_fu_39538_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1419 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U115 SOURCE encode.cpp:47 VARIABLE mul_ln47_1436 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1420_fu_39746_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1420 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U155 SOURCE encode.cpp:47 VARIABLE mul_ln47_1437 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1421_fu_39954_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1421 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_1438 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1422_fu_40136_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1422 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U116 SOURCE encode.cpp:47 VARIABLE mul_ln47_1439 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1423_fu_40244_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1423 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U117 SOURCE encode.cpp:47 VARIABLE mul_ln47_1440 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1424_fu_40452_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1424 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U139 SOURCE encode.cpp:47 VARIABLE mul_ln47_1441 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1425_fu_40660_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1425 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U140 SOURCE encode.cpp:47 VARIABLE mul_ln47_1442 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1426_fu_40868_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1426 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U141 SOURCE encode.cpp:47 VARIABLE mul_ln47_1443 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1427_fu_41072_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1427 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_1444 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1428_fu_41280_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1428 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_1445 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1429_fu_41484_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1429 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U149 SOURCE encode.cpp:47 VARIABLE mul_ln47_1446 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1430_fu_41688_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1430 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U161 SOURCE encode.cpp:47 VARIABLE mul_ln47_1447 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1431_fu_41885_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1431 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U142 SOURCE encode.cpp:47 VARIABLE mul_ln47_1448 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1432_fu_40270_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1432 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_1449 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1433_fu_40478_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1433 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_1450 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1434_fu_40686_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1434 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U161 SOURCE encode.cpp:47 VARIABLE mul_ln47_1451 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1435_fu_40891_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1435 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U85 SOURCE encode.cpp:47 VARIABLE mul_ln47_1452 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1436_fu_41098_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1436 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U231 SOURCE encode.cpp:47 VARIABLE mul_ln47_1453 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1437_fu_41303_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1437 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U150 SOURCE encode.cpp:47 VARIABLE mul_ln47_1454 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1438_fu_41510_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1438 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U232 SOURCE encode.cpp:47 VARIABLE mul_ln47_1455 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1439_fu_41711_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1439 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_34s_70_2_1_U230 SOURCE encode.cpp:47 VARIABLE mul_ln47_1456 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1440_fu_41907_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1440 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U156 SOURCE encode.cpp:47 VARIABLE mul_ln47_1457 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1441_fu_40296_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1441 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U143 SOURCE encode.cpp:47 VARIABLE mul_ln47_1458 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1442_fu_40504_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1442 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U213 SOURCE encode.cpp:47 VARIABLE mul_ln47_1459 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1443_fu_40712_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1443 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_1460 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1444_fu_40916_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1444 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_1461 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1445_fu_41124_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1445 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_1462 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1446_fu_41328_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1446 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U161 SOURCE encode.cpp:47 VARIABLE mul_ln47_1463 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1447_fu_41533_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1447 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U162 SOURCE encode.cpp:47 VARIABLE mul_ln47_1464 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1448_fu_41733_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1448 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_1465 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1449_fu_41932_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1449 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U118 SOURCE encode.cpp:47 VARIABLE mul_ln47_1466 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1450_fu_40322_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1450 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U144 SOURCE encode.cpp:47 VARIABLE mul_ln47_1467 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1451_fu_40530_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1451 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_1468 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1452_fu_40738_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1452 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U151 SOURCE encode.cpp:47 VARIABLE mul_ln47_1469 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1453_fu_40942_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1453 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U152 SOURCE encode.cpp:47 VARIABLE mul_ln47_1470 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1454_fu_41150_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1454 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_1471 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1455_fu_41354_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1455 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_1472 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1456_fu_41558_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1456 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_1473 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1457_fu_41758_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1457 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_1474 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1458_fu_41958_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1458 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U157 SOURCE encode.cpp:47 VARIABLE mul_ln47_1475 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1459_fu_40348_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1459 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_1476 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1460_fu_40556_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1460 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_1477 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1461_fu_40764_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1461 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_1478 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1462_fu_40968_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1462 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_1479 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1463_fu_41176_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1463 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_1480 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1464_fu_41380_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1464 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_1481 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1465_fu_41584_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1465 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_1482 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1466_fu_41784_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1466 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_1483 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1467_fu_41984_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1467 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_1484 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1468_fu_40374_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1468 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U131 SOURCE encode.cpp:47 VARIABLE mul_ln47_1485 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1469_fu_40582_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1469 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_1486 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1470_fu_40790_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1470 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U219 SOURCE encode.cpp:47 VARIABLE mul_ln47_1487 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1471_fu_40994_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1471 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U220 SOURCE encode.cpp:47 VARIABLE mul_ln47_1488 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1472_fu_41202_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1472 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_1489 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1473_fu_41406_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1473 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_1490 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1474_fu_41610_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1474 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U85 SOURCE encode.cpp:47 VARIABLE mul_ln47_1491 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1475_fu_41810_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1475 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_1492 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1476_fu_42010_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1476 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U213 SOURCE encode.cpp:47 VARIABLE mul_ln47_1493 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1477_fu_40218_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1477 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U214 SOURCE encode.cpp:47 VARIABLE mul_ln47_1494 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1478_fu_40400_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1478 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U221 SOURCE encode.cpp:47 VARIABLE mul_ln47_1495 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1479_fu_40608_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1479 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U132 SOURCE encode.cpp:47 VARIABLE mul_ln47_1496 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1480_fu_40816_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1480 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U153 SOURCE encode.cpp:47 VARIABLE mul_ln47_1497 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1481_fu_41020_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1481 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22ns_61_2_1_U83 SOURCE encode.cpp:47 VARIABLE mul_ln47_1498 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1482_fu_41228_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1482 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U171 SOURCE encode.cpp:47 VARIABLE mul_ln47_1499 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1483_fu_41432_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1483 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U133 SOURCE encode.cpp:47 VARIABLE mul_ln47_1500 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1484_fu_41636_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1484 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U219 SOURCE encode.cpp:47 VARIABLE mul_ln47_1501 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1485_fu_41836_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1485 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U154 SOURCE encode.cpp:47 VARIABLE mul_ln47_1502 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1486_fu_40426_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1486 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_1503 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1487_fu_40634_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1487 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U86 SOURCE encode.cpp:47 VARIABLE mul_ln47_1504 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1488_fu_40842_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1488 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_1505 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1489_fu_41046_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1489 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U134 SOURCE encode.cpp:47 VARIABLE mul_ln47_1506 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1490_fu_41254_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1490 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_1507 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1491_fu_41458_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1491 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U215 SOURCE encode.cpp:47 VARIABLE mul_ln47_1508 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1492_fu_41662_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1492 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U135 SOURCE encode.cpp:47 VARIABLE mul_ln47_1509 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1493_fu_41862_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1493 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_1510 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1494_fu_42036_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1494 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_1511 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1495_fu_42144_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1495 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_1512 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1496_fu_42352_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1496 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U184 SOURCE encode.cpp:47 VARIABLE mul_ln47_1513 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1497_fu_42560_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1497 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U155 SOURCE encode.cpp:47 VARIABLE mul_ln47_1514 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1498_fu_42768_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1498 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_1515 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1499_fu_42976_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1499 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_1516 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1500_fu_43180_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1500 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_1517 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1501_fu_43388_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1501 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_1518 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1502_fu_43596_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1502 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_1519 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1503_fu_43804_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1503 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U136 SOURCE encode.cpp:47 VARIABLE mul_ln47_1520 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1504_fu_42170_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1504 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U222 SOURCE encode.cpp:47 VARIABLE mul_ln47_1521 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1505_fu_42378_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1505 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U223 SOURCE encode.cpp:47 VARIABLE mul_ln47_1522 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1506_fu_42586_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1506 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U216 SOURCE encode.cpp:47 VARIABLE mul_ln47_1523 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1507_fu_42794_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1507 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U224 SOURCE encode.cpp:47 VARIABLE mul_ln47_1524 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1508_fu_43002_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1508 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U219 SOURCE encode.cpp:47 VARIABLE mul_ln47_1525 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1509_fu_43206_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1509 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_1526 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1510_fu_43414_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1510 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U169 SOURCE encode.cpp:47 VARIABLE mul_ln47_1527 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1511_fu_43622_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1511 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U123 SOURCE encode.cpp:47 VARIABLE mul_ln47_1528 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1512_fu_43830_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1512 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U217 SOURCE encode.cpp:47 VARIABLE mul_ln47_1529 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1513_fu_42196_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1513 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U225 SOURCE encode.cpp:47 VARIABLE mul_ln47_1530 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1514_fu_42404_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1514 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U218 SOURCE encode.cpp:47 VARIABLE mul_ln47_1531 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1515_fu_42612_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1515 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_1532 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1516_fu_42820_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1516 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U220 SOURCE encode.cpp:47 VARIABLE mul_ln47_1533 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1517_fu_43028_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1517 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_1534 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1518_fu_43232_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1518 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_1535 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1519_fu_43440_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1519 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_1536 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1520_fu_43648_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1520 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_1537 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1521_fu_43856_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1521 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U156 SOURCE encode.cpp:47 VARIABLE mul_ln47_1538 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1522_fu_42222_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1522 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_1539 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1523_fu_42430_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1523 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U170 SOURCE encode.cpp:47 VARIABLE mul_ln47_1540 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1524_fu_42638_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1524 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_1541 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1525_fu_42846_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1525 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_1542 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1526_fu_43054_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1526 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U221 SOURCE encode.cpp:47 VARIABLE mul_ln47_1543 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1527_fu_43258_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1527 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_1544 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1528_fu_43466_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1528 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_1545 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1529_fu_43674_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1529 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_1546 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1530_fu_43882_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1530 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U185 SOURCE encode.cpp:47 VARIABLE mul_ln47_1547 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1531_fu_42248_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1531 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_1548 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1532_fu_42456_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1532 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U171 SOURCE encode.cpp:47 VARIABLE mul_ln47_1549 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1533_fu_42664_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1533 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_1550 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1534_fu_42872_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1534 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_1551 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1535_fu_43080_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1535 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_1552 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1536_fu_43284_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1536 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_1553 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1537_fu_43492_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1537 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_1554 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1538_fu_43700_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1538 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_1555 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1539_fu_43908_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1539 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U101 SOURCE encode.cpp:47 VARIABLE mul_ln47_1556 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1540_fu_42274_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1540 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_1557 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1541_fu_42482_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1541 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_1558 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1542_fu_42690_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1542 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_1559 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1543_fu_42898_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1543 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_1560 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1544_fu_43106_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1544 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_1561 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1545_fu_43310_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1545 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22ns_61_2_1_U83 SOURCE encode.cpp:47 VARIABLE mul_ln47_1562 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1546_fu_43518_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1546 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U149 SOURCE encode.cpp:47 VARIABLE mul_ln47_1563 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1547_fu_43726_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1547 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U149 SOURCE encode.cpp:47 VARIABLE mul_ln47_1564 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1548_fu_43934_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1548 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U150 SOURCE encode.cpp:47 VARIABLE mul_ln47_1565 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1549_fu_42118_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1549 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U131 SOURCE encode.cpp:47 VARIABLE mul_ln47_1566 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1550_fu_42300_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1550 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_1567 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1551_fu_42508_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1551 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U91 SOURCE encode.cpp:47 VARIABLE mul_ln47_1568 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1552_fu_42716_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1552 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U151 SOURCE encode.cpp:47 VARIABLE mul_ln47_1569 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1553_fu_42924_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1553 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U161 SOURCE encode.cpp:47 VARIABLE mul_ln47_1570 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1554_fu_43129_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1554 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_1571 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1555_fu_43336_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1555 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U152 SOURCE encode.cpp:47 VARIABLE mul_ln47_1572 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1556_fu_43544_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1556 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U150 SOURCE encode.cpp:47 VARIABLE mul_ln47_1573 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1557_fu_43752_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1557 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_1574 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1558_fu_42326_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1558 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U198 SOURCE encode.cpp:47 VARIABLE mul_ln47_1575 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1559_fu_42534_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1559 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U178 SOURCE encode.cpp:47 VARIABLE mul_ln47_1576 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1560_fu_42742_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1560 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U199 SOURCE encode.cpp:47 VARIABLE mul_ln47_1577 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1561_fu_42950_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1561 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U153 SOURCE encode.cpp:47 VARIABLE mul_ln47_1578 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1562_fu_43154_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1562 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U200 SOURCE encode.cpp:47 VARIABLE mul_ln47_1579 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1563_fu_43362_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1563 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_1580 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1564_fu_43570_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1564 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U102 SOURCE encode.cpp:47 VARIABLE mul_ln47_1581 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1565_fu_43778_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1565 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U219 SOURCE encode.cpp:47 VARIABLE mul_ln47_1582 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1566_fu_43960_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1566 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U201 SOURCE encode.cpp:47 VARIABLE mul_ln47_1583 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1567_fu_44068_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1567 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_1584 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1568_fu_44276_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1568 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U172 SOURCE encode.cpp:47 VARIABLE mul_ln47_1585 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1569_fu_44484_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1569 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_1586 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1570_fu_44692_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1570 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U173 SOURCE encode.cpp:47 VARIABLE mul_ln47_1587 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1571_fu_44900_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1571 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U207 SOURCE encode.cpp:47 VARIABLE mul_ln47_1588 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1572_fu_45108_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1572 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U171 SOURCE encode.cpp:47 VARIABLE mul_ln47_1589 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1573_fu_45316_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1573 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_1590 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1574_fu_45524_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1574 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U186 SOURCE encode.cpp:47 VARIABLE mul_ln47_1591 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1575_fu_45732_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1575 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U202 SOURCE encode.cpp:47 VARIABLE mul_ln47_1592 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1576_fu_44094_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1576 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_1593 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1577_fu_44302_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1577 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U213 SOURCE encode.cpp:47 VARIABLE mul_ln47_1594 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1578_fu_44510_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1578 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U154 SOURCE encode.cpp:47 VARIABLE mul_ln47_1595 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1579_fu_44718_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1579 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U132 SOURCE encode.cpp:47 VARIABLE mul_ln47_1596 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1580_fu_44926_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1580 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_1597 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1581_fu_45134_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1581 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_1598 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1582_fu_45342_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1582 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_1599 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1583_fu_45550_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1583 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U121 SOURCE encode.cpp:47 VARIABLE mul_ln47_1600 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1584_fu_45758_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1584 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U85 SOURCE encode.cpp:47 VARIABLE mul_ln47_1601 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1585_fu_44120_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1585 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U203 SOURCE encode.cpp:47 VARIABLE mul_ln47_1602 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1586_fu_44328_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1586 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U184 SOURCE encode.cpp:47 VARIABLE mul_ln47_1603 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1587_fu_44536_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1587 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U168 SOURCE encode.cpp:47 VARIABLE mul_ln47_1604 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1588_fu_44744_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1588 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_1605 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1589_fu_44952_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1589 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_1606 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1590_fu_45160_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1590 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U98 SOURCE encode.cpp:47 VARIABLE mul_ln47_1607 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1591_fu_45368_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1591 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_1608 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1592_fu_45576_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1592 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U137 SOURCE encode.cpp:47 VARIABLE mul_ln47_1609 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1593_fu_45784_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1593 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U155 SOURCE encode.cpp:47 VARIABLE mul_ln47_1610 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1594_fu_44146_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1594 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U133 SOURCE encode.cpp:47 VARIABLE mul_ln47_1611 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1595_fu_44354_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1595 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_1612 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1596_fu_44562_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1596 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_1613 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1597_fu_44770_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1597 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U167 SOURCE encode.cpp:47 VARIABLE mul_ln47_1614 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1598_fu_44978_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1598 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_1615 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1599_fu_45186_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1599 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U115 SOURCE encode.cpp:47 VARIABLE mul_ln47_1616 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1600_fu_45394_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1600 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_20s_59_2_1_U165 SOURCE encode.cpp:47 VARIABLE mul_ln47_1617 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1601_fu_45602_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1601 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U93 SOURCE encode.cpp:47 VARIABLE mul_ln47_1618 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1602_fu_45810_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1602 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U134 SOURCE encode.cpp:47 VARIABLE mul_ln47_1619 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1603_fu_44172_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1603 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_1620 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1604_fu_44380_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1604 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_1621 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1605_fu_44588_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1605 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_1622 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1606_fu_44796_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1606 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_1623 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1607_fu_45004_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1607 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U91 SOURCE encode.cpp:47 VARIABLE mul_ln47_1624 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1608_fu_45212_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1608 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_1625 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1609_fu_45420_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1609 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_1626 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1610_fu_45628_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1610 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U138 SOURCE encode.cpp:47 VARIABLE mul_ln47_1627 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1611_fu_45836_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1611 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_1628 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1612_fu_44198_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1612 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U131 SOURCE encode.cpp:47 VARIABLE mul_ln47_1629 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1613_fu_44406_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1613 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U116 SOURCE encode.cpp:47 VARIABLE mul_ln47_1630 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1614_fu_44614_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1614 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_1631 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1615_fu_44822_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1615 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_1632 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1616_fu_45030_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1616 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U197 SOURCE encode.cpp:47 VARIABLE mul_ln47_1633 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1617_fu_45238_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1617 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21ns_60_2_1_U82 SOURCE encode.cpp:47 VARIABLE mul_ln47_1634 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1618_fu_45446_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1618 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U92 SOURCE encode.cpp:47 VARIABLE mul_ln47_1635 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1619_fu_45654_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1619 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U218 SOURCE encode.cpp:47 VARIABLE mul_ln47_1636 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1620_fu_45862_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1620 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_1637 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1621_fu_44042_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1621 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U117 SOURCE encode.cpp:47 VARIABLE mul_ln47_1638 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1622_fu_44224_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1622 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U198 SOURCE encode.cpp:47 VARIABLE mul_ln47_1639 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1623_fu_44432_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1623 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U132 SOURCE encode.cpp:47 VARIABLE mul_ln47_1640 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1624_fu_44640_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1624 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U118 SOURCE encode.cpp:47 VARIABLE mul_ln47_1641 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1625_fu_44848_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1625 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U133 SOURCE encode.cpp:47 VARIABLE mul_ln47_1642 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1626_fu_45056_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1626 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_1643 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1627_fu_45264_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1627 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U134 SOURCE encode.cpp:47 VARIABLE mul_ln47_1644 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1628_fu_45472_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1628 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U196 SOURCE encode.cpp:47 VARIABLE mul_ln47_1645 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1629_fu_45680_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1629 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U184 SOURCE encode.cpp:47 VARIABLE mul_ln47_1646 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1630_fu_44250_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1630 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U87 SOURCE encode.cpp:47 VARIABLE mul_ln47_1647 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1631_fu_44458_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1631 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_20s_59_2_1_U166 SOURCE encode.cpp:47 VARIABLE mul_ln47_1648 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1632_fu_44666_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1632 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U185 SOURCE encode.cpp:47 VARIABLE mul_ln47_1649 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1633_fu_44874_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1633 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U169 SOURCE encode.cpp:47 VARIABLE mul_ln47_1650 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1634_fu_45082_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1634 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U119 SOURCE encode.cpp:47 VARIABLE mul_ln47_1651 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1635_fu_45290_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1635 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U147 SOURCE encode.cpp:47 VARIABLE mul_ln47_1652 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1636_fu_45498_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1636 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U99 SOURCE encode.cpp:47 VARIABLE mul_ln47_1653 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1637_fu_45706_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1637 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U134 SOURCE encode.cpp:47 VARIABLE mul_ln47_1654 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1638_fu_45888_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1638 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U120 SOURCE encode.cpp:47 VARIABLE mul_ln47_1655 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1639_fu_45996_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1639 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U135 SOURCE encode.cpp:47 VARIABLE mul_ln47_1656 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1640_fu_46204_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1640 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U136 SOURCE encode.cpp:47 VARIABLE mul_ln47_1657 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1641_fu_46412_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1641 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U148 SOURCE encode.cpp:47 VARIABLE mul_ln47_1658 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1642_fu_46616_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1642 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U149 SOURCE encode.cpp:47 VARIABLE mul_ln47_1659 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1643_fu_46820_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1643 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U151 SOURCE encode.cpp:47 VARIABLE mul_ln47_1660 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1644_fu_47028_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1644 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U181 SOURCE encode.cpp:47 VARIABLE mul_ln47_1661 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1645_fu_47236_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1645 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U124 SOURCE encode.cpp:47 VARIABLE mul_ln47_1662 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1646_fu_47444_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1646 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U159 SOURCE encode.cpp:47 VARIABLE mul_ln47_1663 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1647_fu_47659_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1647 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U150 SOURCE encode.cpp:47 VARIABLE mul_ln47_1664 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1648_fu_46022_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1648 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_1665 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1649_fu_46230_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1649 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U231 SOURCE encode.cpp:47 VARIABLE mul_ln47_1666 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1650_fu_46435_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1650 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U162 SOURCE encode.cpp:47 VARIABLE mul_ln47_1667 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1651_fu_46639_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1651 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U208 SOURCE encode.cpp:47 VARIABLE mul_ln47_1668 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1652_fu_46846_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1652 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U220 SOURCE encode.cpp:47 VARIABLE mul_ln47_1669 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1653_fu_47054_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1653 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_1670 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1654_fu_47262_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1654 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U221 SOURCE encode.cpp:47 VARIABLE mul_ln47_1671 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1655_fu_47470_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1655 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U184 SOURCE encode.cpp:47 VARIABLE mul_ln47_1672 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1656_fu_47685_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1656 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U209 SOURCE encode.cpp:47 VARIABLE mul_ln47_1673 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1657_fu_46048_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1657 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U199 SOURCE encode.cpp:47 VARIABLE mul_ln47_1674 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1658_fu_46256_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1658 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U125 SOURCE encode.cpp:47 VARIABLE mul_ln47_1675 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1659_fu_46460_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1659 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U192 SOURCE encode.cpp:47 VARIABLE mul_ln47_1676 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1660_fu_46664_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1660 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U222 SOURCE encode.cpp:47 VARIABLE mul_ln47_1677 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1661_fu_46872_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1661 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U193 SOURCE encode.cpp:47 VARIABLE mul_ln47_1678 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1662_fu_47080_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1662 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U108 SOURCE encode.cpp:47 VARIABLE mul_ln47_1679 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1663_fu_47288_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1663 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U126 SOURCE encode.cpp:47 VARIABLE mul_ln47_1680 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1664_fu_47496_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1664 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U135 SOURCE encode.cpp:47 VARIABLE mul_ln47_1681 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1665_fu_47711_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1665 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U151 SOURCE encode.cpp:47 VARIABLE mul_ln47_1682 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1666_fu_46074_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1666 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U109 SOURCE encode.cpp:47 VARIABLE mul_ln47_1683 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1667_fu_46282_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1667 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U110 SOURCE encode.cpp:47 VARIABLE mul_ln47_1684 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1668_fu_46486_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1668 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U152 SOURCE encode.cpp:47 VARIABLE mul_ln47_1685 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1669_fu_46690_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1669 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U127 SOURCE encode.cpp:47 VARIABLE mul_ln47_1686 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1670_fu_46898_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1670 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U128 SOURCE encode.cpp:47 VARIABLE mul_ln47_1687 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1671_fu_47106_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1671 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U100 SOURCE encode.cpp:47 VARIABLE mul_ln47_1688 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1672_fu_47314_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1672 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U129 SOURCE encode.cpp:47 VARIABLE mul_ln47_1689 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1673_fu_47522_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1673 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U136 SOURCE encode.cpp:47 VARIABLE mul_ln47_1690 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1674_fu_47737_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1674 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U210 SOURCE encode.cpp:47 VARIABLE mul_ln47_1691 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1675_fu_46100_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1675 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U211 SOURCE encode.cpp:47 VARIABLE mul_ln47_1692 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1676_fu_46308_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1676 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U212 SOURCE encode.cpp:47 VARIABLE mul_ln47_1693 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1677_fu_46512_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1677 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U194 SOURCE encode.cpp:47 VARIABLE mul_ln47_1694 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1678_fu_46716_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1678 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U90 SOURCE encode.cpp:47 VARIABLE mul_ln47_1695 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1679_fu_46924_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1679 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U130 SOURCE encode.cpp:47 VARIABLE mul_ln47_1696 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1680_fu_47132_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1680 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U213 SOURCE encode.cpp:47 VARIABLE mul_ln47_1697 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1681_fu_47340_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1681 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U111 SOURCE encode.cpp:47 VARIABLE mul_ln47_1698 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1682_fu_47548_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1682 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U160 SOURCE encode.cpp:47 VARIABLE mul_ln47_1699 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1683_fu_47763_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1683 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U214 SOURCE encode.cpp:47 VARIABLE mul_ln47_1700 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1684_fu_46126_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1684 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U182 SOURCE encode.cpp:47 VARIABLE mul_ln47_1701 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1685_fu_46334_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1685 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U112 SOURCE encode.cpp:47 VARIABLE mul_ln47_1702 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1686_fu_46538_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1686 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U153 SOURCE encode.cpp:47 VARIABLE mul_ln47_1703 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1687_fu_46742_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1687 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U91 SOURCE encode.cpp:47 VARIABLE mul_ln47_1704 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1688_fu_46950_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1688 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U183 SOURCE encode.cpp:47 VARIABLE mul_ln47_1705 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1689_fu_47158_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1689 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U113 SOURCE encode.cpp:47 VARIABLE mul_ln47_1706 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1690_fu_47366_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1690 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U114 SOURCE encode.cpp:47 VARIABLE mul_ln47_1707 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1691_fu_47574_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1691 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U116 SOURCE encode.cpp:47 VARIABLE mul_ln47_1708 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1692_fu_47789_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1692 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U131 SOURCE encode.cpp:47 VARIABLE mul_ln47_1709 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1693_fu_45970_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1693 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U101 SOURCE encode.cpp:47 VARIABLE mul_ln47_1710 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1694_fu_46152_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1694 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U215 SOURCE encode.cpp:47 VARIABLE mul_ln47_1711 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1695_fu_46360_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1695 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U154 SOURCE encode.cpp:47 VARIABLE mul_ln47_1712 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1696_fu_46564_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1696 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U155 SOURCE encode.cpp:47 VARIABLE mul_ln47_1713 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1697_fu_46768_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1697 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U132 SOURCE encode.cpp:47 VARIABLE mul_ln47_1714 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1698_fu_46976_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1698 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U156 SOURCE encode.cpp:47 VARIABLE mul_ln47_1715 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1699_fu_47184_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1699 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U157 SOURCE encode.cpp:47 VARIABLE mul_ln47_1716 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1700_fu_47392_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1700 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U117 SOURCE encode.cpp:47 VARIABLE mul_ln47_1717 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1701_fu_47600_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1701 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U216 SOURCE encode.cpp:47 VARIABLE mul_ln47_1718 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1702_fu_46178_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1702 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U133 SOURCE encode.cpp:47 VARIABLE mul_ln47_1719 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1703_fu_46386_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1703 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U195 SOURCE encode.cpp:47 VARIABLE mul_ln47_1720 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1704_fu_46590_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1704 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U223 SOURCE encode.cpp:47 VARIABLE mul_ln47_1721 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1705_fu_46794_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1705 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U115 SOURCE encode.cpp:47 VARIABLE mul_ln47_1722 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1706_fu_47002_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1706 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U217 SOURCE encode.cpp:47 VARIABLE mul_ln47_1723 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1707_fu_47210_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1707 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U169 SOURCE encode.cpp:47 VARIABLE mul_ln47_1724 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1708_fu_47418_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1708 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U158 SOURCE encode.cpp:47 VARIABLE mul_ln47_1725 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1709_fu_47626_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1709 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U137 SOURCE encode.cpp:47 VARIABLE mul_ln47_1726 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1710_fu_47815_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1710 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_fu_47911_p2 SOURCE encode.cpp:63 VARIABLE a LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_47916_p2 SOURCE ./activation.h:7 VARIABLE add_ln7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_8_fu_47939_p2 SOURCE encode.cpp:63 VARIABLE a_8 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_8_fu_47944_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_8 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_9_fu_47967_p2 SOURCE encode.cpp:63 VARIABLE a_9 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_9_fu_47972_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_9 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_10_fu_47995_p2 SOURCE encode.cpp:63 VARIABLE a_10 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_10_fu_48000_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_10 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_11_fu_48023_p2 SOURCE encode.cpp:63 VARIABLE a_11 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_11_fu_48028_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_11 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_12_fu_48051_p2 SOURCE encode.cpp:63 VARIABLE a_12 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_12_fu_48056_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_12 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_13_fu_47883_p2 SOURCE encode.cpp:63 VARIABLE a_13 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_13_fu_47888_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_13 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_14_fu_48079_p2 SOURCE encode.cpp:63 VARIABLE a_14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_14_fu_48084_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_7998_p2 SOURCE encode.cpp:15 VARIABLE add_ln15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 585 BRAM 0 URAM 0}} pool2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_644_p2 SOURCE encode.cpp:79 VARIABLE add_ln79 LOOP PHeight_PWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_2_fu_673_p2 SOURCE encode.cpp:79 VARIABLE add_ln79_2 LOOP PHeight_PWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_1136_p2 SOURCE encode.cpp:80 VARIABLE add_ln80 LOOP PHeight_PWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_3336_p2 SOURCE encode.cpp:14 VARIABLE add_ln14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_1_fu_3373_p2 SOURCE encode.cpp:14 VARIABLE add_ln14_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U376 SOURCE encode.cpp:47 VARIABLE mul_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U339 SOURCE encode.cpp:47 VARIABLE mul_ln47_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_5010_p2 SOURCE encode.cpp:47 VARIABLE add_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21s_60_2_1_U354 SOURCE encode.cpp:47 VARIABLE mul_ln47_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_5845_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U377 SOURCE encode.cpp:47 VARIABLE mul_ln47_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2_fu_6675_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U356 SOURCE encode.cpp:47 VARIABLE mul_ln47_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_3_fu_7472_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U369 SOURCE encode.cpp:47 VARIABLE mul_ln47_5 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_4_fu_8259_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U296 SOURCE encode.cpp:47 VARIABLE mul_ln47_6 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_5_fu_8976_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_5 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U369 SOURCE encode.cpp:47 VARIABLE mul_ln47_7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_6_fu_9463_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_6 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U369 SOURCE encode.cpp:47 VARIABLE mul_ln47_8 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_7_fu_9781_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U319 SOURCE encode.cpp:47 VARIABLE mul_ln47_9 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U320 SOURCE encode.cpp:47 VARIABLE mul_ln47_10 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_8_fu_5069_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_8 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U376 SOURCE encode.cpp:47 VARIABLE mul_ln47_11 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_9_fu_5876_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_9 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U340 SOURCE encode.cpp:47 VARIABLE mul_ln47_12 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_10_fu_6701_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_10 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U370 SOURCE encode.cpp:47 VARIABLE mul_ln47_13 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_11_fu_7498_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_11 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U319 SOURCE encode.cpp:47 VARIABLE mul_ln47_14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_12_fu_8285_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_12 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U363 SOURCE encode.cpp:47 VARIABLE mul_ln47_15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_13_fu_9002_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_13 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U378 SOURCE encode.cpp:47 VARIABLE mul_ln47_16 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_14_fu_9489_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U319 SOURCE encode.cpp:47 VARIABLE mul_ln47_17 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_15_fu_9807_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U379 SOURCE encode.cpp:47 VARIABLE mul_ln47_18 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U390 SOURCE encode.cpp:47 VARIABLE mul_ln47_19 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_16_fu_5100_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_16 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U303 SOURCE encode.cpp:47 VARIABLE mul_ln47_20 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_17_fu_5906_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_17 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U341 SOURCE encode.cpp:47 VARIABLE mul_ln47_21 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_18_fu_6727_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_18 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U360 SOURCE encode.cpp:47 VARIABLE mul_ln47_22 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_19_fu_7524_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_19 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U304 SOURCE encode.cpp:47 VARIABLE mul_ln47_23 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_20_fu_8312_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_20 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23ns_62_2_1_U283 SOURCE encode.cpp:47 VARIABLE mul_ln47_24 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_21_fu_9028_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_21 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U380 SOURCE encode.cpp:47 VARIABLE mul_ln47_25 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_22_fu_9515_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_22 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U363 SOURCE encode.cpp:47 VARIABLE mul_ln47_26 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_23_fu_9833_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_23 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U303 SOURCE encode.cpp:47 VARIABLE mul_ln47_27 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U304 SOURCE encode.cpp:47 VARIABLE mul_ln47_28 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_24_fu_5131_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_24 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U370 SOURCE encode.cpp:47 VARIABLE mul_ln47_29 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_25_fu_5936_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_25 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U391 SOURCE encode.cpp:47 VARIABLE mul_ln47_30 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_26_fu_6753_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_26 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U342 SOURCE encode.cpp:47 VARIABLE mul_ln47_31 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_27_fu_7550_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_27 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U290 SOURCE encode.cpp:47 VARIABLE mul_ln47_32 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_28_fu_8338_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_28 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U290 SOURCE encode.cpp:47 VARIABLE mul_ln47_33 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_29_fu_9054_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_29 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U361 SOURCE encode.cpp:47 VARIABLE mul_ln47_34 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_30_fu_9541_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_30 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U390 SOURCE encode.cpp:47 VARIABLE mul_ln47_35 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_31_fu_9860_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_31 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U284 SOURCE encode.cpp:47 VARIABLE mul_ln47_36 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U392 SOURCE encode.cpp:47 VARIABLE mul_ln47_37 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_32_fu_5158_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_32 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U320 SOURCE encode.cpp:47 VARIABLE mul_ln47_38 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_33_fu_5967_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_33 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U401 SOURCE encode.cpp:47 VARIABLE mul_ln47_39 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_34_fu_6779_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_34 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U393 SOURCE encode.cpp:47 VARIABLE mul_ln47_40 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_35_fu_7576_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_35 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U287 SOURCE encode.cpp:47 VARIABLE mul_ln47_41 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_36_fu_8364_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_36 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U402 SOURCE encode.cpp:47 VARIABLE mul_ln47_42 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_37_fu_9080_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_37 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U403 SOURCE encode.cpp:47 VARIABLE mul_ln47_43 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_38_fu_9567_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_38 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U391 SOURCE encode.cpp:47 VARIABLE mul_ln47_44 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_39_fu_9886_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_39 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U297 SOURCE encode.cpp:47 VARIABLE mul_ln47_45 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U298 SOURCE encode.cpp:47 VARIABLE mul_ln47_46 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_40_fu_5188_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_40 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U390 SOURCE encode.cpp:47 VARIABLE mul_ln47_47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_41_fu_5998_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_41 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U394 SOURCE encode.cpp:47 VARIABLE mul_ln47_48 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_42_fu_6805_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_42 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U395 SOURCE encode.cpp:47 VARIABLE mul_ln47_49 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_43_fu_7602_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_43 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U391 SOURCE encode.cpp:47 VARIABLE mul_ln47_50 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_44_fu_8390_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_44 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U381 SOURCE encode.cpp:47 VARIABLE mul_ln47_51 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_45_fu_9106_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_45 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U382 SOURCE encode.cpp:47 VARIABLE mul_ln47_52 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_46_fu_9593_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_46 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U401 SOURCE encode.cpp:47 VARIABLE mul_ln47_53 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_47_fu_9912_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U349 SOURCE encode.cpp:47 VARIABLE mul_ln47_54 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U343 SOURCE encode.cpp:47 VARIABLE mul_ln47_55 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_48_fu_5214_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_48 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U305 SOURCE encode.cpp:47 VARIABLE mul_ln47_56 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_49_fu_6024_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_49 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U362 SOURCE encode.cpp:47 VARIABLE mul_ln47_57 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_50_fu_6831_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_50 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U396 SOURCE encode.cpp:47 VARIABLE mul_ln47_58 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_51_fu_7628_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_51 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U321 SOURCE encode.cpp:47 VARIABLE mul_ln47_59 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_52_fu_8416_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_52 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U305 SOURCE encode.cpp:47 VARIABLE mul_ln47_60 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_53_fu_9132_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_53 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U344 SOURCE encode.cpp:47 VARIABLE mul_ln47_61 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_54_fu_9619_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_54 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U376 SOURCE encode.cpp:47 VARIABLE mul_ln47_62 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_55_fu_9939_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_55 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U306 SOURCE encode.cpp:47 VARIABLE mul_ln47_63 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U383 SOURCE encode.cpp:47 VARIABLE mul_ln47_64 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_56_fu_5244_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_56 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U392 SOURCE encode.cpp:47 VARIABLE mul_ln47_65 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_57_fu_6055_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_57 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U321 SOURCE encode.cpp:47 VARIABLE mul_ln47_66 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_58_fu_6857_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_58 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U322 SOURCE encode.cpp:47 VARIABLE mul_ln47_67 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_59_fu_7654_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_59 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U306 SOURCE encode.cpp:47 VARIABLE mul_ln47_68 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_60_fu_8442_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_60 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U384 SOURCE encode.cpp:47 VARIABLE mul_ln47_69 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_61_fu_9158_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_61 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U385 SOURCE encode.cpp:47 VARIABLE mul_ln47_70 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_62_fu_9645_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_62 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U364 SOURCE encode.cpp:47 VARIABLE mul_ln47_71 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_63_fu_9965_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_63 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U345 SOURCE encode.cpp:47 VARIABLE mul_ln47_72 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_64_fu_10157_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_64 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U350 SOURCE encode.cpp:47 VARIABLE mul_ln47_73 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_65_fu_10354_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_65 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U377 SOURCE encode.cpp:47 VARIABLE mul_ln47_74 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_66_fu_10561_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_66 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U404 SOURCE encode.cpp:47 VARIABLE mul_ln47_75 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_67_fu_10769_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_67 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U307 SOURCE encode.cpp:47 VARIABLE mul_ln47_76 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_68_fu_10973_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_68 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U378 SOURCE encode.cpp:47 VARIABLE mul_ln47_77 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_69_fu_11198_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_69 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U308 SOURCE encode.cpp:47 VARIABLE mul_ln47_78 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_70_fu_11431_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_70 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U397 SOURCE encode.cpp:47 VARIABLE mul_ln47_79 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_71_fu_11635_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_71 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U376 SOURCE encode.cpp:47 VARIABLE mul_ln47_80 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_72_fu_11839_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_72 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U386 SOURCE encode.cpp:47 VARIABLE mul_ln47_81 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_73_fu_10183_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_73 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U387 SOURCE encode.cpp:47 VARIABLE mul_ln47_82 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_74_fu_10379_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_74 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U393 SOURCE encode.cpp:47 VARIABLE mul_ln47_83 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_75_fu_10587_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_75 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U351 SOURCE encode.cpp:47 VARIABLE mul_ln47_84 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_76_fu_10792_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_76 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U309 SOURCE encode.cpp:47 VARIABLE mul_ln47_85 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_77_fu_10999_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_77 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U379 SOURCE encode.cpp:47 VARIABLE mul_ln47_86 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_78_fu_11224_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_78 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U405 SOURCE encode.cpp:47 VARIABLE mul_ln47_87 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_79_fu_11457_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_79 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U394 SOURCE encode.cpp:47 VARIABLE mul_ln47_88 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_80_fu_11661_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_80 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U319 SOURCE encode.cpp:47 VARIABLE mul_ln47_89 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_81_fu_11865_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_81 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U406 SOURCE encode.cpp:47 VARIABLE mul_ln47_90 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_82_fu_10209_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_82 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U398 SOURCE encode.cpp:47 VARIABLE mul_ln47_91 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_83_fu_10405_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_83 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U296 SOURCE encode.cpp:47 VARIABLE mul_ln47_92 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_84_fu_10613_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_84 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U310 SOURCE encode.cpp:47 VARIABLE mul_ln47_93 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_85_fu_10817_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_85 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U399 SOURCE encode.cpp:47 VARIABLE mul_ln47_94 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_86_fu_11025_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_86 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U339 SOURCE encode.cpp:47 VARIABLE mul_ln47_95 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_87_fu_11250_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_87 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U340 SOURCE encode.cpp:47 VARIABLE mul_ln47_96 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_88_fu_11483_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_88 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23ns_62_2_1_U283 SOURCE encode.cpp:47 VARIABLE mul_ln47_97 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_89_fu_11687_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_89 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U339 SOURCE encode.cpp:47 VARIABLE mul_ln47_98 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_90_fu_11891_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_90 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U400 SOURCE encode.cpp:47 VARIABLE mul_ln47_99 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_91_fu_10235_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_91 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U407 SOURCE encode.cpp:47 VARIABLE mul_ln47_100 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_92_fu_10431_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_92 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U358 SOURCE encode.cpp:47 VARIABLE mul_ln47_101 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_93_fu_10639_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_93 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U388 SOURCE encode.cpp:47 VARIABLE mul_ln47_102 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_94_fu_10843_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_94 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U352 SOURCE encode.cpp:47 VARIABLE mul_ln47_103 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_95_fu_11048_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_95 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U395 SOURCE encode.cpp:47 VARIABLE mul_ln47_104 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_96_fu_11276_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_96 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U396 SOURCE encode.cpp:47 VARIABLE mul_ln47_105 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_97_fu_11509_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_97 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U349 SOURCE encode.cpp:47 VARIABLE mul_ln47_106 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_98_fu_11710_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_98 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U377 SOURCE encode.cpp:47 VARIABLE mul_ln47_107 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_99_fu_11917_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_99 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U408 SOURCE encode.cpp:47 VARIABLE mul_ln47_108 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_100_fu_10258_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_100 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U389 SOURCE encode.cpp:47 VARIABLE mul_ln47_109 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_101_fu_10457_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_101 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U291 SOURCE encode.cpp:47 VARIABLE mul_ln47_110 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_102_fu_10665_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_102 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U380 SOURCE encode.cpp:47 VARIABLE mul_ln47_111 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_103_fu_10869_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_103 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U397 SOURCE encode.cpp:47 VARIABLE mul_ln47_112 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_104_fu_11073_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_104 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21s_60_2_1_U355 SOURCE encode.cpp:47 VARIABLE mul_ln47_113 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_105_fu_11302_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_105 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U350 SOURCE encode.cpp:47 VARIABLE mul_ln47_114 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_106_fu_11532_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_106 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U341 SOURCE encode.cpp:47 VARIABLE mul_ln47_115 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_107_fu_11735_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_107 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U303 SOURCE encode.cpp:47 VARIABLE mul_ln47_116 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_108_fu_11943_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_108 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U323 SOURCE encode.cpp:47 VARIABLE mul_ln47_117 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_109_fu_10283_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_109 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U311 SOURCE encode.cpp:47 VARIABLE mul_ln47_118 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_110_fu_10483_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_110 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U307 SOURCE encode.cpp:47 VARIABLE mul_ln47_119 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_111_fu_10691_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_111 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U322 SOURCE encode.cpp:47 VARIABLE mul_ln47_120 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_112_fu_10895_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_112 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U401 SOURCE encode.cpp:47 VARIABLE mul_ln47_121 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_113_fu_11099_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_113 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U323 SOURCE encode.cpp:47 VARIABLE mul_ln47_122 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_114_fu_11328_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_114 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U288 SOURCE encode.cpp:47 VARIABLE mul_ln47_123 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_115_fu_11557_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_115 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U381 SOURCE encode.cpp:47 VARIABLE mul_ln47_124 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_116_fu_11761_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_116 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U320 SOURCE encode.cpp:47 VARIABLE mul_ln47_125 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_117_fu_11969_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_117 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U353 SOURCE encode.cpp:47 VARIABLE mul_ln47_126 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_118_fu_10306_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_118 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U284 SOURCE encode.cpp:47 VARIABLE mul_ln47_127 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_119_fu_10509_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_119 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U363 SOURCE encode.cpp:47 VARIABLE mul_ln47_128 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_120_fu_10717_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_120 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U308 SOURCE encode.cpp:47 VARIABLE mul_ln47_129 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_121_fu_10921_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_121 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U364 SOURCE encode.cpp:47 VARIABLE mul_ln47_130 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_122_fu_11125_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_122 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U324 SOURCE encode.cpp:47 VARIABLE mul_ln47_131 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_123_fu_11354_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_123 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U325 SOURCE encode.cpp:47 VARIABLE mul_ln47_132 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_124_fu_11583_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_124 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U326 SOURCE encode.cpp:47 VARIABLE mul_ln47_133 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_125_fu_11787_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_125 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U369 SOURCE encode.cpp:47 VARIABLE mul_ln47_134 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_126_fu_11995_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_126 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U365 SOURCE encode.cpp:47 VARIABLE mul_ln47_135 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_127_fu_10331_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_127 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U402 SOURCE encode.cpp:47 VARIABLE mul_ln47_136 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_128_fu_10535_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_128 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U398 SOURCE encode.cpp:47 VARIABLE mul_ln47_137 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_129_fu_10743_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_129 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U327 SOURCE encode.cpp:47 VARIABLE mul_ln47_138 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_130_fu_10947_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_130 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U371 SOURCE encode.cpp:47 VARIABLE mul_ln47_139 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_131_fu_11151_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_131 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U399 SOURCE encode.cpp:47 VARIABLE mul_ln47_140 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_132_fu_11380_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_132 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U400 SOURCE encode.cpp:47 VARIABLE mul_ln47_141 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_133_fu_11609_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_133 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U342 SOURCE encode.cpp:47 VARIABLE mul_ln47_142 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_134_fu_11813_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_134 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U378 SOURCE encode.cpp:47 VARIABLE mul_ln47_143 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_135_fu_12021_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_135 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U328 SOURCE encode.cpp:47 VARIABLE mul_ln47_144 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_136_fu_12103_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_136 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U329 SOURCE encode.cpp:47 VARIABLE mul_ln47_145 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_137_fu_12311_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_137 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U292 SOURCE encode.cpp:47 VARIABLE mul_ln47_146 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_138_fu_12519_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_138 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U343 SOURCE encode.cpp:47 VARIABLE mul_ln47_147 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_139_fu_12727_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_139 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U285 SOURCE encode.cpp:47 VARIABLE mul_ln47_148 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_140_fu_12931_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_140 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U303 SOURCE encode.cpp:47 VARIABLE mul_ln47_149 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_141_fu_13139_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_141 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U296 SOURCE encode.cpp:47 VARIABLE mul_ln47_150 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_142_fu_13347_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_142 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U365 SOURCE encode.cpp:47 VARIABLE mul_ln47_151 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_143_fu_13551_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_143 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U296 SOURCE encode.cpp:47 VARIABLE mul_ln47_152 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_144_fu_13759_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_144 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U297 SOURCE encode.cpp:47 VARIABLE mul_ln47_153 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_145_fu_12129_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_145 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U366 SOURCE encode.cpp:47 VARIABLE mul_ln47_154 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_146_fu_12337_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_146 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U344 SOURCE encode.cpp:47 VARIABLE mul_ln47_155 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_147_fu_12545_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_147 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U372 SOURCE encode.cpp:47 VARIABLE mul_ln47_156 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_148_fu_12753_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_148 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U382 SOURCE encode.cpp:47 VARIABLE mul_ln47_157 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_149_fu_12957_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_149 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U320 SOURCE encode.cpp:47 VARIABLE mul_ln47_158 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_150_fu_13165_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_150 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U321 SOURCE encode.cpp:47 VARIABLE mul_ln47_159 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_151_fu_13373_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_151 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U322 SOURCE encode.cpp:47 VARIABLE mul_ln47_160 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_152_fu_13577_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_152 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U303 SOURCE encode.cpp:47 VARIABLE mul_ln47_161 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_153_fu_13785_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_153 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U309 SOURCE encode.cpp:47 VARIABLE mul_ln47_162 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_154_fu_12155_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_154 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U293 SOURCE encode.cpp:47 VARIABLE mul_ln47_163 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_155_fu_12363_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_155 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U367 SOURCE encode.cpp:47 VARIABLE mul_ln47_164 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_156_fu_12571_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_156 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U287 SOURCE encode.cpp:47 VARIABLE mul_ln47_165 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_157_fu_12779_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_157 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U323 SOURCE encode.cpp:47 VARIABLE mul_ln47_166 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_158_fu_12983_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_158 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U377 SOURCE encode.cpp:47 VARIABLE mul_ln47_167 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_159_fu_13191_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_159 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U339 SOURCE encode.cpp:47 VARIABLE mul_ln47_168 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_160_fu_13399_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_160 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U324 SOURCE encode.cpp:47 VARIABLE mul_ln47_169 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_161_fu_13603_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_161 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U319 SOURCE encode.cpp:47 VARIABLE mul_ln47_170 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_162_fu_13811_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_162 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U373 SOURCE encode.cpp:47 VARIABLE mul_ln47_171 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_163_fu_12181_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_163 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U286 SOURCE encode.cpp:47 VARIABLE mul_ln47_172 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_164_fu_12389_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_164 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U304 SOURCE encode.cpp:47 VARIABLE mul_ln47_173 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_165_fu_12597_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_165 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U340 SOURCE encode.cpp:47 VARIABLE mul_ln47_174 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_166_fu_12805_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_166 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U305 SOURCE encode.cpp:47 VARIABLE mul_ln47_175 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_167_fu_13009_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_167 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U306 SOURCE encode.cpp:47 VARIABLE mul_ln47_176 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_168_fu_13217_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_168 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U290 SOURCE encode.cpp:47 VARIABLE mul_ln47_177 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_169_fu_13425_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_169 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U378 SOURCE encode.cpp:47 VARIABLE mul_ln47_178 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_170_fu_13629_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_170 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U376 SOURCE encode.cpp:47 VARIABLE mul_ln47_179 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_171_fu_13837_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_171 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U289 SOURCE encode.cpp:47 VARIABLE mul_ln47_180 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_172_fu_12207_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_172 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U379 SOURCE encode.cpp:47 VARIABLE mul_ln47_181 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_173_fu_12415_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_173 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U297 SOURCE encode.cpp:47 VARIABLE mul_ln47_182 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_174_fu_12623_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_174 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U349 SOURCE encode.cpp:47 VARIABLE mul_ln47_183 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_175_fu_12828_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_175 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U307 SOURCE encode.cpp:47 VARIABLE mul_ln47_184 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_176_fu_13035_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_176 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U366 SOURCE encode.cpp:47 VARIABLE mul_ln47_185 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_177_fu_13243_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_177 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U408 SOURCE encode.cpp:47 VARIABLE mul_ln47_186 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_178_fu_13448_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_178 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U325 SOURCE encode.cpp:47 VARIABLE mul_ln47_187 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_179_fu_13655_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_179 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U390 SOURCE encode.cpp:47 VARIABLE mul_ln47_188 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_180_fu_13863_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_180 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U370 SOURCE encode.cpp:47 VARIABLE mul_ln47_189 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_181_fu_12233_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_181 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U380 SOURCE encode.cpp:47 VARIABLE mul_ln47_190 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_182_fu_12441_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_182 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U367 SOURCE encode.cpp:47 VARIABLE mul_ln47_191 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_183_fu_12649_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_183 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U402 SOURCE encode.cpp:47 VARIABLE mul_ln47_192 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_184_fu_12853_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_184 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U308 SOURCE encode.cpp:47 VARIABLE mul_ln47_193 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_185_fu_13061_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_185 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U309 SOURCE encode.cpp:47 VARIABLE mul_ln47_194 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_186_fu_13269_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_186 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U284 SOURCE encode.cpp:47 VARIABLE mul_ln47_195 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_187_fu_13473_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_187 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U392 SOURCE encode.cpp:47 VARIABLE mul_ln47_196 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_188_fu_13681_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_188 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U401 SOURCE encode.cpp:47 VARIABLE mul_ln47_197 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_189_fu_13889_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_189 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U298 SOURCE encode.cpp:47 VARIABLE mul_ln47_198 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_190_fu_12259_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_190 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U341 SOURCE encode.cpp:47 VARIABLE mul_ln47_199 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_191_fu_12467_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_191 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U326 SOURCE encode.cpp:47 VARIABLE mul_ln47_200 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_192_fu_12675_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_192 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U310 SOURCE encode.cpp:47 VARIABLE mul_ln47_201 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_193_fu_12879_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_193 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U299 SOURCE encode.cpp:47 VARIABLE mul_ln47_202 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_194_fu_13087_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_194 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U393 SOURCE encode.cpp:47 VARIABLE mul_ln47_203 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_195_fu_13295_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_195 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U327 SOURCE encode.cpp:47 VARIABLE mul_ln47_204 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_196_fu_13499_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_196 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U381 SOURCE encode.cpp:47 VARIABLE mul_ln47_205 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_197_fu_13707_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_197 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U377 SOURCE encode.cpp:47 VARIABLE mul_ln47_206 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_198_fu_13915_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_198 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U368 SOURCE encode.cpp:47 VARIABLE mul_ln47_207 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_199_fu_12285_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_199 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U371 SOURCE encode.cpp:47 VARIABLE mul_ln47_208 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_200_fu_12493_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_200 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U300 SOURCE encode.cpp:47 VARIABLE mul_ln47_209 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_201_fu_12701_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_201 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U342 SOURCE encode.cpp:47 VARIABLE mul_ln47_210 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_202_fu_12905_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_202 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U328 SOURCE encode.cpp:47 VARIABLE mul_ln47_211 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_203_fu_13113_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_203 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U329 SOURCE encode.cpp:47 VARIABLE mul_ln47_212 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_204_fu_13321_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_204 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U330 SOURCE encode.cpp:47 VARIABLE mul_ln47_213 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_205_fu_13525_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_205 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U311 SOURCE encode.cpp:47 VARIABLE mul_ln47_214 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_206_fu_13733_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_206 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U320 SOURCE encode.cpp:47 VARIABLE mul_ln47_215 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_207_fu_13941_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_207 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U312 SOURCE encode.cpp:47 VARIABLE mul_ln47_216 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_208_fu_14023_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_208 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U360 SOURCE encode.cpp:47 VARIABLE mul_ln47_217 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_209_fu_14231_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_209 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U343 SOURCE encode.cpp:47 VARIABLE mul_ln47_218 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_210_fu_14439_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_210 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U313 SOURCE encode.cpp:47 VARIABLE mul_ln47_219 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_211_fu_14647_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_211 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U301 SOURCE encode.cpp:47 VARIABLE mul_ln47_220 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_212_fu_14855_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_212 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U321 SOURCE encode.cpp:47 VARIABLE mul_ln47_221 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_213_fu_15063_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_213 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U370 SOURCE encode.cpp:47 VARIABLE mul_ln47_222 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_214_fu_15271_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_214 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U304 SOURCE encode.cpp:47 VARIABLE mul_ln47_223 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_215_fu_15475_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_215 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U369 SOURCE encode.cpp:47 VARIABLE mul_ln47_224 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_216_fu_15683_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_216 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U302 SOURCE encode.cpp:47 VARIABLE mul_ln47_225 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_217_fu_14049_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_217 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U344 SOURCE encode.cpp:47 VARIABLE mul_ln47_226 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_218_fu_14257_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_218 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U331 SOURCE encode.cpp:47 VARIABLE mul_ln47_227 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_219_fu_14465_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_219 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U403 SOURCE encode.cpp:47 VARIABLE mul_ln47_228 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_220_fu_14673_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_220 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U345 SOURCE encode.cpp:47 VARIABLE mul_ln47_229 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_221_fu_14881_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_221 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U322 SOURCE encode.cpp:47 VARIABLE mul_ln47_230 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_222_fu_15089_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_222 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U323 SOURCE encode.cpp:47 VARIABLE mul_ln47_231 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_223_fu_15297_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_223 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U305 SOURCE encode.cpp:47 VARIABLE mul_ln47_232 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_224_fu_15501_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_224 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U376 SOURCE encode.cpp:47 VARIABLE mul_ln47_233 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_225_fu_15709_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_225 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U346 SOURCE encode.cpp:47 VARIABLE mul_ln47_234 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_226_fu_14075_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_226 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U288 SOURCE encode.cpp:47 VARIABLE mul_ln47_235 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_227_fu_14283_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_227 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U314 SOURCE encode.cpp:47 VARIABLE mul_ln47_236 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_228_fu_14491_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_228 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U379 SOURCE encode.cpp:47 VARIABLE mul_ln47_237 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_229_fu_14699_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_229 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U324 SOURCE encode.cpp:47 VARIABLE mul_ln47_238 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_230_fu_14907_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_230 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U371 SOURCE encode.cpp:47 VARIABLE mul_ln47_239 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_231_fu_15115_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_231 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U306 SOURCE encode.cpp:47 VARIABLE mul_ln47_240 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_232_fu_15323_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_232 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U307 SOURCE encode.cpp:47 VARIABLE mul_ln47_241 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_233_fu_15527_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_233 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U390 SOURCE encode.cpp:47 VARIABLE mul_ln47_242 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_234_fu_15735_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_234 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U291 SOURCE encode.cpp:47 VARIABLE mul_ln47_243 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_235_fu_14101_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_235 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U347 SOURCE encode.cpp:47 VARIABLE mul_ln47_244 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_236_fu_14309_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_236 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U380 SOURCE encode.cpp:47 VARIABLE mul_ln47_245 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_237_fu_14517_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_237 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U308 SOURCE encode.cpp:47 VARIABLE mul_ln47_246 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_238_fu_14725_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_238 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U296 SOURCE encode.cpp:47 VARIABLE mul_ln47_247 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_239_fu_14933_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_239 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U340 SOURCE encode.cpp:47 VARIABLE mul_ln47_248 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_240_fu_15141_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_240 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U309 SOURCE encode.cpp:47 VARIABLE mul_ln47_249 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_241_fu_15349_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_241 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U390 SOURCE encode.cpp:47 VARIABLE mul_ln47_250 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_242_fu_15553_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_242 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U319 SOURCE encode.cpp:47 VARIABLE mul_ln47_251 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_243_fu_15761_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_243 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U394 SOURCE encode.cpp:47 VARIABLE mul_ln47_252 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_244_fu_14127_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_244 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U372 SOURCE encode.cpp:47 VARIABLE mul_ln47_253 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_245_fu_14335_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_245 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U341 SOURCE encode.cpp:47 VARIABLE mul_ln47_254 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_246_fu_14543_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_246 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U391 SOURCE encode.cpp:47 VARIABLE mul_ln47_255 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_247_fu_14751_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_247 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U401 SOURCE encode.cpp:47 VARIABLE mul_ln47_256 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_248_fu_14959_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_248 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U392 SOURCE encode.cpp:47 VARIABLE mul_ln47_257 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_249_fu_15167_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_249 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U408 SOURCE encode.cpp:47 VARIABLE mul_ln47_258 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_250_fu_15372_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_250 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U402 SOURCE encode.cpp:47 VARIABLE mul_ln47_259 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_251_fu_15579_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_251 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U391 SOURCE encode.cpp:47 VARIABLE mul_ln47_260 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_252_fu_15787_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_252 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U363 SOURCE encode.cpp:47 VARIABLE mul_ln47_261 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_253_fu_14153_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_253 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U393 SOURCE encode.cpp:47 VARIABLE mul_ln47_262 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_254_fu_14361_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_254 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U394 SOURCE encode.cpp:47 VARIABLE mul_ln47_263 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_255_fu_14569_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_255 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U325 SOURCE encode.cpp:47 VARIABLE mul_ln47_264 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_256_fu_14777_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_256 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U364 SOURCE encode.cpp:47 VARIABLE mul_ln47_265 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_257_fu_14985_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_257 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U356 SOURCE encode.cpp:47 VARIABLE mul_ln47_266 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_258_fu_15193_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_258 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U381 SOURCE encode.cpp:47 VARIABLE mul_ln47_267 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_259_fu_15397_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_259 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U373 SOURCE encode.cpp:47 VARIABLE mul_ln47_268 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_260_fu_15605_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_260 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U320 SOURCE encode.cpp:47 VARIABLE mul_ln47_269 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_261_fu_15813_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_261 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U395 SOURCE encode.cpp:47 VARIABLE mul_ln47_270 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_262_fu_14179_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_262 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U310 SOURCE encode.cpp:47 VARIABLE mul_ln47_271 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_263_fu_14387_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_263 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U297 SOURCE encode.cpp:47 VARIABLE mul_ln47_272 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_264_fu_14595_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_264 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U365 SOURCE encode.cpp:47 VARIABLE mul_ln47_273 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_265_fu_14803_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_265 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U326 SOURCE encode.cpp:47 VARIABLE mul_ln47_274 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_266_fu_15011_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_266 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U396 SOURCE encode.cpp:47 VARIABLE mul_ln47_275 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_267_fu_15219_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_267 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U382 SOURCE encode.cpp:47 VARIABLE mul_ln47_276 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_268_fu_15423_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_268 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U366 SOURCE encode.cpp:47 VARIABLE mul_ln47_277 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_269_fu_15631_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_269 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U339 SOURCE encode.cpp:47 VARIABLE mul_ln47_278 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_270_fu_15839_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_270 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U327 SOURCE encode.cpp:47 VARIABLE mul_ln47_279 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_271_fu_14205_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_271 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U383 SOURCE encode.cpp:47 VARIABLE mul_ln47_280 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_272_fu_14413_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_272 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U374 SOURCE encode.cpp:47 VARIABLE mul_ln47_281 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_273_fu_14621_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_273 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U375 SOURCE encode.cpp:47 VARIABLE mul_ln47_282 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_274_fu_14829_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_274 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U342 SOURCE encode.cpp:47 VARIABLE mul_ln47_283 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_275_fu_15037_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_275 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U311 SOURCE encode.cpp:47 VARIABLE mul_ln47_284 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_276_fu_15245_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_276 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U384 SOURCE encode.cpp:47 VARIABLE mul_ln47_285 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_277_fu_15449_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_277 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U298 SOURCE encode.cpp:47 VARIABLE mul_ln47_286 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_278_fu_15657_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_278 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U303 SOURCE encode.cpp:47 VARIABLE mul_ln47_287 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_279_fu_15865_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_279 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U299 SOURCE encode.cpp:47 VARIABLE mul_ln47_288 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_280_fu_15947_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_280 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U300 SOURCE encode.cpp:47 VARIABLE mul_ln47_289 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_281_fu_16155_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_281 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U403 SOURCE encode.cpp:47 VARIABLE mul_ln47_290 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_282_fu_16363_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_282 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U328 SOURCE encode.cpp:47 VARIABLE mul_ln47_291 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_283_fu_16571_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_283 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U343 SOURCE encode.cpp:47 VARIABLE mul_ln47_292 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_284_fu_16779_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_284 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U287 SOURCE encode.cpp:47 VARIABLE mul_ln47_293 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_285_fu_16987_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_285 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21s_60_2_1_U354 SOURCE encode.cpp:47 VARIABLE mul_ln47_294 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_286_fu_17195_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_286 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U304 SOURCE encode.cpp:47 VARIABLE mul_ln47_295 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_287_fu_17399_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_287 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U303 SOURCE encode.cpp:47 VARIABLE mul_ln47_296 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_288_fu_17607_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_288 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U329 SOURCE encode.cpp:47 VARIABLE mul_ln47_297 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_289_fu_15973_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_289 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U397 SOURCE encode.cpp:47 VARIABLE mul_ln47_298 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_290_fu_16181_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_290 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U385 SOURCE encode.cpp:47 VARIABLE mul_ln47_299 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_291_fu_16389_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_291 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U398 SOURCE encode.cpp:47 VARIABLE mul_ln47_300 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_292_fu_16597_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_292 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U399 SOURCE encode.cpp:47 VARIABLE mul_ln47_301 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_293_fu_16805_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_293 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U378 SOURCE encode.cpp:47 VARIABLE mul_ln47_302 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_294_fu_17013_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_294 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U363 SOURCE encode.cpp:47 VARIABLE mul_ln47_303 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_295_fu_17221_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_295 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U358 SOURCE encode.cpp:47 VARIABLE mul_ln47_304 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_296_fu_17425_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_296 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U390 SOURCE encode.cpp:47 VARIABLE mul_ln47_305 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_297_fu_17633_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_297 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U312 SOURCE encode.cpp:47 VARIABLE mul_ln47_306 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_298_fu_15999_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_298 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U313 SOURCE encode.cpp:47 VARIABLE mul_ln47_307 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_299_fu_16207_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_299 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U301 SOURCE encode.cpp:47 VARIABLE mul_ln47_308 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_300_fu_16415_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_300 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U339 SOURCE encode.cpp:47 VARIABLE mul_ln47_309 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_301_fu_16623_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_301 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U391 SOURCE encode.cpp:47 VARIABLE mul_ln47_310 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_302_fu_16831_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_302 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U297 SOURCE encode.cpp:47 VARIABLE mul_ln47_311 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_303_fu_17039_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_303 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U305 SOURCE encode.cpp:47 VARIABLE mul_ln47_312 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_304_fu_17247_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_304 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U290 SOURCE encode.cpp:47 VARIABLE mul_ln47_313 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_305_fu_17451_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_305 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U319 SOURCE encode.cpp:47 VARIABLE mul_ln47_314 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_306_fu_17659_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_306 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U314 SOURCE encode.cpp:47 VARIABLE mul_ln47_315 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_307_fu_16025_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_307 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U367 SOURCE encode.cpp:47 VARIABLE mul_ln47_316 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_308_fu_16233_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_308 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U321 SOURCE encode.cpp:47 VARIABLE mul_ln47_317 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_309_fu_16441_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_309 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U298 SOURCE encode.cpp:47 VARIABLE mul_ln47_318 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_310_fu_16649_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_310 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U340 SOURCE encode.cpp:47 VARIABLE mul_ln47_319 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_311_fu_16857_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_311 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U392 SOURCE encode.cpp:47 VARIABLE mul_ln47_320 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_312_fu_17065_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_312 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U393 SOURCE encode.cpp:47 VARIABLE mul_ln47_321 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_313_fu_17273_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_313 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U306 SOURCE encode.cpp:47 VARIABLE mul_ln47_322 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_314_fu_17477_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_314 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U369 SOURCE encode.cpp:47 VARIABLE mul_ln47_323 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_315_fu_17685_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_315 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U360 SOURCE encode.cpp:47 VARIABLE mul_ln47_324 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_316_fu_16051_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_316 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U307 SOURCE encode.cpp:47 VARIABLE mul_ln47_325 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_317_fu_16259_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_317 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U394 SOURCE encode.cpp:47 VARIABLE mul_ln47_326 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_318_fu_16467_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_318 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U341 SOURCE encode.cpp:47 VARIABLE mul_ln47_327 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_319_fu_16675_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_319 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U379 SOURCE encode.cpp:47 VARIABLE mul_ln47_328 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_320_fu_16883_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_320 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U322 SOURCE encode.cpp:47 VARIABLE mul_ln47_329 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_321_fu_17091_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_321 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U408 SOURCE encode.cpp:47 VARIABLE mul_ln47_330 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_322_fu_17296_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_322 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U342 SOURCE encode.cpp:47 VARIABLE mul_ln47_331 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_323_fu_17503_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_323 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U339 SOURCE encode.cpp:47 VARIABLE mul_ln47_332 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_324_fu_17711_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_324 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U369 SOURCE encode.cpp:47 VARIABLE mul_ln47_333 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_325_fu_16077_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_325 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U364 SOURCE encode.cpp:47 VARIABLE mul_ln47_334 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_326_fu_16285_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_326 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U380 SOURCE encode.cpp:47 VARIABLE mul_ln47_335 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_327_fu_16493_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_327 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U308 SOURCE encode.cpp:47 VARIABLE mul_ln47_336 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_328_fu_16701_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_328 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U381 SOURCE encode.cpp:47 VARIABLE mul_ln47_337 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_329_fu_16909_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_329 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U382 SOURCE encode.cpp:47 VARIABLE mul_ln47_338 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_330_fu_17117_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_330 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U343 SOURCE encode.cpp:47 VARIABLE mul_ln47_339 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_331_fu_17321_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_331 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U299 SOURCE encode.cpp:47 VARIABLE mul_ln47_340 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_332_fu_17529_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_332 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U391 SOURCE encode.cpp:47 VARIABLE mul_ln47_341 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_333_fu_17737_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_333 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U300 SOURCE encode.cpp:47 VARIABLE mul_ln47_342 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_334_fu_16103_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_334 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U395 SOURCE encode.cpp:47 VARIABLE mul_ln47_343 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_335_fu_16311_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_335 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U359 SOURCE encode.cpp:47 VARIABLE mul_ln47_344 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_336_fu_16519_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_336 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U309 SOURCE encode.cpp:47 VARIABLE mul_ln47_345 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_337_fu_16727_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_337 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U310 SOURCE encode.cpp:47 VARIABLE mul_ln47_346 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_338_fu_16935_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_338 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U301 SOURCE encode.cpp:47 VARIABLE mul_ln47_347 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_339_fu_17143_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_339 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U311 SOURCE encode.cpp:47 VARIABLE mul_ln47_348 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_340_fu_17347_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_340 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U402 SOURCE encode.cpp:47 VARIABLE mul_ln47_349 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_341_fu_17555_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_341 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U320 SOURCE encode.cpp:47 VARIABLE mul_ln47_350 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_342_fu_17763_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_342 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U370 SOURCE encode.cpp:47 VARIABLE mul_ln47_351 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_343_fu_16129_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_343 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U312 SOURCE encode.cpp:47 VARIABLE mul_ln47_352 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_344_fu_16337_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_344 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U323 SOURCE encode.cpp:47 VARIABLE mul_ln47_353 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_345_fu_16545_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_345 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U324 SOURCE encode.cpp:47 VARIABLE mul_ln47_354 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_346_fu_16753_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_346 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U291 SOURCE encode.cpp:47 VARIABLE mul_ln47_355 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_347_fu_16961_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_347 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U403 SOURCE encode.cpp:47 VARIABLE mul_ln47_356 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_348_fu_17169_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_348 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U383 SOURCE encode.cpp:47 VARIABLE mul_ln47_357 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_349_fu_17373_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_349 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U313 SOURCE encode.cpp:47 VARIABLE mul_ln47_358 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_350_fu_17581_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_350 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U304 SOURCE encode.cpp:47 VARIABLE mul_ln47_359 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_351_fu_17789_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_351 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U302 SOURCE encode.cpp:47 VARIABLE mul_ln47_360 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_352_fu_17871_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_352 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U384 SOURCE encode.cpp:47 VARIABLE mul_ln47_361 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_353_fu_18079_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_353 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U314 SOURCE encode.cpp:47 VARIABLE mul_ln47_362 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_354_fu_18287_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_354 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U385 SOURCE encode.cpp:47 VARIABLE mul_ln47_363 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_355_fu_18495_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_355 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U371 SOURCE encode.cpp:47 VARIABLE mul_ln47_364 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_356_fu_18703_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_356 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U392 SOURCE encode.cpp:47 VARIABLE mul_ln47_365 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_357_fu_18911_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_357 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U377 SOURCE encode.cpp:47 VARIABLE mul_ln47_366 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_358_fu_19119_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_358 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U401 SOURCE encode.cpp:47 VARIABLE mul_ln47_367 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_359_fu_19327_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_359 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U363 SOURCE encode.cpp:47 VARIABLE mul_ln47_368 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_360_fu_19535_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_360 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U404 SOURCE encode.cpp:47 VARIABLE mul_ln47_369 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_361_fu_17897_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_361 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U315 SOURCE encode.cpp:47 VARIABLE mul_ln47_370 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_362_fu_18105_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_362 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U386 SOURCE encode.cpp:47 VARIABLE mul_ln47_371 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_363_fu_18313_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_363 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U325 SOURCE encode.cpp:47 VARIABLE mul_ln47_372 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_364_fu_18521_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_364 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U316 SOURCE encode.cpp:47 VARIABLE mul_ln47_373 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_365_fu_18729_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_365 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U378 SOURCE encode.cpp:47 VARIABLE mul_ln47_374 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_366_fu_18937_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_366 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U290 SOURCE encode.cpp:47 VARIABLE mul_ln47_375 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_367_fu_19145_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_367 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U321 SOURCE encode.cpp:47 VARIABLE mul_ln47_376 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_368_fu_19353_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_368 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U303 SOURCE encode.cpp:47 VARIABLE mul_ln47_377 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_369_fu_19561_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_369 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U326 SOURCE encode.cpp:47 VARIABLE mul_ln47_378 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_370_fu_17923_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_370 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U317 SOURCE encode.cpp:47 VARIABLE mul_ln47_379 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_371_fu_18131_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_371 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U327 SOURCE encode.cpp:47 VARIABLE mul_ln47_380 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_372_fu_18339_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_372 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U291 SOURCE encode.cpp:47 VARIABLE mul_ln47_381 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_373_fu_18547_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_373 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U379 SOURCE encode.cpp:47 VARIABLE mul_ln47_382 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_374_fu_18755_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_374 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U304 SOURCE encode.cpp:47 VARIABLE mul_ln47_383 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_375_fu_18963_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_375 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U380 SOURCE encode.cpp:47 VARIABLE mul_ln47_384 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_376_fu_19171_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_376 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U381 SOURCE encode.cpp:47 VARIABLE mul_ln47_385 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_377_fu_19379_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_377 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U304 SOURCE encode.cpp:47 VARIABLE mul_ln47_386 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_378_fu_19587_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_378 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U318 SOURCE encode.cpp:47 VARIABLE mul_ln47_387 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_379_fu_17949_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_379 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U328 SOURCE encode.cpp:47 VARIABLE mul_ln47_388 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_380_fu_18157_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_380 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U340 SOURCE encode.cpp:47 VARIABLE mul_ln47_389 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_381_fu_18365_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_381 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U341 SOURCE encode.cpp:47 VARIABLE mul_ln47_390 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_382_fu_18573_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_382 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U322 SOURCE encode.cpp:47 VARIABLE mul_ln47_391 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_383_fu_18781_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_383 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U342 SOURCE encode.cpp:47 VARIABLE mul_ln47_392 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_384_fu_18989_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_384 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U323 SOURCE encode.cpp:47 VARIABLE mul_ln47_393 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_385_fu_19197_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_385 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U324 SOURCE encode.cpp:47 VARIABLE mul_ln47_394 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_386_fu_19405_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_386 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U339 SOURCE encode.cpp:47 VARIABLE mul_ln47_395 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_387_fu_19613_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_387 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U396 SOURCE encode.cpp:47 VARIABLE mul_ln47_396 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_388_fu_17975_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_388 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U382 SOURCE encode.cpp:47 VARIABLE mul_ln47_397 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_389_fu_18183_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_389 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U383 SOURCE encode.cpp:47 VARIABLE mul_ln47_398 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_390_fu_18391_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_390 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U343 SOURCE encode.cpp:47 VARIABLE mul_ln47_399 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_391_fu_18599_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_391 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U296 SOURCE encode.cpp:47 VARIABLE mul_ln47_400 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_392_fu_18807_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_392 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U393 SOURCE encode.cpp:47 VARIABLE mul_ln47_401 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_393_fu_19015_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_393 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U394 SOURCE encode.cpp:47 VARIABLE mul_ln47_402 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_394_fu_19223_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_394 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U325 SOURCE encode.cpp:47 VARIABLE mul_ln47_403 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_395_fu_19431_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_395 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U290 SOURCE encode.cpp:47 VARIABLE mul_ln47_404 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_396_fu_19639_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_396 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U326 SOURCE encode.cpp:47 VARIABLE mul_ln47_405 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_397_fu_18001_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_397 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U384 SOURCE encode.cpp:47 VARIABLE mul_ln47_406 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_398_fu_18209_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_398 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U297 SOURCE encode.cpp:47 VARIABLE mul_ln47_407 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_399_fu_18417_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_399 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U344 SOURCE encode.cpp:47 VARIABLE mul_ln47_408 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_400_fu_18625_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_400 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U370 SOURCE encode.cpp:47 VARIABLE mul_ln47_409 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_401_fu_18833_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_401 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U305 SOURCE encode.cpp:47 VARIABLE mul_ln47_410 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_402_fu_19041_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_402 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U385 SOURCE encode.cpp:47 VARIABLE mul_ln47_411 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_403_fu_19249_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_403 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U292 SOURCE encode.cpp:47 VARIABLE mul_ln47_412 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_404_fu_19457_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_404 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U357 SOURCE encode.cpp:47 VARIABLE mul_ln47_413 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_405_fu_19665_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_405 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U327 SOURCE encode.cpp:47 VARIABLE mul_ln47_414 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_406_fu_18027_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_406 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U293 SOURCE encode.cpp:47 VARIABLE mul_ln47_415 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_407_fu_18235_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_407 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U395 SOURCE encode.cpp:47 VARIABLE mul_ln47_416 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_408_fu_18443_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_408 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U345 SOURCE encode.cpp:47 VARIABLE mul_ln47_417 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_409_fu_18651_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_409 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U402 SOURCE encode.cpp:47 VARIABLE mul_ln47_418 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_410_fu_18859_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_410 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U386 SOURCE encode.cpp:47 VARIABLE mul_ln47_419 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_411_fu_19067_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_411 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U346 SOURCE encode.cpp:47 VARIABLE mul_ln47_420 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_412_fu_19275_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_412 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U298 SOURCE encode.cpp:47 VARIABLE mul_ln47_421 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_413_fu_19483_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_413 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U376 SOURCE encode.cpp:47 VARIABLE mul_ln47_422 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_414_fu_19691_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_414 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U328 SOURCE encode.cpp:47 VARIABLE mul_ln47_423 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_415_fu_18053_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_415 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U294 SOURCE encode.cpp:47 VARIABLE mul_ln47_424 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_416_fu_18261_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_416 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U403 SOURCE encode.cpp:47 VARIABLE mul_ln47_425 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_417_fu_18469_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_417 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U404 SOURCE encode.cpp:47 VARIABLE mul_ln47_426 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_418_fu_18677_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_418 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U387 SOURCE encode.cpp:47 VARIABLE mul_ln47_427 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_419_fu_18885_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_419 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U306 SOURCE encode.cpp:47 VARIABLE mul_ln47_428 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_420_fu_19093_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_420 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U329 SOURCE encode.cpp:47 VARIABLE mul_ln47_429 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_421_fu_19301_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_421 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U371 SOURCE encode.cpp:47 VARIABLE mul_ln47_430 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_422_fu_19509_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_422 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U377 SOURCE encode.cpp:47 VARIABLE mul_ln47_431 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_423_fu_19717_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_423 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U295 SOURCE encode.cpp:47 VARIABLE mul_ln47_432 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_424_fu_19799_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_424 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U307 SOURCE encode.cpp:47 VARIABLE mul_ln47_433 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_425_fu_20007_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_425 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U308 SOURCE encode.cpp:47 VARIABLE mul_ln47_434 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_426_fu_20215_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_426 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U363 SOURCE encode.cpp:47 VARIABLE mul_ln47_435 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_427_fu_20423_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_427 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U309 SOURCE encode.cpp:47 VARIABLE mul_ln47_436 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_428_fu_20631_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_428 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U321 SOURCE encode.cpp:47 VARIABLE mul_ln47_437 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_429_fu_20835_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_429 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U296 SOURCE encode.cpp:47 VARIABLE mul_ln47_438 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_430_fu_21043_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_430 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U305 SOURCE encode.cpp:47 VARIABLE mul_ln47_439 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_431_fu_21251_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_431 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U380 SOURCE encode.cpp:47 VARIABLE mul_ln47_440 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_432_fu_21459_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_432 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U310 SOURCE encode.cpp:47 VARIABLE mul_ln47_441 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_433_fu_19825_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_433 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U347 SOURCE encode.cpp:47 VARIABLE mul_ln47_442 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_434_fu_20033_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_434 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U299 SOURCE encode.cpp:47 VARIABLE mul_ln47_443 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_435_fu_20241_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_435 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U348 SOURCE encode.cpp:47 VARIABLE mul_ln47_444 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_436_fu_20449_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_436 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U349 SOURCE encode.cpp:47 VARIABLE mul_ln47_445 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_437_fu_20654_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_437 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U297 SOURCE encode.cpp:47 VARIABLE mul_ln47_446 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_438_fu_20861_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_438 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U298 SOURCE encode.cpp:47 VARIABLE mul_ln47_447 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_439_fu_21069_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_439 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U392 SOURCE encode.cpp:47 VARIABLE mul_ln47_448 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_440_fu_21277_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_440 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U292 SOURCE encode.cpp:47 VARIABLE mul_ln47_449 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_441_fu_21485_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_441 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U396 SOURCE encode.cpp:47 VARIABLE mul_ln47_450 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_442_fu_19851_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_442 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U397 SOURCE encode.cpp:47 VARIABLE mul_ln47_451 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_443_fu_20059_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_443 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U388 SOURCE encode.cpp:47 VARIABLE mul_ln47_452 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_444_fu_20267_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_444 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U340 SOURCE encode.cpp:47 VARIABLE mul_ln47_453 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_445_fu_20475_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_445 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U306 SOURCE encode.cpp:47 VARIABLE mul_ln47_454 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_446_fu_20679_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_446 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U322 SOURCE encode.cpp:47 VARIABLE mul_ln47_455 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_447_fu_20887_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_447 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U307 SOURCE encode.cpp:47 VARIABLE mul_ln47_456 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_448_fu_21095_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_448 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U370 SOURCE encode.cpp:47 VARIABLE mul_ln47_457 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_449_fu_21303_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_449 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U334 SOURCE encode.cpp:47 VARIABLE mul_ln47_458 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_450_fu_21511_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_450 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U364 SOURCE encode.cpp:47 VARIABLE mul_ln47_459 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_451_fu_19877_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_451 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U405 SOURCE encode.cpp:47 VARIABLE mul_ln47_460 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_452_fu_20085_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_452 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U393 SOURCE encode.cpp:47 VARIABLE mul_ln47_461 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_453_fu_20293_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_453 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U376 SOURCE encode.cpp:47 VARIABLE mul_ln47_462 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_454_fu_20501_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_454 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U299 SOURCE encode.cpp:47 VARIABLE mul_ln47_463 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_455_fu_20705_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_455 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U323 SOURCE encode.cpp:47 VARIABLE mul_ln47_464 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_456_fu_20913_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_456 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U290 SOURCE encode.cpp:47 VARIABLE mul_ln47_465 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_457_fu_21121_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_457 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U371 SOURCE encode.cpp:47 VARIABLE mul_ln47_466 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_458_fu_21329_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_458 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U375 SOURCE encode.cpp:47 VARIABLE mul_ln47_467 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_459_fu_21537_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_459 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U360 SOURCE encode.cpp:47 VARIABLE mul_ln47_468 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_460_fu_19903_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_460 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U341 SOURCE encode.cpp:47 VARIABLE mul_ln47_469 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_461_fu_20111_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_461 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U300 SOURCE encode.cpp:47 VARIABLE mul_ln47_470 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_462_fu_20319_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_462 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U342 SOURCE encode.cpp:47 VARIABLE mul_ln47_471 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_463_fu_20527_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_463 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U394 SOURCE encode.cpp:47 VARIABLE mul_ln47_472 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_464_fu_20731_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_464 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U308 SOURCE encode.cpp:47 VARIABLE mul_ln47_473 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_465_fu_20939_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_465 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U395 SOURCE encode.cpp:47 VARIABLE mul_ln47_474 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_466_fu_21147_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_466 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U396 SOURCE encode.cpp:47 VARIABLE mul_ln47_475 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_467_fu_21355_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_467 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U381 SOURCE encode.cpp:47 VARIABLE mul_ln47_476 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_468_fu_21563_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_468 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U372 SOURCE encode.cpp:47 VARIABLE mul_ln47_477 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_469_fu_19929_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_469 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U309 SOURCE encode.cpp:47 VARIABLE mul_ln47_478 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_470_fu_20137_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_470 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U291 SOURCE encode.cpp:47 VARIABLE mul_ln47_479 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_471_fu_20345_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_471 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U324 SOURCE encode.cpp:47 VARIABLE mul_ln47_480 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_472_fu_20553_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_472 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U397 SOURCE encode.cpp:47 VARIABLE mul_ln47_481 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_473_fu_20757_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_473 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U377 SOURCE encode.cpp:47 VARIABLE mul_ln47_482 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_474_fu_20965_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_474 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U310 SOURCE encode.cpp:47 VARIABLE mul_ln47_483 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_475_fu_21173_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_475 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U301 SOURCE encode.cpp:47 VARIABLE mul_ln47_484 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_476_fu_21381_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_476 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U395 SOURCE encode.cpp:47 VARIABLE mul_ln47_485 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_477_fu_21589_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_477 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U311 SOURCE encode.cpp:47 VARIABLE mul_ln47_486 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_478_fu_19955_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_478 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U343 SOURCE encode.cpp:47 VARIABLE mul_ln47_487 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_479_fu_20163_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_479 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U325 SOURCE encode.cpp:47 VARIABLE mul_ln47_488 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_480_fu_20371_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_480 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U326 SOURCE encode.cpp:47 VARIABLE mul_ln47_489 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_481_fu_20579_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_481 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U398 SOURCE encode.cpp:47 VARIABLE mul_ln47_490 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_482_fu_20783_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_482 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U312 SOURCE encode.cpp:47 VARIABLE mul_ln47_491 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_483_fu_20991_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_483 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U327 SOURCE encode.cpp:47 VARIABLE mul_ln47_492 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_484_fu_21199_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_484 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U328 SOURCE encode.cpp:47 VARIABLE mul_ln47_493 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_485_fu_21407_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_485 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U344 SOURCE encode.cpp:47 VARIABLE mul_ln47_494 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_486_fu_21615_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_486 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U302 SOURCE encode.cpp:47 VARIABLE mul_ln47_495 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_487_fu_19981_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_487 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U329 SOURCE encode.cpp:47 VARIABLE mul_ln47_496 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_488_fu_20189_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_488 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U344 SOURCE encode.cpp:47 VARIABLE mul_ln47_497 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_489_fu_20397_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_489 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U330 SOURCE encode.cpp:47 VARIABLE mul_ln47_498 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_490_fu_20605_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_490 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U363 SOURCE encode.cpp:47 VARIABLE mul_ln47_499 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_491_fu_20809_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_491 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U373 SOURCE encode.cpp:47 VARIABLE mul_ln47_500 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_492_fu_21017_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_492 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U399 SOURCE encode.cpp:47 VARIABLE mul_ln47_501 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_493_fu_21225_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_493 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U319 SOURCE encode.cpp:47 VARIABLE mul_ln47_502 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_494_fu_21433_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_494 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U335 SOURCE encode.cpp:47 VARIABLE mul_ln47_503 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_495_fu_21641_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_495 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U378 SOURCE encode.cpp:47 VARIABLE mul_ln47_504 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_496_fu_21723_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_496 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U331 SOURCE encode.cpp:47 VARIABLE mul_ln47_505 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_497_fu_21931_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_497 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U332 SOURCE encode.cpp:47 VARIABLE mul_ln47_506 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_498_fu_22139_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_498 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U379 SOURCE encode.cpp:47 VARIABLE mul_ln47_507 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_499_fu_22347_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_499 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U313 SOURCE encode.cpp:47 VARIABLE mul_ln47_508 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_500_fu_22555_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_500 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U305 SOURCE encode.cpp:47 VARIABLE mul_ln47_509 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_501_fu_22763_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_501 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U306 SOURCE encode.cpp:47 VARIABLE mul_ln47_510 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_502_fu_22971_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_502 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U320 SOURCE encode.cpp:47 VARIABLE mul_ln47_511 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_503_fu_23175_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_503 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U310 SOURCE encode.cpp:47 VARIABLE mul_ln47_512 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_504_fu_23379_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_504 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U400 SOURCE encode.cpp:47 VARIABLE mul_ln47_513 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_505_fu_21749_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_505 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U333 SOURCE encode.cpp:47 VARIABLE mul_ln47_514 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_506_fu_21957_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_506 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U358 SOURCE encode.cpp:47 VARIABLE mul_ln47_515 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_507_fu_22165_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_507 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U364 SOURCE encode.cpp:47 VARIABLE mul_ln47_516 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_508_fu_22373_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_508 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U340 SOURCE encode.cpp:47 VARIABLE mul_ln47_517 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_509_fu_22581_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_509 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U390 SOURCE encode.cpp:47 VARIABLE mul_ln47_518 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_510_fu_22789_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_510 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U378 SOURCE encode.cpp:47 VARIABLE mul_ln47_519 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_511_fu_22997_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_511 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U284 SOURCE encode.cpp:47 VARIABLE mul_ln47_520 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_512_fu_23201_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_512 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U311 SOURCE encode.cpp:47 VARIABLE mul_ln47_521 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_513_fu_23405_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_513 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U314 SOURCE encode.cpp:47 VARIABLE mul_ln47_522 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_514_fu_21775_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_514 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U374 SOURCE encode.cpp:47 VARIABLE mul_ln47_523 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_515_fu_21983_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_515 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U296 SOURCE encode.cpp:47 VARIABLE mul_ln47_524 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_516_fu_22191_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_516 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U321 SOURCE encode.cpp:47 VARIABLE mul_ln47_525 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_517_fu_22399_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_517 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U307 SOURCE encode.cpp:47 VARIABLE mul_ln47_526 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_518_fu_22607_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_518 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U322 SOURCE encode.cpp:47 VARIABLE mul_ln47_527 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_519_fu_22815_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_519 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U323 SOURCE encode.cpp:47 VARIABLE mul_ln47_528 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_520_fu_23023_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_520 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U324 SOURCE encode.cpp:47 VARIABLE mul_ln47_529 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_521_fu_23227_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_521 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U336 SOURCE encode.cpp:47 VARIABLE mul_ln47_530 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_522_fu_23431_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_522 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U315 SOURCE encode.cpp:47 VARIABLE mul_ln47_531 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_523_fu_21801_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_523 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U379 SOURCE encode.cpp:47 VARIABLE mul_ln47_532 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_524_fu_22009_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_524 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U391 SOURCE encode.cpp:47 VARIABLE mul_ln47_533 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_525_fu_22217_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_525 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U392 SOURCE encode.cpp:47 VARIABLE mul_ln47_534 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_526_fu_22425_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_526 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U325 SOURCE encode.cpp:47 VARIABLE mul_ln47_535 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_527_fu_22633_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_527 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U291 SOURCE encode.cpp:47 VARIABLE mul_ln47_536 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_528_fu_22841_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_528 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U364 SOURCE encode.cpp:47 VARIABLE mul_ln47_537 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_529_fu_23049_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_529 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U380 SOURCE encode.cpp:47 VARIABLE mul_ln47_538 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_530_fu_23253_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_530 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U396 SOURCE encode.cpp:47 VARIABLE mul_ln47_539 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_531_fu_23457_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_531 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U381 SOURCE encode.cpp:47 VARIABLE mul_ln47_540 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_532_fu_21827_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_532 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U393 SOURCE encode.cpp:47 VARIABLE mul_ln47_541 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_533_fu_22035_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_533 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U382 SOURCE encode.cpp:47 VARIABLE mul_ln47_542 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_534_fu_22243_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_534 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U326 SOURCE encode.cpp:47 VARIABLE mul_ln47_543 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_535_fu_22451_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_535 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U327 SOURCE encode.cpp:47 VARIABLE mul_ln47_544 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_536_fu_22659_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_536 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U297 SOURCE encode.cpp:47 VARIABLE mul_ln47_545 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_537_fu_22867_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_537 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U408 SOURCE encode.cpp:47 VARIABLE mul_ln47_546 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_538_fu_23072_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_538 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U409 SOURCE encode.cpp:47 VARIABLE mul_ln47_547 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_539_fu_23276_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_539 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U337 SOURCE encode.cpp:47 VARIABLE mul_ln47_548 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_540_fu_23483_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_540 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U328 SOURCE encode.cpp:47 VARIABLE mul_ln47_549 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_541_fu_21853_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_541 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U308 SOURCE encode.cpp:47 VARIABLE mul_ln47_550 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_542_fu_22061_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_542 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U329 SOURCE encode.cpp:47 VARIABLE mul_ln47_551 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_543_fu_22269_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_543 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U341 SOURCE encode.cpp:47 VARIABLE mul_ln47_552 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_544_fu_22477_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_544 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U369 SOURCE encode.cpp:47 VARIABLE mul_ln47_553 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_545_fu_22685_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_545 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U330 SOURCE encode.cpp:47 VARIABLE mul_ln47_554 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_546_fu_22893_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_546 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U331 SOURCE encode.cpp:47 VARIABLE mul_ln47_555 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_547_fu_23097_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_547 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U370 SOURCE encode.cpp:47 VARIABLE mul_ln47_556 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_548_fu_23301_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_548 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U338 SOURCE encode.cpp:47 VARIABLE mul_ln47_557 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_549_fu_23509_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_549 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U342 SOURCE encode.cpp:47 VARIABLE mul_ln47_558 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_550_fu_21879_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_550 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U298 SOURCE encode.cpp:47 VARIABLE mul_ln47_559 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_551_fu_22087_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_551 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U292 SOURCE encode.cpp:47 VARIABLE mul_ln47_560 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_552_fu_22295_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_552 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U309 SOURCE encode.cpp:47 VARIABLE mul_ln47_561 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_553_fu_22503_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_553 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U383 SOURCE encode.cpp:47 VARIABLE mul_ln47_562 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_554_fu_22711_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_554 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U332 SOURCE encode.cpp:47 VARIABLE mul_ln47_563 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_555_fu_22919_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_555 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U360 SOURCE encode.cpp:47 VARIABLE mul_ln47_564 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_556_fu_23123_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_556 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U287 SOURCE encode.cpp:47 VARIABLE mul_ln47_565 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_557_fu_23327_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_557 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U300 SOURCE encode.cpp:47 VARIABLE mul_ln47_566 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_558_fu_23535_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_558 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U384 SOURCE encode.cpp:47 VARIABLE mul_ln47_567 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_559_fu_21905_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_559 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U385 SOURCE encode.cpp:47 VARIABLE mul_ln47_568 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_560_fu_22113_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_560 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U394 SOURCE encode.cpp:47 VARIABLE mul_ln47_569 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_561_fu_22321_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_561 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U333 SOURCE encode.cpp:47 VARIABLE mul_ln47_570 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_562_fu_22529_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_562 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U343 SOURCE encode.cpp:47 VARIABLE mul_ln47_571 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_563_fu_22737_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_563 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U334 SOURCE encode.cpp:47 VARIABLE mul_ln47_572 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_564_fu_22945_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_564 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U293 SOURCE encode.cpp:47 VARIABLE mul_ln47_573 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_565_fu_23149_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_565 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U299 SOURCE encode.cpp:47 VARIABLE mul_ln47_574 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_566_fu_23353_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_566 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U397 SOURCE encode.cpp:47 VARIABLE mul_ln47_575 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_567_fu_23561_p2 SOURCE encode.cpp:47 VARIABLE add_ln47_567 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_fu_23636_p2 SOURCE encode.cpp:63 VARIABLE a LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_23641_p2 SOURCE ./activation.h:7 VARIABLE add_ln7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_1_fu_23664_p2 SOURCE encode.cpp:63 VARIABLE a_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_1_fu_23669_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_2_fu_23692_p2 SOURCE encode.cpp:63 VARIABLE a_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_2_fu_23697_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_3_fu_23720_p2 SOURCE encode.cpp:63 VARIABLE a_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_3_fu_23725_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_4_fu_23748_p2 SOURCE encode.cpp:63 VARIABLE a_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_4_fu_23753_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_5_fu_23776_p2 SOURCE encode.cpp:63 VARIABLE a_5 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_5_fu_23781_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_5 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_6_fu_23804_p2 SOURCE encode.cpp:63 VARIABLE a_6 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_6_fu_23809_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_6 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_7_fu_23832_p2 SOURCE encode.cpp:63 VARIABLE a_7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_7_fu_23837_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_4242_p2 SOURCE encode.cpp:15 VARIABLE add_ln15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 492 BRAM 0 URAM 0}} pool3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_729_p2 SOURCE encode.cpp:79 VARIABLE add_ln79 LOOP PHeight_PWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_755_p2 SOURCE encode.cpp:79 VARIABLE add_ln79_1 LOOP PHeight_PWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_839_p2 SOURCE encode.cpp:80 VARIABLE add_ln80 LOOP PHeight_PWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} encode {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv1_out_U SOURCE encode.cpp:167 VARIABLE conv1_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool1_out_U SOURCE encode.cpp:169 VARIABLE pool1_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv2_out_U SOURCE encode.cpp:171 VARIABLE conv2_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool2_out_U SOURCE encode.cpp:173 VARIABLE pool2_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv3_out_U SOURCE encode.cpp:175 VARIABLE conv3_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 1212 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.701 seconds; current allocated memory: 1015.301 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for encode.
INFO: [VLOG 209-307] Generating Verilog RTL for encode.
Execute       syn_report -model encode -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.61 MHz
Command     autosyn done; 288.462 sec.
Command   csynth_design done; 387.978 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 299 seconds. CPU system time: 22 seconds. Elapsed time: 387.978 seconds; current allocated memory: 929.629 MB.
Command ap_source done; 389.154 sec.
Execute cleanup_all 
Command cleanup_all done; 0.324 sec.
INFO-FLOW: Workspace C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1 opened at Wed Jan 31 13:13:38 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010iclg225-1L 
Execute       create_platform xc7z010iclg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.558 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.123 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.698 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -disable_deadlock_detection=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -disable_deadlock_detection=1
Execute     config_cosim -disable_deadlock_detection=1 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -enable_dataflow_profiling=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_dataflow_profiling=1
Execute     config_cosim -enable_dataflow_profiling=1 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -enable_fifo_sizing=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_fifo_sizing=1
Execute     config_cosim -enable_fifo_sizing=1 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Command   open_solution done; 0.853 sec.
Execute   set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
Execute     create_platform xc7z010iclg225-1L -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.138 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -disable_deadlock_detection -enable_dataflow_profiling -enable_fifo_sizing -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -disable_deadlock_detection -enable_dataflow_profiling -enable_fifo_sizing -tool xsim -trace_level all -wave_debug 
Execute   cosim_design -wave_debug -disable_deadlock_detection -enable_dataflow_profiling -enable_fifo_sizing -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -disable_deadlock_detection -enable_dataflow_profiling -enable_fifo_sizing -trace_level all 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/ADMIN/GithubClonedRepo/encode1/encode_test.cpp C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/./sim/autowrap/testbench/encode_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/./sim/autowrap/testbench/encode_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/./sim/autowrap/testbench/encode_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.513 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/ADMIN/GithubClonedRepo/encode1/encode.cpp C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/./sim/autowrap/testbench/encode.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/./sim/autowrap/testbench/encode.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/./sim/autowrap/testbench/encode.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.683 sec.
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.708 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.DependenceCheck.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/encode1/LSI_encoder/solution1/.autopilot/db/encode.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source fifo_sizing.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
