Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_top_controller_func_impl xil_defaultlib.tb_top_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3290] entity port 'setpoint_in' does not match with type sfixed of component port [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sim_1/new/tb_top_controller.vhd:46]
ERROR: [VRFC 10-3290] entity port 'yk_in' does not match with type sfixed of component port [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sim_1/new/tb_top_controller.vhd:47]
ERROR: [VRFC 10-3290] entity port 'uk_out' does not match with type sfixed of component port [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sim_1/new/tb_top_controller.vhd:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
