--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf
-ucf OExp01.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.08 2012-12-17)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5096 paths analyzed, 494 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.607ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_28 (SLICE_X38Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_3/clkdiv_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.232ns (Levels of Logic = 0)
  Clock Path Skew:      -0.340ns (0.990 - 1.330)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_3/clkdiv_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y33.DQ     Tcko                  0.223   XLXN_274
                                                       XLXI_2/rst
    SLICE_X38Y68.SR      net (fanout=318)      2.855   XLXN_274
    SLICE_X38Y68.CLK     Trck                  0.154   XLXI_3/clkdiv<31>
                                                       XLXI_3/clkdiv_28
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.377ns logic, 2.855ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_29 (SLICE_X38Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_3/clkdiv_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.232ns (Levels of Logic = 0)
  Clock Path Skew:      -0.340ns (0.990 - 1.330)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_3/clkdiv_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y33.DQ     Tcko                  0.223   XLXN_274
                                                       XLXI_2/rst
    SLICE_X38Y68.SR      net (fanout=318)      2.855   XLXN_274
    SLICE_X38Y68.CLK     Trck                  0.154   XLXI_3/clkdiv<31>
                                                       XLXI_3/clkdiv_29
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.377ns logic, 2.855ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_30 (SLICE_X38Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_3/clkdiv_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.232ns (Levels of Logic = 0)
  Clock Path Skew:      -0.340ns (0.990 - 1.330)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_3/clkdiv_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y33.DQ     Tcko                  0.223   XLXN_274
                                                       XLXI_2/rst
    SLICE_X38Y68.SR      net (fanout=318)      2.855   XLXN_274
    SLICE_X38Y68.CLK     Trck                  0.154   XLXI_3/clkdiv<31>
                                                       XLXI_3/clkdiv_30
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.377ns logic, 2.855ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/S_0 (SLICE_X30Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/S_0_1 (FF)
  Destination:          XLXI_6/P7SEG/S_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/S_0_1 to XLXI_6/P7SEG/S_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y68.AMUX    Tshcko                0.129   XLXI_6/P7SEG/S<1>
                                                       XLXI_6/P7SEG/S_0_1
    SLICE_X30Y68.A6      net (fanout=1)        0.056   XLXI_6/P7SEG/S_0_1
    SLICE_X30Y68.CLK     Tah         (-Th)     0.032   XLXI_6/P7SEG/S<1>
                                                       XLXI_6/P7SEG/state[1]_PWR_13_o_select_17_OUT<0>1
                                                       XLXI_6/P7SEG/S_0
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.097ns logic, 0.056ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/SW_OK_6 (SLICE_X91Y54.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/SW_OK_6 (FF)
  Destination:          XLXI_2/SW_OK_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/SW_OK_6 to XLXI_2/SW_OK_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y54.DQ      Tcko                  0.100   SW_OK<6>
                                                       XLXI_2/SW_OK_6
    SLICE_X91Y54.D6      net (fanout=91)       0.101   SW_OK<6>
    SLICE_X91Y54.CLK     Tah         (-Th)     0.033   SW_OK<6>
                                                       XLXI_2/SW_OK_6_dpot1
                                                       XLXI_2/SW_OK_6
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.067ns logic, 0.101ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/EN (SLICE_X31Y68.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/Go_1 (FF)
  Destination:          XLXI_6/P7SEG/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/Go_1 to XLXI_6/P7SEG/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y68.CMUX    Tshcko                0.127   SEGEN_OBUF
                                                       XLXI_6/P7SEG/Go_1
    SLICE_X31Y68.B5      net (fanout=4)        0.098   XLXI_6/P7SEG/Go<1>
    SLICE_X31Y68.CLK     Tah         (-Th)     0.032   SEGEN_OBUF
                                                       XLXI_6/P7SEG/state[1]_Go[1]_Select_16_o1
                                                       XLXI_6/P7SEG/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.193ns (0.095ns logic, 0.098ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.607|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5096 paths, 0 nets, and 642 connections

Design statistics:
   Minimum period:   3.607ns{1}   (Maximum frequency: 277.239MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 01 16:50:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 784 MB



