Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Apr 16 23:59:26 2023
| Host         : beepboop running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.228ns  (logic 4.015ns (64.476%)  route 2.212ns (35.524%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.785     7.045    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X105Y88        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y88        FDCE (Prop_fdce_C_Q)         0.459     7.504 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.212     9.717    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.273 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.273    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.228ns  (logic 4.015ns (64.476%)  route 2.212ns (35.524%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.785     7.045    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X105Y88        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y88        FDCE (Prop_fdce_C_Q)         0.459     7.504 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.212     9.717    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.273 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.273    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.558ns  (logic 1.640ns (64.096%)  route 0.918ns (35.904%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.879     3.126    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X105Y88        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y88        FDCE (Prop_fdce_C_Q)         0.182     3.308 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.918     4.227    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.458     5.684 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.684    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.558ns  (logic 1.640ns (64.096%)  route 0.918ns (35.904%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.879     3.126    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X105Y88        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y88        FDCE (Prop_fdce_C_Q)         0.182     3.308 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.918     4.227    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.458     5.684 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.684    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             9.348ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.197ns  (logic 0.419ns (35.018%)  route 0.778ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        -8.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419   107.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.778   108.305    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)       -0.189   117.653    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        117.653    
                         arrival time                        -108.305    
  -------------------------------------------------------------------
                         slack                                  9.348    

Slack (MET) :             9.348ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.197ns  (logic 0.419ns (35.018%)  route 0.778ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        -8.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419   107.527 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.778   108.305    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X102Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)       -0.189   117.653    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        117.653    
                         arrival time                        -108.305    
  -------------------------------------------------------------------
                         slack                                  9.348    

Slack (MET) :             9.371ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.165ns  (logic 0.419ns (35.979%)  route 0.746ns (64.021%))
  Logic Levels:           0  
  Clock Path Skew:        -8.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.106ns = ( 107.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846   107.106    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.419   107.525 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.746   108.271    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X104Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X104Y74        FDCE (Setup_fdce_C_D)       -0.200   117.642    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        117.642    
                         arrival time                        -108.271    
  -------------------------------------------------------------------
                         slack                                  9.371    

Slack (MET) :             9.371ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.165ns  (logic 0.419ns (35.979%)  route 0.746ns (64.021%))
  Logic Levels:           0  
  Clock Path Skew:        -8.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.106ns = ( 107.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846   107.106    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.419   107.525 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.746   108.271    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X104Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X104Y74        FDCE (Setup_fdce_C_D)       -0.200   117.642    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        117.642    
                         arrival time                        -108.271    
  -------------------------------------------------------------------
                         slack                                  9.371    

Slack (MET) :             9.424ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.153ns  (logic 0.419ns (36.346%)  route 0.734ns (63.654%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 118.521 - 120.000 ) 
    Source Clock Delay      (SCD):    7.106ns = ( 107.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846   107.106    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.419   107.525 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.734   108.259    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X106Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.666   118.521    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   118.521    
                         clock uncertainty           -0.605   117.916    
    SLICE_X106Y74        FDCE (Setup_fdce_C_D)       -0.233   117.683    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        117.683    
                         arrival time                        -108.259    
  -------------------------------------------------------------------
                         slack                                  9.424    

Slack (MET) :             9.424ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.153ns  (logic 0.419ns (36.346%)  route 0.734ns (63.654%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 118.521 - 120.000 ) 
    Source Clock Delay      (SCD):    7.106ns = ( 107.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846   107.106    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.419   107.525 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.734   108.259    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X106Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.666   118.521    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   118.521    
                         clock uncertainty           -0.605   117.916    
    SLICE_X106Y74        FDCE (Setup_fdce_C_D)       -0.233   117.683    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        117.683    
                         arrival time                        -108.259    
  -------------------------------------------------------------------
                         slack                                  9.424    

Slack (MET) :             9.460ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.291ns  (logic 0.456ns (35.319%)  route 0.835ns (64.681%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.456   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.835   108.402    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X112Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X112Y76        FDCE (Setup_fdce_C_D)       -0.059   117.862    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        117.862    
                         arrival time                        -108.402    
  -------------------------------------------------------------------
                         slack                                  9.460    

Slack (MET) :             9.460ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.291ns  (logic 0.456ns (35.319%)  route 0.835ns (64.681%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.456   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.835   108.402    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X112Y76        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X112Y76        FDCE (Setup_fdce_C_D)       -0.059   117.862    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        117.862    
                         arrival time                        -108.402    
  -------------------------------------------------------------------
                         slack                                  9.460    

Slack (MET) :             9.461ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.240ns  (logic 0.518ns (41.760%)  route 0.722ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 118.450 - 120.000 ) 
    Source Clock Delay      (SCD):    7.112ns = ( 107.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.852   107.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDCE (Prop_fdce_C_Q)         0.518   107.630 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.722   108.353    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X102Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.595   118.450    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   118.450    
                         clock uncertainty           -0.605   117.845    
    SLICE_X102Y72        FDCE (Setup_fdce_C_D)       -0.031   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -108.353    
  -------------------------------------------------------------------
                         slack                                  9.461    

Slack (MET) :             9.461ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.240ns  (logic 0.518ns (41.760%)  route 0.722ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 118.450 - 120.000 ) 
    Source Clock Delay      (SCD):    7.112ns = ( 107.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.852   107.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDCE (Prop_fdce_C_Q)         0.518   107.630 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.722   108.353    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X102Y72        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.595   118.450    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   118.450    
                         clock uncertainty           -0.605   117.845    
    SLICE_X102Y72        FDCE (Setup_fdce_C_D)       -0.031   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -108.353    
  -------------------------------------------------------------------
                         slack                                  9.461    

Slack (MET) :             9.461ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.243ns  (logic 0.518ns (41.663%)  route 0.725ns (58.337%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 118.450 - 120.000 ) 
    Source Clock Delay      (SCD):    7.112ns = ( 107.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.852   107.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDCE (Prop_fdce_C_Q)         0.518   107.630 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.725   108.356    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X102Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.595   118.450    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   118.450    
                         clock uncertainty           -0.605   117.845    
    SLICE_X102Y72        FDCE (Setup_fdce_C_D)       -0.028   117.817    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        117.817    
                         arrival time                        -108.356    
  -------------------------------------------------------------------
                         slack                                  9.461    

Slack (MET) :             9.461ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.243ns  (logic 0.518ns (41.663%)  route 0.725ns (58.337%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 118.450 - 120.000 ) 
    Source Clock Delay      (SCD):    7.112ns = ( 107.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.852   107.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDCE (Prop_fdce_C_Q)         0.518   107.630 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.725   108.356    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X102Y72        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.595   118.450    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   118.450    
                         clock uncertainty           -0.605   117.845    
    SLICE_X102Y72        FDCE (Setup_fdce_C_D)       -0.028   117.817    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        117.817    
                         arrival time                        -108.356    
  -------------------------------------------------------------------
                         slack                                  9.461    

Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.243ns  (logic 0.518ns (41.676%)  route 0.725ns (58.324%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 118.450 - 120.000 ) 
    Source Clock Delay      (SCD):    7.112ns = ( 107.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.852   107.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDCE (Prop_fdce_C_Q)         0.518   107.630 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.725   108.355    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X102Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.595   118.450    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   118.450    
                         clock uncertainty           -0.605   117.845    
    SLICE_X102Y72        FDCE (Setup_fdce_C_D)       -0.028   117.817    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        117.817    
                         arrival time                        -108.355    
  -------------------------------------------------------------------
                         slack                                  9.462    

Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.243ns  (logic 0.518ns (41.676%)  route 0.725ns (58.324%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 118.450 - 120.000 ) 
    Source Clock Delay      (SCD):    7.112ns = ( 107.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.852   107.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDCE (Prop_fdce_C_Q)         0.518   107.630 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.725   108.355    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X102Y72        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.595   118.450    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   118.450    
                         clock uncertainty           -0.605   117.845    
    SLICE_X102Y72        FDCE (Setup_fdce_C_D)       -0.028   117.817    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        117.817    
                         arrival time                        -108.355    
  -------------------------------------------------------------------
                         slack                                  9.462    

Slack (MET) :             9.523ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.168ns  (logic 0.456ns (39.038%)  route 0.712ns (60.962%))
  Logic Levels:           0  
  Clock Path Skew:        -8.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 118.450 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.456   107.564 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.712   108.277    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X102Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.595   118.450    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   118.450    
                         clock uncertainty           -0.605   117.845    
    SLICE_X102Y72        FDCE (Setup_fdce_C_D)       -0.045   117.800    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        117.800    
                         arrival time                        -108.277    
  -------------------------------------------------------------------
                         slack                                  9.523    

Slack (MET) :             9.523ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.168ns  (logic 0.456ns (39.038%)  route 0.712ns (60.962%))
  Logic Levels:           0  
  Clock Path Skew:        -8.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 118.450 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.456   107.564 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.712   108.277    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X102Y72        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.595   118.450    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   118.450    
                         clock uncertainty           -0.605   117.845    
    SLICE_X102Y72        FDCE (Setup_fdce_C_D)       -0.045   117.800    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        117.800    
                         arrival time                        -108.277    
  -------------------------------------------------------------------
                         slack                                  9.523    

Slack (MET) :             9.531ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.430%)  route 0.644ns (60.570%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.419   107.447 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.644   108.091    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X104Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X104Y74        FDCE (Setup_fdce_C_D)       -0.220   117.622    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                        -108.091    
  -------------------------------------------------------------------
                         slack                                  9.531    

Slack (MET) :             9.531ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.430%)  route 0.644ns (60.570%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.419   107.447 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.644   108.091    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X104Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X104Y74        FDCE (Setup_fdce_C_D)       -0.220   117.622    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        117.622    
                         arrival time                        -108.091    
  -------------------------------------------------------------------
                         slack                                  9.531    

Slack (MET) :             9.543ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.121%)  route 0.625ns (59.879%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.114ns = ( 107.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.854   107.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.419   107.533 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.625   108.159    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X109Y71        FDCE (Setup_fdce_C_D)       -0.219   117.702    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        117.702    
                         arrival time                        -108.159    
  -------------------------------------------------------------------
                         slack                                  9.543    

Slack (MET) :             9.543ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.121%)  route 0.625ns (59.879%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.114ns = ( 107.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.854   107.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.419   107.533 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.625   108.159    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X109Y71        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X109Y71        FDCE (Setup_fdce_C_D)       -0.219   117.702    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        117.702    
                         arrival time                        -108.159    
  -------------------------------------------------------------------
                         slack                                  9.543    

Slack (MET) :             9.578ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.202ns  (logic 0.456ns (37.946%)  route 0.746ns (62.054%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 118.523 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.456   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.746   108.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.668   118.523    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   118.523    
                         clock uncertainty           -0.605   117.918    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.028   117.890    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        117.890    
                         arrival time                        -108.312    
  -------------------------------------------------------------------
                         slack                                  9.578    

Slack (MET) :             9.578ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.202ns  (logic 0.456ns (37.946%)  route 0.746ns (62.054%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 118.523 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.456   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.746   108.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X108Y73        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.668   118.523    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   118.523    
                         clock uncertainty           -0.605   117.918    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.028   117.890    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        117.890    
                         arrival time                        -108.312    
  -------------------------------------------------------------------
                         slack                                  9.578    

Slack (MET) :             9.601ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.372%)  route 0.646ns (58.628%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.114ns = ( 107.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.854   107.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.456   107.570 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.646   108.217    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X109Y71        FDCE (Setup_fdce_C_D)       -0.103   117.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        117.818    
                         arrival time                        -108.217    
  -------------------------------------------------------------------
                         slack                                  9.601    

Slack (MET) :             9.601ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.372%)  route 0.646ns (58.628%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.114ns = ( 107.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.854   107.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.456   107.570 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.646   108.217    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X109Y71        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X109Y71        FDCE (Setup_fdce_C_D)       -0.103   117.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        117.818    
                         arrival time                        -108.217    
  -------------------------------------------------------------------
                         slack                                  9.601    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.950ns  (logic 0.419ns (44.094%)  route 0.531ns (55.906%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.114ns = ( 107.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.854   107.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.419   107.533 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.531   108.065    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X109Y71        FDCE (Setup_fdce_C_D)       -0.233   117.688    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        117.688    
                         arrival time                        -108.065    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.950ns  (logic 0.419ns (44.094%)  route 0.531ns (55.906%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.114ns = ( 107.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.854   107.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.419   107.533 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.531   108.065    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X109Y71        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X109Y71        FDCE (Setup_fdce_C_D)       -0.233   117.688    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        117.688    
                         arrival time                        -108.065    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.653ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.556%)  route 0.501ns (54.444%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.419   107.529 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.501   108.030    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.236   117.683    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        117.683    
                         arrival time                        -108.030    
  -------------------------------------------------------------------
                         slack                                  9.653    

Slack (MET) :             9.653ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.556%)  route 0.501ns (54.444%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.419   107.529 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.501   108.030    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X110Y75        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.236   117.683    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        117.683    
                         arrival time                        -108.030    
  -------------------------------------------------------------------
                         slack                                  9.653    

Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.044%)  route 0.532ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 118.523 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.419   107.529 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.532   108.062    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.668   118.523    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   118.523    
                         clock uncertainty           -0.605   117.918    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.200   117.718    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        117.718    
                         arrival time                        -108.062    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.044%)  route 0.532ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 118.523 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.419   107.529 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.532   108.062    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X108Y73        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.668   118.523    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   118.523    
                         clock uncertainty           -0.605   117.918    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.200   117.718    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        117.718    
                         arrival time                        -108.062    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.669ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.949ns  (logic 0.419ns (44.134%)  route 0.530ns (55.866%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 118.523 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.419   107.529 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.530   108.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.668   118.523    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   118.523    
                         clock uncertainty           -0.605   117.918    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.189   117.729    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        117.729    
                         arrival time                        -108.060    
  -------------------------------------------------------------------
                         slack                                  9.669    

Slack (MET) :             9.669ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.949ns  (logic 0.419ns (44.134%)  route 0.530ns (55.866%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 118.523 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.419   107.529 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.530   108.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X108Y73        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.668   118.523    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   118.523    
                         clock uncertainty           -0.605   117.918    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.189   117.729    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        117.729    
                         arrival time                        -108.060    
  -------------------------------------------------------------------
                         slack                                  9.669    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.107%)  route 0.627ns (57.893%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.627   108.191    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.058   117.861    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        117.861    
                         arrival time                        -108.191    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.107%)  route 0.627ns (57.893%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.627   108.191    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X110Y75        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.058   117.861    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        117.861    
                         arrival time                        -108.191    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.124ns  (logic 0.456ns (40.564%)  route 0.668ns (59.436%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.111ns = ( 107.111 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.851   107.111    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X111Y77        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDCE (Prop_fdce_C_Q)         0.456   107.567 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.668   108.236    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X112Y77        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X112Y77        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X112Y77        FDCE (Setup_fdce_C_D)       -0.016   117.906    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        117.906    
                         arrival time                        -108.236    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.124ns  (logic 0.456ns (40.564%)  route 0.668ns (59.436%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.111ns = ( 107.111 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.851   107.111    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X111Y77        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDCE (Prop_fdce_C_Q)         0.456   107.567 f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.668   108.236    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X112Y77        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X112Y77        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X112Y77        FDCE (Setup_fdce_C_D)       -0.016   117.906    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        117.906    
                         arrival time                        -108.236    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.693ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.012ns  (logic 0.456ns (45.078%)  route 0.556ns (54.922%))
  Logic Levels:           0  
  Clock Path Skew:        -8.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.106ns = ( 107.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846   107.106    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.456   107.562 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.556   108.118    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X104Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X104Y75        FDCE (Setup_fdce_C_D)       -0.031   117.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        117.811    
                         arrival time                        -108.118    
  -------------------------------------------------------------------
                         slack                                  9.693    

Slack (MET) :             9.693ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.012ns  (logic 0.456ns (45.078%)  route 0.556ns (54.922%))
  Logic Levels:           0  
  Clock Path Skew:        -8.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.106ns = ( 107.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846   107.106    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.456   107.562 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.556   108.118    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X104Y75        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X104Y75        FDCE (Setup_fdce_C_D)       -0.031   117.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        117.811    
                         arrival time                        -108.118    
  -------------------------------------------------------------------
                         slack                                  9.693    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.695%)  route 0.498ns (54.305%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.419   107.447 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.498   107.945    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)       -0.200   117.642    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        117.642    
                         arrival time                        -107.945    
  -------------------------------------------------------------------
                         slack                                  9.697    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.695%)  route 0.498ns (54.305%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.419   107.447 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.498   107.945    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X102Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)       -0.200   117.642    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        117.642    
                         arrival time                        -107.945    
  -------------------------------------------------------------------
                         slack                                  9.697    

Slack (MET) :             9.742ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.006ns  (logic 0.456ns (45.307%)  route 0.550ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 118.521 - 120.000 ) 
    Source Clock Delay      (SCD):    7.106ns = ( 107.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846   107.106    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.456   107.562 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.550   108.113    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X106Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.666   118.521    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   118.521    
                         clock uncertainty           -0.605   117.916    
    SLICE_X106Y74        FDCE (Setup_fdce_C_D)       -0.061   117.855    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        117.855    
                         arrival time                        -108.113    
  -------------------------------------------------------------------
                         slack                                  9.742    

Slack (MET) :             9.742ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.006ns  (logic 0.456ns (45.307%)  route 0.550ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 118.521 - 120.000 ) 
    Source Clock Delay      (SCD):    7.106ns = ( 107.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846   107.106    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.456   107.562 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.550   108.113    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X106Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.666   118.521    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   118.521    
                         clock uncertainty           -0.605   117.916    
    SLICE_X106Y74        FDCE (Setup_fdce_C_D)       -0.061   117.855    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        117.855    
                         arrival time                        -108.113    
  -------------------------------------------------------------------
                         slack                                  9.742    

Slack (MET) :             9.792ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDCE (Prop_fdce_C_Q)         0.456   107.484 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.520   108.005    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X104Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X104Y75        FDCE (Setup_fdce_C_D)       -0.045   117.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        117.797    
                         arrival time                        -108.005    
  -------------------------------------------------------------------
                         slack                                  9.792    

Slack (MET) :             9.792ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDCE (Prop_fdce_C_Q)         0.456   107.484 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.520   108.005    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X104Y75        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X104Y75        FDCE (Setup_fdce_C_D)       -0.045   117.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        117.797    
                         arrival time                        -108.005    
  -------------------------------------------------------------------
                         slack                                  9.792    

Slack (MET) :             9.793ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.781ns  (logic 0.419ns (53.665%)  route 0.362ns (46.335%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419   107.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.362   107.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X111Y74        FDCE (Setup_fdce_C_D)       -0.237   117.682    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        117.682    
                         arrival time                        -107.889    
  -------------------------------------------------------------------
                         slack                                  9.793    

Slack (MET) :             9.793ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.781ns  (logic 0.419ns (53.665%)  route 0.362ns (46.335%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419   107.527 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.362   107.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X111Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X111Y74        FDCE (Setup_fdce_C_D)       -0.237   117.682    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        117.682    
                         arrival time                        -107.889    
  -------------------------------------------------------------------
                         slack                                  9.793    

Slack (MET) :             9.795ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.745ns  (logic 0.419ns (56.228%)  route 0.326ns (43.772%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419   107.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.326   107.854    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X111Y74        FDCE (Setup_fdce_C_D)       -0.270   117.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        117.649    
                         arrival time                        -107.854    
  -------------------------------------------------------------------
                         slack                                  9.795    

Slack (MET) :             9.795ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.745ns  (logic 0.419ns (56.228%)  route 0.326ns (43.772%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419   107.527 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.326   107.854    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X111Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X111Y74        FDCE (Setup_fdce_C_D)       -0.270   117.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        117.649    
                         arrival time                        -107.854    
  -------------------------------------------------------------------
                         slack                                  9.795    

Slack (MET) :             9.802ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.962ns  (logic 0.456ns (47.404%)  route 0.506ns (52.596%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.506   108.070    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X111Y74        FDCE (Setup_fdce_C_D)       -0.047   117.872    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        117.872    
                         arrival time                        -108.070    
  -------------------------------------------------------------------
                         slack                                  9.802    

Slack (MET) :             9.802ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.962ns  (logic 0.456ns (47.404%)  route 0.506ns (52.596%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.506   108.070    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X111Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X111Y74        FDCE (Setup_fdce_C_D)       -0.047   117.872    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        117.872    
                         arrival time                        -108.070    
  -------------------------------------------------------------------
                         slack                                  9.802    

Slack (MET) :             9.813ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.725ns  (logic 0.419ns (57.780%)  route 0.306ns (42.220%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.419   107.529 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.306   107.836    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.270   117.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        117.649    
                         arrival time                        -107.836    
  -------------------------------------------------------------------
                         slack                                  9.813    

Slack (MET) :             9.813ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.725ns  (logic 0.419ns (57.780%)  route 0.306ns (42.220%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.419   107.529 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.306   107.836    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X110Y75        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.270   117.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        117.649    
                         arrival time                        -107.836    
  -------------------------------------------------------------------
                         slack                                  9.813    

Slack (MET) :             9.824ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.296%)  route 0.488ns (51.704%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.456   107.484 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.488   107.973    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)       -0.045   117.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        117.797    
                         arrival time                        -107.973    
  -------------------------------------------------------------------
                         slack                                  9.824    

Slack (MET) :             9.824ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.296%)  route 0.488ns (51.704%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.456   107.484 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.488   107.973    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X102Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)       -0.045   117.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        117.797    
                         arrival time                        -107.973    
  -------------------------------------------------------------------
                         slack                                  9.824    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.761ns  (logic 0.419ns (55.087%)  route 0.342ns (44.913%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419   107.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.342   107.869    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.219   117.700    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        117.700    
                         arrival time                        -107.869    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.761ns  (logic 0.419ns (55.087%)  route 0.342ns (44.913%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419   107.527 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.342   107.869    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X110Y75        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.219   117.700    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        117.700    
                         arrival time                        -107.869    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.843ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.936ns  (logic 0.456ns (48.711%)  route 0.480ns (51.289%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 118.523 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.456   107.564 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.480   108.045    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.668   118.523    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   118.523    
                         clock uncertainty           -0.605   117.918    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.030   117.888    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        117.888    
                         arrival time                        -108.045    
  -------------------------------------------------------------------
                         slack                                  9.843    

Slack (MET) :             9.843ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.936ns  (logic 0.456ns (48.711%)  route 0.480ns (51.289%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 118.523 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.456   107.564 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.480   108.045    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X108Y73        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.668   118.523    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   118.523    
                         clock uncertainty           -0.605   117.918    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.030   117.888    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        117.888    
                         arrival time                        -108.045    
  -------------------------------------------------------------------
                         slack                                  9.843    

Slack (MET) :             9.849ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (50.023%)  route 0.456ns (49.977%))
  Logic Levels:           0  
  Clock Path Skew:        -8.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 118.523 - 120.000 ) 
    Source Clock Delay      (SCD):    7.114ns = ( 107.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.854   107.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.456   107.570 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.456   108.026    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.668   118.523    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   118.523    
                         clock uncertainty           -0.605   117.918    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.043   117.875    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        117.875    
                         arrival time                        -108.026    
  -------------------------------------------------------------------
                         slack                                  9.849    

Slack (MET) :             9.849ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (50.023%)  route 0.456ns (49.977%))
  Logic Levels:           0  
  Clock Path Skew:        -8.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 118.523 - 120.000 ) 
    Source Clock Delay      (SCD):    7.114ns = ( 107.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.854   107.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.456   107.570 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.456   108.026    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X108Y73        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.668   118.523    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   118.523    
                         clock uncertainty           -0.605   117.918    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.043   117.875    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        117.875    
                         arrival time                        -108.026    
  -------------------------------------------------------------------
                         slack                                  9.849    

Slack (MET) :             9.858ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.908ns  (logic 0.456ns (50.203%)  route 0.452ns (49.797%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.456   107.484 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.452   107.937    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)       -0.047   117.795    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        117.795    
                         arrival time                        -107.937    
  -------------------------------------------------------------------
                         slack                                  9.858    

Slack (MET) :             9.858ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.908ns  (logic 0.456ns (50.203%)  route 0.452ns (49.797%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.456   107.484 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.452   107.937    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X102Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)       -0.047   117.795    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        117.795    
                         arrival time                        -107.937    
  -------------------------------------------------------------------
                         slack                                  9.858    

Slack (MET) :             9.859ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.615%)  route 0.334ns (44.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.419   107.447 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.334   107.782    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X104Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X104Y74        FDCE (Setup_fdce_C_D)       -0.201   117.641    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        117.641    
                         arrival time                        -107.782    
  -------------------------------------------------------------------
                         slack                                  9.859    

Slack (MET) :             9.859ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.615%)  route 0.334ns (44.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.419   107.447 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.334   107.782    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X104Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X104Y74        FDCE (Setup_fdce_C_D)       -0.201   117.641    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        117.641    
                         arrival time                        -107.782    
  -------------------------------------------------------------------
                         slack                                  9.859    

Slack (MET) :             9.902ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.851ns  (logic 0.456ns (53.608%)  route 0.395ns (46.392%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.395   107.959    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X111Y74        FDCE (Setup_fdce_C_D)       -0.058   117.861    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        117.861    
                         arrival time                        -107.959    
  -------------------------------------------------------------------
                         slack                                  9.902    

Slack (MET) :             9.902ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.851ns  (logic 0.456ns (53.608%)  route 0.395ns (46.392%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.395   107.959    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X111Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X111Y74        FDCE (Setup_fdce_C_D)       -0.058   117.861    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        117.861    
                         arrival time                        -107.959    
  -------------------------------------------------------------------
                         slack                                  9.902    

Slack (MET) :             9.912ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.816ns  (logic 0.456ns (55.868%)  route 0.360ns (44.132%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 118.521 - 120.000 ) 
    Source Clock Delay      (SCD):    7.106ns = ( 107.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846   107.106    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.456   107.562 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.360   107.923    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X106Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.666   118.521    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   118.521    
                         clock uncertainty           -0.605   117.916    
    SLICE_X106Y74        FDCE (Setup_fdce_C_D)       -0.081   117.835    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        117.835    
                         arrival time                        -107.923    
  -------------------------------------------------------------------
                         slack                                  9.912    

Slack (MET) :             9.912ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.816ns  (logic 0.456ns (55.868%)  route 0.360ns (44.132%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 118.521 - 120.000 ) 
    Source Clock Delay      (SCD):    7.106ns = ( 107.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846   107.106    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.456   107.562 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.360   107.923    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X106Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.666   118.521    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   118.521    
                         clock uncertainty           -0.605   117.916    
    SLICE_X106Y74        FDCE (Setup_fdce_C_D)       -0.081   117.835    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        117.835    
                         arrival time                        -107.923    
  -------------------------------------------------------------------
                         slack                                  9.912    

Slack (MET) :             9.919ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.824ns  (logic 0.456ns (55.352%)  route 0.368ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 118.521 - 120.000 ) 
    Source Clock Delay      (SCD):    7.106ns = ( 107.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846   107.106    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.456   107.562 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.368   107.930    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X106Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.666   118.521    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   118.521    
                         clock uncertainty           -0.605   117.916    
    SLICE_X106Y74        FDCE (Setup_fdce_C_D)       -0.067   117.849    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        117.849    
                         arrival time                        -107.930    
  -------------------------------------------------------------------
                         slack                                  9.919    

Slack (MET) :             9.919ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.824ns  (logic 0.456ns (55.352%)  route 0.368ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 118.521 - 120.000 ) 
    Source Clock Delay      (SCD):    7.106ns = ( 107.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846   107.106    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.456   107.562 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.368   107.930    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X106Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.666   118.521    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   118.521    
                         clock uncertainty           -0.605   117.916    
    SLICE_X106Y74        FDCE (Setup_fdce_C_D)       -0.067   117.849    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        117.849    
                         arrival time                        -107.930    
  -------------------------------------------------------------------
                         slack                                  9.919    

Slack (MET) :             9.928ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.820ns  (logic 0.456ns (55.622%)  route 0.364ns (44.378%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.456   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.364   107.930    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X111Y74        FDCE (Setup_fdce_C_D)       -0.061   117.858    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        117.858    
                         arrival time                        -107.930    
  -------------------------------------------------------------------
                         slack                                  9.928    

Slack (MET) :             9.928ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.820ns  (logic 0.456ns (55.622%)  route 0.364ns (44.378%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.456   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.364   107.930    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X111Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X111Y74        FDCE (Setup_fdce_C_D)       -0.061   117.858    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        117.858    
                         arrival time                        -107.930    
  -------------------------------------------------------------------
                         slack                                  9.928    

Slack (MET) :             9.928ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.797ns  (logic 0.456ns (57.194%)  route 0.341ns (42.806%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.114ns = ( 107.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.854   107.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.456   107.570 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.341   107.912    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X109Y71        FDCE (Setup_fdce_C_D)       -0.081   117.840    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        117.840    
                         arrival time                        -107.912    
  -------------------------------------------------------------------
                         slack                                  9.928    

Slack (MET) :             9.928ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.797ns  (logic 0.456ns (57.194%)  route 0.341ns (42.806%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.114ns = ( 107.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.854   107.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.456   107.570 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.341   107.912    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X109Y71        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X109Y71        FDCE (Setup_fdce_C_D)       -0.081   117.840    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        117.840    
                         arrival time                        -107.912    
  -------------------------------------------------------------------
                         slack                                  9.928    

Slack (MET) :             9.933ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.785ns  (logic 0.456ns (58.121%)  route 0.329ns (41.879%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.329   107.893    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X111Y74        FDCE (Setup_fdce_C_D)       -0.093   117.826    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        117.826    
                         arrival time                        -107.893    
  -------------------------------------------------------------------
                         slack                                  9.933    

Slack (MET) :             9.933ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.785ns  (logic 0.456ns (58.121%)  route 0.329ns (41.879%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.329   107.893    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X111Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X111Y74        FDCE (Setup_fdce_C_D)       -0.093   117.826    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        117.826    
                         arrival time                        -107.893    
  -------------------------------------------------------------------
                         slack                                  9.933    

Slack (MET) :             9.939ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.789ns  (logic 0.456ns (57.807%)  route 0.333ns (42.193%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.456   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.333   107.899    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.081   117.838    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        117.838    
                         arrival time                        -107.899    
  -------------------------------------------------------------------
                         slack                                  9.939    

Slack (MET) :             9.939ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.789ns  (logic 0.456ns (57.807%)  route 0.333ns (42.193%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 118.524 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.456   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.333   107.899    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X110Y75        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.669   118.524    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   118.524    
                         clock uncertainty           -0.605   117.919    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.081   117.838    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        117.838    
                         arrival time                        -107.899    
  -------------------------------------------------------------------
                         slack                                  9.939    

Slack (MET) :             9.947ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.798ns  (logic 0.456ns (57.124%)  route 0.342ns (42.876%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.114ns = ( 107.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.854   107.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.456   107.570 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.342   107.913    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X109Y71        FDCE (Setup_fdce_C_D)       -0.061   117.860    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        117.860    
                         arrival time                        -107.913    
  -------------------------------------------------------------------
                         slack                                  9.947    

Slack (MET) :             9.947ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.798ns  (logic 0.456ns (57.124%)  route 0.342ns (42.876%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.114ns = ( 107.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.854   107.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.456   107.570 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.342   107.913    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X109Y71        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X109Y71        FDCE (Setup_fdce_C_D)       -0.061   117.860    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        117.860    
                         arrival time                        -107.913    
  -------------------------------------------------------------------
                         slack                                  9.947    

Slack (MET) :             9.991ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.795ns  (logic 0.456ns (57.394%)  route 0.339ns (42.606%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.456   107.484 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.339   107.823    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)       -0.028   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -107.823    
  -------------------------------------------------------------------
                         slack                                  9.991    

Slack (MET) :             9.991ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.795ns  (logic 0.456ns (57.394%)  route 0.339ns (42.606%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.456   107.484 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.339   107.823    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X102Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X102Y74        FDCE (Setup_fdce_C_D)       -0.028   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -107.823    
  -------------------------------------------------------------------
                         slack                                  9.991    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.456   107.484 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.332   107.816    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X104Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X104Y74        FDCE (Setup_fdce_C_D)       -0.031   117.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        117.811    
                         arrival time                        -107.816    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 118.447 - 120.000 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 107.028 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.768   107.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.456   107.484 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.332   107.816    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X104Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.592   118.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   118.447    
                         clock uncertainty           -0.605   117.842    
    SLICE_X104Y74        FDCE (Setup_fdce_C_D)       -0.031   117.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        117.811    
                         arrival time                        -107.816    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.755ns  (logic 0.456ns (60.384%)  route 0.299ns (39.616%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 118.523 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.456   107.564 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.299   107.864    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.668   118.523    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   118.523    
                         clock uncertainty           -0.605   117.918    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.047   117.871    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        117.871    
                         arrival time                        -107.864    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.755ns  (logic 0.456ns (60.384%)  route 0.299ns (39.616%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 118.523 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.456   107.564 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.299   107.864    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X108Y73        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.668   118.523    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   118.523    
                         clock uncertainty           -0.605   117.918    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.047   117.871    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        117.871    
                         arrival time                        -107.864    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        28.583ns  (logic 4.847ns (16.958%)  route 23.736ns (83.042%))
  Logic Levels:           27  (LUT3=3 LUT4=5 LUT5=4 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.833    -0.859    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X5Y12          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q
                         net (fo=38, routed)          1.930     1.526    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu_n_0_][1]
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.650 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.000     1.650    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X27Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     1.888 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_5/O
                         net (fo=22, routed)          1.857     3.746    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.298     4.044 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.016     5.060    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.152     5.212 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.128     6.340    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X68Y5          LUT6 (Prop_lut6_I1_O)        0.326     6.666 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.073     7.739    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.889 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.452     8.341    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.326     8.667 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.263     8.930    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=48, routed)          0.865     9.919    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_33
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.043 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_4/O
                         net (fo=35, routed)          0.908    10.951    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X64Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.075 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          2.020    13.096    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X42Y32         LUT5 (Prop_lut5_I1_O)        0.124    13.220 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.292    14.511    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.635 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.590    16.225    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I2_O)        0.124    16.349 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    16.349    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X18Y14         MUXF7 (Prop_muxf7_I1_O)      0.247    16.596 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.482    17.078    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.298    17.376 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.452    17.828    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.952 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.702    18.654    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124    18.778 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.263    19.041    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.124    19.165 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.586    19.750    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.874 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.698    20.572    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124    20.696 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.724    21.420    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.544 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           1.218    22.763    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X50Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.887 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.685    23.572    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124    23.696 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=177, routed)         1.517    25.213    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.337 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.523    25.860    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_1
    SLICE_X88Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.984 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.947    26.931    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X99Y2          LUT4 (Prop_lut4_I3_O)        0.124    27.055 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.544    27.599    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X99Y5          LUT4 (Prop_lut4_I2_O)        0.124    27.723 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    27.723    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.625    38.480    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    38.947    
                         clock uncertainty           -0.089    38.858    
    SLICE_X99Y5          FDCE (Setup_fdce_C_D)        0.029    38.887    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -27.723    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        28.583ns  (logic 4.847ns (16.958%)  route 23.736ns (83.042%))
  Logic Levels:           27  (LUT3=3 LUT4=5 LUT5=4 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.833    -0.859    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X5Y12          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.403 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q
                         net (fo=38, routed)          1.930     1.526    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu_n_0_][1]
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.650 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.000     1.650    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X27Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     1.888 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_5/O
                         net (fo=22, routed)          1.857     3.746    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.298     4.044 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.016     5.060    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.152     5.212 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.128     6.340    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X68Y5          LUT6 (Prop_lut6_I1_O)        0.326     6.666 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.073     7.739    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.889 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.452     8.341    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.326     8.667 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.263     8.930    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.054 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=48, routed)          0.865     9.919    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_33
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_4/O
                         net (fo=35, routed)          0.908    10.951    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X64Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.075 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          2.020    13.096    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X42Y32         LUT5 (Prop_lut5_I1_O)        0.124    13.220 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.292    14.511    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.635 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.590    16.225    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I2_O)        0.124    16.349 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    16.349    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X18Y14         MUXF7 (Prop_muxf7_I1_O)      0.247    16.596 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.482    17.078    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.298    17.376 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.452    17.828    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.952 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.702    18.654    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124    18.778 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.263    19.041    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.124    19.165 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.586    19.750    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.874 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.698    20.572    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124    20.696 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.724    21.420    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.544 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           1.218    22.763    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X50Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.887 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.685    23.572    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124    23.696 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=177, routed)         1.517    25.213    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.337 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.523    25.860    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_1
    SLICE_X88Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.984 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.947    26.931    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X99Y2          LUT4 (Prop_lut4_I3_O)        0.124    27.055 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.544    27.599    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X99Y5          LUT4 (Prop_lut4_I2_O)        0.124    27.723 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    27.723    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.625    38.480    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    38.947    
                         clock uncertainty           -0.089    38.858    
    SLICE_X99Y5          FDCE (Setup_fdce_C_D)        0.029    38.887    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -27.723    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        28.583ns  (logic 4.847ns (16.958%)  route 23.736ns (83.042%))
  Logic Levels:           27  (LUT3=3 LUT4=5 LUT5=4 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.833    -0.859    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X5Y12          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q
                         net (fo=38, routed)          1.930     1.526    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu_n_0_][1]
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.650 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.000     1.650    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X27Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     1.888 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_5/O
                         net (fo=22, routed)          1.857     3.746    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.298     4.044 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.016     5.060    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.152     5.212 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.128     6.340    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X68Y5          LUT6 (Prop_lut6_I1_O)        0.326     6.666 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.073     7.739    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.889 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.452     8.341    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.326     8.667 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.263     8.930    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=48, routed)          0.865     9.919    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_33
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.043 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_4/O
                         net (fo=35, routed)          0.908    10.951    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X64Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.075 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          2.020    13.096    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X42Y32         LUT5 (Prop_lut5_I1_O)        0.124    13.220 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.292    14.511    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.635 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.590    16.225    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I2_O)        0.124    16.349 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    16.349    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X18Y14         MUXF7 (Prop_muxf7_I1_O)      0.247    16.596 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.482    17.078    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.298    17.376 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.452    17.828    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.952 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.702    18.654    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124    18.778 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.263    19.041    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.124    19.165 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.586    19.750    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.874 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.698    20.572    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124    20.696 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.724    21.420    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.544 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           1.218    22.763    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X50Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.887 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.685    23.572    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124    23.696 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=177, routed)         1.517    25.213    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.337 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.523    25.860    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_1
    SLICE_X88Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.984 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.947    26.931    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X99Y2          LUT4 (Prop_lut4_I3_O)        0.124    27.055 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.544    27.599    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X99Y5          LUT4 (Prop_lut4_I2_O)        0.124    27.723 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    27.723    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.625    38.480    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    38.947    
                         clock uncertainty           -0.089    38.858    
    SLICE_X99Y5          FDCE (Setup_fdce_C_D)        0.029    38.887    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -27.723    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        28.583ns  (logic 4.847ns (16.958%)  route 23.736ns (83.042%))
  Logic Levels:           27  (LUT3=3 LUT4=5 LUT5=4 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.833    -0.859    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X5Y12          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q
                         net (fo=38, routed)          1.930     1.526    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu_n_0_][1]
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.650 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.000     1.650    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X27Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     1.888 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_5/O
                         net (fo=22, routed)          1.857     3.746    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.298     4.044 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.016     5.060    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.152     5.212 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.128     6.340    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X68Y5          LUT6 (Prop_lut6_I1_O)        0.326     6.666 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.073     7.739    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.889 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.452     8.341    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.326     8.667 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.263     8.930    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=48, routed)          0.865     9.919    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_33
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.043 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_4/O
                         net (fo=35, routed)          0.908    10.951    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X64Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.075 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          2.020    13.096    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X42Y32         LUT5 (Prop_lut5_I1_O)        0.124    13.220 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.292    14.511    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.635 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.590    16.225    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I2_O)        0.124    16.349 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    16.349    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X18Y14         MUXF7 (Prop_muxf7_I1_O)      0.247    16.596 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.482    17.078    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.298    17.376 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.452    17.828    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.952 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.702    18.654    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124    18.778 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.263    19.041    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.124    19.165 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.586    19.750    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.874 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.698    20.572    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124    20.696 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.724    21.420    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.544 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           1.218    22.763    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X50Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.887 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.685    23.572    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124    23.696 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=177, routed)         1.517    25.213    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.337 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.523    25.860    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_1
    SLICE_X88Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.984 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.947    26.931    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X99Y2          LUT4 (Prop_lut4_I3_O)        0.124    27.055 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.544    27.599    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X99Y5          LUT4 (Prop_lut4_I2_O)        0.124    27.723 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    27.723    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.625    38.480    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    38.947    
                         clock uncertainty           -0.089    38.858    
    SLICE_X99Y5          FDCE (Setup_fdce_C_D)        0.029    38.887    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -27.723    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        28.583ns  (logic 4.847ns (16.958%)  route 23.736ns (83.042%))
  Logic Levels:           27  (LUT3=3 LUT4=5 LUT5=4 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.833    -0.859    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X5Y12          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q
                         net (fo=38, routed)          1.930     1.526    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu_n_0_][1]
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.650 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.000     1.650    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X27Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     1.888 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_5/O
                         net (fo=22, routed)          1.857     3.746    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.298     4.044 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.016     5.060    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.152     5.212 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.128     6.340    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X68Y5          LUT6 (Prop_lut6_I1_O)        0.326     6.666 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.073     7.739    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.889 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.452     8.341    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.326     8.667 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.263     8.930    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=48, routed)          0.865     9.919    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_33
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.043 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_4/O
                         net (fo=35, routed)          0.908    10.951    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X64Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.075 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          2.020    13.096    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X42Y32         LUT5 (Prop_lut5_I1_O)        0.124    13.220 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.292    14.511    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.635 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.590    16.225    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I2_O)        0.124    16.349 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    16.349    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X18Y14         MUXF7 (Prop_muxf7_I1_O)      0.247    16.596 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.482    17.078    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.298    17.376 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.452    17.828    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.952 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.702    18.654    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124    18.778 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.263    19.041    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.124    19.165 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.586    19.750    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.874 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.698    20.572    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124    20.696 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.724    21.420    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.544 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           1.218    22.763    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X50Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.887 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.685    23.572    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124    23.696 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=177, routed)         1.517    25.213    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.337 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.523    25.860    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_1
    SLICE_X88Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.984 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.947    26.931    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X99Y2          LUT4 (Prop_lut4_I3_O)        0.124    27.055 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.544    27.599    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X99Y5          LUT4 (Prop_lut4_I2_O)        0.124    27.723 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    27.723    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.625    38.480    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    38.947    
                         clock uncertainty           -0.089    38.858    
    SLICE_X99Y5          FDCE (Setup_fdce_C_D)        0.029    38.887    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -27.723    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        28.583ns  (logic 4.847ns (16.958%)  route 23.736ns (83.042%))
  Logic Levels:           27  (LUT3=3 LUT4=5 LUT5=4 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.833    -0.859    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X5Y12          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q
                         net (fo=38, routed)          1.930     1.526    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu_n_0_][1]
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.650 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.000     1.650    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X27Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     1.888 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_5/O
                         net (fo=22, routed)          1.857     3.746    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.298     4.044 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.016     5.060    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.152     5.212 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.128     6.340    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X68Y5          LUT6 (Prop_lut6_I1_O)        0.326     6.666 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.073     7.739    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.889 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.452     8.341    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.326     8.667 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.263     8.930    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=48, routed)          0.865     9.919    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_33
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.043 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_4/O
                         net (fo=35, routed)          0.908    10.951    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X64Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.075 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          2.020    13.096    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X42Y32         LUT5 (Prop_lut5_I1_O)        0.124    13.220 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.292    14.511    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.635 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.590    16.225    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I2_O)        0.124    16.349 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    16.349    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X18Y14         MUXF7 (Prop_muxf7_I1_O)      0.247    16.596 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.482    17.078    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.298    17.376 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.452    17.828    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.952 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.702    18.654    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124    18.778 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.263    19.041    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.124    19.165 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.586    19.750    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.874 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.698    20.572    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124    20.696 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.724    21.420    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.544 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           1.218    22.763    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X50Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.887 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.685    23.572    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124    23.696 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=177, routed)         1.517    25.213    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.337 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.523    25.860    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_1
    SLICE_X88Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.984 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.947    26.931    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X99Y2          LUT4 (Prop_lut4_I3_O)        0.124    27.055 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.544    27.599    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X99Y5          LUT4 (Prop_lut4_I2_O)        0.124    27.723 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    27.723    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.625    38.480    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    38.947    
                         clock uncertainty           -0.089    38.858    
    SLICE_X99Y5          FDCE (Setup_fdce_C_D)        0.029    38.887    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -27.723    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        28.583ns  (logic 4.847ns (16.958%)  route 23.736ns (83.042%))
  Logic Levels:           27  (LUT3=3 LUT4=5 LUT5=4 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.833    -0.859    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X5Y12          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q
                         net (fo=38, routed)          1.930     1.526    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu_n_0_][1]
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.650 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.000     1.650    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X27Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     1.888 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_5/O
                         net (fo=22, routed)          1.857     3.746    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.298     4.044 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.016     5.060    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.152     5.212 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.128     6.340    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X68Y5          LUT6 (Prop_lut6_I1_O)        0.326     6.666 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.073     7.739    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.889 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.452     8.341    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.326     8.667 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.263     8.930    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=48, routed)          0.865     9.919    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_33
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.043 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_4/O
                         net (fo=35, routed)          0.908    10.951    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X64Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.075 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          2.020    13.096    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X42Y32         LUT5 (Prop_lut5_I1_O)        0.124    13.220 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.292    14.511    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.635 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.590    16.225    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I2_O)        0.124    16.349 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    16.349    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X18Y14         MUXF7 (Prop_muxf7_I1_O)      0.247    16.596 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.482    17.078    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.298    17.376 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.452    17.828    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.952 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.702    18.654    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124    18.778 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.263    19.041    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.124    19.165 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.586    19.750    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.874 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.698    20.572    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124    20.696 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.724    21.420    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.544 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           1.218    22.763    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X50Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.887 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.685    23.572    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124    23.696 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=177, routed)         1.517    25.213    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.337 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.523    25.860    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_1
    SLICE_X88Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.984 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.947    26.931    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X99Y2          LUT4 (Prop_lut4_I3_O)        0.124    27.055 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.544    27.599    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X99Y5          LUT4 (Prop_lut4_I2_O)        0.124    27.723 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    27.723    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.625    38.480    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    38.947    
                         clock uncertainty           -0.089    38.858    
    SLICE_X99Y5          FDCE (Setup_fdce_C_D)        0.029    38.887    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -27.723    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        28.583ns  (logic 4.847ns (16.958%)  route 23.736ns (83.042%))
  Logic Levels:           27  (LUT3=3 LUT4=5 LUT5=4 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.833    -0.859    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X5Y12          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.403 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q
                         net (fo=38, routed)          1.930     1.526    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu_n_0_][1]
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.650 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.000     1.650    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X27Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     1.888 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_5/O
                         net (fo=22, routed)          1.857     3.746    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.298     4.044 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.016     5.060    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.152     5.212 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.128     6.340    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X68Y5          LUT6 (Prop_lut6_I1_O)        0.326     6.666 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.073     7.739    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.889 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.452     8.341    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.326     8.667 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.263     8.930    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.054 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=48, routed)          0.865     9.919    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_33
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_4/O
                         net (fo=35, routed)          0.908    10.951    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X64Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.075 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          2.020    13.096    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X42Y32         LUT5 (Prop_lut5_I1_O)        0.124    13.220 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.292    14.511    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.635 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.590    16.225    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I2_O)        0.124    16.349 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    16.349    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X18Y14         MUXF7 (Prop_muxf7_I1_O)      0.247    16.596 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.482    17.078    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.298    17.376 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.452    17.828    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.952 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.702    18.654    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124    18.778 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.263    19.041    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.124    19.165 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.586    19.750    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.874 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.698    20.572    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124    20.696 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.724    21.420    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.544 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           1.218    22.763    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X50Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.887 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.685    23.572    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124    23.696 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=177, routed)         1.517    25.213    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.337 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.523    25.860    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_1
    SLICE_X88Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.984 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.947    26.931    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X99Y2          LUT4 (Prop_lut4_I3_O)        0.124    27.055 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.544    27.599    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X99Y5          LUT4 (Prop_lut4_I2_O)        0.124    27.723 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    27.723    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.625    38.480    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    38.947    
                         clock uncertainty           -0.089    38.858    
    SLICE_X99Y5          FDCE (Setup_fdce_C_D)        0.029    38.887    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -27.723    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        28.583ns  (logic 4.847ns (16.958%)  route 23.736ns (83.042%))
  Logic Levels:           27  (LUT3=3 LUT4=5 LUT5=4 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.833    -0.859    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X5Y12          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q
                         net (fo=38, routed)          1.930     1.526    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu_n_0_][1]
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.650 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.000     1.650    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X27Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     1.888 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_5/O
                         net (fo=22, routed)          1.857     3.746    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.298     4.044 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.016     5.060    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.152     5.212 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.128     6.340    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X68Y5          LUT6 (Prop_lut6_I1_O)        0.326     6.666 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.073     7.739    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.889 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.452     8.341    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.326     8.667 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.263     8.930    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=48, routed)          0.865     9.919    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_33
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.043 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_4/O
                         net (fo=35, routed)          0.908    10.951    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X64Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.075 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          2.020    13.096    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X42Y32         LUT5 (Prop_lut5_I1_O)        0.124    13.220 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.292    14.511    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.635 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.590    16.225    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I2_O)        0.124    16.349 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    16.349    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X18Y14         MUXF7 (Prop_muxf7_I1_O)      0.247    16.596 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.482    17.078    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.298    17.376 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.452    17.828    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.952 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.702    18.654    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124    18.778 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.263    19.041    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.124    19.165 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.586    19.750    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.874 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.698    20.572    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124    20.696 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.724    21.420    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.544 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           1.218    22.763    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X50Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.887 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.685    23.572    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124    23.696 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=177, routed)         1.517    25.213    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.337 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.523    25.860    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_1
    SLICE_X88Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.984 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.947    26.931    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X99Y2          LUT4 (Prop_lut4_I3_O)        0.124    27.055 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.544    27.599    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X99Y5          LUT4 (Prop_lut4_I2_O)        0.124    27.723 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    27.723    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.625    38.480    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    38.947    
                         clock uncertainty           -0.089    38.858    
    SLICE_X99Y5          FDCE (Setup_fdce_C_D)        0.029    38.887    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -27.723    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        28.583ns  (logic 4.847ns (16.958%)  route 23.736ns (83.042%))
  Logic Levels:           27  (LUT3=3 LUT4=5 LUT5=4 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.833    -0.859    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X5Y12          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q
                         net (fo=38, routed)          1.930     1.526    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu_n_0_][1]
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.650 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.000     1.650    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X27Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     1.888 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_5/O
                         net (fo=22, routed)          1.857     3.746    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.298     4.044 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.016     5.060    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.152     5.212 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.128     6.340    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X68Y5          LUT6 (Prop_lut6_I1_O)        0.326     6.666 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.073     7.739    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.889 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.452     8.341    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.326     8.667 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=1, routed)           0.263     8.930    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=48, routed)          0.865     9.919    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_33
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.043 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_4/O
                         net (fo=35, routed)          0.908    10.951    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X64Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.075 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          2.020    13.096    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X42Y32         LUT5 (Prop_lut5_I1_O)        0.124    13.220 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.292    14.511    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.635 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.590    16.225    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I2_O)        0.124    16.349 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    16.349    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X18Y14         MUXF7 (Prop_muxf7_I1_O)      0.247    16.596 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.482    17.078    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.298    17.376 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.452    17.828    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.952 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.702    18.654    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124    18.778 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.263    19.041    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.124    19.165 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.586    19.750    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.874 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.698    20.572    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.124    20.696 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.724    21.420    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.544 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           1.218    22.763    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X50Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.887 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.685    23.572    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124    23.696 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=177, routed)         1.517    25.213    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.337 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.523    25.860    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_1
    SLICE_X88Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.984 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.947    26.931    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X99Y2          LUT4 (Prop_lut4_I3_O)        0.124    27.055 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.544    27.599    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X99Y5          LUT4 (Prop_lut4_I2_O)        0.124    27.723 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    27.723    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24714, routed)       1.625    38.480    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X99Y5          FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    38.947    
                         clock uncertainty           -0.089    38.858    
    SLICE_X99Y5          FDCE (Setup_fdce_C_D)        0.029    38.887    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -27.723    
  -------------------------------------------------------------------
                         slack                                 11.164    




