10:03:06 AM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-C9SO7TB

# Sat Aug 15 10:03:10 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v":3:7:3:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_Z1

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_Z2

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__3_0_7d5186020056a223808828e9cc25bba0_Z3

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__4_0_7d5186020056a223808828e9cc25bba0_Z4

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__5_0_7d5186020056a223808828e9cc25bba0_Z5

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__6_0_7d5186020056a223808828e9cc25bba0_Z6

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__7_0_7d5186020056a223808828e9cc25bba0_Z7

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__8_0_7d5186020056a223808828e9cc25bba0_Z8

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Synthesizing module top in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_5s_1_Z9

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_5s_1_Z10

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__3_0_7d5186020056a223808828e9cc25bba0_5s_1_Z11

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__4_0_7d5186020056a223808828e9cc25bba0_5s_1_Z12

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__5_0_7d5186020056a223808828e9cc25bba0_5s_1_Z13

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__6_0_7d5186020056a223808828e9cc25bba0_5s_1_Z14

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__7_0_7d5186020056a223808828e9cc25bba0_5s_1_Z15

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__8_0_7d5186020056a223808828e9cc25bba0_5s_1_Z16

@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 10:03:11 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 10:03:12 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 10:03:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\bin64\syn_nfilter.exe changed - recompiling
File D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs changed - recompiling
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 10:03:13 2020

###########################################################]
Pre-mapping Report

# Sat Aug 15 10:03:13 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt 
Printing clock  summary report in "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":79:37:79:37|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__8_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":78:37:78:37|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__7_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":77:37:77:37|Connected syn_hyper_connect __xmr_use__5_, tag __xmr_tag__6_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":76:37:76:37|Connected syn_hyper_connect __xmr_use__7_, tag __xmr_tag__5_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":75:37:75:37|Connected syn_hyper_connect __xmr_use__9_, tag __xmr_tag__4_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":74:37:74:37|Connected syn_hyper_connect __xmr_use__11_, tag __xmr_tag__3_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":73:37:73:37|Connected syn_hyper_connect __xmr_use__13_, tag __xmr_tag__2_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":72:37:72:37|Connected syn_hyper_connect __xmr_use__15_, tag __xmr_tag__1_0_7d5186020056a223808828e9cc25bba0
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXready (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     4.1 MHz       242.665       inferred     Autoconstr_clkgroup_0     201  
====================================================================================

@W: MT529 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|Found inferred clock top|CLK which controls 201 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[1] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[2] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[3] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[4] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[5] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[6] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 15 10:03:14 2020

###########################################################]
Map & Optimize Report

# Sat Aug 15 10:03:15 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXstate[3:0] (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance gap[2:0] (in view: work.uart(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7:0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Boundary register RXbuffer[7:0] (in view: work.uart(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r7[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r6[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r5[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r4[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r3[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r2[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r1[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r0[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.overflow is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance TXbuffer[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance y[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance b[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance a[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance TXstart is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.overflow (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[8] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.32ns		 240 /       121
   2		0h:00m:00s		    -2.32ns		 206 /       121
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Replicating instance a[0] (in view: work.top(verilog)) with 35 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Replicating instance b[2] (in view: work.top(verilog)) with 33 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Replicating instance clkdiv[6] (in view: work.top(verilog)) with 33 loads 2 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   3		0h:00m:01s		    -2.32ns		 212 /       129


   4		0h:00m:01s		    -2.32ns		 212 /       129
@N: FX1016 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":10:15:10:17|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net a5.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 147MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 147MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 129 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               129        b_2_rep1       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 147MB)

Writing Analyst data base C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 147MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 147MB)

@W: MT420 |Found inferred clock top|CLK with period 9.70ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 15 10:03:17 2020
#


Top view:               top
Requested Frequency:    103.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.711

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            103.1 MHz     87.6 MHz      9.698         11.409        -1.711     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  9.698       -1.711  |  9.698       1.907  |  4.849       0.698  |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

              Starting                                        Arrival           
Instance      Reference     Type        Pin     Net           Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
a_0_rep2      top|CLK       SB_DFFE     Q       a_0_rep2      0.540       -1.711
ALU.r0[7]     top|CLK       SB_DFFE     Q       r0[7]         0.540       -1.641
ALU.r1[7]     top|CLK       SB_DFFE     Q       r1[7]         0.540       -1.613
ALU.r4[7]     top|CLK       SB_DFFE     Q       r4[7]         0.540       -1.592
ALU.r5[7]     top|CLK       SB_DFFE     Q       r5[7]         0.540       -1.571
a_fast[0]     top|CLK       SB_DFFE     Q       a_fast[0]     0.540       -0.819
b[0]          top|CLK       SB_DFFE     Q       b[0]          0.540       -0.798
b_fast[2]     top|CLK       SB_DFFE     Q       b_fast[2]     0.540       -0.749
ALU.r0[0]     top|CLK       SB_DFFE     Q       r0[0]         0.540       -0.749
ALU.r1[0]     top|CLK       SB_DFFE     Q       r1[0]         0.540       -0.720
================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                          Required           
Instance      Reference     Type        Pin     Net                             Time         Slack 
              Clock                                                                                
---------------------------------------------------------------------------------------------------
ALU.r0[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r1[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r2[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r3[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r4[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r5[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r6[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r7[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r0[6]     top|CLK       SB_DFFE     D       un9_addsub_cry_5_c_RNI4B07E     9.592        -0.678
ALU.r1[6]     top|CLK       SB_DFFE     D       un9_addsub_cry_5_c_RNI4B07E     9.592        -0.678
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.698
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.592

    - Propagation time:                      11.304
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.711

    Number of logic level(s):                5
    Starting point:                          a_0_rep2 / Q
    Ending point:                            ALU.r0[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
a_0_rep2                            SB_DFFE     Q        Out     0.540     0.540       -         
a_0_rep2                            Net         -        -       1.599     -           11        
ALU.r0_RNIBAVJ[7]                   SB_LUT4     I0       In      -         2.139       -         
ALU.r0_RNIBAVJ[7]                   SB_LUT4     O        Out     0.449     2.588       -         
r0_RNIBAVJ[7]                       Net         -        -       1.371     -           1         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     I0       In      -         3.959       -         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     O        Out     0.449     4.408       -         
a_7_ns_1[7]                         Net         -        -       1.371     -           1         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     I0       In      -         5.779       -         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     O        Out     0.449     6.227       -         
a[7]                                Net         -        -       1.371     -           1         
ALU.r4_RNIMIP79[7]                  SB_LUT4     I2       In      -         7.598       -         
ALU.r4_RNIMIP79[7]                  SB_LUT4     O        Out     0.379     7.977       -         
un9_addsub_axb_7                    Net         -        -       1.371     -           1         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     I0       In      -         9.348       -         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     O        Out     0.449     9.797       -         
un9_addsub_cry_6_c_RNIOL6E9         Net         -        -       1.507     -           8         
ALU.r0[7]                           SB_DFFE     D        In      -         11.304      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.409 is 2.819(24.7%) logic and 8.590(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.698
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.592

    - Propagation time:                      11.304
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.711

    Number of logic level(s):                5
    Starting point:                          a_0_rep2 / Q
    Ending point:                            ALU.r1[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
a_0_rep2                            SB_DFFE     Q        Out     0.540     0.540       -         
a_0_rep2                            Net         -        -       1.599     -           11        
ALU.r0_RNIBAVJ[7]                   SB_LUT4     I0       In      -         2.139       -         
ALU.r0_RNIBAVJ[7]                   SB_LUT4     O        Out     0.449     2.588       -         
r0_RNIBAVJ[7]                       Net         -        -       1.371     -           1         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     I0       In      -         3.959       -         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     O        Out     0.449     4.408       -         
a_7_ns_1[7]                         Net         -        -       1.371     -           1         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     I0       In      -         5.779       -         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     O        Out     0.449     6.227       -         
a[7]                                Net         -        -       1.371     -           1         
ALU.r4_RNIMIP79[7]                  SB_LUT4     I2       In      -         7.598       -         
ALU.r4_RNIMIP79[7]                  SB_LUT4     O        Out     0.379     7.977       -         
un9_addsub_axb_7                    Net         -        -       1.371     -           1         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     I0       In      -         9.348       -         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     O        Out     0.449     9.797       -         
un9_addsub_cry_6_c_RNIOL6E9         Net         -        -       1.507     -           8         
ALU.r1[7]                           SB_DFFE     D        In      -         11.304      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.409 is 2.819(24.7%) logic and 8.590(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.698
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.592

    - Propagation time:                      11.304
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.711

    Number of logic level(s):                5
    Starting point:                          a_0_rep2 / Q
    Ending point:                            ALU.r2[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
a_0_rep2                            SB_DFFE     Q        Out     0.540     0.540       -         
a_0_rep2                            Net         -        -       1.599     -           11        
ALU.r0_RNIBAVJ[7]                   SB_LUT4     I0       In      -         2.139       -         
ALU.r0_RNIBAVJ[7]                   SB_LUT4     O        Out     0.449     2.588       -         
r0_RNIBAVJ[7]                       Net         -        -       1.371     -           1         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     I0       In      -         3.959       -         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     O        Out     0.449     4.408       -         
a_7_ns_1[7]                         Net         -        -       1.371     -           1         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     I0       In      -         5.779       -         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     O        Out     0.449     6.227       -         
a[7]                                Net         -        -       1.371     -           1         
ALU.r4_RNIMIP79[7]                  SB_LUT4     I2       In      -         7.598       -         
ALU.r4_RNIMIP79[7]                  SB_LUT4     O        Out     0.379     7.977       -         
un9_addsub_axb_7                    Net         -        -       1.371     -           1         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     I0       In      -         9.348       -         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     O        Out     0.449     9.797       -         
un9_addsub_cry_6_c_RNIOL6E9         Net         -        -       1.507     -           8         
ALU.r2[7]                           SB_DFFE     D        In      -         11.304      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.409 is 2.819(24.7%) logic and 8.590(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.698
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.592

    - Propagation time:                      11.304
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.711

    Number of logic level(s):                5
    Starting point:                          a_0_rep2 / Q
    Ending point:                            ALU.r3[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
a_0_rep2                            SB_DFFE     Q        Out     0.540     0.540       -         
a_0_rep2                            Net         -        -       1.599     -           11        
ALU.r0_RNIBAVJ[7]                   SB_LUT4     I0       In      -         2.139       -         
ALU.r0_RNIBAVJ[7]                   SB_LUT4     O        Out     0.449     2.588       -         
r0_RNIBAVJ[7]                       Net         -        -       1.371     -           1         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     I0       In      -         3.959       -         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     O        Out     0.449     4.408       -         
a_7_ns_1[7]                         Net         -        -       1.371     -           1         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     I0       In      -         5.779       -         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     O        Out     0.449     6.227       -         
a[7]                                Net         -        -       1.371     -           1         
ALU.r4_RNIMIP79[7]                  SB_LUT4     I2       In      -         7.598       -         
ALU.r4_RNIMIP79[7]                  SB_LUT4     O        Out     0.379     7.977       -         
un9_addsub_axb_7                    Net         -        -       1.371     -           1         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     I0       In      -         9.348       -         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     O        Out     0.449     9.797       -         
un9_addsub_cry_6_c_RNIOL6E9         Net         -        -       1.507     -           8         
ALU.r3[7]                           SB_DFFE     D        In      -         11.304      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.409 is 2.819(24.7%) logic and 8.590(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.698
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.592

    - Propagation time:                      11.304
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.711

    Number of logic level(s):                5
    Starting point:                          a_0_rep2 / Q
    Ending point:                            ALU.r4[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
a_0_rep2                            SB_DFFE     Q        Out     0.540     0.540       -         
a_0_rep2                            Net         -        -       1.599     -           11        
ALU.r0_RNIBAVJ[7]                   SB_LUT4     I0       In      -         2.139       -         
ALU.r0_RNIBAVJ[7]                   SB_LUT4     O        Out     0.449     2.588       -         
r0_RNIBAVJ[7]                       Net         -        -       1.371     -           1         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     I0       In      -         3.959       -         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     O        Out     0.449     4.408       -         
a_7_ns_1[7]                         Net         -        -       1.371     -           1         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     I0       In      -         5.779       -         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     O        Out     0.449     6.227       -         
a[7]                                Net         -        -       1.371     -           1         
ALU.r4_RNIMIP79[7]                  SB_LUT4     I2       In      -         7.598       -         
ALU.r4_RNIMIP79[7]                  SB_LUT4     O        Out     0.379     7.977       -         
un9_addsub_axb_7                    Net         -        -       1.371     -           1         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     I0       In      -         9.348       -         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     O        Out     0.449     9.797       -         
un9_addsub_cry_6_c_RNIOL6E9         Net         -        -       1.507     -           8         
ALU.r4[7]                           SB_DFFE     D        In      -         11.304      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.409 is 2.819(24.7%) logic and 8.590(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 147MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             2 uses
SB_CARRY        32 uses
SB_DFF          27 uses
SB_DFFE         87 uses
SB_DFFN         7 uses
SB_DFFNE        8 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         219 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   129 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 219 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 219 = 219 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 147MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Aug 15 10:03:17 2020

###########################################################]


Synthesis exit by 0.
Current Implementation MULT_Implmnt its sbt path: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-C9SO7TB

# Sat Aug 15 10:05:12 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v" (library work)
Verilog syntax check successful!
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v":3:7:3:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_Z1

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_Z2

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__3_0_7d5186020056a223808828e9cc25bba0_Z3

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__4_0_7d5186020056a223808828e9cc25bba0_Z4

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__5_0_7d5186020056a223808828e9cc25bba0_Z5

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__6_0_7d5186020056a223808828e9cc25bba0_Z6

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__7_0_7d5186020056a223808828e9cc25bba0_Z7

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__8_0_7d5186020056a223808828e9cc25bba0_Z8

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_Z9

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_Z10

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_Z11

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_Z12

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_Z13

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_Z14

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_Z15

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=384'b010111110101111101111000011011010111001001011111011101000110000101100111010111110101111100110001001100000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_Z16

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Synthesizing module top in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_5s_1_Z17

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_5s_1_Z18

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__3_0_7d5186020056a223808828e9cc25bba0_5s_1_Z19

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__4_0_7d5186020056a223808828e9cc25bba0_5s_1_Z20

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__5_0_7d5186020056a223808828e9cc25bba0_5s_1_Z21

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__6_0_7d5186020056a223808828e9cc25bba0_5s_1_Z22

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__7_0_7d5186020056a223808828e9cc25bba0_5s_1_Z23

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__8_0_7d5186020056a223808828e9cc25bba0_5s_1_Z24

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_5s_1_Z25

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_5s_1_Z26

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_5s_1_Z27

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_5s_1_Z28

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_5s_1_Z29

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_5s_1_Z30

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_5s_1_Z31

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=384'b010111110101111101111000011011010111001001011111011101000110000101100111010111110101111100110001001100000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_5s_1_Z32

@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 10:05:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 10:05:13 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 10:05:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs changed - recompiling
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 10:05:14 2020

###########################################################]
Pre-mapping Report

# Sat Aug 15 10:05:14 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt 
Printing clock  summary report in "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
Ignoring hyper connect with no loads pin:out1[0] inst:__xmr_use__1_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_5s_1_Z32(verilog),  tag __xmr_tag__10_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[1] inst:__xmr_use__1_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_5s_1_Z32(verilog),  tag __xmr_tag__10_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[2] inst:__xmr_use__1_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_5s_1_Z32(verilog),  tag __xmr_tag__10_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[3] inst:__xmr_use__1_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_5s_1_Z32(verilog),  tag __xmr_tag__10_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[4] inst:__xmr_use__1_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_5s_1_Z32(verilog),  tag __xmr_tag__10_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[5] inst:__xmr_use__1_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_5s_1_Z32(verilog),  tag __xmr_tag__10_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[6] inst:__xmr_use__1_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_5s_1_Z32(verilog),  tag __xmr_tag__10_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[7] inst:__xmr_use__1_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_5s_1_Z32(verilog),  tag __xmr_tag__10_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":87:39:87:39|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__10_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[0] inst:__xmr_use__3_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_5s_1_Z31(verilog),  tag __xmr_tag__f_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[1] inst:__xmr_use__3_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_5s_1_Z31(verilog),  tag __xmr_tag__f_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[2] inst:__xmr_use__3_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_5s_1_Z31(verilog),  tag __xmr_tag__f_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[3] inst:__xmr_use__3_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_5s_1_Z31(verilog),  tag __xmr_tag__f_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[4] inst:__xmr_use__3_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_5s_1_Z31(verilog),  tag __xmr_tag__f_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[5] inst:__xmr_use__3_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_5s_1_Z31(verilog),  tag __xmr_tag__f_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[6] inst:__xmr_use__3_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_5s_1_Z31(verilog),  tag __xmr_tag__f_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[7] inst:__xmr_use__3_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_5s_1_Z31(verilog),  tag __xmr_tag__f_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":86:39:86:39|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__f_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[0] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_5s_1_Z30(verilog),  tag __xmr_tag__e_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[1] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_5s_1_Z30(verilog),  tag __xmr_tag__e_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[2] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_5s_1_Z30(verilog),  tag __xmr_tag__e_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[3] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_5s_1_Z30(verilog),  tag __xmr_tag__e_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[4] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_5s_1_Z30(verilog),  tag __xmr_tag__e_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[5] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_5s_1_Z30(verilog),  tag __xmr_tag__e_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[6] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_5s_1_Z30(verilog),  tag __xmr_tag__e_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[7] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_5s_1_Z30(verilog),  tag __xmr_tag__e_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":85:39:85:39|Connected syn_hyper_connect __xmr_use__5_, tag __xmr_tag__e_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[0] inst:__xmr_use__7_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_5s_1_Z29(verilog),  tag __xmr_tag__d_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[1] inst:__xmr_use__7_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_5s_1_Z29(verilog),  tag __xmr_tag__d_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[2] inst:__xmr_use__7_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_5s_1_Z29(verilog),  tag __xmr_tag__d_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[3] inst:__xmr_use__7_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_5s_1_Z29(verilog),  tag __xmr_tag__d_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[4] inst:__xmr_use__7_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_5s_1_Z29(verilog),  tag __xmr_tag__d_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[5] inst:__xmr_use__7_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_5s_1_Z29(verilog),  tag __xmr_tag__d_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[6] inst:__xmr_use__7_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_5s_1_Z29(verilog),  tag __xmr_tag__d_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[7] inst:__xmr_use__7_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_5s_1_Z29(verilog),  tag __xmr_tag__d_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":84:39:84:39|Connected syn_hyper_connect __xmr_use__7_, tag __xmr_tag__d_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[0] inst:__xmr_use__9_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_5s_1_Z28(verilog),  tag __xmr_tag__c_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[1] inst:__xmr_use__9_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_5s_1_Z28(verilog),  tag __xmr_tag__c_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[2] inst:__xmr_use__9_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_5s_1_Z28(verilog),  tag __xmr_tag__c_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[3] inst:__xmr_use__9_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_5s_1_Z28(verilog),  tag __xmr_tag__c_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[4] inst:__xmr_use__9_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_5s_1_Z28(verilog),  tag __xmr_tag__c_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[5] inst:__xmr_use__9_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_5s_1_Z28(verilog),  tag __xmr_tag__c_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[6] inst:__xmr_use__9_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_5s_1_Z28(verilog),  tag __xmr_tag__c_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[7] inst:__xmr_use__9_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_5s_1_Z28(verilog),  tag __xmr_tag__c_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":83:39:83:39|Connected syn_hyper_connect __xmr_use__9_, tag __xmr_tag__c_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[0] inst:__xmr_use__11_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_5s_1_Z27(verilog),  tag __xmr_tag__b_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[1] inst:__xmr_use__11_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_5s_1_Z27(verilog),  tag __xmr_tag__b_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[2] inst:__xmr_use__11_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_5s_1_Z27(verilog),  tag __xmr_tag__b_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[3] inst:__xmr_use__11_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_5s_1_Z27(verilog),  tag __xmr_tag__b_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[4] inst:__xmr_use__11_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_5s_1_Z27(verilog),  tag __xmr_tag__b_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[5] inst:__xmr_use__11_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_5s_1_Z27(verilog),  tag __xmr_tag__b_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[6] inst:__xmr_use__11_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_5s_1_Z27(verilog),  tag __xmr_tag__b_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[7] inst:__xmr_use__11_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_5s_1_Z27(verilog),  tag __xmr_tag__b_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":82:39:82:39|Connected syn_hyper_connect __xmr_use__11_, tag __xmr_tag__b_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[0] inst:__xmr_use__13_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_5s_1_Z26(verilog),  tag __xmr_tag__a_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[1] inst:__xmr_use__13_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_5s_1_Z26(verilog),  tag __xmr_tag__a_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[2] inst:__xmr_use__13_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_5s_1_Z26(verilog),  tag __xmr_tag__a_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[3] inst:__xmr_use__13_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_5s_1_Z26(verilog),  tag __xmr_tag__a_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[4] inst:__xmr_use__13_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_5s_1_Z26(verilog),  tag __xmr_tag__a_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[5] inst:__xmr_use__13_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_5s_1_Z26(verilog),  tag __xmr_tag__a_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[6] inst:__xmr_use__13_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_5s_1_Z26(verilog),  tag __xmr_tag__a_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[7] inst:__xmr_use__13_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_5s_1_Z26(verilog),  tag __xmr_tag__a_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":81:38:81:38|Connected syn_hyper_connect __xmr_use__13_, tag __xmr_tag__a_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[0] inst:__xmr_use__15_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_5s_1_Z25(verilog),  tag __xmr_tag__9_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[1] inst:__xmr_use__15_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_5s_1_Z25(verilog),  tag __xmr_tag__9_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[2] inst:__xmr_use__15_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_5s_1_Z25(verilog),  tag __xmr_tag__9_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[3] inst:__xmr_use__15_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_5s_1_Z25(verilog),  tag __xmr_tag__9_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[4] inst:__xmr_use__15_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_5s_1_Z25(verilog),  tag __xmr_tag__9_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[5] inst:__xmr_use__15_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_5s_1_Z25(verilog),  tag __xmr_tag__9_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[6] inst:__xmr_use__15_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_5s_1_Z25(verilog),  tag __xmr_tag__9_0_7d5186020056a223808828e9cc25bba0
Ignoring hyper connect with no loads pin:out1[7] inst:__xmr_use__15_ of __hyper__lib__.syn_hyper_connect_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_5s_1_Z25(verilog),  tag __xmr_tag__9_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":80:38:80:38|Connected syn_hyper_connect __xmr_use__15_, tag __xmr_tag__9_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":79:37:79:37|Connected syn_hyper_connect __xmr_use__17_, tag __xmr_tag__8_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":78:37:78:37|Connected syn_hyper_connect __xmr_use__19_, tag __xmr_tag__7_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":77:37:77:37|Connected syn_hyper_connect __xmr_use__21_, tag __xmr_tag__6_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":76:37:76:37|Connected syn_hyper_connect __xmr_use__23_, tag __xmr_tag__5_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":75:37:75:37|Connected syn_hyper_connect __xmr_use__25_, tag __xmr_tag__4_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":74:37:74:37|Connected syn_hyper_connect __xmr_use__27_, tag __xmr_tag__3_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":73:37:73:37|Connected syn_hyper_connect __xmr_use__29_, tag __xmr_tag__2_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":72:37:72:37|Connected syn_hyper_connect __xmr_use__31_, tag __xmr_tag__1_0_7d5186020056a223808828e9cc25bba0
Deleting unused hyper source __xmr_decl__14_ (in view: work.alu_xmr0(verilog))
Deleting unused hyper source __xmr_decl__12_ (in view: work.alu_xmr0(verilog))
Deleting unused hyper source __xmr_decl__10_ (in view: work.alu_xmr0(verilog))
Deleting unused hyper source __xmr_decl__8_ (in view: work.alu_xmr0(verilog))
Deleting unused hyper source __xmr_decl__6_ (in view: work.alu_xmr0(verilog))
Deleting unused hyper source __xmr_decl__4_ (in view: work.alu_xmr0(verilog))
Deleting unused hyper source __xmr_decl__2_ (in view: work.alu_xmr0(verilog))
Deleting unused hyper source __xmr_decl__0_ (in view: work.alu_xmr0(verilog))
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXready (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     4.1 MHz       242.665       inferred     Autoconstr_clkgroup_0     201  
====================================================================================

@W: MT529 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|Found inferred clock top|CLK which controls 201 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[1] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[2] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[3] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[4] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[5] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[6] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 15 10:05:15 2020

###########################################################]
Map & Optimize Report

# Sat Aug 15 10:05:15 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXstate[3:0] (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance gap[2:0] (in view: work.uart(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7:0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Boundary register RXbuffer[7:0] (in view: work.uart(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r7[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r6[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r5[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r4[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r3[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r2[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r1[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r0[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.overflow is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance TXbuffer[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance y[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance b[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance a[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance TXstart is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.overflow (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r2[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r3[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r4[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r5[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r6[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.r7[8] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.32ns		 241 /       121
   2		0h:00m:00s		    -2.32ns		 207 /       121
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Replicating instance a[0] (in view: work.top(verilog)) with 35 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Replicating instance b[2] (in view: work.top(verilog)) with 33 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Replicating instance clkdiv[6] (in view: work.top(verilog)) with 33 loads 2 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   3		0h:00m:01s		    -2.32ns		 213 /       129


   4		0h:00m:01s		    -2.32ns		 213 /       129
@N: FX1016 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":10:15:10:17|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 147MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 147MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 129 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               129        b_2_rep1       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 147MB)

Writing Analyst data base C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 147MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 147MB)

@W: MT420 |Found inferred clock top|CLK with period 9.70ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 15 10:05:18 2020
#


Top view:               top
Requested Frequency:    103.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.711

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            103.1 MHz     87.6 MHz      9.698         11.409        -1.711     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  9.698       -1.711  |  9.698       1.907  |  4.849       0.698  |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

              Starting                                        Arrival           
Instance      Reference     Type        Pin     Net           Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
a_0_rep2      top|CLK       SB_DFFE     Q       a_0_rep2      0.540       -1.711
ALU.r0[7]     top|CLK       SB_DFFE     Q       r0[7]         0.540       -1.641
ALU.r1[7]     top|CLK       SB_DFFE     Q       r1[7]         0.540       -1.613
ALU.r4[7]     top|CLK       SB_DFFE     Q       r4[7]         0.540       -1.592
ALU.r5[7]     top|CLK       SB_DFFE     Q       r5[7]         0.540       -1.571
a_fast[0]     top|CLK       SB_DFFE     Q       a_fast[0]     0.540       -0.819
b[0]          top|CLK       SB_DFFE     Q       b[0]          0.540       -0.798
b_fast[2]     top|CLK       SB_DFFE     Q       b_fast[2]     0.540       -0.749
ALU.r0[0]     top|CLK       SB_DFFE     Q       r0[0]         0.540       -0.749
ALU.r1[0]     top|CLK       SB_DFFE     Q       r1[0]         0.540       -0.720
================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                          Required           
Instance      Reference     Type        Pin     Net                             Time         Slack 
              Clock                                                                                
---------------------------------------------------------------------------------------------------
ALU.r0[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r1[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r2[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r3[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r4[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r5[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r6[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r7[7]     top|CLK       SB_DFFE     D       un9_addsub_cry_6_c_RNIOL6E9     9.592        -1.711
ALU.r0[6]     top|CLK       SB_DFFE     D       un9_addsub_cry_5_c_RNI4B07E     9.592        -0.678
ALU.r1[6]     top|CLK       SB_DFFE     D       un9_addsub_cry_5_c_RNI4B07E     9.592        -0.678
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.698
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.592

    - Propagation time:                      11.304
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.711

    Number of logic level(s):                5
    Starting point:                          a_0_rep2 / Q
    Ending point:                            ALU.r0[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
a_0_rep2                            SB_DFFE     Q        Out     0.540     0.540       -         
a_0_rep2                            Net         -        -       1.599     -           11        
ALU.r0_RNIBAVJ[7]                   SB_LUT4     I0       In      -         2.139       -         
ALU.r0_RNIBAVJ[7]                   SB_LUT4     O        Out     0.449     2.588       -         
r0_RNIBAVJ[7]                       Net         -        -       1.371     -           1         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     I0       In      -         3.959       -         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     O        Out     0.449     4.408       -         
a_7_ns_1[7]                         Net         -        -       1.371     -           1         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     I0       In      -         5.779       -         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     O        Out     0.449     6.227       -         
a[7]                                Net         -        -       1.371     -           1         
ALU.r4_RNIMIP79[7]                  SB_LUT4     I2       In      -         7.598       -         
ALU.r4_RNIMIP79[7]                  SB_LUT4     O        Out     0.379     7.977       -         
un9_addsub_axb_7                    Net         -        -       1.371     -           1         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     I0       In      -         9.348       -         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     O        Out     0.449     9.797       -         
un9_addsub_cry_6_c_RNIOL6E9         Net         -        -       1.507     -           8         
ALU.r0[7]                           SB_DFFE     D        In      -         11.304      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.409 is 2.819(24.7%) logic and 8.590(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.698
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.592

    - Propagation time:                      11.304
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.711

    Number of logic level(s):                5
    Starting point:                          a_0_rep2 / Q
    Ending point:                            ALU.r1[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
a_0_rep2                            SB_DFFE     Q        Out     0.540     0.540       -         
a_0_rep2                            Net         -        -       1.599     -           11        
ALU.r0_RNIBAVJ[7]                   SB_LUT4     I0       In      -         2.139       -         
ALU.r0_RNIBAVJ[7]                   SB_LUT4     O        Out     0.449     2.588       -         
r0_RNIBAVJ[7]                       Net         -        -       1.371     -           1         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     I0       In      -         3.959       -         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     O        Out     0.449     4.408       -         
a_7_ns_1[7]                         Net         -        -       1.371     -           1         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     I0       In      -         5.779       -         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     O        Out     0.449     6.227       -         
a[7]                                Net         -        -       1.371     -           1         
ALU.r4_RNIMIP79[7]                  SB_LUT4     I2       In      -         7.598       -         
ALU.r4_RNIMIP79[7]                  SB_LUT4     O        Out     0.379     7.977       -         
un9_addsub_axb_7                    Net         -        -       1.371     -           1         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     I0       In      -         9.348       -         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     O        Out     0.449     9.797       -         
un9_addsub_cry_6_c_RNIOL6E9         Net         -        -       1.507     -           8         
ALU.r1[7]                           SB_DFFE     D        In      -         11.304      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.409 is 2.819(24.7%) logic and 8.590(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.698
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.592

    - Propagation time:                      11.304
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.711

    Number of logic level(s):                5
    Starting point:                          a_0_rep2 / Q
    Ending point:                            ALU.r2[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
a_0_rep2                            SB_DFFE     Q        Out     0.540     0.540       -         
a_0_rep2                            Net         -        -       1.599     -           11        
ALU.r0_RNIBAVJ[7]                   SB_LUT4     I0       In      -         2.139       -         
ALU.r0_RNIBAVJ[7]                   SB_LUT4     O        Out     0.449     2.588       -         
r0_RNIBAVJ[7]                       Net         -        -       1.371     -           1         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     I0       In      -         3.959       -         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     O        Out     0.449     4.408       -         
a_7_ns_1[7]                         Net         -        -       1.371     -           1         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     I0       In      -         5.779       -         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     O        Out     0.449     6.227       -         
a[7]                                Net         -        -       1.371     -           1         
ALU.r4_RNIMIP79[7]                  SB_LUT4     I2       In      -         7.598       -         
ALU.r4_RNIMIP79[7]                  SB_LUT4     O        Out     0.379     7.977       -         
un9_addsub_axb_7                    Net         -        -       1.371     -           1         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     I0       In      -         9.348       -         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     O        Out     0.449     9.797       -         
un9_addsub_cry_6_c_RNIOL6E9         Net         -        -       1.507     -           8         
ALU.r2[7]                           SB_DFFE     D        In      -         11.304      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.409 is 2.819(24.7%) logic and 8.590(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.698
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.592

    - Propagation time:                      11.304
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.711

    Number of logic level(s):                5
    Starting point:                          a_0_rep2 / Q
    Ending point:                            ALU.r3[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
a_0_rep2                            SB_DFFE     Q        Out     0.540     0.540       -         
a_0_rep2                            Net         -        -       1.599     -           11        
ALU.r0_RNIBAVJ[7]                   SB_LUT4     I0       In      -         2.139       -         
ALU.r0_RNIBAVJ[7]                   SB_LUT4     O        Out     0.449     2.588       -         
r0_RNIBAVJ[7]                       Net         -        -       1.371     -           1         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     I0       In      -         3.959       -         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     O        Out     0.449     4.408       -         
a_7_ns_1[7]                         Net         -        -       1.371     -           1         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     I0       In      -         5.779       -         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     O        Out     0.449     6.227       -         
a[7]                                Net         -        -       1.371     -           1         
ALU.r4_RNIMIP79[7]                  SB_LUT4     I2       In      -         7.598       -         
ALU.r4_RNIMIP79[7]                  SB_LUT4     O        Out     0.379     7.977       -         
un9_addsub_axb_7                    Net         -        -       1.371     -           1         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     I0       In      -         9.348       -         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     O        Out     0.449     9.797       -         
un9_addsub_cry_6_c_RNIOL6E9         Net         -        -       1.507     -           8         
ALU.r3[7]                           SB_DFFE     D        In      -         11.304      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.409 is 2.819(24.7%) logic and 8.590(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.698
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.592

    - Propagation time:                      11.304
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.711

    Number of logic level(s):                5
    Starting point:                          a_0_rep2 / Q
    Ending point:                            ALU.r4[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
a_0_rep2                            SB_DFFE     Q        Out     0.540     0.540       -         
a_0_rep2                            Net         -        -       1.599     -           11        
ALU.r0_RNIBAVJ[7]                   SB_LUT4     I0       In      -         2.139       -         
ALU.r0_RNIBAVJ[7]                   SB_LUT4     O        Out     0.449     2.588       -         
r0_RNIBAVJ[7]                       Net         -        -       1.371     -           1         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     I0       In      -         3.959       -         
ALU.r0_RNIJMKB2[7]                  SB_LUT4     O        Out     0.449     4.408       -         
a_7_ns_1[7]                         Net         -        -       1.371     -           1         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     I0       In      -         5.779       -         
ALU.r2_RNI5GRO4[7]                  SB_LUT4     O        Out     0.449     6.227       -         
a[7]                                Net         -        -       1.371     -           1         
ALU.r4_RNIMIP79[7]                  SB_LUT4     I2       In      -         7.598       -         
ALU.r4_RNIMIP79[7]                  SB_LUT4     O        Out     0.379     7.977       -         
un9_addsub_axb_7                    Net         -        -       1.371     -           1         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     I0       In      -         9.348       -         
ALU.un9_addsub_cry_6_c_RNIOL6E9     SB_LUT4     O        Out     0.449     9.797       -         
un9_addsub_cry_6_c_RNIOL6E9         Net         -        -       1.507     -           8         
ALU.r4[7]                           SB_DFFE     D        In      -         11.304      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.409 is 2.819(24.7%) logic and 8.590(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 147MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             2 uses
SB_CARRY        32 uses
SB_DFF          27 uses
SB_DFFE         87 uses
SB_DFFN         7 uses
SB_DFFNE        8 uses
VCC             2 uses
SB_LUT4         220 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   129 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 220 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 220 = 220 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 147MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Aug 15 10:05:18 2020

###########################################################]


Synthesis exit by 0.
Current Implementation MULT_Implmnt its sbt path: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.edf " "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist" "-pCT256" "-yG:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.edf...
Parsing constraint file: G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf ...
Warning: pin SDI doesn't exist in the design netlist.ignoring the set_io command on line 5 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SDO doesn't exist in the design netlist.ignoring the set_io command on line 6 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCK doesn't exist in the design netlist.ignoring the set_io command on line 7 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCS doesn't exist in the design netlist.ignoring the set_io command on line 8 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RTS doesn't exist in the design netlist.ignoring the set_io command on line 12 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTS doesn't exist in the design netlist.ignoring the set_io command on line 13 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO0 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO5 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO6 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO7 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO8 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO9 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO10 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO11 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO12 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO13 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO14 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO15 doesn't exist in the design netlist.ignoring the set_io command on line 30 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA0 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA1 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA2 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA3 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA4 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA5 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA6 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA7 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA8 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA9 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA10 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA11 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA12 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA13 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA14 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA15 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA16 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA17 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0CE doesn't exist in the design netlist.ignoring the set_io command on line 49 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1CE doesn't exist in the design netlist.ignoring the set_io command on line 50 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RWE doesn't exist in the design netlist.ignoring the set_io command on line 51 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROE doesn't exist in the design netlist.ignoring the set_io command on line 52 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RUB doesn't exist in the design netlist.ignoring the set_io command on line 53 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RLB doesn't exist in the design netlist.ignoring the set_io command on line 54 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO0 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO1 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO2 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO4 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO5 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO6 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO7 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO8 doesn't exist in the design netlist.ignoring the set_io command on line 64 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO10 doesn't exist in the design netlist.ignoring the set_io command on line 66 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP doesn't exist in the design netlist.ignoring the set_io command on line 69 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKN doesn't exist in the design netlist.ignoring the set_io command on line 70 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP_GLOBAL doesn't exist in the design netlist.ignoring the set_io command on line 71 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRP doesn't exist in the design netlist.ignoring the set_io command on line 72 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRN doesn't exist in the design netlist.ignoring the set_io command on line 73 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D1 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D2 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D3 doesn't exist in the design netlist.ignoring the set_io command on line 79 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D4 doesn't exist in the design netlist.ignoring the set_io command on line 80 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D5 doesn't exist in the design netlist.ignoring the set_io command on line 81 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D6 doesn't exist in the design netlist.ignoring the set_io command on line 82 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D7 doesn't exist in the design netlist.ignoring the set_io command on line 83 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D8 doesn't exist in the design netlist.ignoring the set_io command on line 84 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D9 doesn't exist in the design netlist.ignoring the set_io command on line 85 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D10 doesn't exist in the design netlist.ignoring the set_io command on line 86 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D11 doesn't exist in the design netlist.ignoring the set_io command on line 87 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D12 doesn't exist in the design netlist.ignoring the set_io command on line 88 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D13 doesn't exist in the design netlist.ignoring the set_io command on line 89 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D14 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D15 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A0 doesn't exist in the design netlist.ignoring the set_io command on line 93 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A1 doesn't exist in the design netlist.ignoring the set_io command on line 94 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A2 doesn't exist in the design netlist.ignoring the set_io command on line 95 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A3 doesn't exist in the design netlist.ignoring the set_io command on line 96 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A4 doesn't exist in the design netlist.ignoring the set_io command on line 97 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A5 doesn't exist in the design netlist.ignoring the set_io command on line 98 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A6 doesn't exist in the design netlist.ignoring the set_io command on line 99 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A7 doesn't exist in the design netlist.ignoring the set_io command on line 100 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A8 doesn't exist in the design netlist.ignoring the set_io command on line 101 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A9 doesn't exist in the design netlist.ignoring the set_io command on line 102 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A10 doesn't exist in the design netlist.ignoring the set_io command on line 103 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A11 doesn't exist in the design netlist.ignoring the set_io command on line 104 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A12 doesn't exist in the design netlist.ignoring the set_io command on line 105 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A13 doesn't exist in the design netlist.ignoring the set_io command on line 106 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A14 doesn't exist in the design netlist.ignoring the set_io command on line 107 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A15 doesn't exist in the design netlist.ignoring the set_io command on line 108 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0 doesn't exist in the design netlist.ignoring the set_io command on line 110 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1 doesn't exist in the design netlist.ignoring the set_io command on line 111 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R2 doesn't exist in the design netlist.ignoring the set_io command on line 112 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R3 doesn't exist in the design netlist.ignoring the set_io command on line 113 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R4 doesn't exist in the design netlist.ignoring the set_io command on line 114 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R5 doesn't exist in the design netlist.ignoring the set_io command on line 115 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R6 doesn't exist in the design netlist.ignoring the set_io command on line 116 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R7 doesn't exist in the design netlist.ignoring the set_io command on line 117 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R8 doesn't exist in the design netlist.ignoring the set_io command on line 118 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R9 doesn't exist in the design netlist.ignoring the set_io command on line 119 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R10 doesn't exist in the design netlist.ignoring the set_io command on line 120 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R11 doesn't exist in the design netlist.ignoring the set_io command on line 121 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R12 doesn't exist in the design netlist.ignoring the set_io command on line 122 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R13 doesn't exist in the design netlist.ignoring the set_io command on line 123 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R14 doesn't exist in the design netlist.ignoring the set_io command on line 124 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R15 doesn't exist in the design netlist.ignoring the set_io command on line 125 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S0 doesn't exist in the design netlist.ignoring the set_io command on line 127 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S1 doesn't exist in the design netlist.ignoring the set_io command on line 128 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S2 doesn't exist in the design netlist.ignoring the set_io command on line 129 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S3 doesn't exist in the design netlist.ignoring the set_io command on line 130 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S4 doesn't exist in the design netlist.ignoring the set_io command on line 131 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S5 doesn't exist in the design netlist.ignoring the set_io command on line 132 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S6 doesn't exist in the design netlist.ignoring the set_io command on line 133 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S7 doesn't exist in the design netlist.ignoring the set_io command on line 134 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin B22 doesn't exists in the package CT256. ignoring the set_io command on line 135 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S9 doesn't exist in the design netlist.ignoring the set_io command on line 136 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S10 doesn't exist in the design netlist.ignoring the set_io command on line 137 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S11 doesn't exist in the design netlist.ignoring the set_io command on line 138 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S12 doesn't exist in the design netlist.ignoring the set_io command on line 139 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S13 doesn't exist in the design netlist.ignoring the set_io command on line 140 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S14 doesn't exist in the design netlist.ignoring the set_io command on line 141 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S15 doesn't exist in the design netlist.ignoring the set_io command on line 142 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR0 doesn't exist in the design netlist.ignoring the set_io command on line 144 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR1 doesn't exist in the design netlist.ignoring the set_io command on line 145 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR2 doesn't exist in the design netlist.ignoring the set_io command on line 146 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR3 doesn't exist in the design netlist.ignoring the set_io command on line 147 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR4 doesn't exist in the design netlist.ignoring the set_io command on line 148 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR5 doesn't exist in the design netlist.ignoring the set_io command on line 149 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR6 doesn't exist in the design netlist.ignoring the set_io command on line 150 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR7 doesn't exist in the design netlist.ignoring the set_io command on line 151 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR8 doesn't exist in the design netlist.ignoring the set_io command on line 152 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR9 doesn't exist in the design netlist.ignoring the set_io command on line 153 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR10 doesn't exist in the design netlist.ignoring the set_io command on line 154 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR11 doesn't exist in the design netlist.ignoring the set_io command on line 155 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR12 doesn't exist in the design netlist.ignoring the set_io command on line 156 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR13 doesn't exist in the design netlist.ignoring the set_io command on line 157 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR14 doesn't exist in the design netlist.ignoring the set_io command on line 158 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR15 doesn't exist in the design netlist.ignoring the set_io command on line 159 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTRLEN doesn't exist in the design netlist.ignoring the set_io command on line 161 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RAMWE doesn't exist in the design netlist.ignoring the set_io command on line 162 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMWE doesn't exist in the design netlist.ignoring the set_io command on line 163 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMCE doesn't exist in the design netlist.ignoring the set_io command on line 164 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RROE doesn't exist in the design netlist.ignoring the set_io command on line 165 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C0 doesn't exist in the design netlist.ignoring the set_io command on line 166 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C1 doesn't exist in the design netlist.ignoring the set_io command on line 167 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C2 doesn't exist in the design netlist.ignoring the set_io command on line 168 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C3 doesn't exist in the design netlist.ignoring the set_io command on line 169 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C4 doesn't exist in the design netlist.ignoring the set_io command on line 170 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C5 doesn't exist in the design netlist.ignoring the set_io command on line 171 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C6 doesn't exist in the design netlist.ignoring the set_io command on line 172 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C7 doesn't exist in the design netlist.ignoring the set_io command on line 173 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C8 doesn't exist in the design netlist.ignoring the set_io command on line 174 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C9 doesn't exist in the design netlist.ignoring the set_io command on line 175 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C10 doesn't exist in the design netlist.ignoring the set_io command on line 176 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C11 doesn't exist in the design netlist.ignoring the set_io command on line 177 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C12 doesn't exist in the design netlist.ignoring the set_io command on line 178 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C13 doesn't exist in the design netlist.ignoring the set_io command on line 179 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C14 doesn't exist in the design netlist.ignoring the set_io command on line 180 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C15 doesn't exist in the design netlist.ignoring the set_io command on line 181 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C16 doesn't exist in the design netlist.ignoring the set_io command on line 182 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P0 doesn't exist in the design netlist.ignoring the set_io command on line 183 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P1 doesn't exist in the design netlist.ignoring the set_io command on line 184 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P2 doesn't exist in the design netlist.ignoring the set_io command on line 185 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P3 doesn't exist in the design netlist.ignoring the set_io command on line 186 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P4 doesn't exist in the design netlist.ignoring the set_io command on line 187 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P5 doesn't exist in the design netlist.ignoring the set_io command on line 188 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P6 doesn't exist in the design netlist.ignoring the set_io command on line 189 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P7 doesn't exist in the design netlist.ignoring the set_io command on line 190 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
parse file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.scf
sdc_reader OK C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.scf
Stored edif netlist at C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --outdir C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	220
    Number of DFFs      	:	129
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	32
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	59
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	67
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	288
    Number of DFFs      	:	129
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	32

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	107
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	151
        CARRY Only       	:	2
        LUT with CARRY   	:	8
    LogicCells                  :	290/7680
    PLBs                        :	40/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-C9SO7TB

# Sat Aug 15 10:06:11 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v" (library work)
Verilog syntax check successful!
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v":3:7:3:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_Z1

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_Z2

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__3_0_7d5186020056a223808828e9cc25bba0_Z3

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__4_0_7d5186020056a223808828e9cc25bba0_Z4

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__5_0_7d5186020056a223808828e9cc25bba0_Z5

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__6_0_7d5186020056a223808828e9cc25bba0_Z6

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__7_0_7d5186020056a223808828e9cc25bba0_Z7

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__8_0_7d5186020056a223808828e9cc25bba0_Z8

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_Z9

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_Z10

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_Z11

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_Z12

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_Z13

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_Z14

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_Z15

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=384'b010111110101111101111000011011010111001001011111011101000110000101100111010111110101111100110001001100000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_Z16

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Synthesizing module top in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_5s_1_Z17

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_5s_1_Z18

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__3_0_7d5186020056a223808828e9cc25bba0_5s_1_Z19

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__4_0_7d5186020056a223808828e9cc25bba0_5s_1_Z20

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__5_0_7d5186020056a223808828e9cc25bba0_5s_1_Z21

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__6_0_7d5186020056a223808828e9cc25bba0_5s_1_Z22

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__7_0_7d5186020056a223808828e9cc25bba0_5s_1_Z23

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__8_0_7d5186020056a223808828e9cc25bba0_5s_1_Z24

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_5s_1_Z25

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_5s_1_Z26

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_5s_1_Z27

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_5s_1_Z28

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_5s_1_Z29

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_5s_1_Z30

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_5s_1_Z31

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=384'b010111110101111101111000011011010111001001011111011101000110000101100111010111110101111100110001001100000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_5s_1_Z32

@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":61:2:61:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 10:06:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 10:06:12 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 10:06:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs changed - recompiling
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 10:06:13 2020

###########################################################]
Pre-mapping Report

# Sat Aug 15 10:06:13 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt 
Printing clock  summary report in "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":87:39:87:39|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__10_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":86:39:86:39|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__f_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":85:39:85:39|Connected syn_hyper_connect __xmr_use__5_, tag __xmr_tag__e_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":84:39:84:39|Connected syn_hyper_connect __xmr_use__7_, tag __xmr_tag__d_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":83:39:83:39|Connected syn_hyper_connect __xmr_use__9_, tag __xmr_tag__c_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":82:39:82:39|Connected syn_hyper_connect __xmr_use__11_, tag __xmr_tag__b_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":81:38:81:38|Connected syn_hyper_connect __xmr_use__13_, tag __xmr_tag__a_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":80:38:80:38|Connected syn_hyper_connect __xmr_use__15_, tag __xmr_tag__9_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":79:37:79:37|Connected syn_hyper_connect __xmr_use__17_, tag __xmr_tag__8_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":78:37:78:37|Connected syn_hyper_connect __xmr_use__19_, tag __xmr_tag__7_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":77:37:77:37|Connected syn_hyper_connect __xmr_use__21_, tag __xmr_tag__6_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":76:37:76:37|Connected syn_hyper_connect __xmr_use__23_, tag __xmr_tag__5_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":75:37:75:37|Connected syn_hyper_connect __xmr_use__25_, tag __xmr_tag__4_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":74:37:74:37|Connected syn_hyper_connect __xmr_use__27_, tag __xmr_tag__3_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":73:37:73:37|Connected syn_hyper_connect __xmr_use__29_, tag __xmr_tag__2_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":72:37:72:37|Connected syn_hyper_connect __xmr_use__31_, tag __xmr_tag__1_0_7d5186020056a223808828e9cc25bba0
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXready (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     4.1 MHz       242.665       inferred     Autoconstr_clkgroup_0     201  
====================================================================================

@W: MT529 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|Found inferred clock top|CLK which controls 201 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[1] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[2] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[3] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[4] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[5] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[6] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 15 10:06:14 2020

###########################################################]
Map & Optimize Report

# Sat Aug 15 10:06:14 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXstate[3:0] (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance gap[2:0] (in view: work.uart(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7:0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Boundary register RXbuffer[7:0] (in view: work.uart(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r7[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r6[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r5[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r4[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r3[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r2[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r1[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.r0[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|User-specified initial value defined for instance ALU.overflow is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance TXbuffer[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance y[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance b[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance a[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|User-specified initial value defined for instance TXstart is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":58:2:58:7|Removing sequential instance ALU.overflow (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.79ns		 416 /       185
   2		0h:00m:01s		    -2.79ns		 324 /       185
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Replicating instance a[0] (in view: work.top(verilog)) with 67 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Replicating instance a[1] (in view: work.top(verilog)) with 34 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Replicating instance b[2] (in view: work.top(verilog)) with 65 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Replicating instance b[0] (in view: work.top(verilog)) with 38 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Replicating instance clkdiv[6] (in view: work.top(verilog)) with 65 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":61:2:61:7|Replicating instance clkdiv[7] (in view: work.top(verilog)) with 33 loads 2 times to improve timing.
Timing driven replication report
Added 17 Registers via timing driven replication
Added 12 LUTs via timing driven replication

   3		0h:00m:01s		    -2.79ns		 336 /       202


   4		0h:00m:01s		    -2.79ns		 336 /       202
@N: FX1016 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":10:15:10:17|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net a5.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 148MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 148MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 202 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               202        b_2_rep1       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 148MB)

Writing Analyst data base C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 148MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 148MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 148MB)

@W: MT420 |Found inferred clock top|CLK with period 9.89ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 15 10:06:17 2020
#


Top view:               top
Requested Frequency:    101.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.746

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            101.1 MHz     85.9 MHz      9.892         11.638        -1.746     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  9.892       -1.746  |  9.892       2.123  |  4.946       0.795  |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

              Starting                                        Arrival           
Instance      Reference     Type        Pin     Net           Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
a_fast[0]     top|CLK       SB_DFFE     Q       a_fast[0]     0.540       -1.746
b_fast[0]     top|CLK       SB_DFFE     Q       b_fast[0]     0.540       -1.725
b_fast[2]     top|CLK       SB_DFFE     Q       b_fast[2]     0.540       -1.676
ALU.r0[0]     top|CLK       SB_DFFE     Q       r0[0]         0.540       -1.676
ALU.r1[0]     top|CLK       SB_DFFE     Q       r1[0]         0.540       -1.648
ALU.r2[0]     top|CLK       SB_DFFE     Q       r2[0]         0.540       -1.634
ALU.r4[0]     top|CLK       SB_DFFE     Q       r4[0]         0.540       -1.627
ALU.r5[0]     top|CLK       SB_DFFE     Q       r5[0]         0.540       -1.605
ALU.r3[0]     top|CLK       SB_DFFE     Q       r3[0]         0.540       -1.571
ALU.r0[1]     top|CLK       SB_DFFE     Q       r0[1]         0.540       -1.564
================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                           Required           
Instance       Reference     Type        Pin     Net                              Time         Slack 
               Clock                                                                                 
-----------------------------------------------------------------------------------------------------
ALU.r0[15]     top|CLK       SB_DFFE     D       un9_addsub_cry_14_c_RNIRN09A     9.787        -1.746
ALU.r1[15]     top|CLK       SB_DFFE     D       un9_addsub_cry_14_c_RNIRN09A     9.787        -1.746
ALU.r2[15]     top|CLK       SB_DFFE     D       un9_addsub_cry_14_c_RNIRN09A     9.787        -1.746
ALU.r3[15]     top|CLK       SB_DFFE     D       un9_addsub_cry_14_c_RNIRN09A     9.787        -1.746
ALU.r4[15]     top|CLK       SB_DFFE     D       un9_addsub_cry_14_c_RNIRN09A     9.787        -1.746
ALU.r5[15]     top|CLK       SB_DFFE     D       un9_addsub_cry_14_c_RNIRN09A     9.787        -1.746
ALU.r6[15]     top|CLK       SB_DFFE     D       un9_addsub_cry_14_c_RNIRN09A     9.787        -1.746
ALU.r7[15]     top|CLK       SB_DFFE     D       un9_addsub_cry_14_c_RNIRN09A     9.787        -1.746
ALU.r0[14]     top|CLK       SB_DFFE     D       un9_addsub_cry_13_c_RNIRKVUD     9.787        -1.605
ALU.r1[14]     top|CLK       SB_DFFE     D       un9_addsub_cry_13_c_RNIRKVUD     9.787        -1.605
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.892
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.787

    - Propagation time:                      11.533
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.746

    Number of logic level(s):                19
    Starting point:                          a_fast[0] / Q
    Ending point:                            ALU.r0[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
a_fast[0]                            SB_DFFE      Q        Out     0.540     0.540       -         
a_fast[0]                            Net          -        -       1.599     -           12        
ALU.r0_RNIBROO[0]                    SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIBROO[0]                    SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIBROO[0]                        Net          -        -       1.371     -           1         
ALU.r0_RNI0OTM2[0]                   SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI0OTM2[0]                   SB_LUT4      O        Out     0.449     4.408       -         
a_7_ns_1[0]                          Net          -        -       1.371     -           1         
ALU.r2_RNIGO1L4[0]                   SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNIGO1L4[0]                   SB_LUT4      O        Out     0.449     6.227       -         
a[0]                                 Net          -        -       0.905     -           3         
ALU.un9_addsub_cry_0_c               SB_CARRY     I1       In      -         7.132       -         
ALU.un9_addsub_cry_0_c               SB_CARRY     CO       Out     0.229     7.361       -         
un9_addsub_cry_0                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_1_c               SB_CARRY     CI       In      -         7.375       -         
ALU.un9_addsub_cry_1_c               SB_CARRY     CO       Out     0.126     7.502       -         
un9_addsub_cry_1                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_2_c               SB_CARRY     CI       In      -         7.516       -         
ALU.un9_addsub_cry_2_c               SB_CARRY     CO       Out     0.126     7.642       -         
un9_addsub_cry_2                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_3_c               SB_CARRY     CI       In      -         7.656       -         
ALU.un9_addsub_cry_3_c               SB_CARRY     CO       Out     0.126     7.782       -         
un9_addsub_cry_3                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_4_c               SB_CARRY     CI       In      -         7.796       -         
ALU.un9_addsub_cry_4_c               SB_CARRY     CO       Out     0.126     7.922       -         
un9_addsub_cry_4                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_5_c               SB_CARRY     CI       In      -         7.936       -         
ALU.un9_addsub_cry_5_c               SB_CARRY     CO       Out     0.126     8.062       -         
un9_addsub_cry_5                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_6_c               SB_CARRY     CI       In      -         8.076       -         
ALU.un9_addsub_cry_6_c               SB_CARRY     CO       Out     0.126     8.203       -         
un9_addsub_cry_6                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_7_c               SB_CARRY     CI       In      -         8.216       -         
ALU.un9_addsub_cry_7_c               SB_CARRY     CO       Out     0.126     8.343       -         
un9_addsub_cry_7                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_8_c               SB_CARRY     CI       In      -         8.357       -         
ALU.un9_addsub_cry_8_c               SB_CARRY     CO       Out     0.126     8.483       -         
un9_addsub_cry_8                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_9_c               SB_CARRY     CI       In      -         8.497       -         
ALU.un9_addsub_cry_9_c               SB_CARRY     CO       Out     0.126     8.623       -         
un9_addsub_cry_9                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_10_c              SB_CARRY     CI       In      -         8.637       -         
ALU.un9_addsub_cry_10_c              SB_CARRY     CO       Out     0.126     8.763       -         
un9_addsub_cry_10                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_11_c              SB_CARRY     CI       In      -         8.777       -         
ALU.un9_addsub_cry_11_c              SB_CARRY     CO       Out     0.126     8.903       -         
un9_addsub_cry_11                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_12_c              SB_CARRY     CI       In      -         8.918       -         
ALU.un9_addsub_cry_12_c              SB_CARRY     CO       Out     0.126     9.044       -         
un9_addsub_cry_12                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_13_c              SB_CARRY     CI       In      -         9.058       -         
ALU.un9_addsub_cry_13_c              SB_CARRY     CO       Out     0.126     9.184       -         
un9_addsub_cry_13                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_14_c              SB_CARRY     CI       In      -         9.198       -         
ALU.un9_addsub_cry_14_c              SB_CARRY     CO       Out     0.126     9.324       -         
un9_addsub_cry_14                    Net          -        -       0.386     -           1         
ALU.un9_addsub_cry_14_c_RNIRN09A     SB_LUT4      I3       In      -         9.710       -         
ALU.un9_addsub_cry_14_c_RNIRN09A     SB_LUT4      O        Out     0.316     10.026      -         
un9_addsub_cry_14_c_RNIRN09A         Net          -        -       1.507     -           8         
ALU.r0[15]                           SB_DFFE      D        In      -         11.533      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.638 is 4.303(37.0%) logic and 7.335(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.892
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.787

    - Propagation time:                      11.533
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.746

    Number of logic level(s):                19
    Starting point:                          a_fast[0] / Q
    Ending point:                            ALU.r1[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
a_fast[0]                            SB_DFFE      Q        Out     0.540     0.540       -         
a_fast[0]                            Net          -        -       1.599     -           12        
ALU.r0_RNIBROO[0]                    SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIBROO[0]                    SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIBROO[0]                        Net          -        -       1.371     -           1         
ALU.r0_RNI0OTM2[0]                   SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI0OTM2[0]                   SB_LUT4      O        Out     0.449     4.408       -         
a_7_ns_1[0]                          Net          -        -       1.371     -           1         
ALU.r2_RNIGO1L4[0]                   SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNIGO1L4[0]                   SB_LUT4      O        Out     0.449     6.227       -         
a[0]                                 Net          -        -       0.905     -           3         
ALU.un9_addsub_cry_0_c               SB_CARRY     I1       In      -         7.132       -         
ALU.un9_addsub_cry_0_c               SB_CARRY     CO       Out     0.229     7.361       -         
un9_addsub_cry_0                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_1_c               SB_CARRY     CI       In      -         7.375       -         
ALU.un9_addsub_cry_1_c               SB_CARRY     CO       Out     0.126     7.502       -         
un9_addsub_cry_1                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_2_c               SB_CARRY     CI       In      -         7.516       -         
ALU.un9_addsub_cry_2_c               SB_CARRY     CO       Out     0.126     7.642       -         
un9_addsub_cry_2                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_3_c               SB_CARRY     CI       In      -         7.656       -         
ALU.un9_addsub_cry_3_c               SB_CARRY     CO       Out     0.126     7.782       -         
un9_addsub_cry_3                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_4_c               SB_CARRY     CI       In      -         7.796       -         
ALU.un9_addsub_cry_4_c               SB_CARRY     CO       Out     0.126     7.922       -         
un9_addsub_cry_4                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_5_c               SB_CARRY     CI       In      -         7.936       -         
ALU.un9_addsub_cry_5_c               SB_CARRY     CO       Out     0.126     8.062       -         
un9_addsub_cry_5                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_6_c               SB_CARRY     CI       In      -         8.076       -         
ALU.un9_addsub_cry_6_c               SB_CARRY     CO       Out     0.126     8.203       -         
un9_addsub_cry_6                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_7_c               SB_CARRY     CI       In      -         8.216       -         
ALU.un9_addsub_cry_7_c               SB_CARRY     CO       Out     0.126     8.343       -         
un9_addsub_cry_7                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_8_c               SB_CARRY     CI       In      -         8.357       -         
ALU.un9_addsub_cry_8_c               SB_CARRY     CO       Out     0.126     8.483       -         
un9_addsub_cry_8                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_9_c               SB_CARRY     CI       In      -         8.497       -         
ALU.un9_addsub_cry_9_c               SB_CARRY     CO       Out     0.126     8.623       -         
un9_addsub_cry_9                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_10_c              SB_CARRY     CI       In      -         8.637       -         
ALU.un9_addsub_cry_10_c              SB_CARRY     CO       Out     0.126     8.763       -         
un9_addsub_cry_10                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_11_c              SB_CARRY     CI       In      -         8.777       -         
ALU.un9_addsub_cry_11_c              SB_CARRY     CO       Out     0.126     8.903       -         
un9_addsub_cry_11                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_12_c              SB_CARRY     CI       In      -         8.918       -         
ALU.un9_addsub_cry_12_c              SB_CARRY     CO       Out     0.126     9.044       -         
un9_addsub_cry_12                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_13_c              SB_CARRY     CI       In      -         9.058       -         
ALU.un9_addsub_cry_13_c              SB_CARRY     CO       Out     0.126     9.184       -         
un9_addsub_cry_13                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_14_c              SB_CARRY     CI       In      -         9.198       -         
ALU.un9_addsub_cry_14_c              SB_CARRY     CO       Out     0.126     9.324       -         
un9_addsub_cry_14                    Net          -        -       0.386     -           1         
ALU.un9_addsub_cry_14_c_RNIRN09A     SB_LUT4      I3       In      -         9.710       -         
ALU.un9_addsub_cry_14_c_RNIRN09A     SB_LUT4      O        Out     0.316     10.026      -         
un9_addsub_cry_14_c_RNIRN09A         Net          -        -       1.507     -           8         
ALU.r1[15]                           SB_DFFE      D        In      -         11.533      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.638 is 4.303(37.0%) logic and 7.335(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.892
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.787

    - Propagation time:                      11.533
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.746

    Number of logic level(s):                19
    Starting point:                          a_fast[0] / Q
    Ending point:                            ALU.r2[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
a_fast[0]                            SB_DFFE      Q        Out     0.540     0.540       -         
a_fast[0]                            Net          -        -       1.599     -           12        
ALU.r0_RNIBROO[0]                    SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIBROO[0]                    SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIBROO[0]                        Net          -        -       1.371     -           1         
ALU.r0_RNI0OTM2[0]                   SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI0OTM2[0]                   SB_LUT4      O        Out     0.449     4.408       -         
a_7_ns_1[0]                          Net          -        -       1.371     -           1         
ALU.r2_RNIGO1L4[0]                   SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNIGO1L4[0]                   SB_LUT4      O        Out     0.449     6.227       -         
a[0]                                 Net          -        -       0.905     -           3         
ALU.un9_addsub_cry_0_c               SB_CARRY     I1       In      -         7.132       -         
ALU.un9_addsub_cry_0_c               SB_CARRY     CO       Out     0.229     7.361       -         
un9_addsub_cry_0                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_1_c               SB_CARRY     CI       In      -         7.375       -         
ALU.un9_addsub_cry_1_c               SB_CARRY     CO       Out     0.126     7.502       -         
un9_addsub_cry_1                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_2_c               SB_CARRY     CI       In      -         7.516       -         
ALU.un9_addsub_cry_2_c               SB_CARRY     CO       Out     0.126     7.642       -         
un9_addsub_cry_2                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_3_c               SB_CARRY     CI       In      -         7.656       -         
ALU.un9_addsub_cry_3_c               SB_CARRY     CO       Out     0.126     7.782       -         
un9_addsub_cry_3                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_4_c               SB_CARRY     CI       In      -         7.796       -         
ALU.un9_addsub_cry_4_c               SB_CARRY     CO       Out     0.126     7.922       -         
un9_addsub_cry_4                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_5_c               SB_CARRY     CI       In      -         7.936       -         
ALU.un9_addsub_cry_5_c               SB_CARRY     CO       Out     0.126     8.062       -         
un9_addsub_cry_5                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_6_c               SB_CARRY     CI       In      -         8.076       -         
ALU.un9_addsub_cry_6_c               SB_CARRY     CO       Out     0.126     8.203       -         
un9_addsub_cry_6                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_7_c               SB_CARRY     CI       In      -         8.216       -         
ALU.un9_addsub_cry_7_c               SB_CARRY     CO       Out     0.126     8.343       -         
un9_addsub_cry_7                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_8_c               SB_CARRY     CI       In      -         8.357       -         
ALU.un9_addsub_cry_8_c               SB_CARRY     CO       Out     0.126     8.483       -         
un9_addsub_cry_8                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_9_c               SB_CARRY     CI       In      -         8.497       -         
ALU.un9_addsub_cry_9_c               SB_CARRY     CO       Out     0.126     8.623       -         
un9_addsub_cry_9                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_10_c              SB_CARRY     CI       In      -         8.637       -         
ALU.un9_addsub_cry_10_c              SB_CARRY     CO       Out     0.126     8.763       -         
un9_addsub_cry_10                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_11_c              SB_CARRY     CI       In      -         8.777       -         
ALU.un9_addsub_cry_11_c              SB_CARRY     CO       Out     0.126     8.903       -         
un9_addsub_cry_11                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_12_c              SB_CARRY     CI       In      -         8.918       -         
ALU.un9_addsub_cry_12_c              SB_CARRY     CO       Out     0.126     9.044       -         
un9_addsub_cry_12                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_13_c              SB_CARRY     CI       In      -         9.058       -         
ALU.un9_addsub_cry_13_c              SB_CARRY     CO       Out     0.126     9.184       -         
un9_addsub_cry_13                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_14_c              SB_CARRY     CI       In      -         9.198       -         
ALU.un9_addsub_cry_14_c              SB_CARRY     CO       Out     0.126     9.324       -         
un9_addsub_cry_14                    Net          -        -       0.386     -           1         
ALU.un9_addsub_cry_14_c_RNIRN09A     SB_LUT4      I3       In      -         9.710       -         
ALU.un9_addsub_cry_14_c_RNIRN09A     SB_LUT4      O        Out     0.316     10.026      -         
un9_addsub_cry_14_c_RNIRN09A         Net          -        -       1.507     -           8         
ALU.r2[15]                           SB_DFFE      D        In      -         11.533      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.638 is 4.303(37.0%) logic and 7.335(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.892
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.787

    - Propagation time:                      11.533
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.746

    Number of logic level(s):                19
    Starting point:                          a_fast[0] / Q
    Ending point:                            ALU.r3[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
a_fast[0]                            SB_DFFE      Q        Out     0.540     0.540       -         
a_fast[0]                            Net          -        -       1.599     -           12        
ALU.r0_RNIBROO[0]                    SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIBROO[0]                    SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIBROO[0]                        Net          -        -       1.371     -           1         
ALU.r0_RNI0OTM2[0]                   SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI0OTM2[0]                   SB_LUT4      O        Out     0.449     4.408       -         
a_7_ns_1[0]                          Net          -        -       1.371     -           1         
ALU.r2_RNIGO1L4[0]                   SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNIGO1L4[0]                   SB_LUT4      O        Out     0.449     6.227       -         
a[0]                                 Net          -        -       0.905     -           3         
ALU.un9_addsub_cry_0_c               SB_CARRY     I1       In      -         7.132       -         
ALU.un9_addsub_cry_0_c               SB_CARRY     CO       Out     0.229     7.361       -         
un9_addsub_cry_0                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_1_c               SB_CARRY     CI       In      -         7.375       -         
ALU.un9_addsub_cry_1_c               SB_CARRY     CO       Out     0.126     7.502       -         
un9_addsub_cry_1                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_2_c               SB_CARRY     CI       In      -         7.516       -         
ALU.un9_addsub_cry_2_c               SB_CARRY     CO       Out     0.126     7.642       -         
un9_addsub_cry_2                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_3_c               SB_CARRY     CI       In      -         7.656       -         
ALU.un9_addsub_cry_3_c               SB_CARRY     CO       Out     0.126     7.782       -         
un9_addsub_cry_3                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_4_c               SB_CARRY     CI       In      -         7.796       -         
ALU.un9_addsub_cry_4_c               SB_CARRY     CO       Out     0.126     7.922       -         
un9_addsub_cry_4                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_5_c               SB_CARRY     CI       In      -         7.936       -         
ALU.un9_addsub_cry_5_c               SB_CARRY     CO       Out     0.126     8.062       -         
un9_addsub_cry_5                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_6_c               SB_CARRY     CI       In      -         8.076       -         
ALU.un9_addsub_cry_6_c               SB_CARRY     CO       Out     0.126     8.203       -         
un9_addsub_cry_6                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_7_c               SB_CARRY     CI       In      -         8.216       -         
ALU.un9_addsub_cry_7_c               SB_CARRY     CO       Out     0.126     8.343       -         
un9_addsub_cry_7                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_8_c               SB_CARRY     CI       In      -         8.357       -         
ALU.un9_addsub_cry_8_c               SB_CARRY     CO       Out     0.126     8.483       -         
un9_addsub_cry_8                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_9_c               SB_CARRY     CI       In      -         8.497       -         
ALU.un9_addsub_cry_9_c               SB_CARRY     CO       Out     0.126     8.623       -         
un9_addsub_cry_9                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_10_c              SB_CARRY     CI       In      -         8.637       -         
ALU.un9_addsub_cry_10_c              SB_CARRY     CO       Out     0.126     8.763       -         
un9_addsub_cry_10                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_11_c              SB_CARRY     CI       In      -         8.777       -         
ALU.un9_addsub_cry_11_c              SB_CARRY     CO       Out     0.126     8.903       -         
un9_addsub_cry_11                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_12_c              SB_CARRY     CI       In      -         8.918       -         
ALU.un9_addsub_cry_12_c              SB_CARRY     CO       Out     0.126     9.044       -         
un9_addsub_cry_12                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_13_c              SB_CARRY     CI       In      -         9.058       -         
ALU.un9_addsub_cry_13_c              SB_CARRY     CO       Out     0.126     9.184       -         
un9_addsub_cry_13                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_14_c              SB_CARRY     CI       In      -         9.198       -         
ALU.un9_addsub_cry_14_c              SB_CARRY     CO       Out     0.126     9.324       -         
un9_addsub_cry_14                    Net          -        -       0.386     -           1         
ALU.un9_addsub_cry_14_c_RNIRN09A     SB_LUT4      I3       In      -         9.710       -         
ALU.un9_addsub_cry_14_c_RNIRN09A     SB_LUT4      O        Out     0.316     10.026      -         
un9_addsub_cry_14_c_RNIRN09A         Net          -        -       1.507     -           8         
ALU.r3[15]                           SB_DFFE      D        In      -         11.533      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.638 is 4.303(37.0%) logic and 7.335(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.892
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.787

    - Propagation time:                      11.533
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.746

    Number of logic level(s):                19
    Starting point:                          a_fast[0] / Q
    Ending point:                            ALU.r4[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
a_fast[0]                            SB_DFFE      Q        Out     0.540     0.540       -         
a_fast[0]                            Net          -        -       1.599     -           12        
ALU.r0_RNIBROO[0]                    SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIBROO[0]                    SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIBROO[0]                        Net          -        -       1.371     -           1         
ALU.r0_RNI0OTM2[0]                   SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI0OTM2[0]                   SB_LUT4      O        Out     0.449     4.408       -         
a_7_ns_1[0]                          Net          -        -       1.371     -           1         
ALU.r2_RNIGO1L4[0]                   SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNIGO1L4[0]                   SB_LUT4      O        Out     0.449     6.227       -         
a[0]                                 Net          -        -       0.905     -           3         
ALU.un9_addsub_cry_0_c               SB_CARRY     I1       In      -         7.132       -         
ALU.un9_addsub_cry_0_c               SB_CARRY     CO       Out     0.229     7.361       -         
un9_addsub_cry_0                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_1_c               SB_CARRY     CI       In      -         7.375       -         
ALU.un9_addsub_cry_1_c               SB_CARRY     CO       Out     0.126     7.502       -         
un9_addsub_cry_1                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_2_c               SB_CARRY     CI       In      -         7.516       -         
ALU.un9_addsub_cry_2_c               SB_CARRY     CO       Out     0.126     7.642       -         
un9_addsub_cry_2                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_3_c               SB_CARRY     CI       In      -         7.656       -         
ALU.un9_addsub_cry_3_c               SB_CARRY     CO       Out     0.126     7.782       -         
un9_addsub_cry_3                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_4_c               SB_CARRY     CI       In      -         7.796       -         
ALU.un9_addsub_cry_4_c               SB_CARRY     CO       Out     0.126     7.922       -         
un9_addsub_cry_4                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_5_c               SB_CARRY     CI       In      -         7.936       -         
ALU.un9_addsub_cry_5_c               SB_CARRY     CO       Out     0.126     8.062       -         
un9_addsub_cry_5                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_6_c               SB_CARRY     CI       In      -         8.076       -         
ALU.un9_addsub_cry_6_c               SB_CARRY     CO       Out     0.126     8.203       -         
un9_addsub_cry_6                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_7_c               SB_CARRY     CI       In      -         8.216       -         
ALU.un9_addsub_cry_7_c               SB_CARRY     CO       Out     0.126     8.343       -         
un9_addsub_cry_7                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_8_c               SB_CARRY     CI       In      -         8.357       -         
ALU.un9_addsub_cry_8_c               SB_CARRY     CO       Out     0.126     8.483       -         
un9_addsub_cry_8                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_9_c               SB_CARRY     CI       In      -         8.497       -         
ALU.un9_addsub_cry_9_c               SB_CARRY     CO       Out     0.126     8.623       -         
un9_addsub_cry_9                     Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_10_c              SB_CARRY     CI       In      -         8.637       -         
ALU.un9_addsub_cry_10_c              SB_CARRY     CO       Out     0.126     8.763       -         
un9_addsub_cry_10                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_11_c              SB_CARRY     CI       In      -         8.777       -         
ALU.un9_addsub_cry_11_c              SB_CARRY     CO       Out     0.126     8.903       -         
un9_addsub_cry_11                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_12_c              SB_CARRY     CI       In      -         8.918       -         
ALU.un9_addsub_cry_12_c              SB_CARRY     CO       Out     0.126     9.044       -         
un9_addsub_cry_12                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_13_c              SB_CARRY     CI       In      -         9.058       -         
ALU.un9_addsub_cry_13_c              SB_CARRY     CO       Out     0.126     9.184       -         
un9_addsub_cry_13                    Net          -        -       0.014     -           2         
ALU.un9_addsub_cry_14_c              SB_CARRY     CI       In      -         9.198       -         
ALU.un9_addsub_cry_14_c              SB_CARRY     CO       Out     0.126     9.324       -         
un9_addsub_cry_14                    Net          -        -       0.386     -           1         
ALU.un9_addsub_cry_14_c_RNIRN09A     SB_LUT4      I3       In      -         9.710       -         
ALU.un9_addsub_cry_14_c_RNIRN09A     SB_LUT4      O        Out     0.316     10.026      -         
un9_addsub_cry_14_c_RNIRN09A         Net          -        -       1.507     -           8         
ALU.r4[15]                           SB_DFFE      D        In      -         11.533      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.638 is 4.303(37.0%) logic and 7.335(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 148MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 148MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             2 uses
SB_CARRY        40 uses
SB_DFF          30 uses
SB_DFFE         157 uses
SB_DFFN         7 uses
SB_DFFNE        8 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         351 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   202 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 351 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 351 = 351 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 148MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Aug 15 10:06:17 2020

###########################################################]


Synthesis exit by 0.
Current Implementation MULT_Implmnt its sbt path: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.edf " "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist" "-pCT256" "-yG:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.edf...
Parsing constraint file: G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf ...
Warning: pin SDI doesn't exist in the design netlist.ignoring the set_io command on line 5 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SDO doesn't exist in the design netlist.ignoring the set_io command on line 6 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCK doesn't exist in the design netlist.ignoring the set_io command on line 7 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCS doesn't exist in the design netlist.ignoring the set_io command on line 8 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RTS doesn't exist in the design netlist.ignoring the set_io command on line 12 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTS doesn't exist in the design netlist.ignoring the set_io command on line 13 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO0 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO5 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO6 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO7 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO8 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO9 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO10 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO11 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO12 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO13 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO14 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO15 doesn't exist in the design netlist.ignoring the set_io command on line 30 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA0 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA1 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA2 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA3 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA4 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA5 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA6 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA7 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA8 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA9 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA10 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA11 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA12 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA13 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA14 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA15 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA16 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA17 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0CE doesn't exist in the design netlist.ignoring the set_io command on line 49 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1CE doesn't exist in the design netlist.ignoring the set_io command on line 50 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RWE doesn't exist in the design netlist.ignoring the set_io command on line 51 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROE doesn't exist in the design netlist.ignoring the set_io command on line 52 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RUB doesn't exist in the design netlist.ignoring the set_io command on line 53 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RLB doesn't exist in the design netlist.ignoring the set_io command on line 54 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO0 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO1 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO2 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO4 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO5 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO6 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO7 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO8 doesn't exist in the design netlist.ignoring the set_io command on line 64 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO10 doesn't exist in the design netlist.ignoring the set_io command on line 66 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP doesn't exist in the design netlist.ignoring the set_io command on line 69 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKN doesn't exist in the design netlist.ignoring the set_io command on line 70 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP_GLOBAL doesn't exist in the design netlist.ignoring the set_io command on line 71 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRP doesn't exist in the design netlist.ignoring the set_io command on line 72 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRN doesn't exist in the design netlist.ignoring the set_io command on line 73 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D1 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D2 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D3 doesn't exist in the design netlist.ignoring the set_io command on line 79 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D4 doesn't exist in the design netlist.ignoring the set_io command on line 80 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D5 doesn't exist in the design netlist.ignoring the set_io command on line 81 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D6 doesn't exist in the design netlist.ignoring the set_io command on line 82 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D7 doesn't exist in the design netlist.ignoring the set_io command on line 83 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D8 doesn't exist in the design netlist.ignoring the set_io command on line 84 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D9 doesn't exist in the design netlist.ignoring the set_io command on line 85 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D10 doesn't exist in the design netlist.ignoring the set_io command on line 86 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D11 doesn't exist in the design netlist.ignoring the set_io command on line 87 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D12 doesn't exist in the design netlist.ignoring the set_io command on line 88 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D13 doesn't exist in the design netlist.ignoring the set_io command on line 89 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D14 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D15 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A0 doesn't exist in the design netlist.ignoring the set_io command on line 93 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A1 doesn't exist in the design netlist.ignoring the set_io command on line 94 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A2 doesn't exist in the design netlist.ignoring the set_io command on line 95 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A3 doesn't exist in the design netlist.ignoring the set_io command on line 96 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A4 doesn't exist in the design netlist.ignoring the set_io command on line 97 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A5 doesn't exist in the design netlist.ignoring the set_io command on line 98 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A6 doesn't exist in the design netlist.ignoring the set_io command on line 99 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A7 doesn't exist in the design netlist.ignoring the set_io command on line 100 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A8 doesn't exist in the design netlist.ignoring the set_io command on line 101 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A9 doesn't exist in the design netlist.ignoring the set_io command on line 102 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A10 doesn't exist in the design netlist.ignoring the set_io command on line 103 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A11 doesn't exist in the design netlist.ignoring the set_io command on line 104 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A12 doesn't exist in the design netlist.ignoring the set_io command on line 105 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A13 doesn't exist in the design netlist.ignoring the set_io command on line 106 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A14 doesn't exist in the design netlist.ignoring the set_io command on line 107 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A15 doesn't exist in the design netlist.ignoring the set_io command on line 108 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0 doesn't exist in the design netlist.ignoring the set_io command on line 110 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1 doesn't exist in the design netlist.ignoring the set_io command on line 111 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R2 doesn't exist in the design netlist.ignoring the set_io command on line 112 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R3 doesn't exist in the design netlist.ignoring the set_io command on line 113 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R4 doesn't exist in the design netlist.ignoring the set_io command on line 114 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R5 doesn't exist in the design netlist.ignoring the set_io command on line 115 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R6 doesn't exist in the design netlist.ignoring the set_io command on line 116 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R7 doesn't exist in the design netlist.ignoring the set_io command on line 117 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R8 doesn't exist in the design netlist.ignoring the set_io command on line 118 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R9 doesn't exist in the design netlist.ignoring the set_io command on line 119 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R10 doesn't exist in the design netlist.ignoring the set_io command on line 120 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R11 doesn't exist in the design netlist.ignoring the set_io command on line 121 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R12 doesn't exist in the design netlist.ignoring the set_io command on line 122 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R13 doesn't exist in the design netlist.ignoring the set_io command on line 123 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R14 doesn't exist in the design netlist.ignoring the set_io command on line 124 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R15 doesn't exist in the design netlist.ignoring the set_io command on line 125 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S0 doesn't exist in the design netlist.ignoring the set_io command on line 127 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S1 doesn't exist in the design netlist.ignoring the set_io command on line 128 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S2 doesn't exist in the design netlist.ignoring the set_io command on line 129 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S3 doesn't exist in the design netlist.ignoring the set_io command on line 130 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S4 doesn't exist in the design netlist.ignoring the set_io command on line 131 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S5 doesn't exist in the design netlist.ignoring the set_io command on line 132 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S6 doesn't exist in the design netlist.ignoring the set_io command on line 133 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S7 doesn't exist in the design netlist.ignoring the set_io command on line 134 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin B22 doesn't exists in the package CT256. ignoring the set_io command on line 135 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S9 doesn't exist in the design netlist.ignoring the set_io command on line 136 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S10 doesn't exist in the design netlist.ignoring the set_io command on line 137 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S11 doesn't exist in the design netlist.ignoring the set_io command on line 138 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S12 doesn't exist in the design netlist.ignoring the set_io command on line 139 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S13 doesn't exist in the design netlist.ignoring the set_io command on line 140 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S14 doesn't exist in the design netlist.ignoring the set_io command on line 141 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S15 doesn't exist in the design netlist.ignoring the set_io command on line 142 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR0 doesn't exist in the design netlist.ignoring the set_io command on line 144 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR1 doesn't exist in the design netlist.ignoring the set_io command on line 145 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR2 doesn't exist in the design netlist.ignoring the set_io command on line 146 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR3 doesn't exist in the design netlist.ignoring the set_io command on line 147 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR4 doesn't exist in the design netlist.ignoring the set_io command on line 148 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR5 doesn't exist in the design netlist.ignoring the set_io command on line 149 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR6 doesn't exist in the design netlist.ignoring the set_io command on line 150 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR7 doesn't exist in the design netlist.ignoring the set_io command on line 151 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR8 doesn't exist in the design netlist.ignoring the set_io command on line 152 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR9 doesn't exist in the design netlist.ignoring the set_io command on line 153 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR10 doesn't exist in the design netlist.ignoring the set_io command on line 154 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR11 doesn't exist in the design netlist.ignoring the set_io command on line 155 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR12 doesn't exist in the design netlist.ignoring the set_io command on line 156 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR13 doesn't exist in the design netlist.ignoring the set_io command on line 157 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR14 doesn't exist in the design netlist.ignoring the set_io command on line 158 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR15 doesn't exist in the design netlist.ignoring the set_io command on line 159 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTRLEN doesn't exist in the design netlist.ignoring the set_io command on line 161 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RAMWE doesn't exist in the design netlist.ignoring the set_io command on line 162 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMWE doesn't exist in the design netlist.ignoring the set_io command on line 163 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMCE doesn't exist in the design netlist.ignoring the set_io command on line 164 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RROE doesn't exist in the design netlist.ignoring the set_io command on line 165 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C0 doesn't exist in the design netlist.ignoring the set_io command on line 166 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C1 doesn't exist in the design netlist.ignoring the set_io command on line 167 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C2 doesn't exist in the design netlist.ignoring the set_io command on line 168 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C3 doesn't exist in the design netlist.ignoring the set_io command on line 169 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C4 doesn't exist in the design netlist.ignoring the set_io command on line 170 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C5 doesn't exist in the design netlist.ignoring the set_io command on line 171 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C6 doesn't exist in the design netlist.ignoring the set_io command on line 172 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C7 doesn't exist in the design netlist.ignoring the set_io command on line 173 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C8 doesn't exist in the design netlist.ignoring the set_io command on line 174 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C9 doesn't exist in the design netlist.ignoring the set_io command on line 175 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C10 doesn't exist in the design netlist.ignoring the set_io command on line 176 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C11 doesn't exist in the design netlist.ignoring the set_io command on line 177 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C12 doesn't exist in the design netlist.ignoring the set_io command on line 178 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C13 doesn't exist in the design netlist.ignoring the set_io command on line 179 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C14 doesn't exist in the design netlist.ignoring the set_io command on line 180 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C15 doesn't exist in the design netlist.ignoring the set_io command on line 181 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C16 doesn't exist in the design netlist.ignoring the set_io command on line 182 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P0 doesn't exist in the design netlist.ignoring the set_io command on line 183 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P1 doesn't exist in the design netlist.ignoring the set_io command on line 184 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P2 doesn't exist in the design netlist.ignoring the set_io command on line 185 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P3 doesn't exist in the design netlist.ignoring the set_io command on line 186 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P4 doesn't exist in the design netlist.ignoring the set_io command on line 187 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P5 doesn't exist in the design netlist.ignoring the set_io command on line 188 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P6 doesn't exist in the design netlist.ignoring the set_io command on line 189 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P7 doesn't exist in the design netlist.ignoring the set_io command on line 190 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
parse file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.scf
sdc_reader OK C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.scf
Stored edif netlist at C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --outdir C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	351
    Number of DFFs      	:	202
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	40
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	127
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	135
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	487
    Number of DFFs      	:	202
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	40

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	181
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	268
        CARRY Only       	:	2
        LUT with CARRY   	:	17
    LogicCells                  :	489/7680
    PLBs                        :	69/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 46.3 (sec)

Final Design Statistics
    Number of LUTs      	:	487
    Number of DFFs      	:	202
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	40
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	489/7680
    PLBs                        :	91/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 92.88 MHz | Target: 101.11 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 50.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2195
used logic cells: 489
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2195
used logic cells: 489
Translating sdc file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\router" --sdf_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\router --sdf_file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 532 
I1212: Iteration  1 :   191 unrouted : 2 seconds
I1212: Iteration  2 :    12 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:RX, when loading IO constraint.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-C9SO7TB

# Sat Aug 15 12:48:38 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v" (library work)
Verilog syntax check successful!
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v changed - recompiling
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v":3:7:3:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_Z1

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_Z2

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__3_0_7d5186020056a223808828e9cc25bba0_Z3

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__4_0_7d5186020056a223808828e9cc25bba0_Z4

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__5_0_7d5186020056a223808828e9cc25bba0_Z5

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__6_0_7d5186020056a223808828e9cc25bba0_Z6

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__7_0_7d5186020056a223808828e9cc25bba0_Z7

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__8_0_7d5186020056a223808828e9cc25bba0_Z8

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_Z9

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_Z10

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_Z11

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_Z12

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_Z13

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_Z14

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_Z15

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=384'b010111110101111101111000011011010111001001011111011101000110000101100111010111110101111100110001001100000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_Z16

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Synthesizing module top in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_5s_1_Z17

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_5s_1_Z18

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__3_0_7d5186020056a223808828e9cc25bba0_5s_1_Z19

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__4_0_7d5186020056a223808828e9cc25bba0_5s_1_Z20

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__5_0_7d5186020056a223808828e9cc25bba0_5s_1_Z21

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__6_0_7d5186020056a223808828e9cc25bba0_5s_1_Z22

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__7_0_7d5186020056a223808828e9cc25bba0_5s_1_Z23

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__8_0_7d5186020056a223808828e9cc25bba0_5s_1_Z24

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001110010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__9_0_7d5186020056a223808828e9cc25bba0_5s_1_Z25

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__a_0_7d5186020056a223808828e9cc25bba0_5s_1_Z26

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__b_0_7d5186020056a223808828e9cc25bba0_5s_1_Z27

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011000110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__c_0_7d5186020056a223808828e9cc25bba0_5s_1_Z28

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__d_0_7d5186020056a223808828e9cc25bba0_5s_1_Z29

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__e_0_7d5186020056a223808828e9cc25bba0_5s_1_Z30

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111011001100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__f_0_7d5186020056a223808828e9cc25bba0_5s_1_Z31

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=384'b010111110101111101111000011011010111001001011111011101000110000101100111010111110101111100110001001100000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__10_0_7d5186020056a223808828e9cc25bba0_5s_1_Z32

@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register a[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register b[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register y[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register op[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":63:2:63:7|Pruning unused register params[3:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 80MB peak: 96MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 12:48:40 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 12:48:40 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 12:48:41 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs changed - recompiling
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 15 12:48:42 2020

###########################################################]
Pre-mapping Report

# Sat Aug 15 12:48:42 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt 
Printing clock  summary report in "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":91:39:91:39|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__10_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":90:39:90:39|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__f_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":89:39:89:39|Connected syn_hyper_connect __xmr_use__5_, tag __xmr_tag__e_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":88:39:88:39|Connected syn_hyper_connect __xmr_use__7_, tag __xmr_tag__d_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":87:39:87:39|Connected syn_hyper_connect __xmr_use__9_, tag __xmr_tag__c_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":86:39:86:39|Connected syn_hyper_connect __xmr_use__11_, tag __xmr_tag__b_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":85:38:85:38|Connected syn_hyper_connect __xmr_use__13_, tag __xmr_tag__a_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":84:38:84:38|Connected syn_hyper_connect __xmr_use__15_, tag __xmr_tag__9_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":83:37:83:37|Connected syn_hyper_connect __xmr_use__17_, tag __xmr_tag__8_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":82:37:82:37|Connected syn_hyper_connect __xmr_use__19_, tag __xmr_tag__7_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":81:37:81:37|Connected syn_hyper_connect __xmr_use__21_, tag __xmr_tag__6_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":80:37:80:37|Connected syn_hyper_connect __xmr_use__23_, tag __xmr_tag__5_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":79:37:79:37|Connected syn_hyper_connect __xmr_use__25_, tag __xmr_tag__4_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":78:37:78:37|Connected syn_hyper_connect __xmr_use__27_, tag __xmr_tag__3_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":77:37:77:37|Connected syn_hyper_connect __xmr_use__29_, tag __xmr_tag__2_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":76:37:76:37|Connected syn_hyper_connect __xmr_use__31_, tag __xmr_tag__1_0_7d5186020056a223808828e9cc25bba0
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXready (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     4.1 MHz       242.665       inferred     Autoconstr_clkgroup_0     210  
====================================================================================

@W: MT529 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|Found inferred clock top|CLK which controls 210 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[1] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[2] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[3] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[4] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[5] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[6] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 15 12:48:43 2020

###########################################################]
Map & Optimize Report

# Sat Aug 15 12:48:43 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXstate[3:0] (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance gap[2:0] (in view: work.uart(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7:0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|Boundary register RXbuffer[7:0] (in view: work.uart(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.overflow is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r7[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r6[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r5[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r4[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r3[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r2[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r1[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r0[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance TXbuffer[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance params[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance op[4:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance y[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance b[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance a[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance TXstart is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|Removing sequential instance ALU.overflow (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 175MB peak: 177MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.49ns		1217 /       194
   2		0h:00m:03s		    -6.49ns		1085 /       194
   3		0h:00m:03s		    -5.09ns		1084 /       194
   4		0h:00m:03s		    -5.09ns		1084 /       194
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|Replicating instance a[2] (in view: work.top(verilog)) with 62 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|Replicating instance b[2] (in view: work.top(verilog)) with 56 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|Replicating instance a[0] (in view: work.top(verilog)) with 40 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|Replicating instance b[0] (in view: work.top(verilog)) with 44 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|Replicating instance a[1] (in view: work.top(verilog)) with 76 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|Replicating instance b[1] (in view: work.top(verilog)) with 32 loads 3 times to improve timing.
Timing driven replication report
Added 18 Registers via timing driven replication
Added 18 LUTs via timing driven replication

   5		0h:00m:04s		    -5.09ns		1132 /       212
   6		0h:00m:05s		    -5.09ns		1133 /       212


   7		0h:00m:05s		    -5.09ns		1136 /       212
   8		0h:00m:05s		    -5.09ns		1137 /       212
Re-levelizing using alternate method
Assigned 0 out of 1747 signals to level zero using alternate method
@N: FX1016 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":10:15:10:17|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net params5.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 193MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 193MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 212 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               212        b_2_rep1       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 133MB peak: 193MB)

Writing Analyst data base C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 193MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 161MB peak: 193MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 160MB peak: 193MB)

@W: MT420 |Found inferred clock top|CLK with period 21.85ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 15 12:48:51 2020
#


Top view:               top
Requested Frequency:    45.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.856

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            45.8 MHz      38.9 MHz      21.848        25.703        -3.856     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  21.848      -3.856  |  21.848      14.057  |  10.924      6.773  |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

              Starting                                        Arrival           
Instance      Reference     Type        Pin     Net           Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
b_fast[0]     top|CLK       SB_DFFE     Q       b_fast[0]     0.540       -3.856
ALU.r0[1]     top|CLK       SB_DFFE     Q       r0[1]         0.540       -3.785
ALU.r1[1]     top|CLK       SB_DFFE     Q       r1[1]         0.540       -3.757
ALU.r4[1]     top|CLK       SB_DFFE     Q       r4[1]         0.540       -3.736
ALU.r5[1]     top|CLK       SB_DFFE     Q       r5[1]         0.540       -3.715
a_fast[0]     top|CLK       SB_DFFE     Q       a_fast[0]     0.540       -2.365
a_0_rep1      top|CLK       SB_DFFE     Q       a_0_rep1      0.540       -2.316
a_fast[2]     top|CLK       SB_DFFE     Q       a_fast[2]     0.540       -2.316
ALU.r0[7]     top|CLK       SB_DFFE     Q       r0[7]         0.540       -2.295
a_0_rep2      top|CLK       SB_DFFE     Q       a_0_rep2      0.540       -2.267
================================================================================


Ending Points with Worst Slack
******************************

               Starting                                        Required           
Instance       Reference     Type        Pin     Net           Time         Slack 
               Clock                                                              
----------------------------------------------------------------------------------
ALU.r0[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r1[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r2[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r3[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r4[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r5[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r6[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r7[14]     top|CLK       SB_DFFE     D       r0_12[14]     21.743       -3.856
ALU.r0[13]     top|CLK       SB_DFFE     D       r0_12[13]     21.743       -3.715
ALU.r1[13]     top|CLK       SB_DFFE     D       r0_12[13]     21.743       -3.715
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      21.848
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.743

    - Propagation time:                      25.598
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.855

    Number of logic level(s):                16
    Starting point:                          b_fast[0] / Q
    Ending point:                            ALU.r0[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
b_fast[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
b_fast[0]                              Net          -        -       1.599     -           9         
ALU.r0_RNIE5LH[1]                      SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIE5LH[1]                      SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIE5LH[1]                          Net          -        -       1.371     -           1         
ALU.r0_RNI73OM1[1]                     SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI73OM1[1]                     SB_LUT4      O        Out     0.449     4.408       -         
b_7_ns_1[1]                            Net          -        -       1.371     -           1         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      O        Out     0.449     6.227       -         
b[1]                                   Net          -        -       1.371     -           41        
ALU.mult.g0_7_x1                       SB_LUT4      I2       In      -         7.598       -         
ALU.mult.g0_7_x1                       SB_LUT4      O        Out     0.379     7.977       -         
g0_7_x1                                Net          -        -       1.371     -           1         
ALU.mult.g0_7_ns                       SB_LUT4      I2       In      -         9.348       -         
ALU.mult.g0_7_ns                       SB_LUT4      O        Out     0.379     9.727       -         
madd_76_1                              Net          -        -       1.371     -           1         
ALU.mult.g2                            SB_LUT4      I2       In      -         11.098      -         
ALU.mult.g2                            SB_LUT4      O        Out     0.379     11.477      -         
g2_0                                   Net          -        -       1.371     -           1         
ALU.mult.g0_2                          SB_LUT4      I3       In      -         12.848      -         
ALU.mult.g0_2                          SB_LUT4      O        Out     0.316     13.163      -         
madd_186_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_239                      SB_LUT4      I1       In      -         14.534      -         
ALU.mult.madd_239                      SB_LUT4      O        Out     0.400     14.934      -         
madd_239                               Net          -        -       1.371     -           3         
ALU.mult.g0_3                          SB_LUT4      I3       In      -         16.305      -         
ALU.mult.g0_3                          SB_LUT4      O        Out     0.316     16.620      -         
g0_4                                   Net          -        -       1.371     -           1         
ALU.mult.g0                            SB_LUT4      I0       In      -         17.991      -         
ALU.mult.g0                            SB_LUT4      O        Out     0.449     18.440      -         
g0                                     Net          -        -       1.371     -           1         
ALU.mult.madd_axb_10                   SB_LUT4      I3       In      -         19.811      -         
ALU.mult.madd_axb_10                   SB_LUT4      O        Out     0.316     20.127      -         
madd_axb_10                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_10_c                 SB_CARRY     I0       In      -         21.032      -         
ALU.mult.madd_cry_10_c                 SB_CARRY     CO       Out     0.258     21.289      -         
madd_cry_10                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     CI       In      -         21.303      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.126     21.430      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CI       In      -         21.444      -         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CO       Out     0.126     21.570      -         
madd_cry_12                            Net          -        -       0.386     -           2         
ALU.mult.madd_cry_13_0_s               SB_LUT4      I3       In      -         21.956      -         
ALU.mult.madd_cry_13_0_s               SB_LUT4      O        Out     0.316     22.271      -         
mult[14]                               Net          -        -       1.371     -           1         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      I0       In      -         23.642      -         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      O        Out     0.449     24.091      -         
r0_12[14]                              Net          -        -       1.507     -           8         
ALU.r0[14]                             SB_DFFE      D        In      -         25.598      -         
=====================================================================================================
Total path delay (propagation time + setup) of 25.703 is 6.197(24.1%) logic and 19.506(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      21.848
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.743

    - Propagation time:                      25.598
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.855

    Number of logic level(s):                16
    Starting point:                          b_fast[0] / Q
    Ending point:                            ALU.r1[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
b_fast[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
b_fast[0]                              Net          -        -       1.599     -           9         
ALU.r0_RNIE5LH[1]                      SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIE5LH[1]                      SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIE5LH[1]                          Net          -        -       1.371     -           1         
ALU.r0_RNI73OM1[1]                     SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI73OM1[1]                     SB_LUT4      O        Out     0.449     4.408       -         
b_7_ns_1[1]                            Net          -        -       1.371     -           1         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      O        Out     0.449     6.227       -         
b[1]                                   Net          -        -       1.371     -           41        
ALU.mult.g0_7_x1                       SB_LUT4      I2       In      -         7.598       -         
ALU.mult.g0_7_x1                       SB_LUT4      O        Out     0.379     7.977       -         
g0_7_x1                                Net          -        -       1.371     -           1         
ALU.mult.g0_7_ns                       SB_LUT4      I2       In      -         9.348       -         
ALU.mult.g0_7_ns                       SB_LUT4      O        Out     0.379     9.727       -         
madd_76_1                              Net          -        -       1.371     -           1         
ALU.mult.g2                            SB_LUT4      I2       In      -         11.098      -         
ALU.mult.g2                            SB_LUT4      O        Out     0.379     11.477      -         
g2_0                                   Net          -        -       1.371     -           1         
ALU.mult.g0_2                          SB_LUT4      I3       In      -         12.848      -         
ALU.mult.g0_2                          SB_LUT4      O        Out     0.316     13.163      -         
madd_186_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_239                      SB_LUT4      I1       In      -         14.534      -         
ALU.mult.madd_239                      SB_LUT4      O        Out     0.400     14.934      -         
madd_239                               Net          -        -       1.371     -           3         
ALU.mult.g0_3                          SB_LUT4      I3       In      -         16.305      -         
ALU.mult.g0_3                          SB_LUT4      O        Out     0.316     16.620      -         
g0_4                                   Net          -        -       1.371     -           1         
ALU.mult.g0                            SB_LUT4      I0       In      -         17.991      -         
ALU.mult.g0                            SB_LUT4      O        Out     0.449     18.440      -         
g0                                     Net          -        -       1.371     -           1         
ALU.mult.madd_axb_10                   SB_LUT4      I3       In      -         19.811      -         
ALU.mult.madd_axb_10                   SB_LUT4      O        Out     0.316     20.127      -         
madd_axb_10                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_10_c                 SB_CARRY     I0       In      -         21.032      -         
ALU.mult.madd_cry_10_c                 SB_CARRY     CO       Out     0.258     21.289      -         
madd_cry_10                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     CI       In      -         21.303      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.126     21.430      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CI       In      -         21.444      -         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CO       Out     0.126     21.570      -         
madd_cry_12                            Net          -        -       0.386     -           2         
ALU.mult.madd_cry_13_0_s               SB_LUT4      I3       In      -         21.956      -         
ALU.mult.madd_cry_13_0_s               SB_LUT4      O        Out     0.316     22.271      -         
mult[14]                               Net          -        -       1.371     -           1         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      I0       In      -         23.642      -         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      O        Out     0.449     24.091      -         
r0_12[14]                              Net          -        -       1.507     -           8         
ALU.r1[14]                             SB_DFFE      D        In      -         25.598      -         
=====================================================================================================
Total path delay (propagation time + setup) of 25.703 is 6.197(24.1%) logic and 19.506(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      21.848
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.743

    - Propagation time:                      25.598
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.855

    Number of logic level(s):                16
    Starting point:                          b_fast[0] / Q
    Ending point:                            ALU.r2[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
b_fast[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
b_fast[0]                              Net          -        -       1.599     -           9         
ALU.r0_RNIE5LH[1]                      SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIE5LH[1]                      SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIE5LH[1]                          Net          -        -       1.371     -           1         
ALU.r0_RNI73OM1[1]                     SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI73OM1[1]                     SB_LUT4      O        Out     0.449     4.408       -         
b_7_ns_1[1]                            Net          -        -       1.371     -           1         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      O        Out     0.449     6.227       -         
b[1]                                   Net          -        -       1.371     -           41        
ALU.mult.g0_7_x1                       SB_LUT4      I2       In      -         7.598       -         
ALU.mult.g0_7_x1                       SB_LUT4      O        Out     0.379     7.977       -         
g0_7_x1                                Net          -        -       1.371     -           1         
ALU.mult.g0_7_ns                       SB_LUT4      I2       In      -         9.348       -         
ALU.mult.g0_7_ns                       SB_LUT4      O        Out     0.379     9.727       -         
madd_76_1                              Net          -        -       1.371     -           1         
ALU.mult.g2                            SB_LUT4      I2       In      -         11.098      -         
ALU.mult.g2                            SB_LUT4      O        Out     0.379     11.477      -         
g2_0                                   Net          -        -       1.371     -           1         
ALU.mult.g0_2                          SB_LUT4      I3       In      -         12.848      -         
ALU.mult.g0_2                          SB_LUT4      O        Out     0.316     13.163      -         
madd_186_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_239                      SB_LUT4      I1       In      -         14.534      -         
ALU.mult.madd_239                      SB_LUT4      O        Out     0.400     14.934      -         
madd_239                               Net          -        -       1.371     -           3         
ALU.mult.g0_3                          SB_LUT4      I3       In      -         16.305      -         
ALU.mult.g0_3                          SB_LUT4      O        Out     0.316     16.620      -         
g0_4                                   Net          -        -       1.371     -           1         
ALU.mult.g0                            SB_LUT4      I0       In      -         17.991      -         
ALU.mult.g0                            SB_LUT4      O        Out     0.449     18.440      -         
g0                                     Net          -        -       1.371     -           1         
ALU.mult.madd_axb_10                   SB_LUT4      I3       In      -         19.811      -         
ALU.mult.madd_axb_10                   SB_LUT4      O        Out     0.316     20.127      -         
madd_axb_10                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_10_c                 SB_CARRY     I0       In      -         21.032      -         
ALU.mult.madd_cry_10_c                 SB_CARRY     CO       Out     0.258     21.289      -         
madd_cry_10                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     CI       In      -         21.303      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.126     21.430      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CI       In      -         21.444      -         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CO       Out     0.126     21.570      -         
madd_cry_12                            Net          -        -       0.386     -           2         
ALU.mult.madd_cry_13_0_s               SB_LUT4      I3       In      -         21.956      -         
ALU.mult.madd_cry_13_0_s               SB_LUT4      O        Out     0.316     22.271      -         
mult[14]                               Net          -        -       1.371     -           1         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      I0       In      -         23.642      -         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      O        Out     0.449     24.091      -         
r0_12[14]                              Net          -        -       1.507     -           8         
ALU.r2[14]                             SB_DFFE      D        In      -         25.598      -         
=====================================================================================================
Total path delay (propagation time + setup) of 25.703 is 6.197(24.1%) logic and 19.506(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      21.848
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.743

    - Propagation time:                      25.598
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.855

    Number of logic level(s):                16
    Starting point:                          b_fast[0] / Q
    Ending point:                            ALU.r3[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
b_fast[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
b_fast[0]                              Net          -        -       1.599     -           9         
ALU.r0_RNIE5LH[1]                      SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIE5LH[1]                      SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIE5LH[1]                          Net          -        -       1.371     -           1         
ALU.r0_RNI73OM1[1]                     SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI73OM1[1]                     SB_LUT4      O        Out     0.449     4.408       -         
b_7_ns_1[1]                            Net          -        -       1.371     -           1         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      O        Out     0.449     6.227       -         
b[1]                                   Net          -        -       1.371     -           41        
ALU.mult.g0_7_x1                       SB_LUT4      I2       In      -         7.598       -         
ALU.mult.g0_7_x1                       SB_LUT4      O        Out     0.379     7.977       -         
g0_7_x1                                Net          -        -       1.371     -           1         
ALU.mult.g0_7_ns                       SB_LUT4      I2       In      -         9.348       -         
ALU.mult.g0_7_ns                       SB_LUT4      O        Out     0.379     9.727       -         
madd_76_1                              Net          -        -       1.371     -           1         
ALU.mult.g2                            SB_LUT4      I2       In      -         11.098      -         
ALU.mult.g2                            SB_LUT4      O        Out     0.379     11.477      -         
g2_0                                   Net          -        -       1.371     -           1         
ALU.mult.g0_2                          SB_LUT4      I3       In      -         12.848      -         
ALU.mult.g0_2                          SB_LUT4      O        Out     0.316     13.163      -         
madd_186_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_239                      SB_LUT4      I1       In      -         14.534      -         
ALU.mult.madd_239                      SB_LUT4      O        Out     0.400     14.934      -         
madd_239                               Net          -        -       1.371     -           3         
ALU.mult.g0_3                          SB_LUT4      I3       In      -         16.305      -         
ALU.mult.g0_3                          SB_LUT4      O        Out     0.316     16.620      -         
g0_4                                   Net          -        -       1.371     -           1         
ALU.mult.g0                            SB_LUT4      I0       In      -         17.991      -         
ALU.mult.g0                            SB_LUT4      O        Out     0.449     18.440      -         
g0                                     Net          -        -       1.371     -           1         
ALU.mult.madd_axb_10                   SB_LUT4      I3       In      -         19.811      -         
ALU.mult.madd_axb_10                   SB_LUT4      O        Out     0.316     20.127      -         
madd_axb_10                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_10_c                 SB_CARRY     I0       In      -         21.032      -         
ALU.mult.madd_cry_10_c                 SB_CARRY     CO       Out     0.258     21.289      -         
madd_cry_10                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     CI       In      -         21.303      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.126     21.430      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CI       In      -         21.444      -         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CO       Out     0.126     21.570      -         
madd_cry_12                            Net          -        -       0.386     -           2         
ALU.mult.madd_cry_13_0_s               SB_LUT4      I3       In      -         21.956      -         
ALU.mult.madd_cry_13_0_s               SB_LUT4      O        Out     0.316     22.271      -         
mult[14]                               Net          -        -       1.371     -           1         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      I0       In      -         23.642      -         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      O        Out     0.449     24.091      -         
r0_12[14]                              Net          -        -       1.507     -           8         
ALU.r3[14]                             SB_DFFE      D        In      -         25.598      -         
=====================================================================================================
Total path delay (propagation time + setup) of 25.703 is 6.197(24.1%) logic and 19.506(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      21.848
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.743

    - Propagation time:                      25.598
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.855

    Number of logic level(s):                16
    Starting point:                          b_fast[0] / Q
    Ending point:                            ALU.r4[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
b_fast[0]                              SB_DFFE      Q        Out     0.540     0.540       -         
b_fast[0]                              Net          -        -       1.599     -           9         
ALU.r0_RNIE5LH[1]                      SB_LUT4      I0       In      -         2.139       -         
ALU.r0_RNIE5LH[1]                      SB_LUT4      O        Out     0.449     2.588       -         
r0_RNIE5LH[1]                          Net          -        -       1.371     -           1         
ALU.r0_RNI73OM1[1]                     SB_LUT4      I0       In      -         3.959       -         
ALU.r0_RNI73OM1[1]                     SB_LUT4      O        Out     0.449     4.408       -         
b_7_ns_1[1]                            Net          -        -       1.371     -           1         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      I0       In      -         5.779       -         
ALU.r2_RNI0TRV3[1]                     SB_LUT4      O        Out     0.449     6.227       -         
b[1]                                   Net          -        -       1.371     -           41        
ALU.mult.g0_7_x1                       SB_LUT4      I2       In      -         7.598       -         
ALU.mult.g0_7_x1                       SB_LUT4      O        Out     0.379     7.977       -         
g0_7_x1                                Net          -        -       1.371     -           1         
ALU.mult.g0_7_ns                       SB_LUT4      I2       In      -         9.348       -         
ALU.mult.g0_7_ns                       SB_LUT4      O        Out     0.379     9.727       -         
madd_76_1                              Net          -        -       1.371     -           1         
ALU.mult.g2                            SB_LUT4      I2       In      -         11.098      -         
ALU.mult.g2                            SB_LUT4      O        Out     0.379     11.477      -         
g2_0                                   Net          -        -       1.371     -           1         
ALU.mult.g0_2                          SB_LUT4      I3       In      -         12.848      -         
ALU.mult.g0_2                          SB_LUT4      O        Out     0.316     13.163      -         
madd_186_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_239                      SB_LUT4      I1       In      -         14.534      -         
ALU.mult.madd_239                      SB_LUT4      O        Out     0.400     14.934      -         
madd_239                               Net          -        -       1.371     -           3         
ALU.mult.g0_3                          SB_LUT4      I3       In      -         16.305      -         
ALU.mult.g0_3                          SB_LUT4      O        Out     0.316     16.620      -         
g0_4                                   Net          -        -       1.371     -           1         
ALU.mult.g0                            SB_LUT4      I0       In      -         17.991      -         
ALU.mult.g0                            SB_LUT4      O        Out     0.449     18.440      -         
g0                                     Net          -        -       1.371     -           1         
ALU.mult.madd_axb_10                   SB_LUT4      I3       In      -         19.811      -         
ALU.mult.madd_axb_10                   SB_LUT4      O        Out     0.316     20.127      -         
madd_axb_10                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_10_c                 SB_CARRY     I0       In      -         21.032      -         
ALU.mult.madd_cry_10_c                 SB_CARRY     CO       Out     0.258     21.289      -         
madd_cry_10                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     CI       In      -         21.303      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.126     21.430      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CI       In      -         21.444      -         
ALU.mult.madd_cry_12_0_c               SB_CARRY     CO       Out     0.126     21.570      -         
madd_cry_12                            Net          -        -       0.386     -           2         
ALU.mult.madd_cry_13_0_s               SB_LUT4      I3       In      -         21.956      -         
ALU.mult.madd_cry_13_0_s               SB_LUT4      O        Out     0.316     22.271      -         
mult[14]                               Net          -        -       1.371     -           1         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      I0       In      -         23.642      -         
ALU.r0_12_prm_1_14_s0_c_RNI357RUG3     SB_LUT4      O        Out     0.449     24.091      -         
r0_12[14]                              Net          -        -       1.507     -           8         
ALU.r4[14]                             SB_DFFE      D        In      -         25.598      -         
=====================================================================================================
Total path delay (propagation time + setup) of 25.703 is 6.197(24.1%) logic and 19.506(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 160MB peak: 193MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 160MB peak: 193MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             2 uses
SB_CARRY        314 uses
SB_DFF          25 uses
SB_DFFE         172 uses
SB_DFFN         7 uses
SB_DFFNE        8 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         1167 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   212 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 1167 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1167 = 1167 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 30MB peak: 193MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Sat Aug 15 12:48:51 2020

###########################################################]


Synthesis exit by 0.
Current Implementation MULT_Implmnt its sbt path: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.edf " "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist" "-pCT256" "-yG:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.edf...
Parsing constraint file: G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf ...
Warning: pin SDI doesn't exist in the design netlist.ignoring the set_io command on line 5 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SDO doesn't exist in the design netlist.ignoring the set_io command on line 6 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCK doesn't exist in the design netlist.ignoring the set_io command on line 7 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCS doesn't exist in the design netlist.ignoring the set_io command on line 8 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RTS doesn't exist in the design netlist.ignoring the set_io command on line 12 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTS doesn't exist in the design netlist.ignoring the set_io command on line 13 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO0 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO5 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO6 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO7 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO8 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO9 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO10 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO11 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO12 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO13 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO14 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO15 doesn't exist in the design netlist.ignoring the set_io command on line 30 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA0 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA1 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA2 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA3 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA4 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA5 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA6 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA7 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA8 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA9 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA10 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA11 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA12 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA13 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA14 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA15 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA16 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA17 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0CE doesn't exist in the design netlist.ignoring the set_io command on line 49 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1CE doesn't exist in the design netlist.ignoring the set_io command on line 50 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RWE doesn't exist in the design netlist.ignoring the set_io command on line 51 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROE doesn't exist in the design netlist.ignoring the set_io command on line 52 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RUB doesn't exist in the design netlist.ignoring the set_io command on line 53 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RLB doesn't exist in the design netlist.ignoring the set_io command on line 54 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO0 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO1 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO2 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO4 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO5 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO6 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO7 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO8 doesn't exist in the design netlist.ignoring the set_io command on line 64 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO10 doesn't exist in the design netlist.ignoring the set_io command on line 66 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP doesn't exist in the design netlist.ignoring the set_io command on line 69 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKN doesn't exist in the design netlist.ignoring the set_io command on line 70 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP_GLOBAL doesn't exist in the design netlist.ignoring the set_io command on line 71 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRP doesn't exist in the design netlist.ignoring the set_io command on line 72 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRN doesn't exist in the design netlist.ignoring the set_io command on line 73 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D1 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D2 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D3 doesn't exist in the design netlist.ignoring the set_io command on line 79 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D4 doesn't exist in the design netlist.ignoring the set_io command on line 80 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D5 doesn't exist in the design netlist.ignoring the set_io command on line 81 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D6 doesn't exist in the design netlist.ignoring the set_io command on line 82 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D7 doesn't exist in the design netlist.ignoring the set_io command on line 83 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D8 doesn't exist in the design netlist.ignoring the set_io command on line 84 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D9 doesn't exist in the design netlist.ignoring the set_io command on line 85 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D10 doesn't exist in the design netlist.ignoring the set_io command on line 86 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D11 doesn't exist in the design netlist.ignoring the set_io command on line 87 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D12 doesn't exist in the design netlist.ignoring the set_io command on line 88 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D13 doesn't exist in the design netlist.ignoring the set_io command on line 89 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D14 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D15 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A0 doesn't exist in the design netlist.ignoring the set_io command on line 93 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A1 doesn't exist in the design netlist.ignoring the set_io command on line 94 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A2 doesn't exist in the design netlist.ignoring the set_io command on line 95 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A3 doesn't exist in the design netlist.ignoring the set_io command on line 96 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A4 doesn't exist in the design netlist.ignoring the set_io command on line 97 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A5 doesn't exist in the design netlist.ignoring the set_io command on line 98 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A6 doesn't exist in the design netlist.ignoring the set_io command on line 99 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A7 doesn't exist in the design netlist.ignoring the set_io command on line 100 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A8 doesn't exist in the design netlist.ignoring the set_io command on line 101 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A9 doesn't exist in the design netlist.ignoring the set_io command on line 102 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A10 doesn't exist in the design netlist.ignoring the set_io command on line 103 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A11 doesn't exist in the design netlist.ignoring the set_io command on line 104 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A12 doesn't exist in the design netlist.ignoring the set_io command on line 105 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A13 doesn't exist in the design netlist.ignoring the set_io command on line 106 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A14 doesn't exist in the design netlist.ignoring the set_io command on line 107 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A15 doesn't exist in the design netlist.ignoring the set_io command on line 108 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0 doesn't exist in the design netlist.ignoring the set_io command on line 110 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1 doesn't exist in the design netlist.ignoring the set_io command on line 111 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R2 doesn't exist in the design netlist.ignoring the set_io command on line 112 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R3 doesn't exist in the design netlist.ignoring the set_io command on line 113 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R4 doesn't exist in the design netlist.ignoring the set_io command on line 114 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R5 doesn't exist in the design netlist.ignoring the set_io command on line 115 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R6 doesn't exist in the design netlist.ignoring the set_io command on line 116 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R7 doesn't exist in the design netlist.ignoring the set_io command on line 117 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R8 doesn't exist in the design netlist.ignoring the set_io command on line 118 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R9 doesn't exist in the design netlist.ignoring the set_io command on line 119 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R10 doesn't exist in the design netlist.ignoring the set_io command on line 120 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R11 doesn't exist in the design netlist.ignoring the set_io command on line 121 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R12 doesn't exist in the design netlist.ignoring the set_io command on line 122 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R13 doesn't exist in the design netlist.ignoring the set_io command on line 123 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R14 doesn't exist in the design netlist.ignoring the set_io command on line 124 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R15 doesn't exist in the design netlist.ignoring the set_io command on line 125 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S0 doesn't exist in the design netlist.ignoring the set_io command on line 127 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S1 doesn't exist in the design netlist.ignoring the set_io command on line 128 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S2 doesn't exist in the design netlist.ignoring the set_io command on line 129 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S3 doesn't exist in the design netlist.ignoring the set_io command on line 130 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S4 doesn't exist in the design netlist.ignoring the set_io command on line 131 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S5 doesn't exist in the design netlist.ignoring the set_io command on line 132 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S6 doesn't exist in the design netlist.ignoring the set_io command on line 133 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S7 doesn't exist in the design netlist.ignoring the set_io command on line 134 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin B22 doesn't exists in the package CT256. ignoring the set_io command on line 135 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S9 doesn't exist in the design netlist.ignoring the set_io command on line 136 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S10 doesn't exist in the design netlist.ignoring the set_io command on line 137 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S11 doesn't exist in the design netlist.ignoring the set_io command on line 138 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S12 doesn't exist in the design netlist.ignoring the set_io command on line 139 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S13 doesn't exist in the design netlist.ignoring the set_io command on line 140 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S14 doesn't exist in the design netlist.ignoring the set_io command on line 141 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S15 doesn't exist in the design netlist.ignoring the set_io command on line 142 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR0 doesn't exist in the design netlist.ignoring the set_io command on line 144 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR1 doesn't exist in the design netlist.ignoring the set_io command on line 145 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR2 doesn't exist in the design netlist.ignoring the set_io command on line 146 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR3 doesn't exist in the design netlist.ignoring the set_io command on line 147 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR4 doesn't exist in the design netlist.ignoring the set_io command on line 148 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR5 doesn't exist in the design netlist.ignoring the set_io command on line 149 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR6 doesn't exist in the design netlist.ignoring the set_io command on line 150 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR7 doesn't exist in the design netlist.ignoring the set_io command on line 151 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR8 doesn't exist in the design netlist.ignoring the set_io command on line 152 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR9 doesn't exist in the design netlist.ignoring the set_io command on line 153 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR10 doesn't exist in the design netlist.ignoring the set_io command on line 154 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR11 doesn't exist in the design netlist.ignoring the set_io command on line 155 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR12 doesn't exist in the design netlist.ignoring the set_io command on line 156 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR13 doesn't exist in the design netlist.ignoring the set_io command on line 157 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR14 doesn't exist in the design netlist.ignoring the set_io command on line 158 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR15 doesn't exist in the design netlist.ignoring the set_io command on line 159 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTRLEN doesn't exist in the design netlist.ignoring the set_io command on line 161 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RAMWE doesn't exist in the design netlist.ignoring the set_io command on line 162 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMWE doesn't exist in the design netlist.ignoring the set_io command on line 163 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMCE doesn't exist in the design netlist.ignoring the set_io command on line 164 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RROE doesn't exist in the design netlist.ignoring the set_io command on line 165 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C0 doesn't exist in the design netlist.ignoring the set_io command on line 166 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C1 doesn't exist in the design netlist.ignoring the set_io command on line 167 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C2 doesn't exist in the design netlist.ignoring the set_io command on line 168 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C3 doesn't exist in the design netlist.ignoring the set_io command on line 169 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C4 doesn't exist in the design netlist.ignoring the set_io command on line 170 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C5 doesn't exist in the design netlist.ignoring the set_io command on line 171 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C6 doesn't exist in the design netlist.ignoring the set_io command on line 172 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C7 doesn't exist in the design netlist.ignoring the set_io command on line 173 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C8 doesn't exist in the design netlist.ignoring the set_io command on line 174 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C9 doesn't exist in the design netlist.ignoring the set_io command on line 175 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C10 doesn't exist in the design netlist.ignoring the set_io command on line 176 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C11 doesn't exist in the design netlist.ignoring the set_io command on line 177 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C12 doesn't exist in the design netlist.ignoring the set_io command on line 178 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C13 doesn't exist in the design netlist.ignoring the set_io command on line 179 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C14 doesn't exist in the design netlist.ignoring the set_io command on line 180 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C15 doesn't exist in the design netlist.ignoring the set_io command on line 181 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C16 doesn't exist in the design netlist.ignoring the set_io command on line 182 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P0 doesn't exist in the design netlist.ignoring the set_io command on line 183 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P1 doesn't exist in the design netlist.ignoring the set_io command on line 184 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P2 doesn't exist in the design netlist.ignoring the set_io command on line 185 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P3 doesn't exist in the design netlist.ignoring the set_io command on line 186 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P4 doesn't exist in the design netlist.ignoring the set_io command on line 187 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P5 doesn't exist in the design netlist.ignoring the set_io command on line 188 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P6 doesn't exist in the design netlist.ignoring the set_io command on line 189 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P7 doesn't exist in the design netlist.ignoring the set_io command on line 190 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
parse file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.scf
sdc_reader OK C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.scf
Stored edif netlist at C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --outdir C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1167
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	314
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	32
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	96
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	22
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	8
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	152
    Total CARRYs inserted                                          	:	8


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1320
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	322

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	187
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	1037
        CARRY Only       	:	226
        LUT with CARRY   	:	71
    LogicCells                  :	1546/7680
    PLBs                        :	219/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 2.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 11.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 95.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1320
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	322
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1546/7680
    PLBs                        :	245/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 43.88 MHz | Target: 45.77 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 110.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 7260
used logic cells: 1546
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 7260
used logic cells: 1546
Translating sdc file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\router" --sdf_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\router --sdf_file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
Read device time: 13
I1209: Started routing
I1223: Total Nets : 1528 
I1212: Iteration  1 :   228 unrouted : 8 seconds
I1212: Iteration  2 :    48 unrouted : 3 seconds
I1212: Iteration  3 :    18 unrouted : 1 seconds
I1212: Iteration  4 :    10 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 13
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 28 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 13 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 11 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:RX, when loading IO constraint.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-C9SO7TB

# Sat Aug 15 16:02:09 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v" (library work)
Verilog syntax check successful!
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v changed - recompiling
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v":3:7:3:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_5s_1_Z1

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_5s_1_Z2

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__3_0_7d5186020056a223808828e9cc25bba0_5s_1_Z3

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__4_0_7d5186020056a223808828e9cc25bba0_5s_1_Z4

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__5_0_7d5186020056a223808828e9cc25bba0_Z5

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__6_0_7d5186020056a223808828e9cc25bba0_Z6

@E: CS164 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:24:115:24|Expecting wire for output connection, found r0
@E: CS164 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:24:115:24|Illegal or Unsupported Syntax within black box. Use: // synthesis translate_off {  unsupported Verilog } // synthesis translate_on 
@E: CS164 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:24:115:24|Alternatively, set the builtin compiler directive IGNORE_VERILOG_BLACKBOX_GUTS in the Verilog tab of the UI or set `define IGNORE_VERILOG_BLACKBOX_GUTS in any Verilog file.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 15 16:02:09 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 15 16:02:10 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds