Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 19:07:36 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tw1 pong_impl_1_map.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
        2.2  Clock vga_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
score_one/i8583_3_lut/A	->	score_one/i8583_3_lut/Z

++++ Loop2
score_one/i8595_3_lut/A	->	score_one/i8595_3_lut/Z

++++ Loop3
score_one/i8597_3_lut/A	->	score_one/i8597_3_lut/Z

++++ Loop4
score_two/i8599_3_lut/A	->	score_two/i8599_3_lut/Z

++++ Loop5
score_two/i8601_3_lut/A	->	score_two/i8601_3_lut/Z

++++ Loop6
score_two/i8585_3_lut/A	->	score_two/i8585_3_lut/Z

++++ Loop7
paused_menu/i11384_2_lut_3_lut/A	->	paused_menu/i11384_2_lut_3_lut/Z

++++ Loop8
paused_menu/i8587_3_lut_3_lut/A	->	paused_menu/i8587_3_lut_3_lut/Z

++++ Loop9
paused_menu/i8579_3_lut_4_lut_3_lut/C	->	paused_menu/i8579_3_lut_4_lut_3_lut/Z

++++ Loop10
paused_menu/i1_3_lut/B	->	paused_menu/i1_3_lut/Z

++++ Loop11
paused_menu/i1_3_lut_adj_176/B	->	paused_menu/i1_3_lut_adj_176/Z

++++ Loop12
paused_menu/i11383_3_lut/C	->	paused_menu/i11383_3_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          32.370 ns |         30.893 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_clock"
=======================
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          21.726 ns |         46.028 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 2.93437%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |   83.333 ns |   50.963 ns |   19   |   32.370 ns |  30.893 MHz |       40       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |   39.800 ns |   18.074 ns |   12   |   21.726 ns |  46.028 MHz |       36       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i9/D                 |   18.075 ns 
vga_driver/v_count__i8/D                 |   20.428 ns 
vga_driver/h_count_595__i9/D             |   20.641 ns 
vga_driver/v_count__i7/D                 |   20.706 ns 
vga_driver/h_count_595__i8/D             |   22.994 ns 
vga_driver/v_count__i6/D                 |   23.059 ns 
vga_driver/h_count_595__i7/D             |   23.272 ns 
vga_driver/v_count__i5/D                 |   23.337 ns 
vga_driver/h_count_595__i6/D             |   25.625 ns 
vga_driver/v_count__i4/D                 |   25.690 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       40       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       36       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
timer_clock__i0/D                        |    5.991 ns 
timer_clock__i1/D                        |    5.991 ns 
buzzer_i0/DO0                            |    5.991 ns 
timer_clock__i2/D                        |    5.991 ns 
timer_clock__i3/D                        |    5.991 ns 
tick_c/D                                 |    5.991 ns 
vga_driver/v_count__i9/SP                |    5.991 ns 
vga_driver/v_count__i8/SP                |    5.991 ns 
vga_driver/v_count__i7/SP                |    5.991 ns 
vga_driver/v_count__i6/SP                |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
buzzer_i0/PADDO                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
vga_driver/v_count__i9/SR               |           No arrival time
vga_driver/v_count__i8/SR               |           No arrival time
vga_driver/v_count__i7/SR               |           No arrival time
vga_driver/v_count__i6/SR               |           No arrival time
vga_driver/v_count__i5/SR               |           No arrival time
vga_driver/v_count__i4/SR               |           No arrival time
vga_driver/v_count__i3/SR               |           No arrival time
vga_driver/v_count__i2/SR               |           No arrival time
vga_driver/v_count__i1/SR               |           No arrival time
vga_driver/v_count__i0/SR               |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        10
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
button_enter                            |                     input
player_two_down                         |                     input
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
buzzer                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
accelerator_timer_597__i5               |                  No Clock
accelerator_timer_597__i6               |                  No Clock
accelerator_timer_597__i0               |                  No Clock
accelerator_timer_597__i7               |                  No Clock
accelerator_timer_597__i3               |                  No Clock
accelerator_timer_597__i4               |                  No Clock
accelerator_timer_597__i1               |                  No Clock
accelerator_timer_597__i2               |                  No Clock
pos_y_i9_i0                             |                  No Clock
pos_y_i9_i5                             |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       967
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n117391                                                   NET DELAY            2.075         7.974  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n132453                                                   NET DELAY            0.000         8.252  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n117393                                                   NET DELAY            2.075        10.605  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n132456                                                   NET DELAY            0.000        10.883  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n117395                                                   NET DELAY            2.075        13.236  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n132459                                                   NET DELAY            0.000        13.514  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n117397                                                   NET DELAY            2.075        15.867  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n132462                                                   NET DELAY            0.000        16.145  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n117399                                                   NET DELAY            2.075        18.498  1       
add_84_add_5_11/CI0->add_84_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n132465                                                   NET DELAY            0.000        18.776  1       
add_84_add_5_11/CI1->add_84_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n117401                                                   NET DELAY            2.075        21.129  1       
add_84_add_5_13/CI0->add_84_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n132468                                                   NET DELAY            0.000        21.407  1       
add_84_add_5_13/CI1->add_84_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n117403                                                   NET DELAY            2.075        23.760  1       
add_84_add_5_15/CI0->add_84_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n132471                                                   NET DELAY            0.000        24.038  1       
add_84_add_5_15/D1->add_84_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4_adj_1409                                               NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i81_2_lut/B->i81_2_lut/Z                  SLICE           B0_TO_F0_DELAY       0.477        32.171  1       
n55                                                       NET DELAY            2.075        34.246  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n117391                                                   NET DELAY            2.075         7.974  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n132453                                                   NET DELAY            0.000         8.252  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n117393                                                   NET DELAY            2.075        10.605  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n132456                                                   NET DELAY            0.000        10.883  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n117395                                                   NET DELAY            2.075        13.236  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n132459                                                   NET DELAY            0.000        13.514  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n117397                                                   NET DELAY            2.075        15.867  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n132462                                                   NET DELAY            0.000        16.145  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n117399                                                   NET DELAY            2.075        18.498  1       
add_84_add_5_11/CI0->add_84_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n132465                                                   NET DELAY            0.000        18.776  1       
add_84_add_5_11/CI1->add_84_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n117401                                                   NET DELAY            2.075        21.129  1       
add_84_add_5_13/CI0->add_84_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n132468                                                   NET DELAY            0.000        21.407  1       
add_84_add_5_13/CI1->add_84_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n117403                                                   NET DELAY            2.075        23.760  1       
add_84_add_5_15/CI0->add_84_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n132471                                                   NET DELAY            0.000        24.038  1       
add_84_add_5_15/D1->add_84_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4_adj_1409                                               NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8460_2_lut/A->i8460_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108870                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n117391                                                   NET DELAY            2.075         7.974  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n132453                                                   NET DELAY            0.000         8.252  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n117393                                                   NET DELAY            2.075        10.605  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n132456                                                   NET DELAY            0.000        10.883  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n117395                                                   NET DELAY            2.075        13.236  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n132459                                                   NET DELAY            0.000        13.514  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n117397                                                   NET DELAY            2.075        15.867  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n132462                                                   NET DELAY            0.000        16.145  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n117399                                                   NET DELAY            2.075        18.498  1       
add_84_add_5_11/CI0->add_84_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n132465                                                   NET DELAY            0.000        18.776  1       
add_84_add_5_11/CI1->add_84_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n117401                                                   NET DELAY            2.075        21.129  1       
add_84_add_5_13/CI0->add_84_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n132468                                                   NET DELAY            0.000        21.407  1       
add_84_add_5_13/CI1->add_84_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n117403                                                   NET DELAY            2.075        23.760  1       
add_84_add_5_15/CI0->add_84_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n132471                                                   NET DELAY            0.000        24.038  1       
add_84_add_5_15/D1->add_84_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4_adj_1409                                               NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8461_2_lut/A->i8461_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108871                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n117391                                                   NET DELAY            2.075         7.974  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n132453                                                   NET DELAY            0.000         8.252  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n117393                                                   NET DELAY            2.075        10.605  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n132456                                                   NET DELAY            0.000        10.883  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n117395                                                   NET DELAY            2.075        13.236  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n132459                                                   NET DELAY            0.000        13.514  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n117397                                                   NET DELAY            2.075        15.867  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n132462                                                   NET DELAY            0.000        16.145  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n117399                                                   NET DELAY            2.075        18.498  1       
add_84_add_5_11/CI0->add_84_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n132465                                                   NET DELAY            0.000        18.776  1       
add_84_add_5_11/CI1->add_84_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n117401                                                   NET DELAY            2.075        21.129  1       
add_84_add_5_13/CI0->add_84_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n132468                                                   NET DELAY            0.000        21.407  1       
add_84_add_5_13/CI1->add_84_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n117403                                                   NET DELAY            2.075        23.760  1       
add_84_add_5_15/CI0->add_84_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n132471                                                   NET DELAY            0.000        24.038  1       
add_84_add_5_15/D1->add_84_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4_adj_1409                                               NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8462_2_lut/A->i8462_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108872                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n117391                                                   NET DELAY            2.075         7.974  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n132453                                                   NET DELAY            0.000         8.252  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n117393                                                   NET DELAY            2.075        10.605  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n132456                                                   NET DELAY            0.000        10.883  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n117395                                                   NET DELAY            2.075        13.236  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n132459                                                   NET DELAY            0.000        13.514  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n117397                                                   NET DELAY            2.075        15.867  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n132462                                                   NET DELAY            0.000        16.145  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n117399                                                   NET DELAY            2.075        18.498  1       
add_84_add_5_11/CI0->add_84_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n132465                                                   NET DELAY            0.000        18.776  1       
add_84_add_5_11/CI1->add_84_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n117401                                                   NET DELAY            2.075        21.129  1       
add_84_add_5_13/CI0->add_84_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n132468                                                   NET DELAY            0.000        21.407  1       
add_84_add_5_13/CI1->add_84_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n117403                                                   NET DELAY            2.075        23.760  1       
add_84_add_5_15/CI0->add_84_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n132471                                                   NET DELAY            0.000        24.038  1       
add_84_add_5_15/D1->add_84_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4_adj_1409                                               NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8463_2_lut/A->i8463_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108873                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n117391                                                   NET DELAY            2.075         7.974  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n132453                                                   NET DELAY            0.000         8.252  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n117393                                                   NET DELAY            2.075        10.605  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n132456                                                   NET DELAY            0.000        10.883  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n117395                                                   NET DELAY            2.075        13.236  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n132459                                                   NET DELAY            0.000        13.514  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n117397                                                   NET DELAY            2.075        15.867  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n132462                                                   NET DELAY            0.000        16.145  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n117399                                                   NET DELAY            2.075        18.498  1       
add_84_add_5_11/CI0->add_84_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n132465                                                   NET DELAY            0.000        18.776  1       
add_84_add_5_11/CI1->add_84_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n117401                                                   NET DELAY            2.075        21.129  1       
add_84_add_5_13/CI0->add_84_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n132468                                                   NET DELAY            0.000        21.407  1       
add_84_add_5_13/CI1->add_84_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n117403                                                   NET DELAY            2.075        23.760  1       
add_84_add_5_15/CI0->add_84_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n132471                                                   NET DELAY            0.000        24.038  1       
add_84_add_5_15/D1->add_84_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4_adj_1409                                               NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8464_2_lut/A->i8464_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108874                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n117391                                                   NET DELAY            2.075         7.974  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n132453                                                   NET DELAY            0.000         8.252  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n117393                                                   NET DELAY            2.075        10.605  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n132456                                                   NET DELAY            0.000        10.883  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n117395                                                   NET DELAY            2.075        13.236  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n132459                                                   NET DELAY            0.000        13.514  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n117397                                                   NET DELAY            2.075        15.867  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n132462                                                   NET DELAY            0.000        16.145  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n117399                                                   NET DELAY            2.075        18.498  1       
add_84_add_5_11/CI0->add_84_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n132465                                                   NET DELAY            0.000        18.776  1       
add_84_add_5_11/CI1->add_84_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n117401                                                   NET DELAY            2.075        21.129  1       
add_84_add_5_13/CI0->add_84_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n132468                                                   NET DELAY            0.000        21.407  1       
add_84_add_5_13/CI1->add_84_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n117403                                                   NET DELAY            2.075        23.760  1       
add_84_add_5_15/CI0->add_84_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n132471                                                   NET DELAY            0.000        24.038  1       
add_84_add_5_15/D1->add_84_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4_adj_1409                                               NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8467_2_lut/A->i8467_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108877                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n117391                                                   NET DELAY            2.075         7.974  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n132453                                                   NET DELAY            0.000         8.252  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n117393                                                   NET DELAY            2.075        10.605  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n132456                                                   NET DELAY            0.000        10.883  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n117395                                                   NET DELAY            2.075        13.236  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n132459                                                   NET DELAY            0.000        13.514  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n117397                                                   NET DELAY            2.075        15.867  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n132462                                                   NET DELAY            0.000        16.145  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n117399                                                   NET DELAY            2.075        18.498  1       
add_84_add_5_11/CI0->add_84_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n132465                                                   NET DELAY            0.000        18.776  1       
add_84_add_5_11/CI1->add_84_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n117401                                                   NET DELAY            2.075        21.129  1       
add_84_add_5_13/CI0->add_84_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n132468                                                   NET DELAY            0.000        21.407  1       
add_84_add_5_13/CI1->add_84_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n117403                                                   NET DELAY            2.075        23.760  1       
add_84_add_5_15/CI0->add_84_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n132471                                                   NET DELAY            0.000        24.038  1       
add_84_add_5_15/D1->add_84_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4_adj_1409                                               NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8468_2_lut/A->i8468_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108878                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 53.211 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       29.592
-------------------------------------   ------
End-of-path arrival time( ns )          31.667

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n117391                                                   NET DELAY            2.075         7.974  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n132453                                                   NET DELAY            0.000         8.252  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n117393                                                   NET DELAY            2.075        10.605  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n132456                                                   NET DELAY            0.000        10.883  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n117395                                                   NET DELAY            2.075        13.236  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n132459                                                   NET DELAY            0.000        13.514  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n117397                                                   NET DELAY            2.075        15.867  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n132462                                                   NET DELAY            0.000        16.145  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n117399                                                   NET DELAY            2.075        18.498  1       
add_84_add_5_11/CI0->add_84_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n132465                                                   NET DELAY            0.000        18.776  1       
add_84_add_5_11/CI1->add_84_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n117401                                                   NET DELAY            2.075        21.129  1       
add_84_add_5_13/CI0->add_84_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n132468                                                   NET DELAY            0.000        21.407  1       
add_84_add_5_13/CI1->add_84_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n117403                                                   NET DELAY            2.075        23.760  1       
add_84_add_5_15/CI0->add_84_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n132471                                                   NET DELAY            0.000        24.038  1       
add_84_add_5_15/D1->add_84_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4_adj_1409                                               NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.450        29.592  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.667  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : {timer_clock__i1/SR   timer_clock__i2/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 53.211 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       29.592
-------------------------------------   ------
End-of-path arrival time( ns )          31.667

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_84_add_5_1/B1->add_84_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n117391                                                   NET DELAY            2.075         7.974  1       
add_84_add_5_3/CI0->add_84_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n132453                                                   NET DELAY            0.000         8.252  1       
add_84_add_5_3/CI1->add_84_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n117393                                                   NET DELAY            2.075        10.605  1       
add_84_add_5_5/CI0->add_84_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n132456                                                   NET DELAY            0.000        10.883  1       
add_84_add_5_5/CI1->add_84_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n117395                                                   NET DELAY            2.075        13.236  1       
add_84_add_5_7/CI0->add_84_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n132459                                                   NET DELAY            0.000        13.514  1       
add_84_add_5_7/CI1->add_84_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n117397                                                   NET DELAY            2.075        15.867  1       
add_84_add_5_9/CI0->add_84_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n132462                                                   NET DELAY            0.000        16.145  1       
add_84_add_5_9/CI1->add_84_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n117399                                                   NET DELAY            2.075        18.498  1       
add_84_add_5_11/CI0->add_84_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n132465                                                   NET DELAY            0.000        18.776  1       
add_84_add_5_11/CI1->add_84_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n117401                                                   NET DELAY            2.075        21.129  1       
add_84_add_5_13/CI0->add_84_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n132468                                                   NET DELAY            0.000        21.407  1       
add_84_add_5_13/CI1->add_84_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n117403                                                   NET DELAY            2.075        23.760  1       
add_84_add_5_15/CI0->add_84_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n132471                                                   NET DELAY            0.000        24.038  1       
add_84_add_5_15/D1->add_84_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4_adj_1409                                               NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.450        29.592  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.667  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
36 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 12
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 18.074 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             21.527
-------------------------------------------   ------
End-of-path arrival time( ns )                25.827

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  26      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n117407                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n132945                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n117409                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n132948                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n117411                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.739  2       
vga_driver/n132951                                        NET DELAY            0.000        15.739  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.017  2       
vga_driver/n117413                                        NET DELAY            2.075        18.092  1       
vga_driver/add_28_add_5_9/CI0->vga_driver/add_28_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.370  2       
vga_driver/n132954                                        NET DELAY            0.000        18.370  1       
vga_driver/add_28_add_5_9/CI1->vga_driver/add_28_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.648  2       
vga_driver/n117415                                        NET DELAY            2.075        20.723  1       
vga_driver/add_28_add_5_11/D0->vga_driver/add_28_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.200  1       
vga_driver/n57[9]                                         NET DELAY            2.075        23.275  1       
vga_driver/i10920_2_lut_4_lut/D->vga_driver/i10920_2_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        23.752  1       
vga_driver/n38[9]                                         NET DELAY            2.075        25.827  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 11
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.427 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             19.174
-------------------------------------------   ------
End-of-path arrival time( ns )                23.474

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  26      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n117407                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n132945                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n117409                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n132948                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n117411                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.739  2       
vga_driver/n132951                                        NET DELAY            0.000        15.739  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.017  2       
vga_driver/n117413                                        NET DELAY            2.075        18.092  1       
vga_driver/add_28_add_5_9/CI0->vga_driver/add_28_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.370  2       
vga_driver/n132954                                        NET DELAY            0.000        18.370  1       
vga_driver/add_28_add_5_9/D1->vga_driver/add_28_add_5_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        18.847  1       
vga_driver/n57[8]                                         NET DELAY            2.075        20.922  1       
vga_driver/i10921_2_lut_4_lut/D->vga_driver/i10921_2_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        21.399  1       
vga_driver/n38[8]                                         NET DELAY            2.075        23.474  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i0/Q
Path End         : vga_driver/h_count_595__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.640 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             18.961
-------------------------------------------   ------
End-of-path arrival time( ns )                23.261

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_595__i0/CK->vga_driver/h_count_595__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  17      
pixel_col[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/h_count_595_add_4_1/C1->vga_driver/h_count_595_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n117636                                        NET DELAY            2.075        10.185  1       
vga_driver/h_count_595_add_4_3/CI0->vga_driver/h_count_595_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n133095                                        NET DELAY            0.000        10.463  1       
vga_driver/h_count_595_add_4_3/CI1->vga_driver/h_count_595_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n117638                                        NET DELAY            2.075        12.816  1       
vga_driver/h_count_595_add_4_5/CI0->vga_driver/h_count_595_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n133098                                        NET DELAY            0.000        13.094  1       
vga_driver/h_count_595_add_4_5/CI1->vga_driver/h_count_595_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n117640                                        NET DELAY            2.075        15.447  1       
vga_driver/h_count_595_add_4_7/CI0->vga_driver/h_count_595_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n133101                                        NET DELAY            0.000        15.725  1       
vga_driver/h_count_595_add_4_7/CI1->vga_driver/h_count_595_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.003  2       
vga_driver/n117642                                        NET DELAY            2.075        18.078  1       
vga_driver/h_count_595_add_4_9/CI0->vga_driver/h_count_595_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.356  2       
vga_driver/n133104                                        NET DELAY            0.000        18.356  1       
vga_driver/h_count_595_add_4_9/CI1->vga_driver/h_count_595_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.634  2       
vga_driver/n117644                                        NET DELAY            2.075        20.709  1       
vga_driver/h_count_595_add_4_11/D0->vga_driver/h_count_595_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.186  1       
vga_driver/n45[9]                                         NET DELAY            2.075        23.261  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 10
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.705 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             18.896
-------------------------------------------   ------
End-of-path arrival time( ns )                23.196

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  26      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n117407                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n132945                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n117409                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n132948                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n117411                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.739  2       
vga_driver/n132951                                        NET DELAY            0.000        15.739  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.017  2       
vga_driver/n117413                                        NET DELAY            2.075        18.092  1       
vga_driver/add_28_add_5_9/D0->vga_driver/add_28_add_5_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.569  1       
vga_driver/n57[7]                                         NET DELAY            2.075        20.644  1       
vga_driver/i10922_2_lut_4_lut/D->vga_driver/i10922_2_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        21.121  1       
vga_driver/n38[7]                                         NET DELAY            2.075        23.196  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i0/Q
Path End         : vga_driver/h_count_595__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 10
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.993 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             16.608
-------------------------------------------   ------
End-of-path arrival time( ns )                20.908

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_595__i0/CK->vga_driver/h_count_595__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  17      
pixel_col[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/h_count_595_add_4_1/C1->vga_driver/h_count_595_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n117636                                        NET DELAY            2.075        10.185  1       
vga_driver/h_count_595_add_4_3/CI0->vga_driver/h_count_595_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n133095                                        NET DELAY            0.000        10.463  1       
vga_driver/h_count_595_add_4_3/CI1->vga_driver/h_count_595_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n117638                                        NET DELAY            2.075        12.816  1       
vga_driver/h_count_595_add_4_5/CI0->vga_driver/h_count_595_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n133098                                        NET DELAY            0.000        13.094  1       
vga_driver/h_count_595_add_4_5/CI1->vga_driver/h_count_595_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n117640                                        NET DELAY            2.075        15.447  1       
vga_driver/h_count_595_add_4_7/CI0->vga_driver/h_count_595_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n133101                                        NET DELAY            0.000        15.725  1       
vga_driver/h_count_595_add_4_7/CI1->vga_driver/h_count_595_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.003  2       
vga_driver/n117642                                        NET DELAY            2.075        18.078  1       
vga_driver/h_count_595_add_4_9/CI0->vga_driver/h_count_595_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.356  2       
vga_driver/n133104                                        NET DELAY            0.000        18.356  1       
vga_driver/h_count_595_add_4_9/D1->vga_driver/h_count_595_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        18.833  1       
vga_driver/n45[8]                                         NET DELAY            2.075        20.908  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 9
Delay Ratio      : 75.3% (route), 24.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.058 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             16.543
-------------------------------------------   ------
End-of-path arrival time( ns )                20.843

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  26      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n117407                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n132945                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n117409                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n132948                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n117411                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.739  2       
vga_driver/n132951                                        NET DELAY            0.000        15.739  1       
vga_driver/add_28_add_5_7/D1->vga_driver/add_28_add_5_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.216  1       
vga_driver/n57[6]                                         NET DELAY            2.075        18.291  1       
vga_driver/i10923_2_lut_4_lut/D->vga_driver/i10923_2_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        18.768  1       
vga_driver/n38[6]                                         NET DELAY            2.075        20.843  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i0/Q
Path End         : vga_driver/h_count_595__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 9
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.271 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             16.330
-------------------------------------------   ------
End-of-path arrival time( ns )                20.630

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_595__i0/CK->vga_driver/h_count_595__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  17      
pixel_col[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/h_count_595_add_4_1/C1->vga_driver/h_count_595_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n117636                                        NET DELAY            2.075        10.185  1       
vga_driver/h_count_595_add_4_3/CI0->vga_driver/h_count_595_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n133095                                        NET DELAY            0.000        10.463  1       
vga_driver/h_count_595_add_4_3/CI1->vga_driver/h_count_595_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n117638                                        NET DELAY            2.075        12.816  1       
vga_driver/h_count_595_add_4_5/CI0->vga_driver/h_count_595_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n133098                                        NET DELAY            0.000        13.094  1       
vga_driver/h_count_595_add_4_5/CI1->vga_driver/h_count_595_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n117640                                        NET DELAY            2.075        15.447  1       
vga_driver/h_count_595_add_4_7/CI0->vga_driver/h_count_595_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n133101                                        NET DELAY            0.000        15.725  1       
vga_driver/h_count_595_add_4_7/CI1->vga_driver/h_count_595_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.003  2       
vga_driver/n117642                                        NET DELAY            2.075        18.078  1       
vga_driver/h_count_595_add_4_9/D0->vga_driver/h_count_595_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.555  1       
vga_driver/n45[7]                                         NET DELAY            2.075        20.630  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 8
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.336 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             16.265
-------------------------------------------   ------
End-of-path arrival time( ns )                20.565

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  26      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n117407                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n132945                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n117409                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n132948                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n117411                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/D0->vga_driver/add_28_add_5_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        15.938  1       
vga_driver/n57[5]                                         NET DELAY            2.075        18.013  1       
vga_driver/i10924_2_lut_4_lut/D->vga_driver/i10924_2_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        18.490  1       
vga_driver/n38[5]                                         NET DELAY            2.075        20.565  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i0/Q
Path End         : vga_driver/h_count_595__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 8
Delay Ratio      : 74.2% (route), 25.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.624 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             13.977
-------------------------------------------   ------
End-of-path arrival time( ns )                18.277

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_595__i0/CK->vga_driver/h_count_595__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  17      
pixel_col[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/h_count_595_add_4_1/C1->vga_driver/h_count_595_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n117636                                        NET DELAY            2.075        10.185  1       
vga_driver/h_count_595_add_4_3/CI0->vga_driver/h_count_595_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n133095                                        NET DELAY            0.000        10.463  1       
vga_driver/h_count_595_add_4_3/CI1->vga_driver/h_count_595_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n117638                                        NET DELAY            2.075        12.816  1       
vga_driver/h_count_595_add_4_5/CI0->vga_driver/h_count_595_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n133098                                        NET DELAY            0.000        13.094  1       
vga_driver/h_count_595_add_4_5/CI1->vga_driver/h_count_595_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n117640                                        NET DELAY            2.075        15.447  1       
vga_driver/h_count_595_add_4_7/CI0->vga_driver/h_count_595_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n133101                                        NET DELAY            0.000        15.725  1       
vga_driver/h_count_595_add_4_7/D1->vga_driver/h_count_595_add_4_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.202  1       
vga_driver/n45[6]                                         NET DELAY            2.075        18.277  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 7
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.689 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             13.912
-------------------------------------------   ------
End-of-path arrival time( ns )                18.212

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  26      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n117407                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n132945                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n117409                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n132948                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/D1->vga_driver/add_28_add_5_5/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        13.585  1       
vga_driver/n57[4]                                         NET DELAY            2.075        15.660  1       
vga_driver/i10925_2_lut_4_lut/D->vga_driver/i10925_2_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        16.137  1       
vga_driver/n38[4]                                         NET DELAY            2.075        18.212  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i0/Q
Path End         : buzzer_clock_594__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_594__i0/CK->buzzer_clock_594__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
buzzer_clock[0]                                           NET DELAY        2.075         5.541  1       
buzzer_clock_594_add_4_1/C1->buzzer_clock_594_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n55_adj_1370                                              NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY  1.391         3.466  1       
timer_clock[0]                                            NET DELAY        2.075         5.541  1       
add_84_add_5_1/B1->add_84_add_5_1/S1      SLICE           B1_TO_F1_DELAY   0.450         5.991  1       
timer_clock_14__N_43[0]                                   NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i1/Q
Path End         : buzzer_clock_594__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i1/CK   buzzer_clock_594__i2/CK}->buzzer_clock_594__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
buzzer_clock[1]                                           NET DELAY        2.075         5.541  1       
buzzer_clock_594_add_4_3/C0->buzzer_clock_594_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n54                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i1/Q
Path End         : timer_clock__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock__i1/CK   timer_clock__i2/CK}->timer_clock__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  1       
timer_clock[1]                                            NET DELAY        2.075         5.541  1       
add_84_add_5_3/B0->add_84_add_5_3/S0      SLICE           B0_TO_F0_DELAY   0.450         5.991  1       
timer_clock_14__N_43[1]                                   NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i5/Q
Path End         : buzzer_i0/DO0
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i5/CK   buzzer_clock_594__i6/CK}->buzzer_clock_594__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
buzzer_clock[5]                                           NET DELAY        2.075         5.541  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE           B0_TO_F0_DELAY   0.450         5.991  3       
buzzer_clock_9__N_100                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i2/Q
Path End         : buzzer_clock_594__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i1/CK   buzzer_clock_594__i2/CK}->buzzer_clock_594__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
buzzer_clock[2]                                           NET DELAY        2.075         5.541  1       
buzzer_clock_594_add_4_3/C1->buzzer_clock_594_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n53                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i2/Q
Path End         : timer_clock__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock__i1/CK   timer_clock__i2/CK}->timer_clock__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  1       
timer_clock[2]                                            NET DELAY        2.075         5.541  1       
add_84_add_5_3/B1->add_84_add_5_3/S1      SLICE           B1_TO_F1_DELAY   0.450         5.991  1       
timer_clock_14__N_43[2]                                   NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i3/Q
Path End         : buzzer_clock_594__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i3/CK   buzzer_clock_594__i4/CK}->buzzer_clock_594__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
buzzer_clock[3]                                           NET DELAY        2.075         5.541  1       
buzzer_clock_594_add_4_5/C0->buzzer_clock_594_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n52                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i3/Q
Path End         : timer_clock__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock__i3/CK->timer_clock__i3/Q     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  1       
timer_clock[3]                                            NET DELAY        2.075         5.541  1       
add_84_add_5_5/B0->add_84_add_5_5/S0      SLICE           B0_TO_F0_DELAY   0.450         5.991  1       
timer_clock_14__N_43[3]                                   NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_594__i4/Q
Path End         : buzzer_clock_594__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_594__i3/CK   buzzer_clock_594__i4/CK}->buzzer_clock_594__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
buzzer_clock[4]                                           NET DELAY        2.075         5.541  1       
buzzer_clock_594_add_4_5/C1->buzzer_clock_594_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n51                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
36 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i0/Q
Path End         : vga_driver/h_count_595__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_595__i0/CK->vga_driver/h_count_595__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  17      
pixel_col[0]                                              NET DELAY        2.075         7.766  1       
vga_driver/h_count_595_add_4_1/C1->vga_driver/h_count_595_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[0]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i1/Q
Path End         : vga_driver/h_count_595__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i1/CK   vga_driver/h_count_595__i2/CK}->vga_driver/h_count_595__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  16      
pixel_col[1]                                              NET DELAY        2.075         7.766  1       
vga_driver/h_count_595_add_4_3/C0->vga_driver/h_count_595_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[1]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i2/Q
Path End         : vga_driver/h_count_595__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i1/CK   vga_driver/h_count_595__i2/CK}->vga_driver/h_count_595__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  20      
pixel_col[2]                                              NET DELAY        2.075         7.766  1       
vga_driver/h_count_595_add_4_3/C1->vga_driver/h_count_595_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[2]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i3/Q
Path End         : vga_driver/h_count_595__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i3/CK   vga_driver/h_count_595__i4/CK}->vga_driver/h_count_595__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  25      
pixel_col[3]                                              NET DELAY        2.075         7.766  1       
vga_driver/h_count_595_add_4_5/C0->vga_driver/h_count_595_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[3]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  26      
pixel_row[0]                                              NET DELAY        2.075         7.766  1       
vga_driver/i1_2_lut_4_lut/A->vga_driver/i1_2_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n38[0]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i8/Q
Path End         : vga_driver/v_count__i0/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i7/CK   vga_driver/h_count_595__i8/CK}->vga_driver/h_count_595__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  20      
pixel_col[8]                                              NET DELAY        2.075         7.766  1       
i26453_4_lut/D->i26453_4_lut/Z            SLICE           D0_TO_F0_DELAY   0.450         8.216  16      
n99917                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  26      
pixel_row[0]                                              NET DELAY        2.075         7.766  1       
vga_driver/i1_2_lut_4_lut_adj_163/A->vga_driver/i1_2_lut_4_lut_adj_163/Z
                                          SLICE           A0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n38[1]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i8/Q
Path End         : vga_driver/v_count__i1/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i7/CK   vga_driver/h_count_595__i8/CK}->vga_driver/h_count_595__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  20      
pixel_col[8]                                              NET DELAY        2.075         7.766  1       
i26453_4_lut/D->i26453_4_lut/Z            SLICE           D0_TO_F0_DELAY   0.450         8.216  16      
n99917                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i8/Q
Path End         : vga_driver/v_count__i2/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i7/CK   vga_driver/h_count_595__i8/CK}->vga_driver/h_count_595__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  20      
pixel_col[8]                                              NET DELAY        2.075         7.766  1       
i26453_4_lut/D->i26453_4_lut/Z            SLICE           D0_TO_F0_DELAY   0.450         8.216  16      
n99917                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_595__i8/Q
Path End         : vga_driver/v_count__i3/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_595__i7/CK   vga_driver/h_count_595__i8/CK}->vga_driver/h_count_595__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  20      
pixel_col[8]                                              NET DELAY        2.075         7.766  1       
i26453_4_lut/D->i26453_4_lut/Z            SLICE           D0_TO_F0_DELAY   0.450         8.216  16      
n99917                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

