// Seed: 1416063981
module module_0 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri id_4
);
  assign id_4 = -1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  wire id_3;
  logic [-1 : -1] id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  parameter id_14 = -1 ? "" : -1;
  wire id_15;
  assign id_5 = -1;
  parameter integer id_16 = -1;
endmodule
