

================================================================
== Vivado HLS Report for 'rsaModExp_montMult'
================================================================
* Date:           Sun Jan 15 23:34:25 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        ws_rsa64bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|     21.94|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16388|  16388|  16388|  16388|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  16384|  16384|         8|          -|          -|  2048|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	10  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecResourceLimit(i32 256, [4 x i8]* @p_str7, [1 x i8]* @p_str18, [1 x i8]* @p_str18, [1 x i8]* @p_str18) nounwind

ST_1: M0_V_read [1/1] 1.04ns
:1  %M0_V_read = call i2048 @_ssdm_op_Read.ap_auto.i2048(i2048 %M0_V)

ST_1: Y0_V_read [1/1] 1.04ns
:2  %Y0_V_read = call i2048 @_ssdm_op_Read.ap_auto.i2048(i2048 %Y0_V)

ST_1: X0_V_read [1/1] 1.04ns
:3  %X0_V_read = call i2048 @_ssdm_op_Read.ap_auto.i2048(i2048 %X0_V)

ST_1: X_V [1/1] 0.00ns
:4  %X_V = zext i2048 %X0_V_read to i2050

ST_1: Y_V [1/1] 0.00ns
:5  %Y_V = zext i2048 %Y0_V_read to i2050

ST_1: M_V [1/1] 0.00ns
:6  %M_V = zext i2048 %M0_V_read to i2050

ST_1: M_V_cast [1/1] 0.00ns
:7  %M_V_cast = zext i2048 %M0_V_read to i2049

ST_1: stg_21 [1/1] 1.57ns
:8  br label %1


 <State 2>: 21.94ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i2049 [ 0, %0 ], [ %tmp_5, %_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: i_assign [1/1] 0.00ns
:1  %i_assign = phi i12 [ 0, %0 ], [ %i, %_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: p_cast [1/1] 0.00ns
:2  %p_cast = zext i2049 %p_s to i2050

ST_2: i_assign_cast1 [1/1] 0.00ns
:3  %i_assign_cast1 = zext i12 %i_assign to i32

ST_2: exitcond [1/1] 2.14ns
:4  %exitcond = icmp eq i12 %i_assign, -2048

ST_2: empty [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_2: i [1/1] 1.84ns
:6  %i = add i12 %i_assign, 1

ST_2: stg_29 [1/1] 0.00ns
:7  br i1 %exitcond, label %2, label %_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_2: tmp_8 [1/1] 0.00ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i2050.i32(i2050 %X_V, i32 %i_assign_cast1)

ST_2: S_V [4/4] 17.01ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %S_V = add i2050 %Y_V, %p_cast

ST_2: tmp [1/1] 21.94ns
:0  %tmp = icmp ult i2049 %p_s, %M_V_cast

ST_2: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = trunc i2049 %p_s to i2048

ST_2: tmp_6 [1/1] 0.00ns
:2  %tmp_6 = trunc i2049 %p_s to i2048

ST_2: tmp_7 [4/4] 16.89ns
:3  %tmp_7 = sub i2048 %tmp_2, %M0_V_read


 <State 3>: 17.01ns
ST_3: S_V [3/4] 17.01ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %S_V = add i2050 %Y_V, %p_cast


 <State 4>: 17.01ns
ST_4: S_V [2/4] 17.01ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %S_V = add i2050 %Y_V, %p_cast


 <State 5>: 18.38ns
ST_5: S_V [1/4] 17.01ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %S_V = add i2050 %Y_V, %p_cast

ST_5: p_Val2_1 [1/1] 1.37ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %p_Val2_1 = select i1 %tmp_8, i2050 %S_V, i2050 %p_cast

ST_5: tmp_9 [1/1] 0.00ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %tmp_9 = trunc i2050 %p_Val2_1 to i1

ST_5: tmp_4 [1/1] 0.00ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %tmp_4 = call i2049 @_ssdm_op_PartSelect.i2049.i2050.i32.i32(i2050 %p_Val2_1, i32 1, i32 2049)


 <State 6>: 17.01ns
ST_6: S_V_1 [4/4] 17.01ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %S_V_1 = add i2050 %M_V, %p_Val2_1


 <State 7>: 17.01ns
ST_7: S_V_1 [3/4] 17.01ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %S_V_1 = add i2050 %M_V, %p_Val2_1


 <State 8>: 17.01ns
ST_8: S_V_1 [2/4] 17.01ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %S_V_1 = add i2050 %M_V, %p_Val2_1


 <State 9>: 18.38ns
ST_9: S_V_1 [1/4] 17.01ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %S_V_1 = add i2050 %M_V, %p_Val2_1

ST_9: tmp_3 [1/1] 0.00ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %tmp_3 = call i2049 @_ssdm_op_PartSelect.i2049.i2050.i32.i32(i2050 %S_V_1, i32 1, i32 2049)

ST_9: tmp_5 [1/1] 1.37ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_5 = select i1 %tmp_9, i2049 %tmp_3, i2049 %tmp_4

ST_9: stg_48 [1/1] 0.00ns
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  br label %1


 <State 10>: 16.89ns
ST_10: tmp_7 [3/4] 16.89ns
:3  %tmp_7 = sub i2048 %tmp_2, %M0_V_read


 <State 11>: 16.89ns
ST_11: tmp_7 [2/4] 16.89ns
:3  %tmp_7 = sub i2048 %tmp_2, %M0_V_read


 <State 12>: 18.26ns
ST_12: tmp_7 [1/4] 16.89ns
:3  %tmp_7 = sub i2048 %tmp_2, %M0_V_read

ST_12: ssdm_int_V_write_assign [1/1] 1.37ns
:4  %ssdm_int_V_write_assign = select i1 %tmp, i2048 %tmp_6, i2048 %tmp_7

ST_12: stg_53 [1/1] 0.00ns
:5  ret i2048 %ssdm_int_V_write_assign



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_13                  (specresourcelimit) [ 0000000000000]
M0_V_read               (read             ) [ 0011111111111]
Y0_V_read               (read             ) [ 0000000000000]
X0_V_read               (read             ) [ 0000000000000]
X_V                     (zext             ) [ 0011111111000]
Y_V                     (zext             ) [ 0011111111000]
M_V                     (zext             ) [ 0011111111000]
M_V_cast                (zext             ) [ 0011111111000]
stg_21                  (br               ) [ 0111111111000]
p_s                     (phi              ) [ 0010000000000]
i_assign                (phi              ) [ 0010000000000]
p_cast                  (zext             ) [ 0001110000000]
i_assign_cast1          (zext             ) [ 0000000000000]
exitcond                (icmp             ) [ 0011111111000]
empty                   (speclooptripcount) [ 0000000000000]
i                       (add              ) [ 0111111111000]
stg_29                  (br               ) [ 0000000000000]
tmp_8                   (bitselect        ) [ 0001110000000]
tmp                     (icmp             ) [ 0000000000111]
tmp_2                   (trunc            ) [ 0000000000111]
tmp_6                   (trunc            ) [ 0000000000111]
S_V                     (add              ) [ 0000000000000]
p_Val2_1                (select           ) [ 0000001111000]
tmp_9                   (trunc            ) [ 0000001111000]
tmp_4                   (partselect       ) [ 0000001111000]
S_V_1                   (add              ) [ 0000000000000]
tmp_3                   (partselect       ) [ 0000000000000]
tmp_5                   (select           ) [ 0111111111000]
stg_48                  (br               ) [ 0111111111000]
tmp_7                   (sub              ) [ 0000000000000]
ssdm_int_V_write_assign (select           ) [ 0000000000000]
stg_53                  (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Y0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2048"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2050.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2049.i2050.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="M0_V_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="2048" slack="0"/>
<pin id="38" dir="0" index="1" bw="2048" slack="0"/>
<pin id="39" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M0_V_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="Y0_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="2048" slack="0"/>
<pin id="44" dir="0" index="1" bw="2048" slack="0"/>
<pin id="45" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y0_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="X0_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="2048" slack="0"/>
<pin id="50" dir="0" index="1" bw="2048" slack="0"/>
<pin id="51" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X0_V_read/1 "/>
</bind>
</comp>

<comp id="54" class="1005" name="p_s_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="2049" slack="1"/>
<pin id="56" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_s_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="2049" slack="1"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="2049" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="65" class="1005" name="i_assign_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="12" slack="1"/>
<pin id="67" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="i_assign_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="12" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="X_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2048" slack="0"/>
<pin id="78" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="X_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="Y_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2048" slack="0"/>
<pin id="82" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Y_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="M_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2048" slack="0"/>
<pin id="86" dir="1" index="1" bw="2050" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="M_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="M_V_cast_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2048" slack="0"/>
<pin id="90" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="M_V_cast/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_cast_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2049" slack="0"/>
<pin id="94" dir="1" index="1" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_assign_cast1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign_cast1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="exitcond_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="0" index="1" bw="12" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="12" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_8_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="2048" slack="1"/>
<pin id="115" dir="0" index="2" bw="12" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2048" slack="1"/>
<pin id="121" dir="0" index="1" bw="2049" slack="0"/>
<pin id="122" dir="1" index="2" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S_V/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2049" slack="0"/>
<pin id="126" dir="0" index="1" bw="2048" slack="1"/>
<pin id="127" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2049" slack="0"/>
<pin id="131" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_6_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2049" slack="0"/>
<pin id="135" dir="1" index="1" bw="2048" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2048" slack="0"/>
<pin id="139" dir="0" index="1" bw="2048" slack="1"/>
<pin id="140" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_Val2_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="3"/>
<pin id="144" dir="0" index="1" bw="2050" slack="0"/>
<pin id="145" dir="0" index="2" bw="2049" slack="3"/>
<pin id="146" dir="1" index="3" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_9_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2050" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_4_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2049" slack="0"/>
<pin id="154" dir="0" index="1" bw="2050" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="0" index="3" bw="13" slack="0"/>
<pin id="157" dir="1" index="4" bw="2049" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2048" slack="5"/>
<pin id="164" dir="0" index="1" bw="2050" slack="1"/>
<pin id="165" dir="1" index="2" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S_V_1/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2049" slack="0"/>
<pin id="168" dir="0" index="1" bw="2050" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="13" slack="0"/>
<pin id="171" dir="1" index="4" bw="2049" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="4"/>
<pin id="178" dir="0" index="1" bw="2049" slack="0"/>
<pin id="179" dir="0" index="2" bw="2049" slack="4"/>
<pin id="180" dir="1" index="3" bw="2049" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="ssdm_int_V_write_assign_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="3"/>
<pin id="184" dir="0" index="1" bw="2048" slack="3"/>
<pin id="185" dir="0" index="2" bw="2048" slack="0"/>
<pin id="186" dir="1" index="3" bw="2048" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_assign/12 "/>
</bind>
</comp>

<comp id="188" class="1005" name="M0_V_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2048" slack="1"/>
<pin id="190" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="M0_V_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="X_V_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2050" slack="1"/>
<pin id="195" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="X_V "/>
</bind>
</comp>

<comp id="198" class="1005" name="Y_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2050" slack="1"/>
<pin id="200" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="Y_V "/>
</bind>
</comp>

<comp id="203" class="1005" name="M_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2050" slack="5"/>
<pin id="205" dir="1" index="1" bw="2050" slack="5"/>
</pin_list>
<bind>
<opset="M_V "/>
</bind>
</comp>

<comp id="208" class="1005" name="M_V_cast_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2049" slack="1"/>
<pin id="210" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="M_V_cast "/>
</bind>
</comp>

<comp id="213" class="1005" name="p_cast_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2050" slack="1"/>
<pin id="215" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="222" class="1005" name="i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_8_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="3"/>
<pin id="229" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="232" class="1005" name="tmp_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="3"/>
<pin id="234" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_2_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2048" slack="1"/>
<pin id="239" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_6_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2048" slack="3"/>
<pin id="244" dir="1" index="1" bw="2048" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="247" class="1005" name="p_Val2_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2050" slack="1"/>
<pin id="249" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_9_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_4_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2049" slack="4"/>
<pin id="259" dir="1" index="1" bw="2049" slack="4"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_5_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2049" slack="1"/>
<pin id="264" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="48" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="42" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="36" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="36" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="58" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="69" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="69" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="69" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="96" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="92" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="58" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="58" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="58" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="129" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="119" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="142" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="142" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="162" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="181"><net_src comp="166" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="137" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="36" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="196"><net_src comp="76" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="201"><net_src comp="80" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="206"><net_src comp="84" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="211"><net_src comp="88" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="216"><net_src comp="92" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="225"><net_src comp="106" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="230"><net_src comp="112" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="235"><net_src comp="124" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="240"><net_src comp="129" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="245"><net_src comp="133" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="250"><net_src comp="142" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="255"><net_src comp="148" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="260"><net_src comp="152" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="265"><net_src comp="176" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="58" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: rsaModExp_montMult : X0_V | {1 }
	Port: rsaModExp_montMult : Y0_V | {1 }
	Port: rsaModExp_montMult : M0_V | {1 }
  - Chain level:
	State 1
	State 2
		p_cast : 1
		i_assign_cast1 : 1
		exitcond : 1
		i : 1
		stg_29 : 2
		tmp_8 : 2
		S_V : 2
		tmp : 1
		tmp_2 : 1
		tmp_6 : 1
		tmp_7 : 2
	State 3
	State 4
	State 5
		p_Val2_1 : 1
		tmp_9 : 2
		tmp_4 : 2
	State 6
	State 7
	State 8
	State 9
		tmp_3 : 1
		tmp_5 : 2
	State 10
	State 11
	State 12
		ssdm_int_V_write_assign : 1
		stg_53 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_106            |    0    |    12   |
|    add   |           grp_fu_119           |  12294  |   2049  |
|          |           grp_fu_162           |  12298  |   2050  |
|----------|--------------------------------|---------|---------|
|    sub   |           grp_fu_137           |  12287  |   2048  |
|----------|--------------------------------|---------|---------|
|          |         p_Val2_1_fu_142        |    0    |   2050  |
|  select  |          tmp_5_fu_176          |    0    |   2049  |
|          | ssdm_int_V_write_assign_fu_182 |    0    |   2048  |
|----------|--------------------------------|---------|---------|
|   icmp   |         exitcond_fu_100        |    0    |    5    |
|          |           tmp_fu_124           |    0    |   673   |
|----------|--------------------------------|---------|---------|
|          |      M0_V_read_read_fu_36      |    0    |    0    |
|   read   |      Y0_V_read_read_fu_42      |    0    |    0    |
|          |      X0_V_read_read_fu_48      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |            X_V_fu_76           |    0    |    0    |
|          |            Y_V_fu_80           |    0    |    0    |
|   zext   |            M_V_fu_84           |    0    |    0    |
|          |         M_V_cast_fu_88         |    0    |    0    |
|          |          p_cast_fu_92          |    0    |    0    |
|          |      i_assign_cast1_fu_96      |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|          tmp_8_fu_112          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_2_fu_129          |    0    |    0    |
|   trunc  |          tmp_6_fu_133          |    0    |    0    |
|          |          tmp_9_fu_148          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_4_fu_152          |    0    |    0    |
|          |          tmp_3_fu_166          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |  36879  |  12984  |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|M0_V_read_reg_188|  2048  |
| M_V_cast_reg_208|  2049  |
|   M_V_reg_203   |  2050  |
|   X_V_reg_193   |  2050  |
|   Y_V_reg_198   |  2050  |
| i_assign_reg_65 |   12   |
|    i_reg_222    |   12   |
| p_Val2_1_reg_247|  2050  |
|  p_cast_reg_213 |  2050  |
|    p_s_reg_54   |  2049  |
|  tmp_2_reg_237  |  2048  |
|  tmp_4_reg_257  |  2049  |
|  tmp_5_reg_262  |  2049  |
|  tmp_6_reg_242  |  2048  |
|  tmp_8_reg_227  |    1   |
|  tmp_9_reg_252  |    1   |
|   tmp_reg_232   |    1   |
+-----------------+--------+
|      Total      |  24617 |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_119 |  p1  |   2  | 2049 |  4098  ||   2049  |
| grp_fu_137 |  p0  |   2  | 2048 |  4096  ||   2048  |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  8194  ||  3.142  ||   4097  |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  36879 |  12984 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |  4097  |
|  Register |    -   |  24617 |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  61496 |  17081 |
+-----------+--------+--------+--------+
