#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr 16 18:30:48 2023
# Process ID: 16084
# Current directory: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23256 C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\CU\CU.xpr
# Log file: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/vivado.log
# Journal file: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU\vivado.jou
# Running On: Vamsi, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16832 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1713.250 ; gain = 255.242
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cu_tb_behav xil_defaultlib.Cu_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cu_tb_behav xil_defaultlib.Cu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cu_tb_behav -key {Behavioral:sim_1:Functional:Cu_tb} -tclbatch {Cu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sim_1/new/Cu_tb.vhd" Line 61
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.793 ; gain = 22.430
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1776.793 ; gain = 29.332
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sim_1/new/Cu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cu_tb_behav xil_defaultlib.Cu_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cu_tb_behav xil_defaultlib.Cu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.cu_tb
Built simulation snapshot Cu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cu_tb_behav -key {Behavioral:sim_1:Functional:Cu_tb} -tclbatch {Cu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sim_1/new/Cu_tb.vhd" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1791.047 ; gain = 14.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 16 19:02:11 2023...
'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sim_1/new/Cu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cu_tb_behav xil_defaultlib.Cu_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cu_tb_behav xil_defaultlib.Cu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.cu_tb
Built simulation snapshot Cu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cu_tb_behav -key {Behavioral:sim_1:Functional:Cu_tb} -tclbatch {Cu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sim_1/new/Cu_tb.vhd" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2957.855 ; gain = 2.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Cu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Cu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Cu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sim_1/new/Cu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cu_tb_behav xil_defaultlib.Cu_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cu_tb_behav xil_defaultlib.Cu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.cu_tb
Built simulation snapshot Cu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cu_tb_behav -key {Behavioral:sim_1:Functional:Cu_tb} -tclbatch {Cu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Cu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sim_1/new/Cu_tb.vhd" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2963.496 ; gain = 5.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2993.711 ; gain = 30.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sources_1/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/D_flipflop_16/D_flipflop_16.srcs/sources_1/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/D_flipflop_16/D_flipflop_16.srcs/sources_1/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/D_flipflop_16/D_flipflop_16.srcs/sources_1/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sources_1/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/CU/CU.srcs/sources_1/new/CU.vhd:48]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3068.508 ; gain = 105.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3086.438 ; gain = 122.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3086.438 ; gain = 122.941
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3101.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3101.258 ; gain = 137.762
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 16 18:57:32 2023...
