@W: BN132 :"z:\es4\final-20241122t182447z-001\final\source\impl_1\nes_controller.vhd":46:8:46:9|Removing sequential instance controllerTwo.counter[19:0] because it is equivalent to instance controllerOne.counter[19:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\radiant\2023.1\synpbase\lib\vhd2008\numeric.vhd":2101:9:2101:11|Removing user instance controllerTwo.op_gt.un3_outclock because it is equivalent to instance controllerOne.op_gt.un3_outclock. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\es4\final-20241122t182447z-001\final\source\impl_1\nes_controller.vhd":56:10:56:11|Removing user instance controllerOne.op_gt.un3_outclock_i because it is equivalent to instance controllerTwo.op_gt.un3_outclock_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\radiant\2023.1\synpbase\lib\vhd2008\numeric.vhd":2079:9:2079:12|Removing user instance controllerTwo.op_le.un7_outclock because it is equivalent to instance controllerOne.op_le.un7_outclock. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd":64:4:64:5|Removing sequential instance game1.dropCounter[19:0] because it is equivalent to instance controllerOne.counter[19:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX553 :"z:\es4\final-20241122t182447z-001\final\source\impl_1\right_arrow_rom.vhd":17:8:17:11|Could not implement Block ROM for mypattern.my_arrow_selector.Right_Arrow_Rom_inst.data_out_1[11:0].
@W: FX553 :"z:\es4\final-20241122t182447z-001\final\source\impl_1\right_blank_rom.vhd":17:8:17:11|Could not implement Block ROM for mypattern.my_blank_selector.Right_Arrow_Rom_inst.data_out_1_0[11:0].
@W: FX553 :"z:\es4\final-20241122t182447z-001\final\source\impl_1\red_heart_rom.vhd":17:8:17:11|Could not implement Block ROM for mypattern.my_heart_selector.Red_Heart_Rom_inst.data_out_1_0[8:0].
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[7]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[6]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[5]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[3]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[4]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[0]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[1]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[2]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[2]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[3]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[0]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[1]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[4]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[5]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[6]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[7]
@W: BN137 :|Found combinational loop during mapping at net mypattern.current_displaying[2]
@W: BN137 :|Found combinational loop during mapping at net mypattern.current_displaying[1]
@W: BN137 :|Found combinational loop during mapping at net mypattern.current_displaying[0]
@W: BW110 :|Renaming port randomizer due to collision with Verilog/ System Verilog reserved word 
@W: BW150 :|Clock NES_controller_0|clock_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW150 :|Clock NES_controller_1|clock_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[7]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[6]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[5]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[3]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[4]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[0]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[1]
@W: BN137 :|Found combinational loop during mapping at net controllerOne.outDataNesOne[2]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[2]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[3]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[0]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[1]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[4]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[5]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[6]
@W: BN137 :|Found combinational loop during mapping at net controllerTwo.outDataNesTwo[7]
@W: BN137 :|Found combinational loop during mapping at net mypattern.current_displaying[2]
@W: BN137 :|Found combinational loop during mapping at net mypattern.current_displaying[1]
@W: BN137 :|Found combinational loop during mapping at net mypattern.current_displaying[0]
@W: MT246 :"z:\es4\final-20241122t182447z-001\final\mypll\rtl\mypll.v":202:69:202:75|Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"z:\es4\final-20241122t182447z-001\final\source\impl_1\randomizer.vhd":26:4:26:6|Blackbox HSOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pllinst.lscc_pll_inst.intclk.
@W: MT420 |Found inferred clock randomizer|clk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net game1.my_randomizer.clk.
@W: MT420 |Found inferred clock NES_controller_0|op_le_un7_outclock_inferred_clock with period 5.00ns. Please declare a user-defined clock on net controllerTwo.un7_outclock.
@W: MT420 |Found inferred clock NES_controller_1|op_le_un7_outclock_inferred_clock with period 5.00ns. Please declare a user-defined clock on net controllerOne.un7_outclock.
@W: MT420 |Found inferred clock pattern_gen|op_or_6_result_2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net mypattern.result_2.
