Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 13 11:35:00 2024
| Host         : DESKTOP-K2CAF5A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_module_timing_summary_routed.rpt -pb main_module_timing_summary_routed.pb -rpx main_module_timing_summary_routed.rpx -warn_on_violation
| Design       : main_module
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  178         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (178)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (249)
5. checking no_input_delay (16)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (178)
--------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: clk2_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (249)
--------------------------------------------------
 There are 249 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  270          inf        0.000                      0                  270           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           270 Endpoints
Min Delay           270 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bank_balance_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.339ns  (logic 9.776ns (35.760%)  route 17.562ns (64.240%))
  Logic Levels:           24  (CARRY4=8 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  bank_balance_reg[8]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bank_balance_reg[8]/Q
                         net (fo=38, routed)          2.788     3.244    bank_balance_reg[8]
    SLICE_X49Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.368 r  cc_OBUF_inst_i_110/O
                         net (fo=1, routed)           0.000     3.368    cc_OBUF_inst_i_110_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.900 r  cc_OBUF_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.900    cc_OBUF_inst_i_68_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.213 r  cc_OBUF_inst_i_38/O[3]
                         net (fo=4, routed)           1.167     5.380    cc_OBUF_inst_i_38_n_4
    SLICE_X50Y47         LUT3 (Prop_lut3_I2_O)        0.306     5.686 r  cc_OBUF_inst_i_40/O
                         net (fo=1, routed)           0.952     6.638    cc_OBUF_inst_i_40_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.762 r  cc_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.733     7.495    cc_OBUF_inst_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  cc_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     7.619    cc_OBUF_inst_i_20_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.017 r  cc_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001     8.018    cc_OBUF_inst_i_8_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.352 r  cg_OBUF_inst_i_13/O[1]
                         net (fo=12, routed)          1.187     9.539    cg_OBUF_inst_i_13_n_6
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.303     9.842 r  cc_OBUF_inst_i_84/O
                         net (fo=1, routed)           0.474    10.316    cc_OBUF_inst_i_84_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.714 r  cc_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.714    cc_OBUF_inst_i_48_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.936 r  cc_OBUF_inst_i_23/O[0]
                         net (fo=3, routed)           0.823    11.759    cc_OBUF_inst_i_23_n_7
    SLICE_X50Y51         LUT4 (Prop_lut4_I1_O)        0.299    12.058 r  cc_OBUF_inst_i_97/O
                         net (fo=1, routed)           0.000    12.058    cc_OBUF_inst_i_97_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.434 r  cc_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.434    cc_OBUF_inst_i_54_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.688 r  cc_OBUF_inst_i_24/CO[0]
                         net (fo=3, routed)           0.783    13.471    cc_OBUF_inst_i_24_n_3
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.393    13.864 r  cc_OBUF_inst_i_9/O
                         net (fo=4, routed)           0.914    14.779    cc_OBUF_inst_i_9_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.326    15.105 r  cc_OBUF_inst_i_101/O
                         net (fo=4, routed)           0.840    15.945    cc_OBUF_inst_i_101_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.069 r  cc_OBUF_inst_i_59/O
                         net (fo=5, routed)           0.742    16.812    cc_OBUF_inst_i_59_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.936 r  cc_OBUF_inst_i_25/O
                         net (fo=3, routed)           1.027    17.963    cc_OBUF_inst_i_25_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I1_O)        0.124    18.087 r  ca_OBUF_inst_i_31/O
                         net (fo=1, routed)           0.980    19.066    nolabel_line201/cg_OBUF_inst_i_3_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I1_O)        0.124    19.190 f  nolabel_line201/ca_OBUF_inst_i_16/O
                         net (fo=8, routed)           1.079    20.269    nolabel_line199/test_two[2]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.152    20.421 r  nolabel_line199/cg_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.651    21.072    nolabel_line201/cg_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I2_O)        0.326    21.398 r  nolabel_line201/cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.421    23.818    cg_OBUF
    D1                   OBUF (Prop_obuf_I_O)         3.520    27.339 r  cg_OBUF_inst/O
                         net (fo=0)                   0.000    27.339    cg
    D1                                                                r  cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bank_balance_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.209ns  (logic 9.557ns (35.124%)  route 17.652ns (64.876%))
  Logic Levels:           24  (CARRY4=8 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  bank_balance_reg[8]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bank_balance_reg[8]/Q
                         net (fo=38, routed)          2.788     3.244    bank_balance_reg[8]
    SLICE_X49Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.368 r  cc_OBUF_inst_i_110/O
                         net (fo=1, routed)           0.000     3.368    cc_OBUF_inst_i_110_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.900 r  cc_OBUF_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.900    cc_OBUF_inst_i_68_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.213 r  cc_OBUF_inst_i_38/O[3]
                         net (fo=4, routed)           1.167     5.380    cc_OBUF_inst_i_38_n_4
    SLICE_X50Y47         LUT3 (Prop_lut3_I2_O)        0.306     5.686 r  cc_OBUF_inst_i_40/O
                         net (fo=1, routed)           0.952     6.638    cc_OBUF_inst_i_40_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.762 r  cc_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.733     7.495    cc_OBUF_inst_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  cc_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     7.619    cc_OBUF_inst_i_20_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.017 r  cc_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001     8.018    cc_OBUF_inst_i_8_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.352 r  cg_OBUF_inst_i_13/O[1]
                         net (fo=12, routed)          1.187     9.539    cg_OBUF_inst_i_13_n_6
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.303     9.842 r  cc_OBUF_inst_i_84/O
                         net (fo=1, routed)           0.474    10.316    cc_OBUF_inst_i_84_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.714 r  cc_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.714    cc_OBUF_inst_i_48_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.936 r  cc_OBUF_inst_i_23/O[0]
                         net (fo=3, routed)           0.823    11.759    cc_OBUF_inst_i_23_n_7
    SLICE_X50Y51         LUT4 (Prop_lut4_I1_O)        0.299    12.058 r  cc_OBUF_inst_i_97/O
                         net (fo=1, routed)           0.000    12.058    cc_OBUF_inst_i_97_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.434 r  cc_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.434    cc_OBUF_inst_i_54_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.688 r  cc_OBUF_inst_i_24/CO[0]
                         net (fo=3, routed)           0.783    13.471    cc_OBUF_inst_i_24_n_3
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.393    13.864 r  cc_OBUF_inst_i_9/O
                         net (fo=4, routed)           0.914    14.779    cc_OBUF_inst_i_9_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.326    15.105 r  cc_OBUF_inst_i_101/O
                         net (fo=4, routed)           0.840    15.945    cc_OBUF_inst_i_101_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.069 r  cc_OBUF_inst_i_59/O
                         net (fo=5, routed)           0.742    16.812    cc_OBUF_inst_i_59_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.936 r  cc_OBUF_inst_i_25/O
                         net (fo=3, routed)           1.027    17.963    cc_OBUF_inst_i_25_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I0_O)        0.124    18.087 r  cc_OBUF_inst_i_10/O
                         net (fo=2, routed)           0.997    19.084    nolabel_line186/cc_OBUF_inst_i_4
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.208 r  nolabel_line186/cg_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.341    20.549    nolabel_line201/cg[0]
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.124    20.673 r  nolabel_line201/cd_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.503    21.176    nolabel_line201/cd_OBUF_inst_i_2_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I0_O)        0.124    21.300 r  nolabel_line201/cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.378    23.678    cd_OBUF
    C2                   OBUF (Prop_obuf_I_O)         3.531    27.209 r  cd_OBUF_inst/O
                         net (fo=0)                   0.000    27.209    cd
    C2                                                                r  cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bank_balance_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.205ns  (logic 9.570ns (35.178%)  route 17.635ns (64.822%))
  Logic Levels:           24  (CARRY4=8 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  bank_balance_reg[8]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bank_balance_reg[8]/Q
                         net (fo=38, routed)          2.788     3.244    bank_balance_reg[8]
    SLICE_X49Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.368 r  cc_OBUF_inst_i_110/O
                         net (fo=1, routed)           0.000     3.368    cc_OBUF_inst_i_110_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.900 r  cc_OBUF_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.900    cc_OBUF_inst_i_68_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.213 r  cc_OBUF_inst_i_38/O[3]
                         net (fo=4, routed)           1.167     5.380    cc_OBUF_inst_i_38_n_4
    SLICE_X50Y47         LUT3 (Prop_lut3_I2_O)        0.306     5.686 r  cc_OBUF_inst_i_40/O
                         net (fo=1, routed)           0.952     6.638    cc_OBUF_inst_i_40_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.762 r  cc_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.733     7.495    cc_OBUF_inst_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  cc_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     7.619    cc_OBUF_inst_i_20_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.017 r  cc_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001     8.018    cc_OBUF_inst_i_8_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.352 r  cg_OBUF_inst_i_13/O[1]
                         net (fo=12, routed)          1.187     9.539    cg_OBUF_inst_i_13_n_6
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.303     9.842 r  cc_OBUF_inst_i_84/O
                         net (fo=1, routed)           0.474    10.316    cc_OBUF_inst_i_84_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.714 r  cc_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.714    cc_OBUF_inst_i_48_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.936 r  cc_OBUF_inst_i_23/O[0]
                         net (fo=3, routed)           0.823    11.759    cc_OBUF_inst_i_23_n_7
    SLICE_X50Y51         LUT4 (Prop_lut4_I1_O)        0.299    12.058 r  cc_OBUF_inst_i_97/O
                         net (fo=1, routed)           0.000    12.058    cc_OBUF_inst_i_97_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.434 r  cc_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.434    cc_OBUF_inst_i_54_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.688 r  cc_OBUF_inst_i_24/CO[0]
                         net (fo=3, routed)           0.783    13.471    cc_OBUF_inst_i_24_n_3
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.393    13.864 r  cc_OBUF_inst_i_9/O
                         net (fo=4, routed)           0.914    14.779    cc_OBUF_inst_i_9_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.326    15.105 r  cc_OBUF_inst_i_101/O
                         net (fo=4, routed)           0.840    15.945    cc_OBUF_inst_i_101_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.069 r  cc_OBUF_inst_i_59/O
                         net (fo=5, routed)           0.742    16.812    cc_OBUF_inst_i_59_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.936 r  cc_OBUF_inst_i_25/O
                         net (fo=3, routed)           1.027    17.963    cc_OBUF_inst_i_25_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I0_O)        0.124    18.087 r  cc_OBUF_inst_i_10/O
                         net (fo=2, routed)           0.997    19.084    nolabel_line186/cc_OBUF_inst_i_4
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.208 f  nolabel_line186/cg_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.422    20.629    nolabel_line199/test_two[1]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124    20.753 r  nolabel_line199/cc_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.669    21.422    nolabel_line201/cc
    SLICE_X62Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.546 r  nolabel_line201/cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.114    23.661    cc_OBUF
    D2                   OBUF (Prop_obuf_I_O)         3.544    27.205 r  cc_OBUF_inst/O
                         net (fo=0)                   0.000    27.205    cc
    D2                                                                r  cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bank_balance_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ca
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.102ns  (logic 9.551ns (35.240%)  route 17.551ns (64.760%))
  Logic Levels:           24  (CARRY4=8 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  bank_balance_reg[8]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bank_balance_reg[8]/Q
                         net (fo=38, routed)          2.788     3.244    bank_balance_reg[8]
    SLICE_X49Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.368 r  cc_OBUF_inst_i_110/O
                         net (fo=1, routed)           0.000     3.368    cc_OBUF_inst_i_110_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.900 r  cc_OBUF_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.900    cc_OBUF_inst_i_68_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.213 r  cc_OBUF_inst_i_38/O[3]
                         net (fo=4, routed)           1.167     5.380    cc_OBUF_inst_i_38_n_4
    SLICE_X50Y47         LUT3 (Prop_lut3_I2_O)        0.306     5.686 r  cc_OBUF_inst_i_40/O
                         net (fo=1, routed)           0.952     6.638    cc_OBUF_inst_i_40_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.762 r  cc_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.733     7.495    cc_OBUF_inst_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  cc_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     7.619    cc_OBUF_inst_i_20_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.017 r  cc_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001     8.018    cc_OBUF_inst_i_8_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.352 r  cg_OBUF_inst_i_13/O[1]
                         net (fo=12, routed)          1.187     9.539    cg_OBUF_inst_i_13_n_6
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.303     9.842 r  cc_OBUF_inst_i_84/O
                         net (fo=1, routed)           0.474    10.316    cc_OBUF_inst_i_84_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.714 r  cc_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.714    cc_OBUF_inst_i_48_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.936 r  cc_OBUF_inst_i_23/O[0]
                         net (fo=3, routed)           0.823    11.759    cc_OBUF_inst_i_23_n_7
    SLICE_X50Y51         LUT4 (Prop_lut4_I1_O)        0.299    12.058 r  cc_OBUF_inst_i_97/O
                         net (fo=1, routed)           0.000    12.058    cc_OBUF_inst_i_97_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.434 r  cc_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.434    cc_OBUF_inst_i_54_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.688 r  cc_OBUF_inst_i_24/CO[0]
                         net (fo=3, routed)           0.783    13.471    cc_OBUF_inst_i_24_n_3
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.393    13.864 r  cc_OBUF_inst_i_9/O
                         net (fo=4, routed)           0.914    14.779    cc_OBUF_inst_i_9_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.326    15.105 r  cc_OBUF_inst_i_101/O
                         net (fo=4, routed)           0.840    15.945    cc_OBUF_inst_i_101_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.069 r  cc_OBUF_inst_i_59/O
                         net (fo=5, routed)           0.742    16.812    cc_OBUF_inst_i_59_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.936 r  cc_OBUF_inst_i_25/O
                         net (fo=3, routed)           1.027    17.963    cc_OBUF_inst_i_25_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I0_O)        0.124    18.087 r  cc_OBUF_inst_i_10/O
                         net (fo=2, routed)           0.997    19.084    nolabel_line186/cc_OBUF_inst_i_4
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.208 r  nolabel_line186/cg_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.349    20.557    nolabel_line201/cg[0]
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.124    20.681 r  nolabel_line201/ca_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.498    21.179    nolabel_line201/ca_OBUF_inst_i_4_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.303 r  nolabel_line201/ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.274    23.577    ca_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.525    27.102 r  ca_OBUF_inst/O
                         net (fo=0)                   0.000    27.102    ca
    F4                                                                r  ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bank_balance_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ce
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.017ns  (logic 9.557ns (35.373%)  route 17.460ns (64.627%))
  Logic Levels:           24  (CARRY4=8 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  bank_balance_reg[8]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bank_balance_reg[8]/Q
                         net (fo=38, routed)          2.788     3.244    bank_balance_reg[8]
    SLICE_X49Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.368 r  cc_OBUF_inst_i_110/O
                         net (fo=1, routed)           0.000     3.368    cc_OBUF_inst_i_110_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.900 r  cc_OBUF_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.900    cc_OBUF_inst_i_68_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.213 r  cc_OBUF_inst_i_38/O[3]
                         net (fo=4, routed)           1.167     5.380    cc_OBUF_inst_i_38_n_4
    SLICE_X50Y47         LUT3 (Prop_lut3_I2_O)        0.306     5.686 r  cc_OBUF_inst_i_40/O
                         net (fo=1, routed)           0.952     6.638    cc_OBUF_inst_i_40_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.762 r  cc_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.733     7.495    cc_OBUF_inst_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  cc_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     7.619    cc_OBUF_inst_i_20_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.017 r  cc_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001     8.018    cc_OBUF_inst_i_8_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.352 r  cg_OBUF_inst_i_13/O[1]
                         net (fo=12, routed)          1.187     9.539    cg_OBUF_inst_i_13_n_6
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.303     9.842 r  cc_OBUF_inst_i_84/O
                         net (fo=1, routed)           0.474    10.316    cc_OBUF_inst_i_84_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.714 r  cc_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.714    cc_OBUF_inst_i_48_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.936 r  cc_OBUF_inst_i_23/O[0]
                         net (fo=3, routed)           0.823    11.759    cc_OBUF_inst_i_23_n_7
    SLICE_X50Y51         LUT4 (Prop_lut4_I1_O)        0.299    12.058 r  cc_OBUF_inst_i_97/O
                         net (fo=1, routed)           0.000    12.058    cc_OBUF_inst_i_97_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.434 r  cc_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.434    cc_OBUF_inst_i_54_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.688 r  cc_OBUF_inst_i_24/CO[0]
                         net (fo=3, routed)           0.783    13.471    cc_OBUF_inst_i_24_n_3
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.393    13.864 r  cc_OBUF_inst_i_9/O
                         net (fo=4, routed)           0.914    14.779    cc_OBUF_inst_i_9_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.326    15.105 r  cc_OBUF_inst_i_101/O
                         net (fo=4, routed)           0.840    15.945    cc_OBUF_inst_i_101_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.069 r  cc_OBUF_inst_i_59/O
                         net (fo=5, routed)           0.742    16.812    cc_OBUF_inst_i_59_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.936 r  cc_OBUF_inst_i_25/O
                         net (fo=3, routed)           1.027    17.963    cc_OBUF_inst_i_25_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I0_O)        0.124    18.087 r  cc_OBUF_inst_i_10/O
                         net (fo=2, routed)           0.997    19.084    nolabel_line186/cc_OBUF_inst_i_4
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.208 r  nolabel_line186/cg_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.039    20.247    nolabel_line201/cg[0]
    SLICE_X60Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.371 r  nolabel_line201/ce_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.656    21.026    nolabel_line201/ce_OBUF_inst_i_5_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I5_O)        0.124    21.150 r  nolabel_line201/ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.336    23.486    ce_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.531    27.017 r  ce_OBUF_inst/O
                         net (fo=0)                   0.000    27.017    ce
    B1                                                                r  ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bank_balance_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.688ns  (logic 9.514ns (35.650%)  route 17.174ns (64.350%))
  Logic Levels:           24  (CARRY4=8 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  bank_balance_reg[8]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bank_balance_reg[8]/Q
                         net (fo=38, routed)          2.788     3.244    bank_balance_reg[8]
    SLICE_X49Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.368 r  cc_OBUF_inst_i_110/O
                         net (fo=1, routed)           0.000     3.368    cc_OBUF_inst_i_110_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.900 r  cc_OBUF_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.900    cc_OBUF_inst_i_68_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.213 r  cc_OBUF_inst_i_38/O[3]
                         net (fo=4, routed)           1.167     5.380    cc_OBUF_inst_i_38_n_4
    SLICE_X50Y47         LUT3 (Prop_lut3_I2_O)        0.306     5.686 r  cc_OBUF_inst_i_40/O
                         net (fo=1, routed)           0.952     6.638    cc_OBUF_inst_i_40_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.762 r  cc_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.733     7.495    cc_OBUF_inst_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  cc_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     7.619    cc_OBUF_inst_i_20_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.017 r  cc_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001     8.018    cc_OBUF_inst_i_8_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.352 r  cg_OBUF_inst_i_13/O[1]
                         net (fo=12, routed)          1.187     9.539    cg_OBUF_inst_i_13_n_6
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.303     9.842 r  cc_OBUF_inst_i_84/O
                         net (fo=1, routed)           0.474    10.316    cc_OBUF_inst_i_84_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.714 r  cc_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.714    cc_OBUF_inst_i_48_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.936 r  cc_OBUF_inst_i_23/O[0]
                         net (fo=3, routed)           0.823    11.759    cc_OBUF_inst_i_23_n_7
    SLICE_X50Y51         LUT4 (Prop_lut4_I1_O)        0.299    12.058 r  cc_OBUF_inst_i_97/O
                         net (fo=1, routed)           0.000    12.058    cc_OBUF_inst_i_97_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.434 r  cc_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.434    cc_OBUF_inst_i_54_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.688 r  cc_OBUF_inst_i_24/CO[0]
                         net (fo=3, routed)           0.783    13.471    cc_OBUF_inst_i_24_n_3
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.393    13.864 r  cc_OBUF_inst_i_9/O
                         net (fo=4, routed)           0.914    14.779    cc_OBUF_inst_i_9_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.326    15.105 r  cc_OBUF_inst_i_101/O
                         net (fo=4, routed)           0.840    15.945    cc_OBUF_inst_i_101_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.069 r  cc_OBUF_inst_i_59/O
                         net (fo=5, routed)           0.742    16.812    cc_OBUF_inst_i_59_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.936 r  cc_OBUF_inst_i_25/O
                         net (fo=3, routed)           1.027    17.963    cc_OBUF_inst_i_25_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I0_O)        0.124    18.087 r  cc_OBUF_inst_i_10/O
                         net (fo=2, routed)           0.997    19.084    nolabel_line186/cc_OBUF_inst_i_4
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.208 r  nolabel_line186/cg_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.064    20.271    nolabel_line201/cg[0]
    SLICE_X59Y53         LUT6 (Prop_lut6_I4_O)        0.124    20.395 r  nolabel_line201/cb_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.799    21.194    nolabel_line201/cb_OBUF_inst_i_3_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.318 r  nolabel_line201/cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.882    23.200    cb_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.488    26.688 r  cb_OBUF_inst/O
                         net (fo=0)                   0.000    26.688    cb
    J3                                                                r  cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bank_balance_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.681ns  (logic 9.534ns (35.732%)  route 17.147ns (64.268%))
  Logic Levels:           24  (CARRY4=8 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  bank_balance_reg[8]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bank_balance_reg[8]/Q
                         net (fo=38, routed)          2.788     3.244    bank_balance_reg[8]
    SLICE_X49Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.368 r  cc_OBUF_inst_i_110/O
                         net (fo=1, routed)           0.000     3.368    cc_OBUF_inst_i_110_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.900 r  cc_OBUF_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.900    cc_OBUF_inst_i_68_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.213 r  cc_OBUF_inst_i_38/O[3]
                         net (fo=4, routed)           1.167     5.380    cc_OBUF_inst_i_38_n_4
    SLICE_X50Y47         LUT3 (Prop_lut3_I2_O)        0.306     5.686 r  cc_OBUF_inst_i_40/O
                         net (fo=1, routed)           0.952     6.638    cc_OBUF_inst_i_40_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.762 r  cc_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.733     7.495    cc_OBUF_inst_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  cc_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     7.619    cc_OBUF_inst_i_20_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.017 r  cc_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001     8.018    cc_OBUF_inst_i_8_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.352 r  cg_OBUF_inst_i_13/O[1]
                         net (fo=12, routed)          1.187     9.539    cg_OBUF_inst_i_13_n_6
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.303     9.842 r  cc_OBUF_inst_i_84/O
                         net (fo=1, routed)           0.474    10.316    cc_OBUF_inst_i_84_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.714 r  cc_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.714    cc_OBUF_inst_i_48_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.936 r  cc_OBUF_inst_i_23/O[0]
                         net (fo=3, routed)           0.823    11.759    cc_OBUF_inst_i_23_n_7
    SLICE_X50Y51         LUT4 (Prop_lut4_I1_O)        0.299    12.058 r  cc_OBUF_inst_i_97/O
                         net (fo=1, routed)           0.000    12.058    cc_OBUF_inst_i_97_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.434 r  cc_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.434    cc_OBUF_inst_i_54_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.688 r  cc_OBUF_inst_i_24/CO[0]
                         net (fo=3, routed)           0.783    13.471    cc_OBUF_inst_i_24_n_3
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.393    13.864 r  cc_OBUF_inst_i_9/O
                         net (fo=4, routed)           0.914    14.779    cc_OBUF_inst_i_9_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.326    15.105 r  cc_OBUF_inst_i_101/O
                         net (fo=4, routed)           0.840    15.945    cc_OBUF_inst_i_101_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.069 r  cc_OBUF_inst_i_59/O
                         net (fo=5, routed)           0.742    16.812    cc_OBUF_inst_i_59_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.936 r  cc_OBUF_inst_i_25/O
                         net (fo=3, routed)           1.027    17.963    cc_OBUF_inst_i_25_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I1_O)        0.124    18.087 r  ca_OBUF_inst_i_31/O
                         net (fo=1, routed)           0.980    19.066    nolabel_line201/cg_OBUF_inst_i_3_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I1_O)        0.124    19.190 r  nolabel_line201/ca_OBUF_inst_i_16/O
                         net (fo=8, routed)           1.081    20.271    nolabel_line199/test_two[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    20.395 r  nolabel_line199/cc_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.825    21.221    nolabel_line201/cf
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.345 r  nolabel_line201/cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.829    23.173    cf_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.508    26.681 r  cf_OBUF_inst/O
                         net (fo=0)                   0.000    26.681    cf
    H4                                                                r  cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bank_balance_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.670ns  (logic 3.023ns (28.331%)  route 7.647ns (71.669%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  bank_balance_reg[10]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bank_balance_reg[10]/Q
                         net (fo=40, routed)          2.692     3.148    bank_balance_reg[10]
    SLICE_X54Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.272 r  green_led_r_i_22/O
                         net (fo=1, routed)           0.000     3.272    green_led_r_i_22_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.805 f  green_led_r_reg_i_14/CO[3]
                         net (fo=21, routed)          2.073     5.878    clock_counter217_in
    SLICE_X59Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.002 f  balance_state_i_4/O
                         net (fo=4, routed)           0.588     6.589    nolabel_line196/balance_state_reg_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.713 r  nolabel_line196/clock_counter[0]_i_7/O
                         net (fo=32, routed)          2.295     9.008    nolabel_line196/clock_counter[0]_i_7_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.132 r  nolabel_line196/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.132    nolabel_line196/clock_counter[0]_i_5_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  nolabel_line196/clock_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    nolabel_line196/clock_counter_reg[0]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.762 r  nolabel_line196/clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    nolabel_line196/clock_counter_reg[4]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  nolabel_line196/clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    nolabel_line196/clock_counter_reg[8]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  nolabel_line196/clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    nolabel_line196/clock_counter_reg[12]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  nolabel_line196/clock_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    nolabel_line196/clock_counter_reg[16]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.230 r  nolabel_line196/clock_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.230    nolabel_line196/clock_counter_reg[20]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.347 r  nolabel_line196/clock_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.347    nolabel_line196/clock_counter_reg[24]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.670 r  nolabel_line196/clock_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.670    nolabel_line196_n_50
    SLICE_X64Y45         FDRE                                         r  clock_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bank_balance_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.662ns  (logic 3.015ns (28.278%)  route 7.647ns (71.722%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  bank_balance_reg[10]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bank_balance_reg[10]/Q
                         net (fo=40, routed)          2.692     3.148    bank_balance_reg[10]
    SLICE_X54Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.272 r  green_led_r_i_22/O
                         net (fo=1, routed)           0.000     3.272    green_led_r_i_22_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.805 f  green_led_r_reg_i_14/CO[3]
                         net (fo=21, routed)          2.073     5.878    clock_counter217_in
    SLICE_X59Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.002 f  balance_state_i_4/O
                         net (fo=4, routed)           0.588     6.589    nolabel_line196/balance_state_reg_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.713 r  nolabel_line196/clock_counter[0]_i_7/O
                         net (fo=32, routed)          2.295     9.008    nolabel_line196/clock_counter[0]_i_7_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.132 r  nolabel_line196/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.132    nolabel_line196/clock_counter[0]_i_5_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  nolabel_line196/clock_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    nolabel_line196/clock_counter_reg[0]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.762 r  nolabel_line196/clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    nolabel_line196/clock_counter_reg[4]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  nolabel_line196/clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    nolabel_line196/clock_counter_reg[8]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  nolabel_line196/clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    nolabel_line196/clock_counter_reg[12]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  nolabel_line196/clock_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    nolabel_line196/clock_counter_reg[16]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.230 r  nolabel_line196/clock_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.230    nolabel_line196/clock_counter_reg[20]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.347 r  nolabel_line196/clock_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.347    nolabel_line196/clock_counter_reg[24]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.662 r  nolabel_line196/clock_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.662    nolabel_line196_n_48
    SLICE_X64Y45         FDRE                                         r  clock_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bank_balance_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.586ns  (logic 2.939ns (27.763%)  route 7.647ns (72.237%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  bank_balance_reg[10]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bank_balance_reg[10]/Q
                         net (fo=40, routed)          2.692     3.148    bank_balance_reg[10]
    SLICE_X54Y44         LUT4 (Prop_lut4_I0_O)        0.124     3.272 r  green_led_r_i_22/O
                         net (fo=1, routed)           0.000     3.272    green_led_r_i_22_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.805 f  green_led_r_reg_i_14/CO[3]
                         net (fo=21, routed)          2.073     5.878    clock_counter217_in
    SLICE_X59Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.002 f  balance_state_i_4/O
                         net (fo=4, routed)           0.588     6.589    nolabel_line196/balance_state_reg_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.713 r  nolabel_line196/clock_counter[0]_i_7/O
                         net (fo=32, routed)          2.295     9.008    nolabel_line196/clock_counter[0]_i_7_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.132 r  nolabel_line196/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.132    nolabel_line196/clock_counter[0]_i_5_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.645 r  nolabel_line196/clock_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    nolabel_line196/clock_counter_reg[0]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.762 r  nolabel_line196/clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    nolabel_line196/clock_counter_reg[4]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  nolabel_line196/clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    nolabel_line196/clock_counter_reg[8]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  nolabel_line196/clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    nolabel_line196/clock_counter_reg[12]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  nolabel_line196/clock_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    nolabel_line196/clock_counter_reg[16]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.230 r  nolabel_line196/clock_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.230    nolabel_line196/clock_counter_reg[20]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.347 r  nolabel_line196/clock_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.347    nolabel_line196/clock_counter_reg[24]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.586 r  nolabel_line196/clock_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.586    nolabel_line196_n_49
    SLICE_X64Y45         FDRE                                         r  clock_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line196/p_three_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line196/v_three_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  nolabel_line196/p_three_reg/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line196/p_three_reg/Q
                         net (fo=1, routed)           0.087     0.228    nolabel_line196/p_three
    SLICE_X63Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.273 r  nolabel_line196/v_three_i_1/O
                         net (fo=1, routed)           0.000     0.273    nolabel_line196/v_three_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  nolabel_line196/v_three_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line196/p_finish_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line196/v_finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE                         0.000     0.000 r  nolabel_line196/p_finish_reg/C
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  nolabel_line196/p_finish_reg/Q
                         net (fo=1, routed)           0.062     0.190    nolabel_line196/p_finish
    SLICE_X62Y41         LUT3 (Prop_lut3_I1_O)        0.099     0.289 r  nolabel_line196/v_finish_i_1/O
                         net (fo=1, routed)           0.000     0.289    nolabel_line196/v_finish_i_1_n_0
    SLICE_X62Y41         FDRE                                         r  nolabel_line196/v_finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line196/p_rapid_withdrawal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line196/v_rapid_withdrawal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  nolabel_line196/p_rapid_withdrawal_reg/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  nolabel_line196/p_rapid_withdrawal_reg/Q
                         net (fo=1, routed)           0.062     0.190    nolabel_line196/p_rapid_withdrawal
    SLICE_X62Y56         LUT3 (Prop_lut3_I1_O)        0.099     0.289 r  nolabel_line196/v_rapid_withdrawal_i_1/O
                         net (fo=1, routed)           0.000     0.289    nolabel_line196/v_rapid_withdrawal_i_1_n_0
    SLICE_X62Y56         FDRE                                         r  nolabel_line196/v_rapid_withdrawal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 globalCounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            globalCounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE                         0.000     0.000 r  globalCounter_reg[1]/C
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  globalCounter_reg[1]/Q
                         net (fo=8, routed)           0.123     0.264    nolabel_line196/globalCounter_reg[1]_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.309 r  nolabel_line196/globalCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.309    nolabel_line196_n_7
    SLICE_X63Y44         FDRE                                         r  globalCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line196/p_nine_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line196/v_nine_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE                         0.000     0.000 r  nolabel_line196/p_nine_reg/C
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  nolabel_line196/p_nine_reg/Q
                         net (fo=1, routed)           0.086     0.214    nolabel_line196/p_nine
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.098     0.312 r  nolabel_line196/v_nine_i_1/O
                         net (fo=1, routed)           0.000     0.312    nolabel_line196/v_nine_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  nolabel_line196/v_nine_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line192/set_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            total_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.146ns (46.019%)  route 0.171ns (53.981%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDSE                         0.000     0.000 r  nolabel_line192/set_reg[0]/C
    SLICE_X55Y43         FDSE (Prop_fdse_C_Q)         0.146     0.146 r  nolabel_line192/set_reg[0]/Q
                         net (fo=10, routed)          0.171     0.317    depo_four[0]
    SLICE_X56Y43         FDRE                                         r  total_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line196/p_zero_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line196/v_zero_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  nolabel_line196/p_zero_reg/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line196/p_zero_reg/Q
                         net (fo=1, routed)           0.136     0.277    nolabel_line196/p_zero
    SLICE_X63Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.322 r  nolabel_line196/v_zero_i_1/O
                         net (fo=1, routed)           0.000     0.322    nolabel_line196/v_zero_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  nolabel_line196/v_zero_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line183/set_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            nolabel_line183/test_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.343%)  route 0.138ns (42.657%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDSE                         0.000     0.000 r  nolabel_line183/set_reg[0]/C
    SLICE_X58Y41         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  nolabel_line183/set_reg[0]/Q
                         net (fo=10, routed)          0.138     0.279    nolabel_line183/Q[0]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.324 r  nolabel_line183/test[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    nolabel_line183/test[1]_i_1_n_0
    SLICE_X58Y40         FDRE                                         r  nolabel_line183/test_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line183/set_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            nolabel_line183/test_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.167%)  route 0.139ns (42.833%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDSE                         0.000     0.000 r  nolabel_line183/set_reg[0]/C
    SLICE_X58Y41         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  nolabel_line183/set_reg[0]/Q
                         net (fo=10, routed)          0.139     0.280    nolabel_line183/Q[0]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  nolabel_line183/test[0]_i_1/O
                         net (fo=1, routed)           0.000     0.325    nolabel_line183/test[0]_i_1_n_0
    SLICE_X58Y40         FDRE                                         r  nolabel_line183/test_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line196/p_six_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line196/v_six_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  nolabel_line196/p_six_reg/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  nolabel_line196/p_six_reg/Q
                         net (fo=1, routed)           0.107     0.235    nolabel_line196/p_six
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.098     0.333 r  nolabel_line196/v_six_i_1/O
                         net (fo=1, routed)           0.000     0.333    nolabel_line196/v_six_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  nolabel_line196/v_six_reg/D
  -------------------------------------------------------------------    -------------------





