$date
	Fri Sep 29 13:39:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 & s1 $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$scope module ha1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
0"
0!
0'
0&
0(
0%
0$
0#
#20
1!
1%
#30
1&
0%
1$
#40
1"
0!
1'
1%
#50
0"
1!
0'
0%
0$
1#
#60
1"
0!
1'
1%
#70
0'
0&
1(
0%
1$
#80
1!
1%
#90
