Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Sat Aug 15 18:38:35 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.880        0.000                      0                35022        0.012        0.000                      0                35022        1.062        0.000                       0                 14980  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
RFADC0_CLK        {0.000 31.250}       62.500          16.000          
RFADC0_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC1_CLK        {0.000 31.250}       62.500          16.000          
RFADC1_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC2_CLK        {0.000 31.250}       62.500          16.000          
RFADC2_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC3_CLK        {0.000 31.250}       62.500          16.000          
RFADC3_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFDAC0_CLK        {0.000 1.953}        3.906           256.016         
RFDAC1_CLK        {0.000 1.953}        3.906           256.016         
clk_100_p         {0.000 5.000}        10.000          100.000         
  user_clk_mmcm   {0.000 2.500}        5.000           200.000         
clk_pl_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                          2.000        0.000                       0                     1  
  user_clk_mmcm        2.092        0.000                      0                 7041        0.014        0.000                      0                 7041        1.062        0.000                       0                  3951  
clk_pl_0               1.880        0.000                      0                24702        0.012        0.000                      0                24702        3.400        0.000                       0                 11028  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 7.274        0.000                      0                 3279        0.184        0.000                      0                 3279  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.406ns (15.859%)  route 2.154ns (84.141%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 8.573 - 5.000 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.742ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.672ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        2.062     3.297    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X110Y79        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.374 f  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.059     3.433    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/d1[0]
    SLICE_X110Y79        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.578 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=32, routed)          1.849     5.427    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/mux2/d0[0]
    SLICE_X101Y131       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.576 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.040     5.616    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/logical/d0[0]
    SLICE_X101Y131       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     5.651 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.206     5.857    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X101Y132       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.786     8.573    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X101Y132       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.478     8.095    
                         clock uncertainty           -0.072     8.024    
    SLICE_X101Y132       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     7.950    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.394ns (15.977%)  route 2.072ns (84.023%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 8.578 - 5.000 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.742ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.672ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        2.062     3.297    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X110Y79        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.374 f  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.059     3.433    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/d1[0]
    SLICE_X110Y79        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.578 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=32, routed)          1.760     5.338    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/mux2/d0[0]
    SLICE_X105Y127       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.388 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.093     5.481    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/logical/d0[0]
    SLICE_X105Y128       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.603 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.160     5.763    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X105Y128       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.791     8.578    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X105Y128       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.478     8.100    
                         clock uncertainty           -0.072     8.029    
    SLICE_X105Y128       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     7.955    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.272ns (10.897%)  route 2.224ns (89.103%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 8.588 - 5.000 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.742ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.672ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        2.062     3.297    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X110Y79        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.374 f  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.059     3.433    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/d1[0]
    SLICE_X110Y79        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.578 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=32, routed)          1.760     5.338    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/mux2/d0[0]
    SLICE_X105Y127       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.388 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.405     5.793    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[0]
    SLICE_X105Y127       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.801     8.588    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X105Y127       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.478     8.110    
                         clock uncertainty           -0.072     8.039    
    SLICE_X105Y127       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.064    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.064    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.323ns (13.571%)  route 2.057ns (86.429%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns = ( 8.601 - 5.000 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.742ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.672ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        2.062     3.297    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X110Y79        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.374 f  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.059     3.433    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/d1[0]
    SLICE_X110Y79        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.578 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=32, routed)          1.789     5.367    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/mux2/d0[0]
    SLICE_X108Y144       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.417 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.050     5.467    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/logical/d0[0]
    SLICE_X108Y144       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     5.518 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.159     5.677    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X108Y144       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.814     8.601    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X108Y144       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.478     8.123    
                         clock uncertainty           -0.072     8.052    
    SLICE_X108Y144       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     7.978    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.422ns (18.174%)  route 1.900ns (81.826%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.616ns = ( 8.616 - 5.000 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.742ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.672ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        2.062     3.297    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X110Y79        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.374 f  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.059     3.433    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/d1[0]
    SLICE_X110Y79        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.578 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=32, routed)          1.632     5.210    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/mux2/d0[0]
    SLICE_X111Y143       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.359 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.050     5.409    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/logical/d0[0]
    SLICE_X111Y143       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     5.460 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.159     5.619    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X111Y143       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.829     8.616    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X111Y143       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.478     8.138    
                         clock uncertainty           -0.072     8.067    
    SLICE_X111Y143       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     7.993    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.422ns (18.174%)  route 1.900ns (81.826%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 8.619 - 5.000 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.742ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.832ns (routing 0.672ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        2.062     3.297    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X110Y79        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.374 f  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.059     3.433    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/d1[0]
    SLICE_X110Y79        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.578 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=32, routed)          1.500     5.078    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/mux2/d0[0]
    SLICE_X109Y127       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.227 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.086     5.313    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/logical/d0[0]
    SLICE_X109Y126       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.364 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.255     5.619    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X109Y126       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.832     8.619    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X109Y126       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.478     8.141    
                         clock uncertainty           -0.072     8.070    
    SLICE_X109Y126       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.996    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.996    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.272ns (11.467%)  route 2.100ns (88.533%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 8.599 - 5.000 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.742ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.672ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        2.062     3.297    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X110Y79        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.374 f  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.059     3.433    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/d1[0]
    SLICE_X110Y79        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.578 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=32, routed)          1.789     5.367    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/mux2/d0[0]
    SLICE_X108Y144       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.417 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.252     5.669    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[0]
    SLICE_X108Y144       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.812     8.599    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X108Y144       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.478     8.121    
                         clock uncertainty           -0.072     8.050    
    SLICE_X108Y144       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.075    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.075    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.371ns (15.943%)  route 1.956ns (84.057%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 8.571 - 5.000 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.742ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.672ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        2.062     3.297    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X110Y79        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.374 f  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.059     3.433    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/d1[0]
    SLICE_X110Y79        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.578 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=32, routed)          1.849     5.427    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/mux2/d0[0]
    SLICE_X101Y131       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.576 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.048     5.624    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[0]
    SLICE_X101Y131       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.784     8.571    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X101Y131       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.478     8.093    
                         clock uncertainty           -0.072     8.022    
    SLICE_X101Y131       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.047    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.047    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.371ns (16.033%)  route 1.943ns (83.967%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 8.614 - 5.000 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.742ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.672ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        2.062     3.297    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X110Y79        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.374 f  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.059     3.433    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/d1[0]
    SLICE_X110Y79        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.578 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=32, routed)          1.632     5.210    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/mux2/d0[0]
    SLICE_X111Y143       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.359 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.252     5.611    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[0]
    SLICE_X111Y143       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.827     8.614    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X111Y143       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.478     8.136    
                         clock uncertainty           -0.072     8.065    
    SLICE_X111Y143       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.090    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.090    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.076ns (3.556%)  route 2.061ns (96.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 8.514 - 5.000 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.742ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.672ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        2.057     3.292    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X107Y45        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.368 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           2.061     5.429    rfdc_multi_cores_mode4_gpio_led1/gateway[0]
    BITSLICE_RX_TX_X0Y2  FDRE                                         r  rfdc_multi_cores_mode4_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.727     8.514    rfdc_multi_cores_mode4_gpio_led1/clk
    BITSLICE_RX_TX_X0Y2  FDRE                                         r  rfdc_multi_cores_mode4_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
                         clock pessimism             -0.411     8.103    
                         clock uncertainty           -0.072     8.032    
    BITSLICE_RX_TX_X0Y2  FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.074     7.958    rfdc_multi_cores_mode4_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                  2.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.132ns (routing 0.408ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.459ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.132     2.082    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/dat_del/clk
    SLICE_X118Y165       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y165       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.121 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][8]/Q
                         net (fo=1, routed)           0.087     2.208    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diB[8]
    RAMB36_X11Y32        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.343     1.931    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X11Y32        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.267     2.199    
    RAMB36_X11Y32        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[8])
                                                     -0.005     2.194    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.125ns (routing 0.408ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.459ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.125     2.075    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/dat_del/clk
    SLICE_X116Y159       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y159       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.114 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][11]/Q
                         net (fo=1, routed)           0.091     2.205    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diB[11]
    RAMB36_X11Y31        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.339     1.927    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X11Y31        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.267     2.195    
    RAMB36_X11Y31        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[11])
                                                     -0.005     2.190    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/add_gen/delay6/op_mem_20_24_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/dat_del/op_mem_20_24_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.146%)  route 0.119ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      1.817ns (routing 0.672ns, distribution 1.145ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.742ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.817     3.604    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/add_gen/delay6/clk
    SLICE_X116Y148       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/add_gen/delay6/op_mem_20_24_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y148       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.663 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/add_gen/delay6/op_mem_20_24_reg[0][22]/Q
                         net (fo=1, routed)           0.119     3.782    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/dat_del/d[22]
    SLICE_X114Y146       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/dat_del/op_mem_20_24_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        2.056     3.291    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/dat_del/clk
    SLICE_X114Y146       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/dat_del/op_mem_20_24_reg[0][22]/C
                         clock pessimism              0.413     3.704    
    SLICE_X114Y146       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.766    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/dat_del/op_mem_20_24_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -3.766    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/we_del/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.038ns (19.895%)  route 0.153ns (80.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      1.109ns (routing 0.408ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.459ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.109     2.059    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/we_del/clk
    SLICE_X104Y121       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/we_del/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.097 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/we_del/op_mem_20_24_reg[0]/Q
                         net (fo=4, routed)           0.153     2.250    axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/weB
    RAMB36_X10Y23        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.338     1.926    axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X10Y23        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.309     2.235    
    RAMB36_X10Y23        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[1])
                                                     -0.003     2.232    axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Net Delay (Source):      1.157ns (routing 0.408ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.459ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.157     2.107    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/clk
    SLICE_X117Y40        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y40        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.146 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][13]/Q
                         net (fo=1, routed)           0.065     2.211    axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diB[13]
    RAMB36_X11Y7         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.378     1.966    axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X11Y7         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.232     2.198    
    RAMB36_X11Y7         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[13])
                                                     -0.005     2.193    axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.037ns (27.820%)  route 0.096ns (72.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.125ns (routing 0.408ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.459ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.125     2.075    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/dat_del/clk
    SLICE_X118Y158       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y158       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.112 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/dat_del/op_mem_20_24_reg[0][27]/Q
                         net (fo=1, routed)           0.096     2.208    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diB[27]
    RAMB36_X11Y31        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.339     1.927    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X11Y31        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.267     2.195    
    RAMB36_X11Y31        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[27])
                                                     -0.005     2.190    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/dat_del/op_mem_20_24_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.037ns (27.007%)  route 0.100ns (72.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.123ns (routing 0.408ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.459ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.123     2.073    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/dat_del/clk
    SLICE_X118Y155       FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/dat_del/op_mem_20_24_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y155       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.110 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/dat_del/op_mem_20_24_reg[0][27]/Q
                         net (fo=1, routed)           0.100     2.210    axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diB[27]
    RAMB36_X11Y30        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.341     1.929    axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X11Y30        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.267     2.197    
    RAMB36_X11Y30        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[27])
                                                     -0.005     2.192    axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      1.157ns (routing 0.408ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.459ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.157     2.107    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/delay6/clk
    SLICE_X117Y40        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y40        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.146 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][15]/Q
                         net (fo=1, routed)           0.033     2.179    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/d[15]
    SLICE_X117Y40        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.305     1.893    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/clk
    SLICE_X117Y40        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][15]/C
                         clock pessimism              0.220     2.113    
    SLICE_X117Y40        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.160    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.157ns (routing 0.408ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.459ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.157     2.107    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/delay6/clk
    SLICE_X117Y36        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y36        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.146 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][27]/Q
                         net (fo=1, routed)           0.033     2.179    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/d[27]
    SLICE_X117Y36        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.306     1.894    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/clk
    SLICE_X117Y36        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][27]/C
                         clock pessimism              0.219     2.113    
    SLICE_X117Y36        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.160    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][27]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/dat_del/op_mem_20_24_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.224ns
  Clock Net Delay (Source):      1.137ns (routing 0.408ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.459ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.137     2.087    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/add_gen/delay6/clk
    SLICE_X117Y95        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y95        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.126 r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/add_gen/delay6/op_mem_20_24_reg[0][16]/Q
                         net (fo=1, routed)           0.033     2.159    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/dat_del/d[16]
    SLICE_X117Y95        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/dat_del/op_mem_20_24_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=4109, routed)        1.281     1.869    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/dat_del/clk
    SLICE_X117Y95        FDRE                                         r  rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/dat_del/op_mem_20_24_reg[0][16]/C
                         clock pessimism              0.224     2.093    
    SLICE_X117Y95        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.140    rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/dat_del/op_mem_20_24_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         5.000       1.805      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode4_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         5.000       1.805      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode4_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         5.000       3.000      HSDAC_X0Y0            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         5.000       3.000      HSDAC_X0Y1            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         5.000       3.077      HSADC_X0Y3            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         5.000       3.077      HSADC_X0Y0            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         5.000       3.077      HSADC_X0Y1            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         5.000       3.077      HSADC_X0Y2            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y25         axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y23         axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode4_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode4_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode4_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode4_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y2            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y0            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y0            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y1            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y1            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
High Pulse Width  Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode4_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode4_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode4_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode4_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y3            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y3            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y0            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y1            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y1            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx0_u_adc/FABRIC_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 0.834ns (10.520%)  route 7.094ns (89.480%))
  Logic Levels:           8  (CARRY8=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 11.973 - 10.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.632ns, distribution 1.388ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.574ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.020     2.246    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y67         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.324 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=95, routed)          3.263     5.587    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[10]
    SLICE_X110Y180       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     5.678 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.465     6.143    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y196       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.266 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_5/O
                         net (fo=1, routed)           0.374     6.640    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[0]
    SLICE_X114Y166       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.728 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_4/O
                         net (fo=2, routed)           2.506     9.234    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X31Y77         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     9.325 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_2/O
                         net (fo=2, routed)           0.159     9.484    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]_0
    SLICE_X30Y76         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     9.537 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.550    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.742 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.768    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     9.835 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[2]
                         net (fo=1, routed)           0.222    10.057    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_13
    SLICE_X30Y78         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051    10.108 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[11]_i_2/O
                         net (fo=1, routed)           0.066    10.174    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[11]
    SLICE_X30Y78         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.791    11.973    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y78         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/C
                         clock pessimism              0.185    12.158    
                         clock uncertainty           -0.130    12.029    
    SLICE_X30Y78         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.054    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 0.897ns (11.373%)  route 6.990ns (88.627%))
  Logic Levels:           8  (CARRY8=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 11.973 - 10.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.632ns, distribution 1.388ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.574ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.020     2.246    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y67         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.324 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=95, routed)          3.263     5.587    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[10]
    SLICE_X110Y180       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     5.678 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.465     6.143    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y196       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.266 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_5/O
                         net (fo=1, routed)           0.374     6.640    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[0]
    SLICE_X114Y166       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.728 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_4/O
                         net (fo=2, routed)           2.506     9.234    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X31Y77         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     9.325 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_2/O
                         net (fo=2, routed)           0.159     9.484    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]_0
    SLICE_X30Y76         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     9.537 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.550    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.742 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.768    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.824 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[0]
                         net (fo=1, routed)           0.131     9.955    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_15
    SLICE_X30Y78         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125    10.080 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[9]_i_1/O
                         net (fo=1, routed)           0.053    10.133    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[9]
    SLICE_X30Y78         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.791    11.973    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y78         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/C
                         clock pessimism              0.185    12.158    
                         clock uncertainty           -0.130    12.029    
    SLICE_X30Y78         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    12.054    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 0.880ns (11.163%)  route 7.003ns (88.837%))
  Logic Levels:           8  (CARRY8=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 11.973 - 10.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.632ns, distribution 1.388ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.574ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.020     2.246    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y67         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.324 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=95, routed)          3.263     5.587    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[10]
    SLICE_X110Y180       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     5.678 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.465     6.143    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y196       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.266 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_5/O
                         net (fo=1, routed)           0.374     6.640    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[0]
    SLICE_X114Y166       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.728 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_4/O
                         net (fo=2, routed)           2.506     9.234    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X31Y77         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     9.325 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_2/O
                         net (fo=2, routed)           0.159     9.484    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]_0
    SLICE_X30Y76         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     9.537 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.550    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.742 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.768    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     9.844 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[1]
                         net (fo=1, routed)           0.125     9.969    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_14
    SLICE_X30Y78         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    10.057 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[10]_i_1/O
                         net (fo=1, routed)           0.072    10.129    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[10]
    SLICE_X30Y78         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.791    11.973    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y78         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/C
                         clock pessimism              0.185    12.158    
                         clock uncertainty           -0.130    12.029    
    SLICE_X30Y78         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.054    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 0.833ns (10.595%)  route 7.029ns (89.405%))
  Logic Levels:           8  (CARRY8=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.632ns, distribution 1.388ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.574ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.020     2.246    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y67         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.324 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=95, routed)          3.263     5.587    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[10]
    SLICE_X110Y180       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     5.678 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.465     6.143    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y196       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.266 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_5/O
                         net (fo=1, routed)           0.374     6.640    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[0]
    SLICE_X114Y166       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.728 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_4/O
                         net (fo=2, routed)           2.506     9.234    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X31Y77         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     9.325 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_2/O
                         net (fo=2, routed)           0.159     9.484    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]_0
    SLICE_X30Y76         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     9.537 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.550    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.742 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.768    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X30Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     9.850 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[3]
                         net (fo=1, routed)           0.173    10.023    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_12
    SLICE_X29Y76         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035    10.058 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1/O
                         net (fo=1, routed)           0.050    10.108    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.790    11.972    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X29Y76         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/C
                         clock pessimism              0.185    12.157    
                         clock uncertainty           -0.130    12.028    
    SLICE_X29Y76         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.053    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 0.417ns (5.542%)  route 7.108ns (94.458%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 12.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.632ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.574ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.061     2.287    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X31Y58         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.364 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.185     2.549    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X29Y58         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     2.638 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.217     2.855    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X31Y57         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     2.892 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.149     3.041    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X30Y57         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.131 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.526     3.657    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     3.781 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=67, routed)          6.031     9.812    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diA[3]
    RAMB36_X11Y31        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.873    12.055    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkA
    RAMB36_X11Y31        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.106    12.161    
                         clock uncertainty           -0.130    12.031    
    RAMB36_X11Y31        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268    11.763    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 0.801ns (10.250%)  route 7.014ns (89.750%))
  Logic Levels:           7  (CARRY8=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 11.975 - 10.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.632ns, distribution 1.388ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.574ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.020     2.246    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y67         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.324 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=95, routed)          3.263     5.587    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[10]
    SLICE_X110Y180       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     5.678 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.465     6.143    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y196       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.266 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_5/O
                         net (fo=1, routed)           0.374     6.640    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[0]
    SLICE_X114Y166       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.728 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_4/O
                         net (fo=2, routed)           2.506     9.234    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X31Y77         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     9.325 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_2/O
                         net (fo=2, routed)           0.159     9.484    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]_0
    SLICE_X30Y76         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     9.537 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.550    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     9.790 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[5]
                         net (fo=1, routed)           0.179     9.969    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_10
    SLICE_X30Y75         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    10.006 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_1/O
                         net (fo=1, routed)           0.055    10.061    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[6]
    SLICE_X30Y75         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.793    11.975    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y75         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/C
                         clock pessimism              0.185    12.160    
                         clock uncertainty           -0.130    12.031    
    SLICE_X30Y75         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    12.056    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 0.817ns (10.501%)  route 6.963ns (89.499%))
  Logic Levels:           7  (CARRY8=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 11.976 - 10.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.632ns, distribution 1.388ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.574ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.020     2.246    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y67         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.324 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=95, routed)          3.263     5.587    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[10]
    SLICE_X110Y180       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     5.678 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.465     6.143    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y196       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.266 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_5/O
                         net (fo=1, routed)           0.374     6.640    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[0]
    SLICE_X114Y166       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.728 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_4/O
                         net (fo=2, routed)           2.506     9.234    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X31Y77         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     9.325 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_2/O
                         net (fo=2, routed)           0.159     9.484    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]_0
    SLICE_X30Y76         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     9.537 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.550    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     9.791 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[7]
                         net (fo=1, routed)           0.124     9.915    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_8
    SLICE_X30Y75         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     9.967 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[8]_i_1/O
                         net (fo=1, routed)           0.059    10.026    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[8]
    SLICE_X30Y75         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.794    11.976    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y75         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/C
                         clock pessimism              0.185    12.161    
                         clock uncertainty           -0.130    12.032    
    SLICE_X30Y75         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.057    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 0.801ns (10.312%)  route 6.967ns (89.688%))
  Logic Levels:           7  (CARRY8=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 11.976 - 10.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.632ns, distribution 1.388ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.574ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.020     2.246    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y67         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.324 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=95, routed)          3.263     5.587    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[10]
    SLICE_X110Y180       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     5.678 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.465     6.143    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y196       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.266 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_5/O
                         net (fo=1, routed)           0.374     6.640    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[0]
    SLICE_X114Y166       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.728 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_4/O
                         net (fo=2, routed)           2.506     9.234    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X31Y77         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     9.325 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_2/O
                         net (fo=2, routed)           0.159     9.484    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]_0
    SLICE_X30Y76         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     9.537 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.550    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226     9.776 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[6]
                         net (fo=1, routed)           0.121     9.897    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_9
    SLICE_X30Y75         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.948 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1/O
                         net (fo=1, routed)           0.066    10.014    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[7]
    SLICE_X30Y75         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.794    11.976    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y75         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                         clock pessimism              0.185    12.161    
                         clock uncertainty           -0.130    12.032    
    SLICE_X30Y75         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.057    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 0.417ns (5.615%)  route 7.010ns (94.385%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 12.052 - 10.000 ) 
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.632ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.574ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.061     2.287    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X31Y58         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.364 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.185     2.549    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X29Y58         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     2.638 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.217     2.855    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X31Y57         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     2.892 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.149     3.041    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X30Y57         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.131 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.526     3.657    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     3.781 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=67, routed)          5.933     9.714    axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diA[3]
    RAMB36_X11Y30        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.870    12.052    axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkA
    RAMB36_X11Y30        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.106    12.158    
                         clock uncertainty           -0.130    12.028    
    RAMB36_X11Y30        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268    11.760    axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 0.767ns (9.919%)  route 6.966ns (90.081%))
  Logic Levels:           7  (CARRY8=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 11.975 - 10.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.632ns, distribution 1.388ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.574ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.020     2.246    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y67         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.324 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=95, routed)          3.263     5.587    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[10]
    SLICE_X110Y180       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     5.678 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.465     6.143    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y196       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.266 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_5/O
                         net (fo=1, routed)           0.374     6.640    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[0]
    SLICE_X114Y166       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.728 f  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_4/O
                         net (fo=2, routed)           2.506     9.234    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X31Y77         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     9.325 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_2/O
                         net (fo=2, routed)           0.159     9.484    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]_0
    SLICE_X30Y76         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     9.537 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.550    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     9.756 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[4]
                         net (fo=1, routed)           0.119     9.875    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_11
    SLICE_X30Y75         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     9.912 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[5]_i_1/O
                         net (fo=1, routed)           0.067     9.979    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[5]
    SLICE_X30Y75         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.793    11.975    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X30Y75         FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/C
                         clock pessimism              0.185    12.160    
                         clock uncertainty           -0.130    12.031    
    SLICE_X30Y75         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    12.056    rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  2.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.797ns (routing 0.574ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.045ns (routing 0.632ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.797     1.979    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X30Y34         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.037 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[8]/Q
                         net (fo=2, routed)           0.117     2.154    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q[8]
    SLICE_X29Y33         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.045     2.271    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X29Y33         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[8]/C
                         clock pessimism             -0.189     2.082    
    SLICE_X29Y33         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.142    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_onehot_por_sm_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_onehot_por_sm_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.908%)  route 0.115ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.853ns (routing 0.574ns, distribution 1.279ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.632ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.853     2.035    rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/s_axi_aclk
    SLICE_X112Y161       FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_onehot_por_sm_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y161       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.094 r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_onehot_por_sm_state_reg[6]/Q
                         net (fo=13, routed)          0.115     2.209    rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_onehot_por_sm_state_reg_n_0_[6]
    SLICE_X111Y160       FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_onehot_por_sm_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.091     2.317    rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/s_axi_aclk
    SLICE_X111Y160       FDRE                                         r  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_onehot_por_sm_state_reg[7]/C
                         clock pessimism             -0.183     2.134    
    SLICE_X111Y160       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.196    rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_onehot_por_sm_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.816ns (routing 0.574ns, distribution 1.242ns)
  Clock Net Delay (Destination): 2.064ns (routing 0.632ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.816     1.998    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X25Y22         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.057 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[9]/Q
                         net (fo=2, routed)           0.069     2.126    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[146]_0[9]
    SLICE_X25Y21         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.064     2.290    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X25Y21         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[140]/C
                         clock pessimism             -0.239     2.051    
    SLICE_X25Y21         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.113    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[140]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.110ns (43.137%)  route 0.145ns (56.863%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.812ns (routing 0.574ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.632ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.812     1.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X25Y60         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.052 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[9]/Q
                         net (fo=2, routed)           0.124     2.176    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[9]
    SLICE_X24Y57         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.023     2.199 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr0_carry_i_9/O
                         net (fo=1, routed)           0.012     2.211    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pre_mi_addr__0[9]
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.029     2.240 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr0_carry/O[0]
                         net (fo=1, routed)           0.009     2.249    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr0_carry_n_15
    SLICE_X24Y57         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.073     2.299    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X24Y57         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[9]/C
                         clock pessimism             -0.124     2.175    
    SLICE_X24Y57         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.235    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_snapshot7_01_ss_status/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_01_ss_status][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.809ns (routing 0.574ns, distribution 1.235ns)
  Clock Net Delay (Destination): 2.051ns (routing 0.632ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.809     1.991    rfdc_multi_cores_mode4_snapshot7_01_ss_status/IP_CLK
    SLICE_X101Y127       FDRE                                         r  rfdc_multi_cores_mode4_snapshot7_01_ss_status/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y127       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.049 r  rfdc_multi_cores_mode4_snapshot7_01_ss_status/sBus_reg[0]/Q
                         net (fo=1, routed)           0.071     2.120    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_in[snapshot7_01_ss_status][0]
    SLICE_X101Y126       FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_01_ss_status][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.051     2.277    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X101Y126       FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_01_ss_status][0]/C
                         clock pessimism             -0.233     2.044    
    SLICE_X101Y126       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.106    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_01_ss_status][0]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      1.803ns (routing 0.574ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.632ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.803     1.985    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X29Y33         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.043 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[7]/Q
                         net (fo=2, routed)           0.068     2.111    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[18]_0[9]
    SLICE_X29Y34         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.046     2.272    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X29Y34         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.238     2.034    
    SLICE_X29Y34         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.096    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode4_snapshot4_01_ss_status/sBus_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot4_01_ss_status][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.154%)  route 0.070ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.825ns (routing 0.574ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.071ns (routing 0.632ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.825     2.007    rfdc_multi_cores_mode4_snapshot4_01_ss_status/IP_CLK
    SLICE_X102Y107       FDRE                                         r  rfdc_multi_cores_mode4_snapshot4_01_ss_status/sBus_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.067 r  rfdc_multi_cores_mode4_snapshot4_01_ss_status/sBus_reg[5]/Q
                         net (fo=1, routed)           0.070     2.137    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_in[snapshot4_01_ss_status][5]
    SLICE_X102Y105       FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot4_01_ss_status][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.071     2.297    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X102Y105       FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot4_01_ss_status][5]/C
                         clock pessimism             -0.237     2.060    
    SLICE_X102Y105       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.122    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot4_01_ss_status][5]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.806ns (routing 0.574ns, distribution 1.232ns)
  Clock Net Delay (Destination): 2.024ns (routing 0.632ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.806     1.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X27Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.046 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.090     2.136    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[13]
    SLICE_X26Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.024     2.250    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X26Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism             -0.190     2.060    
    SLICE_X26Y39         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.120    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.058ns (23.577%)  route 0.188ns (76.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.803ns (routing 0.574ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.099ns (routing 0.632ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.803     1.985    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X27Y69         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.043 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/Q
                         net (fo=2, routed)           0.188     2.231    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIA0
    SLICE_X24Y70         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.099     2.325    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X24Y70         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.185     2.140    
    SLICE_X24Y70         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.215    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.094ns (46.078%)  route 0.110ns (53.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.816ns (routing 0.574ns, distribution 1.242ns)
  Clock Net Delay (Destination): 2.023ns (routing 0.632ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.816     1.998    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X26Y59         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.057 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[5]/Q
                         net (fo=2, routed)           0.088     2.145    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[5]
    SLICE_X26Y61         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     2.180 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr[5]_i_1/O
                         net (fo=1, routed)           0.022     2.202    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pre_mi_addr[5]
    SLICE_X26Y61         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       2.023     2.249    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X26Y61         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[5]/C
                         clock pessimism             -0.124     2.125    
    SLICE_X26Y61         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.185    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y3  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
Min Period        n/a     HSDAC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSDAC_X0Y0  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
Min Period        n/a     HSDAC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSDAC_X0Y1  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/rx2_u_adc/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.107ns (4.781%)  route 2.131ns (95.219%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 11.803 - 10.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.632ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.574ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.993     2.219    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.298 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.944     3.242    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.270 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3469, routed)        1.187     4.457    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_aresetn
    SLICE_X66Y74         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.621    11.803    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_aclk
    SLICE_X66Y74         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.124    11.927    
                         clock uncertainty           -0.130    11.797    
    SLICE_X66Y74         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.731    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.107ns (4.781%)  route 2.131ns (95.219%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 11.803 - 10.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.632ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.574ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.993     2.219    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.298 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.944     3.242    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.270 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3469, routed)        1.187     4.457    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_aresetn
    SLICE_X66Y74         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.621    11.803    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_aclk
    SLICE_X66Y74         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.124    11.927    
                         clock uncertainty           -0.130    11.797    
    SLICE_X66Y74         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.731    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rvalid]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.107ns (4.590%)  route 2.224ns (95.410%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 12.045 - 10.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.632ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.574ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.993     2.219    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.298 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.944     3.242    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.270 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3469, routed)        1.280     4.550    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X115Y141       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rvalid]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.863    12.045    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X115Y141       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rvalid]/C
                         clock pessimism              0.106    12.151    
                         clock uncertainty           -0.130    12.021    
    SLICE_X115Y141       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.955    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rvalid]
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.107ns (4.586%)  route 2.226ns (95.414%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 12.047 - 10.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.632ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.574ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.993     2.219    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.298 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.944     3.242    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.270 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3469, routed)        1.282     4.552    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X115Y139       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.865    12.047    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X115Y139       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][14]/C
                         clock pessimism              0.106    12.153    
                         clock uncertainty           -0.130    12.023    
    SLICE_X115Y139       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.957    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][14]
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.107ns (4.588%)  route 2.225ns (95.412%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 12.046 - 10.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.632ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.574ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.993     2.219    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.298 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.944     3.242    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.270 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3469, routed)        1.281     4.551    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X115Y140       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.864    12.046    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X115Y140       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]/C
                         clock pessimism              0.106    12.152    
                         clock uncertainty           -0.130    12.022    
    SLICE_X115Y140       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.956    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.107ns (4.588%)  route 2.225ns (95.412%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 12.046 - 10.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.632ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.574ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.993     2.219    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.298 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.944     3.242    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.270 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3469, routed)        1.281     4.551    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X115Y140       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.864    12.046    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X115Y140       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]/C
                         clock pessimism              0.106    12.152    
                         clock uncertainty           -0.130    12.022    
    SLICE_X115Y140       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.956    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.107ns (4.586%)  route 2.226ns (95.414%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 12.047 - 10.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.632ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.574ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.993     2.219    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.298 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.944     3.242    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.270 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3469, routed)        1.282     4.552    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X115Y139       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.865    12.047    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X115Y139       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][8]/C
                         clock pessimism              0.106    12.153    
                         clock uncertainty           -0.130    12.023    
    SLICE_X115Y139       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.957    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][8]
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rvalid]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.107ns (4.588%)  route 2.225ns (95.412%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 12.046 - 10.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.632ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.574ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.993     2.219    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.298 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.944     3.242    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.270 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3469, routed)        1.281     4.551    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X115Y140       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rvalid]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.864    12.046    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X115Y140       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rvalid]/C
                         clock pessimism              0.106    12.152    
                         clock uncertainty           -0.130    12.022    
    SLICE_X115Y140       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.956    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rvalid]
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.107ns (4.575%)  route 2.232ns (95.425%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 12.053 - 10.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.632ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.574ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.993     2.219    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.298 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.944     3.242    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.270 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3469, routed)        1.288     4.558    axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X113Y129       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.871    12.053    axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X113Y129       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][11]/C
                         clock pessimism              0.106    12.159    
                         clock uncertainty           -0.130    12.029    
    SLICE_X113Y129       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.963    axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][11]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.107ns (4.575%)  route 2.232ns (95.425%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 12.053 - 10.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.632ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.574ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.993     2.219    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.298 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.944     3.242    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.270 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3469, routed)        1.288     4.558    axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X113Y129       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.871    12.053    axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X113Y129       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][13]/C
                         clock pessimism              0.106    12.159    
                         clock uncertainty           -0.130    12.029    
    SLICE_X113Y129       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.963    axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][13]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                  7.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.074ns (43.023%)  route 0.098ns (56.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.111ns (routing 0.341ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.382ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.111     1.231    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y71         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.270 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.297    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y71         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     1.332 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.403    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y71         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.249     1.396    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y71         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.157     1.239    
    SLICE_X26Y71         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.219    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.074ns (43.023%)  route 0.098ns (56.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.111ns (routing 0.341ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.382ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.111     1.231    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y71         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.270 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.297    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y71         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     1.332 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.403    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y71         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.249     1.396    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y71         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.157     1.239    
    SLICE_X26Y71         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.219    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.074ns (43.023%)  route 0.098ns (56.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.111ns (routing 0.341ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.382ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.111     1.231    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y71         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.270 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.297    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y71         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     1.332 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.403    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y71         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.249     1.396    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y71         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.157     1.239    
    SLICE_X26Y71         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.219    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.074ns (43.023%)  route 0.098ns (56.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.111ns (routing 0.341ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.382ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.111     1.231    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y71         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.270 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.297    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y71         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     1.332 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.403    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y71         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.249     1.396    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y71         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.157     1.239    
    SLICE_X26Y71         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.219    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.060ns (25.751%)  route 0.173ns (74.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.123ns (routing 0.341ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.382ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.123     1.243    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y57         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.281 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.311    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y57         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.333 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.143     1.476    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X29Y56         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.276     1.423    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y56         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.126     1.297    
    SLICE_X29Y56         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.277    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.060ns (25.751%)  route 0.173ns (74.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.123ns (routing 0.341ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.382ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.123     1.243    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y57         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.281 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.311    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y57         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.333 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.143     1.476    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X29Y56         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.276     1.423    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y56         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.126     1.297    
    SLICE_X29Y56         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.277    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.060ns (25.751%)  route 0.173ns (74.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.123ns (routing 0.341ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.382ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.123     1.243    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y57         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.281 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.311    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y57         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.333 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.143     1.476    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X29Y56         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.276     1.423    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y56         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.126     1.297    
    SLICE_X29Y56         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.277    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.060ns (25.751%)  route 0.173ns (74.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.123ns (routing 0.341ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.382ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.123     1.243    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y57         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.281 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.311    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y57         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.333 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.143     1.476    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X29Y56         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.276     1.423    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y56         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.126     1.297    
    SLICE_X29Y56         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.277    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.074ns (32.035%)  route 0.157ns (67.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.111ns (routing 0.341ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.382ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.111     1.231    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y71         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.270 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.297    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y71         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     1.332 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.462    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X27Y71         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.256     1.403    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X27Y71         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.121     1.282    
    SLICE_X27Y71         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.262    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.074ns (32.035%)  route 0.157ns (67.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.111ns (routing 0.341ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.382ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.111     1.231    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y71         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.270 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.297    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y71         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     1.332 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.462    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X27Y71         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11028, routed)       1.256     1.403    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X27Y71         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.121     1.282    
    SLICE_X27Y71         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.262    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.200    





