[2025-09-17 07:44:28] START suite=qualcomm_srv trace=srv608_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv608_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2632269 heartbeat IPC: 3.799 cumulative IPC: 3.799 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5066599 heartbeat IPC: 4.108 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5066599 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5066599 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13834666 heartbeat IPC: 1.141 cumulative IPC: 1.141 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22673792 heartbeat IPC: 1.131 cumulative IPC: 1.136 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 31438733 heartbeat IPC: 1.141 cumulative IPC: 1.138 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 40111359 heartbeat IPC: 1.153 cumulative IPC: 1.141 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 48956263 heartbeat IPC: 1.131 cumulative IPC: 1.139 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 57727265 heartbeat IPC: 1.14 cumulative IPC: 1.139 (Simulation time: 00 hr 08 min 13 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv608_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000020 cycles: 66482838 heartbeat IPC: 1.142 cumulative IPC: 1.14 (Simulation time: 00 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 75158573 heartbeat IPC: 1.153 cumulative IPC: 1.141 (Simulation time: 00 hr 10 min 34 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 83809506 heartbeat IPC: 1.156 cumulative IPC: 1.143 (Simulation time: 00 hr 11 min 46 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 87553644 cumulative IPC: 1.142 (Simulation time: 00 hr 12 min 55 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 87553644 cumulative IPC: 1.142 (Simulation time: 00 hr 12 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv608_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.142 instructions: 100000003 cycles: 87553644
CPU 0 Branch Prediction Accuracy: 92.46% MPKI: 13.54 Average ROB Occupancy at Mispredict: 29.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1309
BRANCH_INDIRECT: 0.3672
BRANCH_CONDITIONAL: 11.62
BRANCH_DIRECT_CALL: 0.4767
BRANCH_INDIRECT_CALL: 0.5307
BRANCH_RETURN: 0.4176


====Backend Stall Breakdown====
ROB_STALL: 106780
LQ_STALL: 0
SQ_STALL: 371044


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 103.48245
REPLAY_LOAD: 36.052753
NON_REPLAY_LOAD: 19.413177

== Total ==
ADDR_TRANS: 11797
REPLAY_LOAD: 15719
NON_REPLAY_LOAD: 79264

== Counts ==
ADDR_TRANS: 114
REPLAY_LOAD: 436
NON_REPLAY_LOAD: 4083

cpu0->cpu0_STLB TOTAL        ACCESS:    2054796 HIT:    2040688 MISS:      14108 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2054796 HIT:    2040688 MISS:      14108 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 81.54 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9638170 HIT:    8539901 MISS:    1098269 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7854087 HIT:    6892172 MISS:     961915 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     601768 HIT:     506402 MISS:      95366 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1158824 HIT:    1129670 MISS:      29154 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23491 HIT:      11657 MISS:      11834 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15119060 HIT:    7607766 MISS:    7511294 MSHR_MERGE:    1828501
cpu0->cpu0_L1I LOAD         ACCESS:   15119060 HIT:    7607766 MISS:    7511294 MSHR_MERGE:    1828501
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.56 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29729394 HIT:   25211588 MISS:    4517806 MSHR_MERGE:    1721242
cpu0->cpu0_L1D LOAD         ACCESS:   16521640 HIT:   13859555 MISS:    2662085 MSHR_MERGE:     490780
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13179269 HIT:   11347194 MISS:    1832075 MSHR_MERGE:    1230307
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28485 HIT:       4839 MISS:      23646 MSHR_MERGE:        155
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12420941 HIT:   10306834 MISS:    2114107 MSHR_MERGE:    1067281
cpu0->cpu0_ITLB LOAD         ACCESS:   12420941 HIT:   10306834 MISS:    2114107 MSHR_MERGE:    1067281
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.336 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28236861 HIT:   26892469 MISS:    1344392 MSHR_MERGE:     336423
cpu0->cpu0_DTLB LOAD         ACCESS:   28236861 HIT:   26892469 MISS:    1344392 MSHR_MERGE:     336423
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.773 cycles
cpu0->LLC TOTAL        ACCESS:    1267864 HIT:    1237450 MISS:      30414 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     961915 HIT:     940804 MISS:      21111 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      95366 HIT:      89053 MISS:       6313 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     198749 HIT:     198612 MISS:        137 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11834 HIT:       8981 MISS:       2853 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        780
  ROW_BUFFER_MISS:      29478
  AVG DBUS CONGESTED CYCLE: 3.261
Channel 0 WQ ROW_BUFFER_HIT:        167
  ROW_BUFFER_MISS:       3186
  FULL:          0
Channel 0 REFRESHES ISSUED:       7296

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       504137       546390        91010         2533
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           61         1717         1587          291
  STLB miss resolved @ L2C                0         1594         1667         1657          100
  STLB miss resolved @ LLC                0          975         1434         3884          755
  STLB miss resolved @ MEM                0            1          340         2235         1273

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             186423        62480      1384144       162779          301
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1426          280           37
  STLB miss resolved @ L2C                0         1306         7827         1289            5
  STLB miss resolved @ LLC                0          120         3008         1435           51
  STLB miss resolved @ MEM                0            0           92          141          115
[2025-09-17 07:57:23] END   suite=qualcomm_srv trace=srv608_ap (rc=0)
