// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "06/19/2021 12:29:20"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          Direction2ProductID
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module Direction2ProductID_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [3:0] BasketProductNum;
reg CLOCK;
reg CleanSW2;
reg [1:0] Dir_in;
reg Enable;
reg RESET_N;
// wires                                               
wire [3:0] ProductID;

// assign statements (if any)                          
Direction2ProductID i1 (
// port map - connection between master ports and signals/registers   
	.BasketProductNum(BasketProductNum),
	.CLOCK(CLOCK),
	.CleanSW2(CleanSW2),
	.Dir_in(Dir_in),
	.Enable(Enable),
	.ProductID(ProductID),
	.RESET_N(RESET_N)
);
initial 
begin 
#320000 $finish;
end 

// CLOCK
initial
begin
	CLOCK = 1'b1;
	CLOCK = #5000 1'b0;
	# 5000;
	repeat(30)
	begin
		CLOCK = 1'b1;
		CLOCK = #5000 1'b0;
		# 5000;
	end
	CLOCK = 1'b1;
	CLOCK = #5000 1'b0;
end 

// Enable
initial
begin
	Enable = 1'b0;
	Enable = #20000 1'b1;
	Enable = #10000 1'b0;
	Enable = #20000 1'b1;
	Enable = #10000 1'b0;
	Enable = #20000 1'b1;
	Enable = #10000 1'b0;
	Enable = #10000 1'b1;
	Enable = #10000 1'b0;
	Enable = #10000 1'b1;
	Enable = #20000 1'b0;
	Enable = #20000 1'b1;
	Enable = #60000 1'b0;
	Enable = #10000 1'b1;
	Enable = #60000 1'b0;
end 

// RESET_N
initial
begin
	RESET_N = 1'b1;
	RESET_N = #300000 1'b0;
	RESET_N = #10000 1'b1;
end 
// Dir_in[ 1 ]
initial
begin
	Dir_in[1] = 1'b0;
	Dir_in[1] = #20000 1'b1;
	Dir_in[1] = #10000 1'b0;
	Dir_in[1] = #20000 1'b1;
	Dir_in[1] = #10000 1'b0;
	Dir_in[1] = #10000 1'b1;
	Dir_in[1] = #10000 1'b0;
	Dir_in[1] = #20000 1'b1;
	Dir_in[1] = #10000 1'b0;
	Dir_in[1] = #10000 1'b1;
	Dir_in[1] = #10000 1'b0;
	Dir_in[1] = #30000 1'b1;
	Dir_in[1] = #60000 1'b0;
	Dir_in[1] = #60000 1'b1;
	Dir_in[1] = #10000 1'b0;
end 
// Dir_in[ 0 ]
initial
begin
	Dir_in[0] = 1'b0;
	Dir_in[0] = #70000 1'b1;
	Dir_in[0] = #10000 1'b0;
	Dir_in[0] = #20000 1'b1;
	Dir_in[0] = #10000 1'b0;
	Dir_in[0] = #20000 1'b1;
	Dir_in[0] = #10000 1'b0;
	Dir_in[0] = #100000 1'b1;
	Dir_in[0] = #30000 1'b0;
	Dir_in[0] = #10000 1'b1;
	Dir_in[0] = #10000 1'b0;
end 
// BasketProductNum[ 3 ]
initial
begin
	BasketProductNum[3] = 1'b0;
end 
// BasketProductNum[ 2 ]
initial
begin
	BasketProductNum[2] = 1'b1;
end 
// BasketProductNum[ 1 ]
initial
begin
	BasketProductNum[1] = 1'b0;
end 
// BasketProductNum[ 0 ]
initial
begin
	BasketProductNum[0] = 1'b1;
end 

// CleanSW2
initial
begin
	CleanSW2 = 1'b0;
	CleanSW2 = #150000 1'b1;
	CleanSW2 = #140000 1'b0;
end 
endmodule

