$date
	Tue Jul 22 15:57:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! out [7:0] $end
$var reg 4 " in [3:0] $end
$scope module dut $end
$var wire 4 # in [3:0] $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111111 $
b1000 #
b1000 "
b1111111 !
$end
#10
b0 !
b0 $
b1100 "
b1100 #
#20
b111 !
b111 $
b111 "
b111 #
#30
b1011011 !
b1011011 $
b10 "
b10 #
#40
b0 !
b0 $
b1100 "
b1100 #
#50
b1011011 !
b1011011 $
b10 "
b10 #
#60
b1101101 !
b1101101 $
b101 "
b101 #
#70
b111 !
b111 $
b111 "
b111 #
#80
b1111101 !
b1111101 $
b110 "
b110 #
#90
b1100110 !
b1100110 $
b100 "
b100 #
#100
b1001111 !
b1001111 $
b11 "
b11 #
#110
b1011011 !
b1011011 $
b10 "
b10 #
#120
b1100111 !
b1100111 $
b1001 "
b1001 #
#130
b111 !
b111 $
b111 "
b111 #
#140
b1100110 !
b1100110 $
b100 "
b100 #
#150
b1111101 !
b1111101 $
b110 "
b110 #
#160
b111 !
b111 $
b111 "
b111 #
#170
b0 !
b0 $
b1100 "
b1100 #
#180
b111111 !
b111111 $
b0 "
b0 #
#210
