// Seed: 2693558119
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_0 = 0;
  output supply1 id_3;
  input wire id_2;
  output wire id_1;
  logic id_5 = -1'b0;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd25,
    parameter id_8 = 32'd15
) (
    output wor id_0
    , id_10,
    input wire _id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    output wor id_5,
    output tri0 id_6,
    output tri1 id_7,
    input tri _id_8
);
  parameter id_11 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire [id_1 : id_8] id_12;
endmodule
