
Sterilization_Gate_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007492  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000003e  00800060  00007492  00007526  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000073c  0080009e  0080009e  00007564  2**0
                  ALLOC
  3 .stab         0000951c  00000000  00000000  00007564  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000041e5  00000000  00000000  00010a80  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00014c65  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00014da5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00014f15  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00016b5e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00017a49  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000187f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00018958  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00018be5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000193b3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 ea 25 	jmp	0x4bd4	; 0x4bd4 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 22 06 	jmp	0xc44	; 0xc44 <__vector_10>
      2c:	0c 94 4f 06 	jmp	0xc9e	; 0xc9e <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 53 07 	jmp	0xea6	; 0xea6 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 9a 0e 	jmp	0x1d34	; 0x1d34 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e9       	ldi	r30, 0x92	; 146
      68:	f4 e7       	ldi	r31, 0x74	; 116
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 39       	cpi	r26, 0x9E	; 158
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	17 e0       	ldi	r17, 0x07	; 7
      78:	ae e9       	ldi	r26, 0x9E	; 158
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 3d       	cpi	r26, 0xDA	; 218
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 e6 32 	call	0x65cc	; 0x65cc <main>
      8a:	0c 94 47 3a 	jmp	0x748e	; 0x748e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 f1 39 	jmp	0x73e2	; 0x73e2 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a5 e6       	ldi	r26, 0x65	; 101
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 0d 3a 	jmp	0x741a	; 0x741a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 fd 39 	jmp	0x73fa	; 0x73fa <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 19 3a 	jmp	0x7432	; 0x7432 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 fd 39 	jmp	0x73fa	; 0x73fa <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 19 3a 	jmp	0x7432	; 0x7432 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 f1 39 	jmp	0x73e2	; 0x73e2 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	85 e6       	ldi	r24, 0x65	; 101
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 0d 3a 	jmp	0x741a	; 0x741a <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 fd 39 	jmp	0x73fa	; 0x73fa <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 19 3a 	jmp	0x7432	; 0x7432 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 fd 39 	jmp	0x73fa	; 0x73fa <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 19 3a 	jmp	0x7432	; 0x7432 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 fd 39 	jmp	0x73fa	; 0x73fa <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 19 3a 	jmp	0x7432	; 0x7432 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 01 3a 	jmp	0x7402	; 0x7402 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 1d 3a 	jmp	0x743a	; 0x743a <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <TIMER0_VidInit>:

/*******************************/
/*** Timer 0 Initialization ****/
/*******************************/
void TIMER0_VidInit(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	/*Select Prescaling */
	TCCR0 &= TIMER_CLOCK_SELECT_MASK;
     b4e:	a3 e5       	ldi	r26, 0x53	; 83
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e3 e5       	ldi	r30, 0x53	; 83
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	88 7f       	andi	r24, 0xF8	; 248
     b5a:	8c 93       	st	X, r24
	TCCR0 |= TIMER0_SET_PRESCALER;
     b5c:	a3 e5       	ldi	r26, 0x53	; 83
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	e3 e5       	ldi	r30, 0x53	; 83
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	83 60       	ori	r24, 0x03	; 3
     b68:	8c 93       	st	X, r24
 *   1       0        CTC                        OCR0     Immediate           MAX
 *   1       1        Fast PWM                   0xFF     TOP                 MAX
*/

#if TIMER0_SET_MODE == TIMER0_NORMAL_MODE
	CLR_BIT(TCCR0,WGM00);
     b6a:	a3 e5       	ldi	r26, 0x53	; 83
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	e3 e5       	ldi	r30, 0x53	; 83
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	8f 7b       	andi	r24, 0xBF	; 191
     b76:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,WGM01);
     b78:	a3 e5       	ldi	r26, 0x53	; 83
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	e3 e5       	ldi	r30, 0x53	; 83
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	80 81       	ld	r24, Z
     b82:	87 7f       	andi	r24, 0xF7	; 247
     b84:	8c 93       	st	X, r24
 * Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt is executed if
 * an overflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set in the
 * Timer/Counter Interrupt Flag Register  TIFR.
* */
#if TIMER0_SET_OVERFLOW_INTERRUPT == TIMER0_SET_OVERFLOW_INTERRUPT_ENABELED
	SET_BIT(TIMSK,TOIE0);
     b86:	a9 e5       	ldi	r26, 0x59	; 89
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	e9 e5       	ldi	r30, 0x59	; 89
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	81 60       	ori	r24, 0x01	; 1
     b92:	8c 93       	st	X, r24
 * executed if a compare match in Timer/Counter0 occurs,
 */
#if TIMER0_SET_CTC_INTERRUPT == TIMER0_SET_CTC_INTERRUPT_ENABELED
	SET_BIT(TIMSK,OCIE0);
#elif TIMER0_SET_CTC_INTERRUPT == TIMER0_SET_CTC_INTERRUPT_DISABLED
	CLR_BIT(TIMSK,OCIE0);
     b94:	a9 e5       	ldi	r26, 0x59	; 89
     b96:	b0 e0       	ldi	r27, 0x00	; 0
     b98:	e9 e5       	ldi	r30, 0x59	; 89
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	8d 7f       	andi	r24, 0xFD	; 253
     ba0:	8c 93       	st	X, r24
	  0     1       Toggle OC0 on compare match
	  1     0       Clear OC0 on compare match
	  1     1       Set OC0 on compare match
*/
#if TIMER0_SET_OC0_PIN_MODE == TIMER0_OC0_PIN_DISCONNECTED
	CLR_BIT(TCCR0,COM00);
     ba2:	a3 e5       	ldi	r26, 0x53	; 83
     ba4:	b0 e0       	ldi	r27, 0x00	; 0
     ba6:	e3 e5       	ldi	r30, 0x53	; 83
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	80 81       	ld	r24, Z
     bac:	8f 7e       	andi	r24, 0xEF	; 239
     bae:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,COM01);
     bb0:	a3 e5       	ldi	r26, 0x53	; 83
     bb2:	b0 e0       	ldi	r27, 0x00	; 0
     bb4:	e3 e5       	ldi	r30, 0x53	; 83
     bb6:	f0 e0       	ldi	r31, 0x00	; 0
     bb8:	80 81       	ld	r24, Z
     bba:	8f 7d       	andi	r24, 0xDF	; 223
     bbc:	8c 93       	st	X, r24
	SET_BIT(TCCR0,COM00);
	SET_BIT(TCCR0,COM01);
#else
	#error "TIMER0 CTC OC0 Mode is not valid..."
#endif
}
     bbe:	cf 91       	pop	r28
     bc0:	df 91       	pop	r29
     bc2:	08 95       	ret

00000bc4 <TIMER0_VidSetPreload>:

/*******************************/
/*** Set Preload Function ******/
/*******************************/
void TIMER0_VidSetPreload(u8 Copy_u8Preload)
{
     bc4:	df 93       	push	r29
     bc6:	cf 93       	push	r28
     bc8:	0f 92       	push	r0
     bca:	cd b7       	in	r28, 0x3d	; 61
     bcc:	de b7       	in	r29, 0x3e	; 62
     bce:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = Copy_u8Preload;
     bd0:	e2 e5       	ldi	r30, 0x52	; 82
     bd2:	f0 e0       	ldi	r31, 0x00	; 0
     bd4:	89 81       	ldd	r24, Y+1	; 0x01
     bd6:	80 83       	st	Z, r24
}
     bd8:	0f 90       	pop	r0
     bda:	cf 91       	pop	r28
     bdc:	df 91       	pop	r29
     bde:	08 95       	ret

00000be0 <TIMER0_VidSetCTCValue>:

/*********************************/
/*** Set CTC Value Function ******/
/*********************************/
void TIMER0_VidSetCTCValue(u8 Copy_u8SetCTCValue)
{
     be0:	df 93       	push	r29
     be2:	cf 93       	push	r28
     be4:	0f 92       	push	r0
     be6:	cd b7       	in	r28, 0x3d	; 61
     be8:	de b7       	in	r29, 0x3e	; 62
     bea:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Copy_u8SetCTCValue;
     bec:	ec e5       	ldi	r30, 0x5C	; 92
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	89 81       	ldd	r24, Y+1	; 0x01
     bf2:	80 83       	st	Z, r24
}
     bf4:	0f 90       	pop	r0
     bf6:	cf 91       	pop	r28
     bf8:	df 91       	pop	r29
     bfa:	08 95       	ret

00000bfc <TIMER0_VidCTC_SetCallBack>:

/***************************************************/
/**CTC ISR passing address of Application Function**/
/***************************************************/
void TIMER0_VidCTC_SetCallBack(void(*Copy_VidCallBack)(void))
{
     bfc:	df 93       	push	r29
     bfe:	cf 93       	push	r28
     c00:	00 d0       	rcall	.+0      	; 0xc02 <TIMER0_VidCTC_SetCallBack+0x6>
     c02:	cd b7       	in	r28, 0x3d	; 61
     c04:	de b7       	in	r29, 0x3e	; 62
     c06:	9a 83       	std	Y+2, r25	; 0x02
     c08:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_CallBack = Copy_VidCallBack;
     c0a:	89 81       	ldd	r24, Y+1	; 0x01
     c0c:	9a 81       	ldd	r25, Y+2	; 0x02
     c0e:	90 93 bd 07 	sts	0x07BD, r25
     c12:	80 93 bc 07 	sts	0x07BC, r24
}
     c16:	0f 90       	pop	r0
     c18:	0f 90       	pop	r0
     c1a:	cf 91       	pop	r28
     c1c:	df 91       	pop	r29
     c1e:	08 95       	ret

00000c20 <TIMER0_VidOverFlow_SetCallBack>:

/********************************************************/
/**OverFlow ISR passing address of Application Function**/
/********************************************************/
void TIMER0_VidOverFlow_SetCallBack(void(*Copy_VidCallBack)(void))
{
     c20:	df 93       	push	r29
     c22:	cf 93       	push	r28
     c24:	00 d0       	rcall	.+0      	; 0xc26 <TIMER0_VidOverFlow_SetCallBack+0x6>
     c26:	cd b7       	in	r28, 0x3d	; 61
     c28:	de b7       	in	r29, 0x3e	; 62
     c2a:	9a 83       	std	Y+2, r25	; 0x02
     c2c:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_CallBack = Copy_VidCallBack;
     c2e:	89 81       	ldd	r24, Y+1	; 0x01
     c30:	9a 81       	ldd	r25, Y+2	; 0x02
     c32:	90 93 bd 07 	sts	0x07BD, r25
     c36:	80 93 bc 07 	sts	0x07BC, r24
}
     c3a:	0f 90       	pop	r0
     c3c:	0f 90       	pop	r0
     c3e:	cf 91       	pop	r28
     c40:	df 91       	pop	r29
     c42:	08 95       	ret

00000c44 <__vector_10>:

/*******************************/
/**ISR CTC Interrupt Function **/
/*******************************/
void __vector_10(void)
{
     c44:	1f 92       	push	r1
     c46:	0f 92       	push	r0
     c48:	0f b6       	in	r0, 0x3f	; 63
     c4a:	0f 92       	push	r0
     c4c:	11 24       	eor	r1, r1
     c4e:	2f 93       	push	r18
     c50:	3f 93       	push	r19
     c52:	4f 93       	push	r20
     c54:	5f 93       	push	r21
     c56:	6f 93       	push	r22
     c58:	7f 93       	push	r23
     c5a:	8f 93       	push	r24
     c5c:	9f 93       	push	r25
     c5e:	af 93       	push	r26
     c60:	bf 93       	push	r27
     c62:	ef 93       	push	r30
     c64:	ff 93       	push	r31
     c66:	df 93       	push	r29
     c68:	cf 93       	push	r28
     c6a:	cd b7       	in	r28, 0x3d	; 61
     c6c:	de b7       	in	r29, 0x3e	; 62
	TIMER0_CallBack();
     c6e:	e0 91 bc 07 	lds	r30, 0x07BC
     c72:	f0 91 bd 07 	lds	r31, 0x07BD
     c76:	09 95       	icall
}
     c78:	cf 91       	pop	r28
     c7a:	df 91       	pop	r29
     c7c:	ff 91       	pop	r31
     c7e:	ef 91       	pop	r30
     c80:	bf 91       	pop	r27
     c82:	af 91       	pop	r26
     c84:	9f 91       	pop	r25
     c86:	8f 91       	pop	r24
     c88:	7f 91       	pop	r23
     c8a:	6f 91       	pop	r22
     c8c:	5f 91       	pop	r21
     c8e:	4f 91       	pop	r20
     c90:	3f 91       	pop	r19
     c92:	2f 91       	pop	r18
     c94:	0f 90       	pop	r0
     c96:	0f be       	out	0x3f, r0	; 63
     c98:	0f 90       	pop	r0
     c9a:	1f 90       	pop	r1
     c9c:	18 95       	reti

00000c9e <__vector_11>:

/************************************/
/**ISR OverFlow Interrupt Function **/
/************************************/
void __vector_11(void)
{
     c9e:	1f 92       	push	r1
     ca0:	0f 92       	push	r0
     ca2:	0f b6       	in	r0, 0x3f	; 63
     ca4:	0f 92       	push	r0
     ca6:	11 24       	eor	r1, r1
     ca8:	2f 93       	push	r18
     caa:	3f 93       	push	r19
     cac:	4f 93       	push	r20
     cae:	5f 93       	push	r21
     cb0:	6f 93       	push	r22
     cb2:	7f 93       	push	r23
     cb4:	8f 93       	push	r24
     cb6:	9f 93       	push	r25
     cb8:	af 93       	push	r26
     cba:	bf 93       	push	r27
     cbc:	ef 93       	push	r30
     cbe:	ff 93       	push	r31
     cc0:	df 93       	push	r29
     cc2:	cf 93       	push	r28
     cc4:	cd b7       	in	r28, 0x3d	; 61
     cc6:	de b7       	in	r29, 0x3e	; 62
	TIMER0_CallBack();
     cc8:	e0 91 bc 07 	lds	r30, 0x07BC
     ccc:	f0 91 bd 07 	lds	r31, 0x07BD
     cd0:	09 95       	icall
}
     cd2:	cf 91       	pop	r28
     cd4:	df 91       	pop	r29
     cd6:	ff 91       	pop	r31
     cd8:	ef 91       	pop	r30
     cda:	bf 91       	pop	r27
     cdc:	af 91       	pop	r26
     cde:	9f 91       	pop	r25
     ce0:	8f 91       	pop	r24
     ce2:	7f 91       	pop	r23
     ce4:	6f 91       	pop	r22
     ce6:	5f 91       	pop	r21
     ce8:	4f 91       	pop	r20
     cea:	3f 91       	pop	r19
     cec:	2f 91       	pop	r18
     cee:	0f 90       	pop	r0
     cf0:	0f be       	out	0x3f, r0	; 63
     cf2:	0f 90       	pop	r0
     cf4:	1f 90       	pop	r1
     cf6:	18 95       	reti

00000cf8 <MUSART_VidInit>:

void (*MUSART_CallBack)(void);

/*USART Initialization*/
void MUSART_VidInit(void)
{
     cf8:	df 93       	push	r29
     cfa:	cf 93       	push	r28
     cfc:	0f 92       	push	r0
     cfe:	cd b7       	in	r28, 0x3d	; 61
     d00:	de b7       	in	r29, 0x3e	; 62
	u8 LOC_u8Copy_UCSRC=0;
     d02:	19 82       	std	Y+1, r1	; 0x01
	/*Select USART Mode*/
#if USART_SET_MODE==USART_ASYNCHRONOUS_MODE
	CLR_BIT(LOC_u8Copy_UCSRC,6);
     d04:	89 81       	ldd	r24, Y+1	; 0x01
     d06:	8f 7b       	andi	r24, 0xBF	; 191
     d08:	89 83       	std	Y+1, r24	; 0x01
#else
#error"USART Mode Is not valid..."
#endif
	/*Parity Mode*/
#if USART_SET_PARITY_MODE==USART_DISABLED_PARITY
	CLR_BIT(LOC_u8Copy_UCSRC,5);
     d0a:	89 81       	ldd	r24, Y+1	; 0x01
     d0c:	8f 7d       	andi	r24, 0xDF	; 223
     d0e:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(LOC_u8Copy_UCSRC,4);
     d10:	89 81       	ldd	r24, Y+1	; 0x01
     d12:	8f 7e       	andi	r24, 0xEF	; 239
     d14:	89 83       	std	Y+1, r24	; 0x01
#else
#error"USART Parity Mode Is not valid..."
#endif
	/*Select Stop Bit*/
#if USART_SET_STOP_BIT==USART_STOP_ONE_BIT
	CLR_BIT(LOC_u8Copy_UCSRC,3);
     d16:	89 81       	ldd	r24, Y+1	; 0x01
     d18:	87 7f       	andi	r24, 0xF7	; 247
     d1a:	89 83       	std	Y+1, r24	; 0x01
#elif USART_SET_CHR_SIZE==USART_CHR_SIZE_7
	SET_BIT(LOC_u8Copy_UCSRC,2);
	CLR_BIT(LOC_u8Copy_UCSRC,1);
	CLR_BIT(UCSRB,2);
#elif USART_SET_CHR_SIZE==USART_CHR_SIZE_8
	SET_BIT(LOC_u8Copy_UCSRC,2);
     d1c:	89 81       	ldd	r24, Y+1	; 0x01
     d1e:	84 60       	ori	r24, 0x04	; 4
     d20:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(LOC_u8Copy_UCSRC,1);
     d22:	89 81       	ldd	r24, Y+1	; 0x01
     d24:	82 60       	ori	r24, 0x02	; 2
     d26:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(UCSRB,2);
     d28:	aa e2       	ldi	r26, 0x2A	; 42
     d2a:	b0 e0       	ldi	r27, 0x00	; 0
     d2c:	ea e2       	ldi	r30, 0x2A	; 42
     d2e:	f0 e0       	ldi	r31, 0x00	; 0
     d30:	80 81       	ld	r24, Z
     d32:	8b 7f       	andi	r24, 0xFB	; 251
     d34:	8c 93       	st	X, r24
	SET_BIT(UCSRB,2);
#else
#error"USART CHR SIZE Is not valid..."
#endif
	/*Set LOC_u8Copy_UCSRC Value in UCSRC Register and select UCSRC Register*/
	SET_BIT(LOC_u8Copy_UCSRC,7);
     d36:	89 81       	ldd	r24, Y+1	; 0x01
     d38:	80 68       	ori	r24, 0x80	; 128
     d3a:	89 83       	std	Y+1, r24	; 0x01
	UCSRC=LOC_u8Copy_UCSRC;
     d3c:	e0 e4       	ldi	r30, 0x40	; 64
     d3e:	f0 e0       	ldi	r31, 0x00	; 0
     d40:	89 81       	ldd	r24, Y+1	; 0x01
     d42:	80 83       	st	Z, r24
	/*Set BuadRate -->9600*/
	UBRRL=51;
     d44:	e9 e2       	ldi	r30, 0x29	; 41
     d46:	f0 e0       	ldi	r31, 0x00	; 0
     d48:	83 e3       	ldi	r24, 0x33	; 51
     d4a:	80 83       	st	Z, r24
	/*Enable To TX and RX*/
	SET_BIT(UCSRB,4);
     d4c:	aa e2       	ldi	r26, 0x2A	; 42
     d4e:	b0 e0       	ldi	r27, 0x00	; 0
     d50:	ea e2       	ldi	r30, 0x2A	; 42
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	80 81       	ld	r24, Z
     d56:	80 61       	ori	r24, 0x10	; 16
     d58:	8c 93       	st	X, r24
	SET_BIT(UCSRB,3);
     d5a:	aa e2       	ldi	r26, 0x2A	; 42
     d5c:	b0 e0       	ldi	r27, 0x00	; 0
     d5e:	ea e2       	ldi	r30, 0x2A	; 42
     d60:	f0 e0       	ldi	r31, 0x00	; 0
     d62:	80 81       	ld	r24, Z
     d64:	88 60       	ori	r24, 0x08	; 8
     d66:	8c 93       	st	X, r24
}
     d68:	0f 90       	pop	r0
     d6a:	cf 91       	pop	r28
     d6c:	df 91       	pop	r29
     d6e:	08 95       	ret

00000d70 <MUSART_VidSendChar>:
/*USART Send Data*/
void MUSART_VidSendChar(u8 Copy_u8Data)
{
     d70:	df 93       	push	r29
     d72:	cf 93       	push	r28
     d74:	0f 92       	push	r0
     d76:	cd b7       	in	r28, 0x3d	; 61
     d78:	de b7       	in	r29, 0x3e	; 62
     d7a:	89 83       	std	Y+1, r24	; 0x01
	/*Wait until Register Empty Flag is set*/
	while(GET_BIT(UCSRA,5)==0);
     d7c:	eb e2       	ldi	r30, 0x2B	; 43
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	80 81       	ld	r24, Z
     d82:	82 95       	swap	r24
     d84:	86 95       	lsr	r24
     d86:	87 70       	andi	r24, 0x07	; 7
     d88:	88 2f       	mov	r24, r24
     d8a:	90 e0       	ldi	r25, 0x00	; 0
     d8c:	81 70       	andi	r24, 0x01	; 1
     d8e:	90 70       	andi	r25, 0x00	; 0
     d90:	00 97       	sbiw	r24, 0x00	; 0
     d92:	a1 f3       	breq	.-24     	; 0xd7c <MUSART_VidSendChar+0xc>
	UDR=Copy_u8Data;
     d94:	ec e2       	ldi	r30, 0x2C	; 44
     d96:	f0 e0       	ldi	r31, 0x00	; 0
     d98:	89 81       	ldd	r24, Y+1	; 0x01
     d9a:	80 83       	st	Z, r24
}
     d9c:	0f 90       	pop	r0
     d9e:	cf 91       	pop	r28
     da0:	df 91       	pop	r29
     da2:	08 95       	ret

00000da4 <MUSART_u8ReceiveData>:
/*USART Receive Data*/
u8 MUSART_u8ReceiveData(void)
{
     da4:	df 93       	push	r29
     da6:	cf 93       	push	r28
     da8:	cd b7       	in	r28, 0x3d	; 61
     daa:	de b7       	in	r29, 0x3e	; 62
	/*Wait until Receive Complete Flag is set*/
	//while(GET_BIT(UCSRA,7)==0);
	return UDR;
     dac:	ec e2       	ldi	r30, 0x2C	; 44
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	80 81       	ld	r24, Z
}
     db2:	cf 91       	pop	r28
     db4:	df 91       	pop	r29
     db6:	08 95       	ret

00000db8 <MUSART_VidSendString>:
void MUSART_VidSendString(u8 *Copy_u8Data)
{
     db8:	df 93       	push	r29
     dba:	cf 93       	push	r28
     dbc:	00 d0       	rcall	.+0      	; 0xdbe <MUSART_VidSendString+0x6>
     dbe:	0f 92       	push	r0
     dc0:	cd b7       	in	r28, 0x3d	; 61
     dc2:	de b7       	in	r29, 0x3e	; 62
     dc4:	9b 83       	std	Y+3, r25	; 0x03
     dc6:	8a 83       	std	Y+2, r24	; 0x02
	u8 LOC_CharCount=0;
     dc8:	19 82       	std	Y+1, r1	; 0x01
     dca:	0e c0       	rjmp	.+28     	; 0xde8 <MUSART_VidSendString+0x30>
	while(Copy_u8Data[LOC_CharCount]!=NULL)
	{
		MUSART_VidSendChar(Copy_u8Data[LOC_CharCount]);
     dcc:	89 81       	ldd	r24, Y+1	; 0x01
     dce:	28 2f       	mov	r18, r24
     dd0:	30 e0       	ldi	r19, 0x00	; 0
     dd2:	8a 81       	ldd	r24, Y+2	; 0x02
     dd4:	9b 81       	ldd	r25, Y+3	; 0x03
     dd6:	fc 01       	movw	r30, r24
     dd8:	e2 0f       	add	r30, r18
     dda:	f3 1f       	adc	r31, r19
     ddc:	80 81       	ld	r24, Z
     dde:	0e 94 b8 06 	call	0xd70	; 0xd70 <MUSART_VidSendChar>
		LOC_CharCount++;
     de2:	89 81       	ldd	r24, Y+1	; 0x01
     de4:	8f 5f       	subi	r24, 0xFF	; 255
     de6:	89 83       	std	Y+1, r24	; 0x01
	return UDR;
}
void MUSART_VidSendString(u8 *Copy_u8Data)
{
	u8 LOC_CharCount=0;
	while(Copy_u8Data[LOC_CharCount]!=NULL)
     de8:	89 81       	ldd	r24, Y+1	; 0x01
     dea:	28 2f       	mov	r18, r24
     dec:	30 e0       	ldi	r19, 0x00	; 0
     dee:	8a 81       	ldd	r24, Y+2	; 0x02
     df0:	9b 81       	ldd	r25, Y+3	; 0x03
     df2:	fc 01       	movw	r30, r24
     df4:	e2 0f       	add	r30, r18
     df6:	f3 1f       	adc	r31, r19
     df8:	80 81       	ld	r24, Z
     dfa:	88 23       	and	r24, r24
     dfc:	39 f7       	brne	.-50     	; 0xdcc <MUSART_VidSendString+0x14>
	{
		MUSART_VidSendChar(Copy_u8Data[LOC_CharCount]);
		LOC_CharCount++;
	}
}
     dfe:	0f 90       	pop	r0
     e00:	0f 90       	pop	r0
     e02:	0f 90       	pop	r0
     e04:	cf 91       	pop	r28
     e06:	df 91       	pop	r29
     e08:	08 95       	ret

00000e0a <MUSART_VidReceiveString>:
void MUSART_VidReceiveString(u8 *Copy_u8Data)
{
     e0a:	0f 93       	push	r16
     e0c:	1f 93       	push	r17
     e0e:	df 93       	push	r29
     e10:	cf 93       	push	r28
     e12:	00 d0       	rcall	.+0      	; 0xe14 <MUSART_VidReceiveString+0xa>
     e14:	0f 92       	push	r0
     e16:	cd b7       	in	r28, 0x3d	; 61
     e18:	de b7       	in	r29, 0x3e	; 62
     e1a:	9b 83       	std	Y+3, r25	; 0x03
     e1c:	8a 83       	std	Y+2, r24	; 0x02
	u8 LOC_CharCount=0;
     e1e:	19 82       	std	Y+1, r1	; 0x01
	while(1)
	{
		Copy_u8Data[LOC_CharCount]=MUSART_u8ReceiveData();
     e20:	89 81       	ldd	r24, Y+1	; 0x01
     e22:	28 2f       	mov	r18, r24
     e24:	30 e0       	ldi	r19, 0x00	; 0
     e26:	8a 81       	ldd	r24, Y+2	; 0x02
     e28:	9b 81       	ldd	r25, Y+3	; 0x03
     e2a:	8c 01       	movw	r16, r24
     e2c:	02 0f       	add	r16, r18
     e2e:	13 1f       	adc	r17, r19
     e30:	0e 94 d2 06 	call	0xda4	; 0xda4 <MUSART_u8ReceiveData>
     e34:	f8 01       	movw	r30, r16
     e36:	80 83       	st	Z, r24
		if(Copy_u8Data[LOC_CharCount]=='\t')
     e38:	89 81       	ldd	r24, Y+1	; 0x01
     e3a:	28 2f       	mov	r18, r24
     e3c:	30 e0       	ldi	r19, 0x00	; 0
     e3e:	8a 81       	ldd	r24, Y+2	; 0x02
     e40:	9b 81       	ldd	r25, Y+3	; 0x03
     e42:	fc 01       	movw	r30, r24
     e44:	e2 0f       	add	r30, r18
     e46:	f3 1f       	adc	r31, r19
     e48:	80 81       	ld	r24, Z
     e4a:	89 30       	cpi	r24, 0x09	; 9
     e4c:	21 f0       	breq	.+8      	; 0xe56 <MUSART_VidReceiveString+0x4c>
		{
			break;
		}
		LOC_CharCount++;
     e4e:	89 81       	ldd	r24, Y+1	; 0x01
     e50:	8f 5f       	subi	r24, 0xFF	; 255
     e52:	89 83       	std	Y+1, r24	; 0x01
     e54:	e5 cf       	rjmp	.-54     	; 0xe20 <MUSART_VidReceiveString+0x16>
	}

}
     e56:	0f 90       	pop	r0
     e58:	0f 90       	pop	r0
     e5a:	0f 90       	pop	r0
     e5c:	cf 91       	pop	r28
     e5e:	df 91       	pop	r29
     e60:	1f 91       	pop	r17
     e62:	0f 91       	pop	r16
     e64:	08 95       	ret

00000e66 <MUSART_VidUSART_Receive_Interrupt_Enable>:
void MUSART_VidUSART_Receive_Interrupt_Enable(void)
{
     e66:	df 93       	push	r29
     e68:	cf 93       	push	r28
     e6a:	cd b7       	in	r28, 0x3d	; 61
     e6c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,7);
     e6e:	aa e2       	ldi	r26, 0x2A	; 42
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	ea e2       	ldi	r30, 0x2A	; 42
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	80 81       	ld	r24, Z
     e78:	80 68       	ori	r24, 0x80	; 128
     e7a:	8c 93       	st	X, r24
}
     e7c:	cf 91       	pop	r28
     e7e:	df 91       	pop	r29
     e80:	08 95       	ret

00000e82 <MUSART_VidSetCallBack>:
void MUSART_VidSetCallBack(void (*Copy_pFun)(void))
{
     e82:	df 93       	push	r29
     e84:	cf 93       	push	r28
     e86:	00 d0       	rcall	.+0      	; 0xe88 <MUSART_VidSetCallBack+0x6>
     e88:	cd b7       	in	r28, 0x3d	; 61
     e8a:	de b7       	in	r29, 0x3e	; 62
     e8c:	9a 83       	std	Y+2, r25	; 0x02
     e8e:	89 83       	std	Y+1, r24	; 0x01
	MUSART_CallBack=Copy_pFun;
     e90:	89 81       	ldd	r24, Y+1	; 0x01
     e92:	9a 81       	ldd	r25, Y+2	; 0x02
     e94:	90 93 bf 07 	sts	0x07BF, r25
     e98:	80 93 be 07 	sts	0x07BE, r24
}
     e9c:	0f 90       	pop	r0
     e9e:	0f 90       	pop	r0
     ea0:	cf 91       	pop	r28
     ea2:	df 91       	pop	r29
     ea4:	08 95       	ret

00000ea6 <__vector_13>:
void __vector_13(void)
{
     ea6:	1f 92       	push	r1
     ea8:	0f 92       	push	r0
     eaa:	0f b6       	in	r0, 0x3f	; 63
     eac:	0f 92       	push	r0
     eae:	11 24       	eor	r1, r1
     eb0:	2f 93       	push	r18
     eb2:	3f 93       	push	r19
     eb4:	4f 93       	push	r20
     eb6:	5f 93       	push	r21
     eb8:	6f 93       	push	r22
     eba:	7f 93       	push	r23
     ebc:	8f 93       	push	r24
     ebe:	9f 93       	push	r25
     ec0:	af 93       	push	r26
     ec2:	bf 93       	push	r27
     ec4:	ef 93       	push	r30
     ec6:	ff 93       	push	r31
     ec8:	df 93       	push	r29
     eca:	cf 93       	push	r28
     ecc:	cd b7       	in	r28, 0x3d	; 61
     ece:	de b7       	in	r29, 0x3e	; 62
	MUSART_CallBack();
     ed0:	e0 91 be 07 	lds	r30, 0x07BE
     ed4:	f0 91 bf 07 	lds	r31, 0x07BF
     ed8:	09 95       	icall
}
     eda:	cf 91       	pop	r28
     edc:	df 91       	pop	r29
     ede:	ff 91       	pop	r31
     ee0:	ef 91       	pop	r30
     ee2:	bf 91       	pop	r27
     ee4:	af 91       	pop	r26
     ee6:	9f 91       	pop	r25
     ee8:	8f 91       	pop	r24
     eea:	7f 91       	pop	r23
     eec:	6f 91       	pop	r22
     eee:	5f 91       	pop	r21
     ef0:	4f 91       	pop	r20
     ef2:	3f 91       	pop	r19
     ef4:	2f 91       	pop	r18
     ef6:	0f 90       	pop	r0
     ef8:	0f be       	out	0x3f, r0	; 63
     efa:	0f 90       	pop	r0
     efc:	1f 90       	pop	r1
     efe:	18 95       	reti

00000f00 <MGIE_VidEnable>:

/****************************/
/**Enable General Interrupt**/
/****************************/
void MGIE_VidEnable(void)
{
     f00:	df 93       	push	r29
     f02:	cf 93       	push	r28
     f04:	cd b7       	in	r28, 0x3d	; 61
     f06:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,I_SREG);
     f08:	af e5       	ldi	r26, 0x5F	; 95
     f0a:	b0 e0       	ldi	r27, 0x00	; 0
     f0c:	ef e5       	ldi	r30, 0x5F	; 95
     f0e:	f0 e0       	ldi	r31, 0x00	; 0
     f10:	80 81       	ld	r24, Z
     f12:	80 68       	ori	r24, 0x80	; 128
     f14:	8c 93       	st	X, r24
}
     f16:	cf 91       	pop	r28
     f18:	df 91       	pop	r29
     f1a:	08 95       	ret

00000f1c <MGIE_VidDisable>:

/*****************************/
/**Disable General Interrupt**/
/*****************************/
void MGIE_VidDisable(void)
{
     f1c:	df 93       	push	r29
     f1e:	cf 93       	push	r28
     f20:	cd b7       	in	r28, 0x3d	; 61
     f22:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,I_SREG);
     f24:	af e5       	ldi	r26, 0x5F	; 95
     f26:	b0 e0       	ldi	r27, 0x00	; 0
     f28:	ef e5       	ldi	r30, 0x5F	; 95
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	80 81       	ld	r24, Z
     f2e:	8f 77       	andi	r24, 0x7F	; 127
     f30:	8c 93       	st	X, r24
}
     f32:	cf 91       	pop	r28
     f34:	df 91       	pop	r29
     f36:	08 95       	ret

00000f38 <MDIO_Error_State_SetPinDirection>:
/*****************************/
/**Set Pin Direction Function*/
/*****************************/

Error_State MDIO_Error_State_SetPinDirection(u8 Copy_u8PinNumber, u8 Copy_u8PortNumber, u8 Copy_u8PinDirection)
{
     f38:	df 93       	push	r29
     f3a:	cf 93       	push	r28
     f3c:	00 d0       	rcall	.+0      	; 0xf3e <MDIO_Error_State_SetPinDirection+0x6>
     f3e:	00 d0       	rcall	.+0      	; 0xf40 <MDIO_Error_State_SetPinDirection+0x8>
     f40:	00 d0       	rcall	.+0      	; 0xf42 <MDIO_Error_State_SetPinDirection+0xa>
     f42:	cd b7       	in	r28, 0x3d	; 61
     f44:	de b7       	in	r29, 0x3e	; 62
     f46:	8a 83       	std	Y+2, r24	; 0x02
     f48:	6b 83       	std	Y+3, r22	; 0x03
     f4a:	4c 83       	std	Y+4, r20	; 0x04
	Error_State LOC_Error_State_ReturnState=OK;
     f4c:	81 e0       	ldi	r24, 0x01	; 1
     f4e:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8PinNumber>=0)&&(Copy_u8PinNumber<8))
     f50:	8a 81       	ldd	r24, Y+2	; 0x02
     f52:	88 30       	cpi	r24, 0x08	; 8
     f54:	08 f0       	brcs	.+2      	; 0xf58 <MDIO_Error_State_SetPinDirection+0x20>
     f56:	e8 c0       	rjmp	.+464    	; 0x1128 <MDIO_Error_State_SetPinDirection+0x1f0>
	{
		switch(Copy_u8PortNumber)
     f58:	8b 81       	ldd	r24, Y+3	; 0x03
     f5a:	28 2f       	mov	r18, r24
     f5c:	30 e0       	ldi	r19, 0x00	; 0
     f5e:	3e 83       	std	Y+6, r19	; 0x06
     f60:	2d 83       	std	Y+5, r18	; 0x05
     f62:	8d 81       	ldd	r24, Y+5	; 0x05
     f64:	9e 81       	ldd	r25, Y+6	; 0x06
     f66:	81 30       	cpi	r24, 0x01	; 1
     f68:	91 05       	cpc	r25, r1
     f6a:	09 f4       	brne	.+2      	; 0xf6e <MDIO_Error_State_SetPinDirection+0x36>
     f6c:	48 c0       	rjmp	.+144    	; 0xffe <MDIO_Error_State_SetPinDirection+0xc6>
     f6e:	2d 81       	ldd	r18, Y+5	; 0x05
     f70:	3e 81       	ldd	r19, Y+6	; 0x06
     f72:	22 30       	cpi	r18, 0x02	; 2
     f74:	31 05       	cpc	r19, r1
     f76:	2c f4       	brge	.+10     	; 0xf82 <MDIO_Error_State_SetPinDirection+0x4a>
     f78:	8d 81       	ldd	r24, Y+5	; 0x05
     f7a:	9e 81       	ldd	r25, Y+6	; 0x06
     f7c:	00 97       	sbiw	r24, 0x00	; 0
     f7e:	71 f0       	breq	.+28     	; 0xf9c <MDIO_Error_State_SetPinDirection+0x64>
     f80:	d1 c0       	rjmp	.+418    	; 0x1124 <MDIO_Error_State_SetPinDirection+0x1ec>
     f82:	2d 81       	ldd	r18, Y+5	; 0x05
     f84:	3e 81       	ldd	r19, Y+6	; 0x06
     f86:	22 30       	cpi	r18, 0x02	; 2
     f88:	31 05       	cpc	r19, r1
     f8a:	09 f4       	brne	.+2      	; 0xf8e <MDIO_Error_State_SetPinDirection+0x56>
     f8c:	69 c0       	rjmp	.+210    	; 0x1060 <MDIO_Error_State_SetPinDirection+0x128>
     f8e:	8d 81       	ldd	r24, Y+5	; 0x05
     f90:	9e 81       	ldd	r25, Y+6	; 0x06
     f92:	83 30       	cpi	r24, 0x03	; 3
     f94:	91 05       	cpc	r25, r1
     f96:	09 f4       	brne	.+2      	; 0xf9a <MDIO_Error_State_SetPinDirection+0x62>
     f98:	94 c0       	rjmp	.+296    	; 0x10c2 <MDIO_Error_State_SetPinDirection+0x18a>
     f9a:	c4 c0       	rjmp	.+392    	; 0x1124 <MDIO_Error_State_SetPinDirection+0x1ec>
		{
			case MDIO_PORTA:
				if(Copy_u8PinDirection==PIN_OUTPUT)
     f9c:	8c 81       	ldd	r24, Y+4	; 0x04
     f9e:	81 30       	cpi	r24, 0x01	; 1
     fa0:	a1 f4       	brne	.+40     	; 0xfca <MDIO_Error_State_SetPinDirection+0x92>
				{
					SET_BIT(DDRA,Copy_u8PinNumber);
     fa2:	aa e3       	ldi	r26, 0x3A	; 58
     fa4:	b0 e0       	ldi	r27, 0x00	; 0
     fa6:	ea e3       	ldi	r30, 0x3A	; 58
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	80 81       	ld	r24, Z
     fac:	48 2f       	mov	r20, r24
     fae:	8a 81       	ldd	r24, Y+2	; 0x02
     fb0:	28 2f       	mov	r18, r24
     fb2:	30 e0       	ldi	r19, 0x00	; 0
     fb4:	81 e0       	ldi	r24, 0x01	; 1
     fb6:	90 e0       	ldi	r25, 0x00	; 0
     fb8:	02 2e       	mov	r0, r18
     fba:	02 c0       	rjmp	.+4      	; 0xfc0 <MDIO_Error_State_SetPinDirection+0x88>
     fbc:	88 0f       	add	r24, r24
     fbe:	99 1f       	adc	r25, r25
     fc0:	0a 94       	dec	r0
     fc2:	e2 f7       	brpl	.-8      	; 0xfbc <MDIO_Error_State_SetPinDirection+0x84>
     fc4:	84 2b       	or	r24, r20
     fc6:	8c 93       	st	X, r24
     fc8:	b0 c0       	rjmp	.+352    	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				}
				else if(Copy_u8PinDirection==PIN_INPUT)
     fca:	8c 81       	ldd	r24, Y+4	; 0x04
     fcc:	88 23       	and	r24, r24
     fce:	a9 f4       	brne	.+42     	; 0xffa <MDIO_Error_State_SetPinDirection+0xc2>
				{
					CLR_BIT(DDRA,Copy_u8PinNumber);
     fd0:	aa e3       	ldi	r26, 0x3A	; 58
     fd2:	b0 e0       	ldi	r27, 0x00	; 0
     fd4:	ea e3       	ldi	r30, 0x3A	; 58
     fd6:	f0 e0       	ldi	r31, 0x00	; 0
     fd8:	80 81       	ld	r24, Z
     fda:	48 2f       	mov	r20, r24
     fdc:	8a 81       	ldd	r24, Y+2	; 0x02
     fde:	28 2f       	mov	r18, r24
     fe0:	30 e0       	ldi	r19, 0x00	; 0
     fe2:	81 e0       	ldi	r24, 0x01	; 1
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	02 2e       	mov	r0, r18
     fe8:	02 c0       	rjmp	.+4      	; 0xfee <MDIO_Error_State_SetPinDirection+0xb6>
     fea:	88 0f       	add	r24, r24
     fec:	99 1f       	adc	r25, r25
     fee:	0a 94       	dec	r0
     ff0:	e2 f7       	brpl	.-8      	; 0xfea <MDIO_Error_State_SetPinDirection+0xb2>
     ff2:	80 95       	com	r24
     ff4:	84 23       	and	r24, r20
     ff6:	8c 93       	st	X, r24
     ff8:	98 c0       	rjmp	.+304    	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				}
				else
				{
					LOC_Error_State_ReturnState=NOK;
     ffa:	19 82       	std	Y+1, r1	; 0x01
     ffc:	96 c0       	rjmp	.+300    	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				}
				break;
			case MDIO_PORTB:
				if(Copy_u8PinDirection==PIN_OUTPUT)
     ffe:	8c 81       	ldd	r24, Y+4	; 0x04
    1000:	81 30       	cpi	r24, 0x01	; 1
    1002:	a1 f4       	brne	.+40     	; 0x102c <MDIO_Error_State_SetPinDirection+0xf4>
				{
					SET_BIT(DDRB,Copy_u8PinNumber);
    1004:	a7 e3       	ldi	r26, 0x37	; 55
    1006:	b0 e0       	ldi	r27, 0x00	; 0
    1008:	e7 e3       	ldi	r30, 0x37	; 55
    100a:	f0 e0       	ldi	r31, 0x00	; 0
    100c:	80 81       	ld	r24, Z
    100e:	48 2f       	mov	r20, r24
    1010:	8a 81       	ldd	r24, Y+2	; 0x02
    1012:	28 2f       	mov	r18, r24
    1014:	30 e0       	ldi	r19, 0x00	; 0
    1016:	81 e0       	ldi	r24, 0x01	; 1
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	02 2e       	mov	r0, r18
    101c:	02 c0       	rjmp	.+4      	; 0x1022 <MDIO_Error_State_SetPinDirection+0xea>
    101e:	88 0f       	add	r24, r24
    1020:	99 1f       	adc	r25, r25
    1022:	0a 94       	dec	r0
    1024:	e2 f7       	brpl	.-8      	; 0x101e <MDIO_Error_State_SetPinDirection+0xe6>
    1026:	84 2b       	or	r24, r20
    1028:	8c 93       	st	X, r24
    102a:	7f c0       	rjmp	.+254    	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				}
				else if(Copy_u8PinDirection==PIN_INPUT)
    102c:	8c 81       	ldd	r24, Y+4	; 0x04
    102e:	88 23       	and	r24, r24
    1030:	a9 f4       	brne	.+42     	; 0x105c <MDIO_Error_State_SetPinDirection+0x124>
				{
					CLR_BIT(DDRB,Copy_u8PinNumber);
    1032:	a7 e3       	ldi	r26, 0x37	; 55
    1034:	b0 e0       	ldi	r27, 0x00	; 0
    1036:	e7 e3       	ldi	r30, 0x37	; 55
    1038:	f0 e0       	ldi	r31, 0x00	; 0
    103a:	80 81       	ld	r24, Z
    103c:	48 2f       	mov	r20, r24
    103e:	8a 81       	ldd	r24, Y+2	; 0x02
    1040:	28 2f       	mov	r18, r24
    1042:	30 e0       	ldi	r19, 0x00	; 0
    1044:	81 e0       	ldi	r24, 0x01	; 1
    1046:	90 e0       	ldi	r25, 0x00	; 0
    1048:	02 2e       	mov	r0, r18
    104a:	02 c0       	rjmp	.+4      	; 0x1050 <MDIO_Error_State_SetPinDirection+0x118>
    104c:	88 0f       	add	r24, r24
    104e:	99 1f       	adc	r25, r25
    1050:	0a 94       	dec	r0
    1052:	e2 f7       	brpl	.-8      	; 0x104c <MDIO_Error_State_SetPinDirection+0x114>
    1054:	80 95       	com	r24
    1056:	84 23       	and	r24, r20
    1058:	8c 93       	st	X, r24
    105a:	67 c0       	rjmp	.+206    	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				}
				else
				{
					LOC_Error_State_ReturnState=NOK;
    105c:	19 82       	std	Y+1, r1	; 0x01
    105e:	65 c0       	rjmp	.+202    	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				}
				break;
			case MDIO_PORTC:
				if(Copy_u8PinDirection==PIN_OUTPUT)
    1060:	8c 81       	ldd	r24, Y+4	; 0x04
    1062:	81 30       	cpi	r24, 0x01	; 1
    1064:	a1 f4       	brne	.+40     	; 0x108e <MDIO_Error_State_SetPinDirection+0x156>
				{
					SET_BIT(DDRC,Copy_u8PinNumber);
    1066:	a4 e3       	ldi	r26, 0x34	; 52
    1068:	b0 e0       	ldi	r27, 0x00	; 0
    106a:	e4 e3       	ldi	r30, 0x34	; 52
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	80 81       	ld	r24, Z
    1070:	48 2f       	mov	r20, r24
    1072:	8a 81       	ldd	r24, Y+2	; 0x02
    1074:	28 2f       	mov	r18, r24
    1076:	30 e0       	ldi	r19, 0x00	; 0
    1078:	81 e0       	ldi	r24, 0x01	; 1
    107a:	90 e0       	ldi	r25, 0x00	; 0
    107c:	02 2e       	mov	r0, r18
    107e:	02 c0       	rjmp	.+4      	; 0x1084 <MDIO_Error_State_SetPinDirection+0x14c>
    1080:	88 0f       	add	r24, r24
    1082:	99 1f       	adc	r25, r25
    1084:	0a 94       	dec	r0
    1086:	e2 f7       	brpl	.-8      	; 0x1080 <MDIO_Error_State_SetPinDirection+0x148>
    1088:	84 2b       	or	r24, r20
    108a:	8c 93       	st	X, r24
    108c:	4e c0       	rjmp	.+156    	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				}
				else if(Copy_u8PinDirection==PIN_INPUT)
    108e:	8c 81       	ldd	r24, Y+4	; 0x04
    1090:	88 23       	and	r24, r24
    1092:	a9 f4       	brne	.+42     	; 0x10be <MDIO_Error_State_SetPinDirection+0x186>
				{
					CLR_BIT(DDRC,Copy_u8PinNumber);
    1094:	a4 e3       	ldi	r26, 0x34	; 52
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	e4 e3       	ldi	r30, 0x34	; 52
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	48 2f       	mov	r20, r24
    10a0:	8a 81       	ldd	r24, Y+2	; 0x02
    10a2:	28 2f       	mov	r18, r24
    10a4:	30 e0       	ldi	r19, 0x00	; 0
    10a6:	81 e0       	ldi	r24, 0x01	; 1
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	02 2e       	mov	r0, r18
    10ac:	02 c0       	rjmp	.+4      	; 0x10b2 <MDIO_Error_State_SetPinDirection+0x17a>
    10ae:	88 0f       	add	r24, r24
    10b0:	99 1f       	adc	r25, r25
    10b2:	0a 94       	dec	r0
    10b4:	e2 f7       	brpl	.-8      	; 0x10ae <MDIO_Error_State_SetPinDirection+0x176>
    10b6:	80 95       	com	r24
    10b8:	84 23       	and	r24, r20
    10ba:	8c 93       	st	X, r24
    10bc:	36 c0       	rjmp	.+108    	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				}
				else
				{
					LOC_Error_State_ReturnState=NOK;
    10be:	19 82       	std	Y+1, r1	; 0x01
    10c0:	34 c0       	rjmp	.+104    	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				}
				break;
			case MDIO_PORTD:
				if(Copy_u8PinDirection==PIN_OUTPUT)
    10c2:	8c 81       	ldd	r24, Y+4	; 0x04
    10c4:	81 30       	cpi	r24, 0x01	; 1
    10c6:	a1 f4       	brne	.+40     	; 0x10f0 <MDIO_Error_State_SetPinDirection+0x1b8>
				{
					SET_BIT(DDRD,Copy_u8PinNumber);
    10c8:	a1 e3       	ldi	r26, 0x31	; 49
    10ca:	b0 e0       	ldi	r27, 0x00	; 0
    10cc:	e1 e3       	ldi	r30, 0x31	; 49
    10ce:	f0 e0       	ldi	r31, 0x00	; 0
    10d0:	80 81       	ld	r24, Z
    10d2:	48 2f       	mov	r20, r24
    10d4:	8a 81       	ldd	r24, Y+2	; 0x02
    10d6:	28 2f       	mov	r18, r24
    10d8:	30 e0       	ldi	r19, 0x00	; 0
    10da:	81 e0       	ldi	r24, 0x01	; 1
    10dc:	90 e0       	ldi	r25, 0x00	; 0
    10de:	02 2e       	mov	r0, r18
    10e0:	02 c0       	rjmp	.+4      	; 0x10e6 <MDIO_Error_State_SetPinDirection+0x1ae>
    10e2:	88 0f       	add	r24, r24
    10e4:	99 1f       	adc	r25, r25
    10e6:	0a 94       	dec	r0
    10e8:	e2 f7       	brpl	.-8      	; 0x10e2 <MDIO_Error_State_SetPinDirection+0x1aa>
    10ea:	84 2b       	or	r24, r20
    10ec:	8c 93       	st	X, r24
    10ee:	1d c0       	rjmp	.+58     	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				}
				else if(Copy_u8PinDirection==PIN_INPUT)
    10f0:	8c 81       	ldd	r24, Y+4	; 0x04
    10f2:	88 23       	and	r24, r24
    10f4:	a9 f4       	brne	.+42     	; 0x1120 <MDIO_Error_State_SetPinDirection+0x1e8>
				{
					CLR_BIT(DDRD,Copy_u8PinNumber);
    10f6:	a1 e3       	ldi	r26, 0x31	; 49
    10f8:	b0 e0       	ldi	r27, 0x00	; 0
    10fa:	e1 e3       	ldi	r30, 0x31	; 49
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	48 2f       	mov	r20, r24
    1102:	8a 81       	ldd	r24, Y+2	; 0x02
    1104:	28 2f       	mov	r18, r24
    1106:	30 e0       	ldi	r19, 0x00	; 0
    1108:	81 e0       	ldi	r24, 0x01	; 1
    110a:	90 e0       	ldi	r25, 0x00	; 0
    110c:	02 2e       	mov	r0, r18
    110e:	02 c0       	rjmp	.+4      	; 0x1114 <MDIO_Error_State_SetPinDirection+0x1dc>
    1110:	88 0f       	add	r24, r24
    1112:	99 1f       	adc	r25, r25
    1114:	0a 94       	dec	r0
    1116:	e2 f7       	brpl	.-8      	; 0x1110 <MDIO_Error_State_SetPinDirection+0x1d8>
    1118:	80 95       	com	r24
    111a:	84 23       	and	r24, r20
    111c:	8c 93       	st	X, r24
    111e:	05 c0       	rjmp	.+10     	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				}
				else
				{
					LOC_Error_State_ReturnState=NOK;
    1120:	19 82       	std	Y+1, r1	; 0x01
    1122:	03 c0       	rjmp	.+6      	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				}
				break;
			default:
				LOC_Error_State_ReturnState=NOK;
    1124:	19 82       	std	Y+1, r1	; 0x01
    1126:	01 c0       	rjmp	.+2      	; 0x112a <MDIO_Error_State_SetPinDirection+0x1f2>
				break;
		}
	}
	else
	{
		LOC_Error_State_ReturnState=NOK;
    1128:	19 82       	std	Y+1, r1	; 0x01
	}
	
	return LOC_Error_State_ReturnState;
    112a:	89 81       	ldd	r24, Y+1	; 0x01
}
    112c:	26 96       	adiw	r28, 0x06	; 6
    112e:	0f b6       	in	r0, 0x3f	; 63
    1130:	f8 94       	cli
    1132:	de bf       	out	0x3e, r29	; 62
    1134:	0f be       	out	0x3f, r0	; 63
    1136:	cd bf       	out	0x3d, r28	; 61
    1138:	cf 91       	pop	r28
    113a:	df 91       	pop	r29
    113c:	08 95       	ret

0000113e <MDIO_Error_State_SetPortDirection>:
/******************************/
/**Set Port Direction Function*/
/******************************/

Error_State MDIO_Error_State_SetPortDirection(u8 Copy_u8PortNumber,u8 Copy_u8PortDirection)
{
    113e:	df 93       	push	r29
    1140:	cf 93       	push	r28
    1142:	00 d0       	rcall	.+0      	; 0x1144 <MDIO_Error_State_SetPortDirection+0x6>
    1144:	00 d0       	rcall	.+0      	; 0x1146 <MDIO_Error_State_SetPortDirection+0x8>
    1146:	0f 92       	push	r0
    1148:	cd b7       	in	r28, 0x3d	; 61
    114a:	de b7       	in	r29, 0x3e	; 62
    114c:	8a 83       	std	Y+2, r24	; 0x02
    114e:	6b 83       	std	Y+3, r22	; 0x03
	Error_State LOC_Error_State_ReturnState=OK;
    1150:	81 e0       	ldi	r24, 0x01	; 1
    1152:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8PortDirection==PORT_OUTPUT)||(Copy_u8PortDirection==PORT_INPUT))
    1154:	8b 81       	ldd	r24, Y+3	; 0x03
    1156:	8f 3f       	cpi	r24, 0xFF	; 255
    1158:	19 f0       	breq	.+6      	; 0x1160 <MDIO_Error_State_SetPortDirection+0x22>
    115a:	8b 81       	ldd	r24, Y+3	; 0x03
    115c:	88 23       	and	r24, r24
    115e:	a9 f5       	brne	.+106    	; 0x11ca <MDIO_Error_State_SetPortDirection+0x8c>
	{
		switch(Copy_u8PortNumber)
    1160:	8a 81       	ldd	r24, Y+2	; 0x02
    1162:	28 2f       	mov	r18, r24
    1164:	30 e0       	ldi	r19, 0x00	; 0
    1166:	3d 83       	std	Y+5, r19	; 0x05
    1168:	2c 83       	std	Y+4, r18	; 0x04
    116a:	8c 81       	ldd	r24, Y+4	; 0x04
    116c:	9d 81       	ldd	r25, Y+5	; 0x05
    116e:	81 30       	cpi	r24, 0x01	; 1
    1170:	91 05       	cpc	r25, r1
    1172:	d1 f0       	breq	.+52     	; 0x11a8 <MDIO_Error_State_SetPortDirection+0x6a>
    1174:	2c 81       	ldd	r18, Y+4	; 0x04
    1176:	3d 81       	ldd	r19, Y+5	; 0x05
    1178:	22 30       	cpi	r18, 0x02	; 2
    117a:	31 05       	cpc	r19, r1
    117c:	2c f4       	brge	.+10     	; 0x1188 <MDIO_Error_State_SetPortDirection+0x4a>
    117e:	8c 81       	ldd	r24, Y+4	; 0x04
    1180:	9d 81       	ldd	r25, Y+5	; 0x05
    1182:	00 97       	sbiw	r24, 0x00	; 0
    1184:	61 f0       	breq	.+24     	; 0x119e <MDIO_Error_State_SetPortDirection+0x60>
    1186:	1f c0       	rjmp	.+62     	; 0x11c6 <MDIO_Error_State_SetPortDirection+0x88>
    1188:	2c 81       	ldd	r18, Y+4	; 0x04
    118a:	3d 81       	ldd	r19, Y+5	; 0x05
    118c:	22 30       	cpi	r18, 0x02	; 2
    118e:	31 05       	cpc	r19, r1
    1190:	81 f0       	breq	.+32     	; 0x11b2 <MDIO_Error_State_SetPortDirection+0x74>
    1192:	8c 81       	ldd	r24, Y+4	; 0x04
    1194:	9d 81       	ldd	r25, Y+5	; 0x05
    1196:	83 30       	cpi	r24, 0x03	; 3
    1198:	91 05       	cpc	r25, r1
    119a:	81 f0       	breq	.+32     	; 0x11bc <MDIO_Error_State_SetPortDirection+0x7e>
    119c:	14 c0       	rjmp	.+40     	; 0x11c6 <MDIO_Error_State_SetPortDirection+0x88>
		{
			case MDIO_PORTA:
				DDRA=Copy_u8PortDirection;
    119e:	ea e3       	ldi	r30, 0x3A	; 58
    11a0:	f0 e0       	ldi	r31, 0x00	; 0
    11a2:	8b 81       	ldd	r24, Y+3	; 0x03
    11a4:	80 83       	st	Z, r24
    11a6:	12 c0       	rjmp	.+36     	; 0x11cc <MDIO_Error_State_SetPortDirection+0x8e>
				break;
			case MDIO_PORTB:
				DDRB=Copy_u8PortDirection;
    11a8:	e7 e3       	ldi	r30, 0x37	; 55
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	8b 81       	ldd	r24, Y+3	; 0x03
    11ae:	80 83       	st	Z, r24
    11b0:	0d c0       	rjmp	.+26     	; 0x11cc <MDIO_Error_State_SetPortDirection+0x8e>
				break;
			case MDIO_PORTC:
				DDRC=Copy_u8PortDirection;
    11b2:	e4 e3       	ldi	r30, 0x34	; 52
    11b4:	f0 e0       	ldi	r31, 0x00	; 0
    11b6:	8b 81       	ldd	r24, Y+3	; 0x03
    11b8:	80 83       	st	Z, r24
    11ba:	08 c0       	rjmp	.+16     	; 0x11cc <MDIO_Error_State_SetPortDirection+0x8e>
				break;	
			case MDIO_PORTD:
				DDRD=Copy_u8PortDirection;
    11bc:	e1 e3       	ldi	r30, 0x31	; 49
    11be:	f0 e0       	ldi	r31, 0x00	; 0
    11c0:	8b 81       	ldd	r24, Y+3	; 0x03
    11c2:	80 83       	st	Z, r24
    11c4:	03 c0       	rjmp	.+6      	; 0x11cc <MDIO_Error_State_SetPortDirection+0x8e>
				break;	
			default:
				LOC_Error_State_ReturnState=NOK;
    11c6:	19 82       	std	Y+1, r1	; 0x01
    11c8:	01 c0       	rjmp	.+2      	; 0x11cc <MDIO_Error_State_SetPortDirection+0x8e>
				break;
		}
	}
	else
	{
		LOC_Error_State_ReturnState=NOK;
    11ca:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_Error_State_ReturnState;
    11cc:	89 81       	ldd	r24, Y+1	; 0x01
}
    11ce:	0f 90       	pop	r0
    11d0:	0f 90       	pop	r0
    11d2:	0f 90       	pop	r0
    11d4:	0f 90       	pop	r0
    11d6:	0f 90       	pop	r0
    11d8:	cf 91       	pop	r28
    11da:	df 91       	pop	r29
    11dc:	08 95       	ret

000011de <MDIO_Error_State_SetPinValue>:
/*****************************/
/*** Set Pin Value Function***/
/*****************************/

Error_State MDIO_Error_State_SetPinValue(u8 Copy_u8PinNumber, u8 Copy_u8PortNumber, u8 Copy_u8PinValue)
{
    11de:	df 93       	push	r29
    11e0:	cf 93       	push	r28
    11e2:	00 d0       	rcall	.+0      	; 0x11e4 <MDIO_Error_State_SetPinValue+0x6>
    11e4:	00 d0       	rcall	.+0      	; 0x11e6 <MDIO_Error_State_SetPinValue+0x8>
    11e6:	00 d0       	rcall	.+0      	; 0x11e8 <MDIO_Error_State_SetPinValue+0xa>
    11e8:	cd b7       	in	r28, 0x3d	; 61
    11ea:	de b7       	in	r29, 0x3e	; 62
    11ec:	8a 83       	std	Y+2, r24	; 0x02
    11ee:	6b 83       	std	Y+3, r22	; 0x03
    11f0:	4c 83       	std	Y+4, r20	; 0x04
	Error_State LOC_Error_State_ReturnState=OK;
    11f2:	81 e0       	ldi	r24, 0x01	; 1
    11f4:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8PinNumber>=0)&&(Copy_u8PinNumber<8))
    11f6:	8a 81       	ldd	r24, Y+2	; 0x02
    11f8:	88 30       	cpi	r24, 0x08	; 8
    11fa:	08 f0       	brcs	.+2      	; 0x11fe <MDIO_Error_State_SetPinValue+0x20>
    11fc:	e8 c0       	rjmp	.+464    	; 0x13ce <MDIO_Error_State_SetPinValue+0x1f0>
	{
		switch(Copy_u8PortNumber)
    11fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1200:	28 2f       	mov	r18, r24
    1202:	30 e0       	ldi	r19, 0x00	; 0
    1204:	3e 83       	std	Y+6, r19	; 0x06
    1206:	2d 83       	std	Y+5, r18	; 0x05
    1208:	8d 81       	ldd	r24, Y+5	; 0x05
    120a:	9e 81       	ldd	r25, Y+6	; 0x06
    120c:	81 30       	cpi	r24, 0x01	; 1
    120e:	91 05       	cpc	r25, r1
    1210:	09 f4       	brne	.+2      	; 0x1214 <MDIO_Error_State_SetPinValue+0x36>
    1212:	48 c0       	rjmp	.+144    	; 0x12a4 <MDIO_Error_State_SetPinValue+0xc6>
    1214:	2d 81       	ldd	r18, Y+5	; 0x05
    1216:	3e 81       	ldd	r19, Y+6	; 0x06
    1218:	22 30       	cpi	r18, 0x02	; 2
    121a:	31 05       	cpc	r19, r1
    121c:	2c f4       	brge	.+10     	; 0x1228 <MDIO_Error_State_SetPinValue+0x4a>
    121e:	8d 81       	ldd	r24, Y+5	; 0x05
    1220:	9e 81       	ldd	r25, Y+6	; 0x06
    1222:	00 97       	sbiw	r24, 0x00	; 0
    1224:	71 f0       	breq	.+28     	; 0x1242 <MDIO_Error_State_SetPinValue+0x64>
    1226:	d1 c0       	rjmp	.+418    	; 0x13ca <MDIO_Error_State_SetPinValue+0x1ec>
    1228:	2d 81       	ldd	r18, Y+5	; 0x05
    122a:	3e 81       	ldd	r19, Y+6	; 0x06
    122c:	22 30       	cpi	r18, 0x02	; 2
    122e:	31 05       	cpc	r19, r1
    1230:	09 f4       	brne	.+2      	; 0x1234 <MDIO_Error_State_SetPinValue+0x56>
    1232:	69 c0       	rjmp	.+210    	; 0x1306 <MDIO_Error_State_SetPinValue+0x128>
    1234:	8d 81       	ldd	r24, Y+5	; 0x05
    1236:	9e 81       	ldd	r25, Y+6	; 0x06
    1238:	83 30       	cpi	r24, 0x03	; 3
    123a:	91 05       	cpc	r25, r1
    123c:	09 f4       	brne	.+2      	; 0x1240 <MDIO_Error_State_SetPinValue+0x62>
    123e:	94 c0       	rjmp	.+296    	; 0x1368 <MDIO_Error_State_SetPinValue+0x18a>
    1240:	c4 c0       	rjmp	.+392    	; 0x13ca <MDIO_Error_State_SetPinValue+0x1ec>
		{
			case MDIO_PORTA:
				if(Copy_u8PinValue==PIN_HIGH)
    1242:	8c 81       	ldd	r24, Y+4	; 0x04
    1244:	81 30       	cpi	r24, 0x01	; 1
    1246:	a1 f4       	brne	.+40     	; 0x1270 <MDIO_Error_State_SetPinValue+0x92>
				{
					SET_BIT(PORTA,Copy_u8PinNumber);
    1248:	ab e3       	ldi	r26, 0x3B	; 59
    124a:	b0 e0       	ldi	r27, 0x00	; 0
    124c:	eb e3       	ldi	r30, 0x3B	; 59
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	80 81       	ld	r24, Z
    1252:	48 2f       	mov	r20, r24
    1254:	8a 81       	ldd	r24, Y+2	; 0x02
    1256:	28 2f       	mov	r18, r24
    1258:	30 e0       	ldi	r19, 0x00	; 0
    125a:	81 e0       	ldi	r24, 0x01	; 1
    125c:	90 e0       	ldi	r25, 0x00	; 0
    125e:	02 2e       	mov	r0, r18
    1260:	02 c0       	rjmp	.+4      	; 0x1266 <MDIO_Error_State_SetPinValue+0x88>
    1262:	88 0f       	add	r24, r24
    1264:	99 1f       	adc	r25, r25
    1266:	0a 94       	dec	r0
    1268:	e2 f7       	brpl	.-8      	; 0x1262 <MDIO_Error_State_SetPinValue+0x84>
    126a:	84 2b       	or	r24, r20
    126c:	8c 93       	st	X, r24
    126e:	b0 c0       	rjmp	.+352    	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				}
				else if(Copy_u8PinValue==PIN_LOW)
    1270:	8c 81       	ldd	r24, Y+4	; 0x04
    1272:	88 23       	and	r24, r24
    1274:	a9 f4       	brne	.+42     	; 0x12a0 <MDIO_Error_State_SetPinValue+0xc2>
				{
					CLR_BIT(PORTA,Copy_u8PinNumber);
    1276:	ab e3       	ldi	r26, 0x3B	; 59
    1278:	b0 e0       	ldi	r27, 0x00	; 0
    127a:	eb e3       	ldi	r30, 0x3B	; 59
    127c:	f0 e0       	ldi	r31, 0x00	; 0
    127e:	80 81       	ld	r24, Z
    1280:	48 2f       	mov	r20, r24
    1282:	8a 81       	ldd	r24, Y+2	; 0x02
    1284:	28 2f       	mov	r18, r24
    1286:	30 e0       	ldi	r19, 0x00	; 0
    1288:	81 e0       	ldi	r24, 0x01	; 1
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	02 2e       	mov	r0, r18
    128e:	02 c0       	rjmp	.+4      	; 0x1294 <MDIO_Error_State_SetPinValue+0xb6>
    1290:	88 0f       	add	r24, r24
    1292:	99 1f       	adc	r25, r25
    1294:	0a 94       	dec	r0
    1296:	e2 f7       	brpl	.-8      	; 0x1290 <MDIO_Error_State_SetPinValue+0xb2>
    1298:	80 95       	com	r24
    129a:	84 23       	and	r24, r20
    129c:	8c 93       	st	X, r24
    129e:	98 c0       	rjmp	.+304    	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				}
				else
				{
					LOC_Error_State_ReturnState=NOK;
    12a0:	19 82       	std	Y+1, r1	; 0x01
    12a2:	96 c0       	rjmp	.+300    	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				}
				break;
			case MDIO_PORTB:
				if(Copy_u8PinValue==PIN_HIGH)
    12a4:	8c 81       	ldd	r24, Y+4	; 0x04
    12a6:	81 30       	cpi	r24, 0x01	; 1
    12a8:	a1 f4       	brne	.+40     	; 0x12d2 <MDIO_Error_State_SetPinValue+0xf4>
				{
					SET_BIT(PORTB,Copy_u8PinNumber);
    12aa:	a8 e3       	ldi	r26, 0x38	; 56
    12ac:	b0 e0       	ldi	r27, 0x00	; 0
    12ae:	e8 e3       	ldi	r30, 0x38	; 56
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	80 81       	ld	r24, Z
    12b4:	48 2f       	mov	r20, r24
    12b6:	8a 81       	ldd	r24, Y+2	; 0x02
    12b8:	28 2f       	mov	r18, r24
    12ba:	30 e0       	ldi	r19, 0x00	; 0
    12bc:	81 e0       	ldi	r24, 0x01	; 1
    12be:	90 e0       	ldi	r25, 0x00	; 0
    12c0:	02 2e       	mov	r0, r18
    12c2:	02 c0       	rjmp	.+4      	; 0x12c8 <MDIO_Error_State_SetPinValue+0xea>
    12c4:	88 0f       	add	r24, r24
    12c6:	99 1f       	adc	r25, r25
    12c8:	0a 94       	dec	r0
    12ca:	e2 f7       	brpl	.-8      	; 0x12c4 <MDIO_Error_State_SetPinValue+0xe6>
    12cc:	84 2b       	or	r24, r20
    12ce:	8c 93       	st	X, r24
    12d0:	7f c0       	rjmp	.+254    	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				}
				else if(Copy_u8PinValue==PIN_LOW)
    12d2:	8c 81       	ldd	r24, Y+4	; 0x04
    12d4:	88 23       	and	r24, r24
    12d6:	a9 f4       	brne	.+42     	; 0x1302 <MDIO_Error_State_SetPinValue+0x124>
				{
					CLR_BIT(PORTB,Copy_u8PinNumber);
    12d8:	a8 e3       	ldi	r26, 0x38	; 56
    12da:	b0 e0       	ldi	r27, 0x00	; 0
    12dc:	e8 e3       	ldi	r30, 0x38	; 56
    12de:	f0 e0       	ldi	r31, 0x00	; 0
    12e0:	80 81       	ld	r24, Z
    12e2:	48 2f       	mov	r20, r24
    12e4:	8a 81       	ldd	r24, Y+2	; 0x02
    12e6:	28 2f       	mov	r18, r24
    12e8:	30 e0       	ldi	r19, 0x00	; 0
    12ea:	81 e0       	ldi	r24, 0x01	; 1
    12ec:	90 e0       	ldi	r25, 0x00	; 0
    12ee:	02 2e       	mov	r0, r18
    12f0:	02 c0       	rjmp	.+4      	; 0x12f6 <MDIO_Error_State_SetPinValue+0x118>
    12f2:	88 0f       	add	r24, r24
    12f4:	99 1f       	adc	r25, r25
    12f6:	0a 94       	dec	r0
    12f8:	e2 f7       	brpl	.-8      	; 0x12f2 <MDIO_Error_State_SetPinValue+0x114>
    12fa:	80 95       	com	r24
    12fc:	84 23       	and	r24, r20
    12fe:	8c 93       	st	X, r24
    1300:	67 c0       	rjmp	.+206    	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				}
				else
				{
					LOC_Error_State_ReturnState=NOK;
    1302:	19 82       	std	Y+1, r1	; 0x01
    1304:	65 c0       	rjmp	.+202    	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				}
				break;
			case MDIO_PORTC:
				if(Copy_u8PinValue==PIN_HIGH)
    1306:	8c 81       	ldd	r24, Y+4	; 0x04
    1308:	81 30       	cpi	r24, 0x01	; 1
    130a:	a1 f4       	brne	.+40     	; 0x1334 <MDIO_Error_State_SetPinValue+0x156>
				{
					SET_BIT(PORTC,Copy_u8PinNumber);
    130c:	a5 e3       	ldi	r26, 0x35	; 53
    130e:	b0 e0       	ldi	r27, 0x00	; 0
    1310:	e5 e3       	ldi	r30, 0x35	; 53
    1312:	f0 e0       	ldi	r31, 0x00	; 0
    1314:	80 81       	ld	r24, Z
    1316:	48 2f       	mov	r20, r24
    1318:	8a 81       	ldd	r24, Y+2	; 0x02
    131a:	28 2f       	mov	r18, r24
    131c:	30 e0       	ldi	r19, 0x00	; 0
    131e:	81 e0       	ldi	r24, 0x01	; 1
    1320:	90 e0       	ldi	r25, 0x00	; 0
    1322:	02 2e       	mov	r0, r18
    1324:	02 c0       	rjmp	.+4      	; 0x132a <MDIO_Error_State_SetPinValue+0x14c>
    1326:	88 0f       	add	r24, r24
    1328:	99 1f       	adc	r25, r25
    132a:	0a 94       	dec	r0
    132c:	e2 f7       	brpl	.-8      	; 0x1326 <MDIO_Error_State_SetPinValue+0x148>
    132e:	84 2b       	or	r24, r20
    1330:	8c 93       	st	X, r24
    1332:	4e c0       	rjmp	.+156    	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				}
				else if(Copy_u8PinValue==PIN_LOW)
    1334:	8c 81       	ldd	r24, Y+4	; 0x04
    1336:	88 23       	and	r24, r24
    1338:	a9 f4       	brne	.+42     	; 0x1364 <MDIO_Error_State_SetPinValue+0x186>
				{
					CLR_BIT(PORTC,Copy_u8PinNumber);
    133a:	a5 e3       	ldi	r26, 0x35	; 53
    133c:	b0 e0       	ldi	r27, 0x00	; 0
    133e:	e5 e3       	ldi	r30, 0x35	; 53
    1340:	f0 e0       	ldi	r31, 0x00	; 0
    1342:	80 81       	ld	r24, Z
    1344:	48 2f       	mov	r20, r24
    1346:	8a 81       	ldd	r24, Y+2	; 0x02
    1348:	28 2f       	mov	r18, r24
    134a:	30 e0       	ldi	r19, 0x00	; 0
    134c:	81 e0       	ldi	r24, 0x01	; 1
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	02 2e       	mov	r0, r18
    1352:	02 c0       	rjmp	.+4      	; 0x1358 <MDIO_Error_State_SetPinValue+0x17a>
    1354:	88 0f       	add	r24, r24
    1356:	99 1f       	adc	r25, r25
    1358:	0a 94       	dec	r0
    135a:	e2 f7       	brpl	.-8      	; 0x1354 <MDIO_Error_State_SetPinValue+0x176>
    135c:	80 95       	com	r24
    135e:	84 23       	and	r24, r20
    1360:	8c 93       	st	X, r24
    1362:	36 c0       	rjmp	.+108    	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				}
				else
				{
					LOC_Error_State_ReturnState=NOK;
    1364:	19 82       	std	Y+1, r1	; 0x01
    1366:	34 c0       	rjmp	.+104    	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				}
				break;
			case MDIO_PORTD:
				if(Copy_u8PinValue==PIN_HIGH)
    1368:	8c 81       	ldd	r24, Y+4	; 0x04
    136a:	81 30       	cpi	r24, 0x01	; 1
    136c:	a1 f4       	brne	.+40     	; 0x1396 <MDIO_Error_State_SetPinValue+0x1b8>
				{
					SET_BIT(PORTD,Copy_u8PinNumber);
    136e:	a2 e3       	ldi	r26, 0x32	; 50
    1370:	b0 e0       	ldi	r27, 0x00	; 0
    1372:	e2 e3       	ldi	r30, 0x32	; 50
    1374:	f0 e0       	ldi	r31, 0x00	; 0
    1376:	80 81       	ld	r24, Z
    1378:	48 2f       	mov	r20, r24
    137a:	8a 81       	ldd	r24, Y+2	; 0x02
    137c:	28 2f       	mov	r18, r24
    137e:	30 e0       	ldi	r19, 0x00	; 0
    1380:	81 e0       	ldi	r24, 0x01	; 1
    1382:	90 e0       	ldi	r25, 0x00	; 0
    1384:	02 2e       	mov	r0, r18
    1386:	02 c0       	rjmp	.+4      	; 0x138c <MDIO_Error_State_SetPinValue+0x1ae>
    1388:	88 0f       	add	r24, r24
    138a:	99 1f       	adc	r25, r25
    138c:	0a 94       	dec	r0
    138e:	e2 f7       	brpl	.-8      	; 0x1388 <MDIO_Error_State_SetPinValue+0x1aa>
    1390:	84 2b       	or	r24, r20
    1392:	8c 93       	st	X, r24
    1394:	1d c0       	rjmp	.+58     	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				}
				else if(Copy_u8PinValue==PIN_LOW)
    1396:	8c 81       	ldd	r24, Y+4	; 0x04
    1398:	88 23       	and	r24, r24
    139a:	a9 f4       	brne	.+42     	; 0x13c6 <MDIO_Error_State_SetPinValue+0x1e8>
				{
					CLR_BIT(PORTD,Copy_u8PinNumber);
    139c:	a2 e3       	ldi	r26, 0x32	; 50
    139e:	b0 e0       	ldi	r27, 0x00	; 0
    13a0:	e2 e3       	ldi	r30, 0x32	; 50
    13a2:	f0 e0       	ldi	r31, 0x00	; 0
    13a4:	80 81       	ld	r24, Z
    13a6:	48 2f       	mov	r20, r24
    13a8:	8a 81       	ldd	r24, Y+2	; 0x02
    13aa:	28 2f       	mov	r18, r24
    13ac:	30 e0       	ldi	r19, 0x00	; 0
    13ae:	81 e0       	ldi	r24, 0x01	; 1
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	02 2e       	mov	r0, r18
    13b4:	02 c0       	rjmp	.+4      	; 0x13ba <MDIO_Error_State_SetPinValue+0x1dc>
    13b6:	88 0f       	add	r24, r24
    13b8:	99 1f       	adc	r25, r25
    13ba:	0a 94       	dec	r0
    13bc:	e2 f7       	brpl	.-8      	; 0x13b6 <MDIO_Error_State_SetPinValue+0x1d8>
    13be:	80 95       	com	r24
    13c0:	84 23       	and	r24, r20
    13c2:	8c 93       	st	X, r24
    13c4:	05 c0       	rjmp	.+10     	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				}
				else
				{
					LOC_Error_State_ReturnState=NOK;
    13c6:	19 82       	std	Y+1, r1	; 0x01
    13c8:	03 c0       	rjmp	.+6      	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				}
				break;
			default:
				LOC_Error_State_ReturnState=NOK;
    13ca:	19 82       	std	Y+1, r1	; 0x01
    13cc:	01 c0       	rjmp	.+2      	; 0x13d0 <MDIO_Error_State_SetPinValue+0x1f2>
				break;
		}
	}
	else
	{
		LOC_Error_State_ReturnState=NOK;
    13ce:	19 82       	std	Y+1, r1	; 0x01
	}
	
	return LOC_Error_State_ReturnState;
    13d0:	89 81       	ldd	r24, Y+1	; 0x01
}
    13d2:	26 96       	adiw	r28, 0x06	; 6
    13d4:	0f b6       	in	r0, 0x3f	; 63
    13d6:	f8 94       	cli
    13d8:	de bf       	out	0x3e, r29	; 62
    13da:	0f be       	out	0x3f, r0	; 63
    13dc:	cd bf       	out	0x3d, r28	; 61
    13de:	cf 91       	pop	r28
    13e0:	df 91       	pop	r29
    13e2:	08 95       	ret

000013e4 <MDIO_Error_State_SetPortValue>:
/**********************************/
/***** Set Port Value Function ****/
/**********************************/

Error_State MDIO_Error_State_SetPortValue(u8 Copy_u8PortNumber, u8 Copy_u8PortValue)
{
    13e4:	df 93       	push	r29
    13e6:	cf 93       	push	r28
    13e8:	00 d0       	rcall	.+0      	; 0x13ea <MDIO_Error_State_SetPortValue+0x6>
    13ea:	00 d0       	rcall	.+0      	; 0x13ec <MDIO_Error_State_SetPortValue+0x8>
    13ec:	0f 92       	push	r0
    13ee:	cd b7       	in	r28, 0x3d	; 61
    13f0:	de b7       	in	r29, 0x3e	; 62
    13f2:	8a 83       	std	Y+2, r24	; 0x02
    13f4:	6b 83       	std	Y+3, r22	; 0x03
	Error_State LOC_Error_State_ReturnState=OK;
    13f6:	81 e0       	ldi	r24, 0x01	; 1
    13f8:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8PortValue>=0)&&(Copy_u8PortValue<=255))
	{
		switch(Copy_u8PortNumber)
    13fa:	8a 81       	ldd	r24, Y+2	; 0x02
    13fc:	28 2f       	mov	r18, r24
    13fe:	30 e0       	ldi	r19, 0x00	; 0
    1400:	3d 83       	std	Y+5, r19	; 0x05
    1402:	2c 83       	std	Y+4, r18	; 0x04
    1404:	8c 81       	ldd	r24, Y+4	; 0x04
    1406:	9d 81       	ldd	r25, Y+5	; 0x05
    1408:	81 30       	cpi	r24, 0x01	; 1
    140a:	91 05       	cpc	r25, r1
    140c:	d1 f0       	breq	.+52     	; 0x1442 <MDIO_Error_State_SetPortValue+0x5e>
    140e:	2c 81       	ldd	r18, Y+4	; 0x04
    1410:	3d 81       	ldd	r19, Y+5	; 0x05
    1412:	22 30       	cpi	r18, 0x02	; 2
    1414:	31 05       	cpc	r19, r1
    1416:	2c f4       	brge	.+10     	; 0x1422 <MDIO_Error_State_SetPortValue+0x3e>
    1418:	8c 81       	ldd	r24, Y+4	; 0x04
    141a:	9d 81       	ldd	r25, Y+5	; 0x05
    141c:	00 97       	sbiw	r24, 0x00	; 0
    141e:	61 f0       	breq	.+24     	; 0x1438 <MDIO_Error_State_SetPortValue+0x54>
    1420:	1f c0       	rjmp	.+62     	; 0x1460 <MDIO_Error_State_SetPortValue+0x7c>
    1422:	2c 81       	ldd	r18, Y+4	; 0x04
    1424:	3d 81       	ldd	r19, Y+5	; 0x05
    1426:	22 30       	cpi	r18, 0x02	; 2
    1428:	31 05       	cpc	r19, r1
    142a:	81 f0       	breq	.+32     	; 0x144c <MDIO_Error_State_SetPortValue+0x68>
    142c:	8c 81       	ldd	r24, Y+4	; 0x04
    142e:	9d 81       	ldd	r25, Y+5	; 0x05
    1430:	83 30       	cpi	r24, 0x03	; 3
    1432:	91 05       	cpc	r25, r1
    1434:	81 f0       	breq	.+32     	; 0x1456 <MDIO_Error_State_SetPortValue+0x72>
    1436:	14 c0       	rjmp	.+40     	; 0x1460 <MDIO_Error_State_SetPortValue+0x7c>
		{
			case MDIO_PORTA:
					PORTA=Copy_u8PortValue;
    1438:	eb e3       	ldi	r30, 0x3B	; 59
    143a:	f0 e0       	ldi	r31, 0x00	; 0
    143c:	8b 81       	ldd	r24, Y+3	; 0x03
    143e:	80 83       	st	Z, r24
    1440:	10 c0       	rjmp	.+32     	; 0x1462 <MDIO_Error_State_SetPortValue+0x7e>
				break;
			case MDIO_PORTB:
					PORTB=Copy_u8PortValue;
    1442:	e8 e3       	ldi	r30, 0x38	; 56
    1444:	f0 e0       	ldi	r31, 0x00	; 0
    1446:	8b 81       	ldd	r24, Y+3	; 0x03
    1448:	80 83       	st	Z, r24
    144a:	0b c0       	rjmp	.+22     	; 0x1462 <MDIO_Error_State_SetPortValue+0x7e>
				break;
			case MDIO_PORTC:
					PORTC=Copy_u8PortValue;
    144c:	e5 e3       	ldi	r30, 0x35	; 53
    144e:	f0 e0       	ldi	r31, 0x00	; 0
    1450:	8b 81       	ldd	r24, Y+3	; 0x03
    1452:	80 83       	st	Z, r24
    1454:	06 c0       	rjmp	.+12     	; 0x1462 <MDIO_Error_State_SetPortValue+0x7e>
				break;
			case MDIO_PORTD:
					PORTD=Copy_u8PortValue;
    1456:	e2 e3       	ldi	r30, 0x32	; 50
    1458:	f0 e0       	ldi	r31, 0x00	; 0
    145a:	8b 81       	ldd	r24, Y+3	; 0x03
    145c:	80 83       	st	Z, r24
    145e:	01 c0       	rjmp	.+2      	; 0x1462 <MDIO_Error_State_SetPortValue+0x7e>
				break;
			
			default:
				LOC_Error_State_ReturnState=NOK;
    1460:	19 82       	std	Y+1, r1	; 0x01
	else
	{
		LOC_Error_State_ReturnState=NOK;
	}
	
	return LOC_Error_State_ReturnState;
    1462:	89 81       	ldd	r24, Y+1	; 0x01
}
    1464:	0f 90       	pop	r0
    1466:	0f 90       	pop	r0
    1468:	0f 90       	pop	r0
    146a:	0f 90       	pop	r0
    146c:	0f 90       	pop	r0
    146e:	cf 91       	pop	r28
    1470:	df 91       	pop	r29
    1472:	08 95       	ret

00001474 <MDIO_Error_State_GetPinValue>:

/**********************************/
/****** Get Pin Value Function ****/
/**********************************/
Error_State MDIO_Error_State_GetPinValue(u8 Copy_u8PinNumber, u8 Copy_u8PortNumber, u8* P_u8PinValue)
{
    1474:	df 93       	push	r29
    1476:	cf 93       	push	r28
    1478:	cd b7       	in	r28, 0x3d	; 61
    147a:	de b7       	in	r29, 0x3e	; 62
    147c:	27 97       	sbiw	r28, 0x07	; 7
    147e:	0f b6       	in	r0, 0x3f	; 63
    1480:	f8 94       	cli
    1482:	de bf       	out	0x3e, r29	; 62
    1484:	0f be       	out	0x3f, r0	; 63
    1486:	cd bf       	out	0x3d, r28	; 61
    1488:	8a 83       	std	Y+2, r24	; 0x02
    148a:	6b 83       	std	Y+3, r22	; 0x03
    148c:	5d 83       	std	Y+5, r21	; 0x05
    148e:	4c 83       	std	Y+4, r20	; 0x04
	Error_State LOC_Error_State_ReturnState=OK;
    1490:	81 e0       	ldi	r24, 0x01	; 1
    1492:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8PinNumber>=0)&&(Copy_u8PinNumber<8))
    1494:	8a 81       	ldd	r24, Y+2	; 0x02
    1496:	88 30       	cpi	r24, 0x08	; 8
    1498:	08 f0       	brcs	.+2      	; 0x149c <MDIO_Error_State_GetPinValue+0x28>
    149a:	73 c0       	rjmp	.+230    	; 0x1582 <MDIO_Error_State_GetPinValue+0x10e>
	{	
		switch(Copy_u8PortNumber)
    149c:	8b 81       	ldd	r24, Y+3	; 0x03
    149e:	28 2f       	mov	r18, r24
    14a0:	30 e0       	ldi	r19, 0x00	; 0
    14a2:	3f 83       	std	Y+7, r19	; 0x07
    14a4:	2e 83       	std	Y+6, r18	; 0x06
    14a6:	4e 81       	ldd	r20, Y+6	; 0x06
    14a8:	5f 81       	ldd	r21, Y+7	; 0x07
    14aa:	41 30       	cpi	r20, 0x01	; 1
    14ac:	51 05       	cpc	r21, r1
    14ae:	59 f1       	breq	.+86     	; 0x1506 <MDIO_Error_State_GetPinValue+0x92>
    14b0:	8e 81       	ldd	r24, Y+6	; 0x06
    14b2:	9f 81       	ldd	r25, Y+7	; 0x07
    14b4:	82 30       	cpi	r24, 0x02	; 2
    14b6:	91 05       	cpc	r25, r1
    14b8:	34 f4       	brge	.+12     	; 0x14c6 <MDIO_Error_State_GetPinValue+0x52>
    14ba:	2e 81       	ldd	r18, Y+6	; 0x06
    14bc:	3f 81       	ldd	r19, Y+7	; 0x07
    14be:	21 15       	cp	r18, r1
    14c0:	31 05       	cpc	r19, r1
    14c2:	69 f0       	breq	.+26     	; 0x14de <MDIO_Error_State_GetPinValue+0x6a>
    14c4:	5c c0       	rjmp	.+184    	; 0x157e <MDIO_Error_State_GetPinValue+0x10a>
    14c6:	4e 81       	ldd	r20, Y+6	; 0x06
    14c8:	5f 81       	ldd	r21, Y+7	; 0x07
    14ca:	42 30       	cpi	r20, 0x02	; 2
    14cc:	51 05       	cpc	r21, r1
    14ce:	79 f1       	breq	.+94     	; 0x152e <MDIO_Error_State_GetPinValue+0xba>
    14d0:	8e 81       	ldd	r24, Y+6	; 0x06
    14d2:	9f 81       	ldd	r25, Y+7	; 0x07
    14d4:	83 30       	cpi	r24, 0x03	; 3
    14d6:	91 05       	cpc	r25, r1
    14d8:	09 f4       	brne	.+2      	; 0x14dc <MDIO_Error_State_GetPinValue+0x68>
    14da:	3d c0       	rjmp	.+122    	; 0x1556 <MDIO_Error_State_GetPinValue+0xe2>
    14dc:	50 c0       	rjmp	.+160    	; 0x157e <MDIO_Error_State_GetPinValue+0x10a>
		{

			case MDIO_PORTA:
				* P_u8PinValue=GET_BIT(PINA,Copy_u8PinNumber);
    14de:	e9 e3       	ldi	r30, 0x39	; 57
    14e0:	f0 e0       	ldi	r31, 0x00	; 0
    14e2:	80 81       	ld	r24, Z
    14e4:	28 2f       	mov	r18, r24
    14e6:	30 e0       	ldi	r19, 0x00	; 0
    14e8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ea:	88 2f       	mov	r24, r24
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	a9 01       	movw	r20, r18
    14f0:	02 c0       	rjmp	.+4      	; 0x14f6 <MDIO_Error_State_GetPinValue+0x82>
    14f2:	55 95       	asr	r21
    14f4:	47 95       	ror	r20
    14f6:	8a 95       	dec	r24
    14f8:	e2 f7       	brpl	.-8      	; 0x14f2 <MDIO_Error_State_GetPinValue+0x7e>
    14fa:	ca 01       	movw	r24, r20
    14fc:	81 70       	andi	r24, 0x01	; 1
    14fe:	ec 81       	ldd	r30, Y+4	; 0x04
    1500:	fd 81       	ldd	r31, Y+5	; 0x05
    1502:	80 83       	st	Z, r24
    1504:	3f c0       	rjmp	.+126    	; 0x1584 <MDIO_Error_State_GetPinValue+0x110>
				break;
			case MDIO_PORTB:
				* P_u8PinValue=GET_BIT(PINB,Copy_u8PinNumber);
    1506:	e6 e3       	ldi	r30, 0x36	; 54
    1508:	f0 e0       	ldi	r31, 0x00	; 0
    150a:	80 81       	ld	r24, Z
    150c:	28 2f       	mov	r18, r24
    150e:	30 e0       	ldi	r19, 0x00	; 0
    1510:	8a 81       	ldd	r24, Y+2	; 0x02
    1512:	88 2f       	mov	r24, r24
    1514:	90 e0       	ldi	r25, 0x00	; 0
    1516:	a9 01       	movw	r20, r18
    1518:	02 c0       	rjmp	.+4      	; 0x151e <MDIO_Error_State_GetPinValue+0xaa>
    151a:	55 95       	asr	r21
    151c:	47 95       	ror	r20
    151e:	8a 95       	dec	r24
    1520:	e2 f7       	brpl	.-8      	; 0x151a <MDIO_Error_State_GetPinValue+0xa6>
    1522:	ca 01       	movw	r24, r20
    1524:	81 70       	andi	r24, 0x01	; 1
    1526:	ec 81       	ldd	r30, Y+4	; 0x04
    1528:	fd 81       	ldd	r31, Y+5	; 0x05
    152a:	80 83       	st	Z, r24
    152c:	2b c0       	rjmp	.+86     	; 0x1584 <MDIO_Error_State_GetPinValue+0x110>
				break;
			case MDIO_PORTC:
				* P_u8PinValue=GET_BIT(PINC,Copy_u8PinNumber);
    152e:	e3 e3       	ldi	r30, 0x33	; 51
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	80 81       	ld	r24, Z
    1534:	28 2f       	mov	r18, r24
    1536:	30 e0       	ldi	r19, 0x00	; 0
    1538:	8a 81       	ldd	r24, Y+2	; 0x02
    153a:	88 2f       	mov	r24, r24
    153c:	90 e0       	ldi	r25, 0x00	; 0
    153e:	a9 01       	movw	r20, r18
    1540:	02 c0       	rjmp	.+4      	; 0x1546 <MDIO_Error_State_GetPinValue+0xd2>
    1542:	55 95       	asr	r21
    1544:	47 95       	ror	r20
    1546:	8a 95       	dec	r24
    1548:	e2 f7       	brpl	.-8      	; 0x1542 <MDIO_Error_State_GetPinValue+0xce>
    154a:	ca 01       	movw	r24, r20
    154c:	81 70       	andi	r24, 0x01	; 1
    154e:	ec 81       	ldd	r30, Y+4	; 0x04
    1550:	fd 81       	ldd	r31, Y+5	; 0x05
    1552:	80 83       	st	Z, r24
    1554:	17 c0       	rjmp	.+46     	; 0x1584 <MDIO_Error_State_GetPinValue+0x110>
				break;
			case MDIO_PORTD:
				* P_u8PinValue=GET_BIT(PIND,Copy_u8PinNumber);
    1556:	e0 e3       	ldi	r30, 0x30	; 48
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	28 2f       	mov	r18, r24
    155e:	30 e0       	ldi	r19, 0x00	; 0
    1560:	8a 81       	ldd	r24, Y+2	; 0x02
    1562:	88 2f       	mov	r24, r24
    1564:	90 e0       	ldi	r25, 0x00	; 0
    1566:	a9 01       	movw	r20, r18
    1568:	02 c0       	rjmp	.+4      	; 0x156e <MDIO_Error_State_GetPinValue+0xfa>
    156a:	55 95       	asr	r21
    156c:	47 95       	ror	r20
    156e:	8a 95       	dec	r24
    1570:	e2 f7       	brpl	.-8      	; 0x156a <MDIO_Error_State_GetPinValue+0xf6>
    1572:	ca 01       	movw	r24, r20
    1574:	81 70       	andi	r24, 0x01	; 1
    1576:	ec 81       	ldd	r30, Y+4	; 0x04
    1578:	fd 81       	ldd	r31, Y+5	; 0x05
    157a:	80 83       	st	Z, r24
    157c:	03 c0       	rjmp	.+6      	; 0x1584 <MDIO_Error_State_GetPinValue+0x110>
				break;
			default:
				LOC_Error_State_ReturnState=NOK;
    157e:	19 82       	std	Y+1, r1	; 0x01
    1580:	01 c0       	rjmp	.+2      	; 0x1584 <MDIO_Error_State_GetPinValue+0x110>
				break;
		}
	}
	else
	{
		LOC_Error_State_ReturnState=NOK;
    1582:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_Error_State_ReturnState;
    1584:	89 81       	ldd	r24, Y+1	; 0x01
}
    1586:	27 96       	adiw	r28, 0x07	; 7
    1588:	0f b6       	in	r0, 0x3f	; 63
    158a:	f8 94       	cli
    158c:	de bf       	out	0x3e, r29	; 62
    158e:	0f be       	out	0x3f, r0	; 63
    1590:	cd bf       	out	0x3d, r28	; 61
    1592:	cf 91       	pop	r28
    1594:	df 91       	pop	r29
    1596:	08 95       	ret

00001598 <MDIO_Error_State_TogglePinValue>:

/**********************************/
/**** Toggle Pin Value Function ***/
/**********************************/
Error_State MDIO_Error_State_TogglePinValue(u8 Copy_u8PinNumber, u8 Copy_u8PortNumber)
{
    1598:	df 93       	push	r29
    159a:	cf 93       	push	r28
    159c:	00 d0       	rcall	.+0      	; 0x159e <MDIO_Error_State_TogglePinValue+0x6>
    159e:	00 d0       	rcall	.+0      	; 0x15a0 <MDIO_Error_State_TogglePinValue+0x8>
    15a0:	0f 92       	push	r0
    15a2:	cd b7       	in	r28, 0x3d	; 61
    15a4:	de b7       	in	r29, 0x3e	; 62
    15a6:	8a 83       	std	Y+2, r24	; 0x02
    15a8:	6b 83       	std	Y+3, r22	; 0x03
	Error_State LOC_Error_State_ReturnState=OK;
    15aa:	81 e0       	ldi	r24, 0x01	; 1
    15ac:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8PinNumber>=0)&&(Copy_u8PinNumber<8))
    15ae:	8a 81       	ldd	r24, Y+2	; 0x02
    15b0:	88 30       	cpi	r24, 0x08	; 8
    15b2:	08 f0       	brcs	.+2      	; 0x15b6 <MDIO_Error_State_TogglePinValue+0x1e>
    15b4:	71 c0       	rjmp	.+226    	; 0x1698 <MDIO_Error_State_TogglePinValue+0x100>
	{	
		switch(Copy_u8PortNumber)
    15b6:	8b 81       	ldd	r24, Y+3	; 0x03
    15b8:	28 2f       	mov	r18, r24
    15ba:	30 e0       	ldi	r19, 0x00	; 0
    15bc:	3d 83       	std	Y+5, r19	; 0x05
    15be:	2c 83       	std	Y+4, r18	; 0x04
    15c0:	8c 81       	ldd	r24, Y+4	; 0x04
    15c2:	9d 81       	ldd	r25, Y+5	; 0x05
    15c4:	81 30       	cpi	r24, 0x01	; 1
    15c6:	91 05       	cpc	r25, r1
    15c8:	49 f1       	breq	.+82     	; 0x161c <MDIO_Error_State_TogglePinValue+0x84>
    15ca:	2c 81       	ldd	r18, Y+4	; 0x04
    15cc:	3d 81       	ldd	r19, Y+5	; 0x05
    15ce:	22 30       	cpi	r18, 0x02	; 2
    15d0:	31 05       	cpc	r19, r1
    15d2:	2c f4       	brge	.+10     	; 0x15de <MDIO_Error_State_TogglePinValue+0x46>
    15d4:	8c 81       	ldd	r24, Y+4	; 0x04
    15d6:	9d 81       	ldd	r25, Y+5	; 0x05
    15d8:	00 97       	sbiw	r24, 0x00	; 0
    15da:	61 f0       	breq	.+24     	; 0x15f4 <MDIO_Error_State_TogglePinValue+0x5c>
    15dc:	5b c0       	rjmp	.+182    	; 0x1694 <MDIO_Error_State_TogglePinValue+0xfc>
    15de:	2c 81       	ldd	r18, Y+4	; 0x04
    15e0:	3d 81       	ldd	r19, Y+5	; 0x05
    15e2:	22 30       	cpi	r18, 0x02	; 2
    15e4:	31 05       	cpc	r19, r1
    15e6:	71 f1       	breq	.+92     	; 0x1644 <MDIO_Error_State_TogglePinValue+0xac>
    15e8:	8c 81       	ldd	r24, Y+4	; 0x04
    15ea:	9d 81       	ldd	r25, Y+5	; 0x05
    15ec:	83 30       	cpi	r24, 0x03	; 3
    15ee:	91 05       	cpc	r25, r1
    15f0:	e9 f1       	breq	.+122    	; 0x166c <MDIO_Error_State_TogglePinValue+0xd4>
    15f2:	50 c0       	rjmp	.+160    	; 0x1694 <MDIO_Error_State_TogglePinValue+0xfc>
		{
			case MDIO_PORTA:
				TOGGLE_BIT(PORTA, Copy_u8PinNumber);
    15f4:	ab e3       	ldi	r26, 0x3B	; 59
    15f6:	b0 e0       	ldi	r27, 0x00	; 0
    15f8:	eb e3       	ldi	r30, 0x3B	; 59
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	80 81       	ld	r24, Z
    15fe:	48 2f       	mov	r20, r24
    1600:	8a 81       	ldd	r24, Y+2	; 0x02
    1602:	28 2f       	mov	r18, r24
    1604:	30 e0       	ldi	r19, 0x00	; 0
    1606:	81 e0       	ldi	r24, 0x01	; 1
    1608:	90 e0       	ldi	r25, 0x00	; 0
    160a:	02 2e       	mov	r0, r18
    160c:	02 c0       	rjmp	.+4      	; 0x1612 <MDIO_Error_State_TogglePinValue+0x7a>
    160e:	88 0f       	add	r24, r24
    1610:	99 1f       	adc	r25, r25
    1612:	0a 94       	dec	r0
    1614:	e2 f7       	brpl	.-8      	; 0x160e <MDIO_Error_State_TogglePinValue+0x76>
    1616:	84 27       	eor	r24, r20
    1618:	8c 93       	st	X, r24
    161a:	3f c0       	rjmp	.+126    	; 0x169a <MDIO_Error_State_TogglePinValue+0x102>
				break;
			case MDIO_PORTB:
				TOGGLE_BIT(PORTD, Copy_u8PinNumber);
    161c:	a2 e3       	ldi	r26, 0x32	; 50
    161e:	b0 e0       	ldi	r27, 0x00	; 0
    1620:	e2 e3       	ldi	r30, 0x32	; 50
    1622:	f0 e0       	ldi	r31, 0x00	; 0
    1624:	80 81       	ld	r24, Z
    1626:	48 2f       	mov	r20, r24
    1628:	8a 81       	ldd	r24, Y+2	; 0x02
    162a:	28 2f       	mov	r18, r24
    162c:	30 e0       	ldi	r19, 0x00	; 0
    162e:	81 e0       	ldi	r24, 0x01	; 1
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	02 2e       	mov	r0, r18
    1634:	02 c0       	rjmp	.+4      	; 0x163a <MDIO_Error_State_TogglePinValue+0xa2>
    1636:	88 0f       	add	r24, r24
    1638:	99 1f       	adc	r25, r25
    163a:	0a 94       	dec	r0
    163c:	e2 f7       	brpl	.-8      	; 0x1636 <MDIO_Error_State_TogglePinValue+0x9e>
    163e:	84 27       	eor	r24, r20
    1640:	8c 93       	st	X, r24
    1642:	2b c0       	rjmp	.+86     	; 0x169a <MDIO_Error_State_TogglePinValue+0x102>
				break;
			case MDIO_PORTC:
				TOGGLE_BIT(PORTC, Copy_u8PinNumber);
    1644:	a5 e3       	ldi	r26, 0x35	; 53
    1646:	b0 e0       	ldi	r27, 0x00	; 0
    1648:	e5 e3       	ldi	r30, 0x35	; 53
    164a:	f0 e0       	ldi	r31, 0x00	; 0
    164c:	80 81       	ld	r24, Z
    164e:	48 2f       	mov	r20, r24
    1650:	8a 81       	ldd	r24, Y+2	; 0x02
    1652:	28 2f       	mov	r18, r24
    1654:	30 e0       	ldi	r19, 0x00	; 0
    1656:	81 e0       	ldi	r24, 0x01	; 1
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	02 2e       	mov	r0, r18
    165c:	02 c0       	rjmp	.+4      	; 0x1662 <MDIO_Error_State_TogglePinValue+0xca>
    165e:	88 0f       	add	r24, r24
    1660:	99 1f       	adc	r25, r25
    1662:	0a 94       	dec	r0
    1664:	e2 f7       	brpl	.-8      	; 0x165e <MDIO_Error_State_TogglePinValue+0xc6>
    1666:	84 27       	eor	r24, r20
    1668:	8c 93       	st	X, r24
    166a:	17 c0       	rjmp	.+46     	; 0x169a <MDIO_Error_State_TogglePinValue+0x102>
				break;
			case MDIO_PORTD:
				TOGGLE_BIT(PORTD, Copy_u8PinNumber);
    166c:	a2 e3       	ldi	r26, 0x32	; 50
    166e:	b0 e0       	ldi	r27, 0x00	; 0
    1670:	e2 e3       	ldi	r30, 0x32	; 50
    1672:	f0 e0       	ldi	r31, 0x00	; 0
    1674:	80 81       	ld	r24, Z
    1676:	48 2f       	mov	r20, r24
    1678:	8a 81       	ldd	r24, Y+2	; 0x02
    167a:	28 2f       	mov	r18, r24
    167c:	30 e0       	ldi	r19, 0x00	; 0
    167e:	81 e0       	ldi	r24, 0x01	; 1
    1680:	90 e0       	ldi	r25, 0x00	; 0
    1682:	02 2e       	mov	r0, r18
    1684:	02 c0       	rjmp	.+4      	; 0x168a <MDIO_Error_State_TogglePinValue+0xf2>
    1686:	88 0f       	add	r24, r24
    1688:	99 1f       	adc	r25, r25
    168a:	0a 94       	dec	r0
    168c:	e2 f7       	brpl	.-8      	; 0x1686 <MDIO_Error_State_TogglePinValue+0xee>
    168e:	84 27       	eor	r24, r20
    1690:	8c 93       	st	X, r24
    1692:	03 c0       	rjmp	.+6      	; 0x169a <MDIO_Error_State_TogglePinValue+0x102>
				break;
			default:
				LOC_Error_State_ReturnState=NOK;
    1694:	19 82       	std	Y+1, r1	; 0x01
    1696:	01 c0       	rjmp	.+2      	; 0x169a <MDIO_Error_State_TogglePinValue+0x102>
				break;
		}
	}
	else
	{
		LOC_Error_State_ReturnState=NOK;
    1698:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_Error_State_ReturnState;	
    169a:	89 81       	ldd	r24, Y+1	; 0x01
}
    169c:	0f 90       	pop	r0
    169e:	0f 90       	pop	r0
    16a0:	0f 90       	pop	r0
    16a2:	0f 90       	pop	r0
    16a4:	0f 90       	pop	r0
    16a6:	cf 91       	pop	r28
    16a8:	df 91       	pop	r29
    16aa:	08 95       	ret

000016ac <MDIO_Vid_PullUpResistor>:
/*************************************/
/**Activate Pull-Up Resistor Function*/
/*************************************/

void MDIO_Vid_PullUpResistor(u8 Copy_u8PinNumber, u8 Copy_u8PortNumber)
{
    16ac:	df 93       	push	r29
    16ae:	cf 93       	push	r28
    16b0:	00 d0       	rcall	.+0      	; 0x16b2 <MDIO_Vid_PullUpResistor+0x6>
    16b2:	cd b7       	in	r28, 0x3d	; 61
    16b4:	de b7       	in	r29, 0x3e	; 62
    16b6:	89 83       	std	Y+1, r24	; 0x01
    16b8:	6a 83       	std	Y+2, r22	; 0x02
	MDIO_Error_State_SetPinDirection(Copy_u8PinNumber,Copy_u8PortNumber,PIN_INPUT);
    16ba:	89 81       	ldd	r24, Y+1	; 0x01
    16bc:	6a 81       	ldd	r22, Y+2	; 0x02
    16be:	40 e0       	ldi	r20, 0x00	; 0
    16c0:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinValue(Copy_u8PinNumber,Copy_u8PortNumber,PIN_HIGH);
    16c4:	89 81       	ldd	r24, Y+1	; 0x01
    16c6:	6a 81       	ldd	r22, Y+2	; 0x02
    16c8:	41 e0       	ldi	r20, 0x01	; 1
    16ca:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
}
    16ce:	0f 90       	pop	r0
    16d0:	0f 90       	pop	r0
    16d2:	cf 91       	pop	r28
    16d4:	df 91       	pop	r29
    16d6:	08 95       	ret

000016d8 <MDIO_Error_State_SetNibbleDirection>:

/**********************************/
/***Set NIBBLE Direction Function**/
/**********************************/
Error_State MDIO_Error_State_SetNibbleDirection(u8 Copy_u8PortNumber, u8 Copy_u8NibbleDirection)
{
    16d8:	df 93       	push	r29
    16da:	cf 93       	push	r28
    16dc:	00 d0       	rcall	.+0      	; 0x16de <MDIO_Error_State_SetNibbleDirection+0x6>
    16de:	00 d0       	rcall	.+0      	; 0x16e0 <MDIO_Error_State_SetNibbleDirection+0x8>
    16e0:	0f 92       	push	r0
    16e2:	cd b7       	in	r28, 0x3d	; 61
    16e4:	de b7       	in	r29, 0x3e	; 62
    16e6:	8a 83       	std	Y+2, r24	; 0x02
    16e8:	6b 83       	std	Y+3, r22	; 0x03
	Error_State LOC_Error_State_ReturnState=OK;
    16ea:	81 e0       	ldi	r24, 0x01	; 1
    16ec:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8NibbleDirection==MOST_NIBBLE_OUTPUT)||(Copy_u8NibbleDirection==LEAST_NIBBLE_OUTPUT)||(Copy_u8NibbleDirection==MOST_NIBBLE_INPUT)||(Copy_u8NibbleDirection==LEAST_NIBBLE_HIGH))
    16ee:	8b 81       	ldd	r24, Y+3	; 0x03
    16f0:	80 3f       	cpi	r24, 0xF0	; 240
    16f2:	51 f0       	breq	.+20     	; 0x1708 <MDIO_Error_State_SetNibbleDirection+0x30>
    16f4:	8b 81       	ldd	r24, Y+3	; 0x03
    16f6:	8f 30       	cpi	r24, 0x0F	; 15
    16f8:	39 f0       	breq	.+14     	; 0x1708 <MDIO_Error_State_SetNibbleDirection+0x30>
    16fa:	8b 81       	ldd	r24, Y+3	; 0x03
    16fc:	8f 30       	cpi	r24, 0x0F	; 15
    16fe:	21 f0       	breq	.+8      	; 0x1708 <MDIO_Error_State_SetNibbleDirection+0x30>
    1700:	8b 81       	ldd	r24, Y+3	; 0x03
    1702:	8f 30       	cpi	r24, 0x0F	; 15
    1704:	09 f0       	breq	.+2      	; 0x1708 <MDIO_Error_State_SetNibbleDirection+0x30>
    1706:	dc c0       	rjmp	.+440    	; 0x18c0 <MDIO_Error_State_SetNibbleDirection+0x1e8>
	{
		switch(Copy_u8PortNumber)
    1708:	8a 81       	ldd	r24, Y+2	; 0x02
    170a:	28 2f       	mov	r18, r24
    170c:	30 e0       	ldi	r19, 0x00	; 0
    170e:	3d 83       	std	Y+5, r19	; 0x05
    1710:	2c 83       	std	Y+4, r18	; 0x04
    1712:	8c 81       	ldd	r24, Y+4	; 0x04
    1714:	9d 81       	ldd	r25, Y+5	; 0x05
    1716:	81 30       	cpi	r24, 0x01	; 1
    1718:	91 05       	cpc	r25, r1
    171a:	09 f4       	brne	.+2      	; 0x171e <MDIO_Error_State_SetNibbleDirection+0x46>
    171c:	45 c0       	rjmp	.+138    	; 0x17a8 <MDIO_Error_State_SetNibbleDirection+0xd0>
    171e:	2c 81       	ldd	r18, Y+4	; 0x04
    1720:	3d 81       	ldd	r19, Y+5	; 0x05
    1722:	22 30       	cpi	r18, 0x02	; 2
    1724:	31 05       	cpc	r19, r1
    1726:	2c f4       	brge	.+10     	; 0x1732 <MDIO_Error_State_SetNibbleDirection+0x5a>
    1728:	8c 81       	ldd	r24, Y+4	; 0x04
    172a:	9d 81       	ldd	r25, Y+5	; 0x05
    172c:	00 97       	sbiw	r24, 0x00	; 0
    172e:	71 f0       	breq	.+28     	; 0x174c <MDIO_Error_State_SetNibbleDirection+0x74>
    1730:	c5 c0       	rjmp	.+394    	; 0x18bc <MDIO_Error_State_SetNibbleDirection+0x1e4>
    1732:	2c 81       	ldd	r18, Y+4	; 0x04
    1734:	3d 81       	ldd	r19, Y+5	; 0x05
    1736:	22 30       	cpi	r18, 0x02	; 2
    1738:	31 05       	cpc	r19, r1
    173a:	09 f4       	brne	.+2      	; 0x173e <MDIO_Error_State_SetNibbleDirection+0x66>
    173c:	63 c0       	rjmp	.+198    	; 0x1804 <MDIO_Error_State_SetNibbleDirection+0x12c>
    173e:	8c 81       	ldd	r24, Y+4	; 0x04
    1740:	9d 81       	ldd	r25, Y+5	; 0x05
    1742:	83 30       	cpi	r24, 0x03	; 3
    1744:	91 05       	cpc	r25, r1
    1746:	09 f4       	brne	.+2      	; 0x174a <MDIO_Error_State_SetNibbleDirection+0x72>
    1748:	8b c0       	rjmp	.+278    	; 0x1860 <MDIO_Error_State_SetNibbleDirection+0x188>
    174a:	b8 c0       	rjmp	.+368    	; 0x18bc <MDIO_Error_State_SetNibbleDirection+0x1e4>
		{
			case MDIO_PORTA:
				if(Copy_u8NibbleDirection==MOST_NIBBLE_OUTPUT)
    174c:	8b 81       	ldd	r24, Y+3	; 0x03
    174e:	80 3f       	cpi	r24, 0xF0	; 240
    1750:	41 f4       	brne	.+16     	; 0x1762 <MDIO_Error_State_SetNibbleDirection+0x8a>
				{
					DDRA |= MOST_NIBBLE_OUTPUT;
    1752:	aa e3       	ldi	r26, 0x3A	; 58
    1754:	b0 e0       	ldi	r27, 0x00	; 0
    1756:	ea e3       	ldi	r30, 0x3A	; 58
    1758:	f0 e0       	ldi	r31, 0x00	; 0
    175a:	80 81       	ld	r24, Z
    175c:	80 6f       	ori	r24, 0xF0	; 240
    175e:	8c 93       	st	X, r24
    1760:	b0 c0       	rjmp	.+352    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else if(Copy_u8NibbleDirection==LEAST_NIBBLE_OUTPUT)
    1762:	8b 81       	ldd	r24, Y+3	; 0x03
    1764:	8f 30       	cpi	r24, 0x0F	; 15
    1766:	41 f4       	brne	.+16     	; 0x1778 <MDIO_Error_State_SetNibbleDirection+0xa0>
				{
					DDRA |= LEAST_NIBBLE_OUTPUT;
    1768:	aa e3       	ldi	r26, 0x3A	; 58
    176a:	b0 e0       	ldi	r27, 0x00	; 0
    176c:	ea e3       	ldi	r30, 0x3A	; 58
    176e:	f0 e0       	ldi	r31, 0x00	; 0
    1770:	80 81       	ld	r24, Z
    1772:	8f 60       	ori	r24, 0x0F	; 15
    1774:	8c 93       	st	X, r24
    1776:	a5 c0       	rjmp	.+330    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else if(Copy_u8NibbleDirection==MOST_NIBBLE_INPUT)
    1778:	8b 81       	ldd	r24, Y+3	; 0x03
    177a:	8f 30       	cpi	r24, 0x0F	; 15
    177c:	41 f4       	brne	.+16     	; 0x178e <MDIO_Error_State_SetNibbleDirection+0xb6>
				{
					DDRA &= MOST_NIBBLE_INPUT;
    177e:	aa e3       	ldi	r26, 0x3A	; 58
    1780:	b0 e0       	ldi	r27, 0x00	; 0
    1782:	ea e3       	ldi	r30, 0x3A	; 58
    1784:	f0 e0       	ldi	r31, 0x00	; 0
    1786:	80 81       	ld	r24, Z
    1788:	8f 70       	andi	r24, 0x0F	; 15
    178a:	8c 93       	st	X, r24
    178c:	9a c0       	rjmp	.+308    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else if(Copy_u8NibbleDirection==LEAST_NIBBLE_HIGH)
    178e:	8b 81       	ldd	r24, Y+3	; 0x03
    1790:	8f 30       	cpi	r24, 0x0F	; 15
    1792:	41 f4       	brne	.+16     	; 0x17a4 <MDIO_Error_State_SetNibbleDirection+0xcc>
				{
					DDRA &= LEAST_NIBBLE_HIGH;
    1794:	aa e3       	ldi	r26, 0x3A	; 58
    1796:	b0 e0       	ldi	r27, 0x00	; 0
    1798:	ea e3       	ldi	r30, 0x3A	; 58
    179a:	f0 e0       	ldi	r31, 0x00	; 0
    179c:	80 81       	ld	r24, Z
    179e:	8f 70       	andi	r24, 0x0F	; 15
    17a0:	8c 93       	st	X, r24
    17a2:	8f c0       	rjmp	.+286    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else
				{
					LOC_Error_State_ReturnState=NOK;
    17a4:	19 82       	std	Y+1, r1	; 0x01
    17a6:	8d c0       	rjmp	.+282    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				break;
			case MDIO_PORTB:
				if(Copy_u8NibbleDirection==MOST_NIBBLE_OUTPUT)
    17a8:	8b 81       	ldd	r24, Y+3	; 0x03
    17aa:	80 3f       	cpi	r24, 0xF0	; 240
    17ac:	41 f4       	brne	.+16     	; 0x17be <MDIO_Error_State_SetNibbleDirection+0xe6>
				{
					DDRB |= MOST_NIBBLE_OUTPUT;
    17ae:	a7 e3       	ldi	r26, 0x37	; 55
    17b0:	b0 e0       	ldi	r27, 0x00	; 0
    17b2:	e7 e3       	ldi	r30, 0x37	; 55
    17b4:	f0 e0       	ldi	r31, 0x00	; 0
    17b6:	80 81       	ld	r24, Z
    17b8:	80 6f       	ori	r24, 0xF0	; 240
    17ba:	8c 93       	st	X, r24
    17bc:	82 c0       	rjmp	.+260    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else if(Copy_u8NibbleDirection==LEAST_NIBBLE_OUTPUT)
    17be:	8b 81       	ldd	r24, Y+3	; 0x03
    17c0:	8f 30       	cpi	r24, 0x0F	; 15
    17c2:	41 f4       	brne	.+16     	; 0x17d4 <MDIO_Error_State_SetNibbleDirection+0xfc>
				{
					DDRB |= LEAST_NIBBLE_OUTPUT;
    17c4:	a7 e3       	ldi	r26, 0x37	; 55
    17c6:	b0 e0       	ldi	r27, 0x00	; 0
    17c8:	e7 e3       	ldi	r30, 0x37	; 55
    17ca:	f0 e0       	ldi	r31, 0x00	; 0
    17cc:	80 81       	ld	r24, Z
    17ce:	8f 60       	ori	r24, 0x0F	; 15
    17d0:	8c 93       	st	X, r24
    17d2:	77 c0       	rjmp	.+238    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else if(Copy_u8NibbleDirection==MOST_NIBBLE_INPUT)
    17d4:	8b 81       	ldd	r24, Y+3	; 0x03
    17d6:	8f 30       	cpi	r24, 0x0F	; 15
    17d8:	41 f4       	brne	.+16     	; 0x17ea <MDIO_Error_State_SetNibbleDirection+0x112>
				{
					DDRB &= MOST_NIBBLE_INPUT;
    17da:	a7 e3       	ldi	r26, 0x37	; 55
    17dc:	b0 e0       	ldi	r27, 0x00	; 0
    17de:	e7 e3       	ldi	r30, 0x37	; 55
    17e0:	f0 e0       	ldi	r31, 0x00	; 0
    17e2:	80 81       	ld	r24, Z
    17e4:	8f 70       	andi	r24, 0x0F	; 15
    17e6:	8c 93       	st	X, r24
    17e8:	6c c0       	rjmp	.+216    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else if(Copy_u8NibbleDirection==LEAST_NIBBLE_HIGH)
    17ea:	8b 81       	ldd	r24, Y+3	; 0x03
    17ec:	8f 30       	cpi	r24, 0x0F	; 15
    17ee:	41 f4       	brne	.+16     	; 0x1800 <MDIO_Error_State_SetNibbleDirection+0x128>
				{
					DDRB &= LEAST_NIBBLE_HIGH;
    17f0:	a7 e3       	ldi	r26, 0x37	; 55
    17f2:	b0 e0       	ldi	r27, 0x00	; 0
    17f4:	e7 e3       	ldi	r30, 0x37	; 55
    17f6:	f0 e0       	ldi	r31, 0x00	; 0
    17f8:	80 81       	ld	r24, Z
    17fa:	8f 70       	andi	r24, 0x0F	; 15
    17fc:	8c 93       	st	X, r24
    17fe:	61 c0       	rjmp	.+194    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else
				{
					LOC_Error_State_ReturnState=NOK;
    1800:	19 82       	std	Y+1, r1	; 0x01
    1802:	5f c0       	rjmp	.+190    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				break;
			case MDIO_PORTC:
				if(Copy_u8NibbleDirection==MOST_NIBBLE_OUTPUT)
    1804:	8b 81       	ldd	r24, Y+3	; 0x03
    1806:	80 3f       	cpi	r24, 0xF0	; 240
    1808:	41 f4       	brne	.+16     	; 0x181a <MDIO_Error_State_SetNibbleDirection+0x142>
				{
					DDRC |= MOST_NIBBLE_OUTPUT;
    180a:	a4 e3       	ldi	r26, 0x34	; 52
    180c:	b0 e0       	ldi	r27, 0x00	; 0
    180e:	e4 e3       	ldi	r30, 0x34	; 52
    1810:	f0 e0       	ldi	r31, 0x00	; 0
    1812:	80 81       	ld	r24, Z
    1814:	80 6f       	ori	r24, 0xF0	; 240
    1816:	8c 93       	st	X, r24
    1818:	54 c0       	rjmp	.+168    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else if(Copy_u8NibbleDirection==LEAST_NIBBLE_OUTPUT)
    181a:	8b 81       	ldd	r24, Y+3	; 0x03
    181c:	8f 30       	cpi	r24, 0x0F	; 15
    181e:	41 f4       	brne	.+16     	; 0x1830 <MDIO_Error_State_SetNibbleDirection+0x158>
				{
					DDRC |= LEAST_NIBBLE_OUTPUT;
    1820:	a4 e3       	ldi	r26, 0x34	; 52
    1822:	b0 e0       	ldi	r27, 0x00	; 0
    1824:	e4 e3       	ldi	r30, 0x34	; 52
    1826:	f0 e0       	ldi	r31, 0x00	; 0
    1828:	80 81       	ld	r24, Z
    182a:	8f 60       	ori	r24, 0x0F	; 15
    182c:	8c 93       	st	X, r24
    182e:	49 c0       	rjmp	.+146    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else if(Copy_u8NibbleDirection==MOST_NIBBLE_INPUT)
    1830:	8b 81       	ldd	r24, Y+3	; 0x03
    1832:	8f 30       	cpi	r24, 0x0F	; 15
    1834:	41 f4       	brne	.+16     	; 0x1846 <MDIO_Error_State_SetNibbleDirection+0x16e>
				{
					DDRC &= MOST_NIBBLE_INPUT;
    1836:	a4 e3       	ldi	r26, 0x34	; 52
    1838:	b0 e0       	ldi	r27, 0x00	; 0
    183a:	e4 e3       	ldi	r30, 0x34	; 52
    183c:	f0 e0       	ldi	r31, 0x00	; 0
    183e:	80 81       	ld	r24, Z
    1840:	8f 70       	andi	r24, 0x0F	; 15
    1842:	8c 93       	st	X, r24
    1844:	3e c0       	rjmp	.+124    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else if(Copy_u8NibbleDirection==LEAST_NIBBLE_HIGH)
    1846:	8b 81       	ldd	r24, Y+3	; 0x03
    1848:	8f 30       	cpi	r24, 0x0F	; 15
    184a:	41 f4       	brne	.+16     	; 0x185c <MDIO_Error_State_SetNibbleDirection+0x184>
				{
					DDRC &= LEAST_NIBBLE_HIGH;
    184c:	a4 e3       	ldi	r26, 0x34	; 52
    184e:	b0 e0       	ldi	r27, 0x00	; 0
    1850:	e4 e3       	ldi	r30, 0x34	; 52
    1852:	f0 e0       	ldi	r31, 0x00	; 0
    1854:	80 81       	ld	r24, Z
    1856:	8f 70       	andi	r24, 0x0F	; 15
    1858:	8c 93       	st	X, r24
    185a:	33 c0       	rjmp	.+102    	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else
				{
					LOC_Error_State_ReturnState=NOK;
    185c:	19 82       	std	Y+1, r1	; 0x01
    185e:	31 c0       	rjmp	.+98     	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				break;
			case MDIO_PORTD:
				if(Copy_u8NibbleDirection==MOST_NIBBLE_OUTPUT)
    1860:	8b 81       	ldd	r24, Y+3	; 0x03
    1862:	80 3f       	cpi	r24, 0xF0	; 240
    1864:	41 f4       	brne	.+16     	; 0x1876 <MDIO_Error_State_SetNibbleDirection+0x19e>
				{
					DDRD |= MOST_NIBBLE_OUTPUT;
    1866:	a1 e3       	ldi	r26, 0x31	; 49
    1868:	b0 e0       	ldi	r27, 0x00	; 0
    186a:	e1 e3       	ldi	r30, 0x31	; 49
    186c:	f0 e0       	ldi	r31, 0x00	; 0
    186e:	80 81       	ld	r24, Z
    1870:	80 6f       	ori	r24, 0xF0	; 240
    1872:	8c 93       	st	X, r24
    1874:	26 c0       	rjmp	.+76     	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else if(Copy_u8NibbleDirection==LEAST_NIBBLE_OUTPUT)
    1876:	8b 81       	ldd	r24, Y+3	; 0x03
    1878:	8f 30       	cpi	r24, 0x0F	; 15
    187a:	41 f4       	brne	.+16     	; 0x188c <MDIO_Error_State_SetNibbleDirection+0x1b4>
				{
					DDRD |= LEAST_NIBBLE_OUTPUT;
    187c:	a1 e3       	ldi	r26, 0x31	; 49
    187e:	b0 e0       	ldi	r27, 0x00	; 0
    1880:	e1 e3       	ldi	r30, 0x31	; 49
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	80 81       	ld	r24, Z
    1886:	8f 60       	ori	r24, 0x0F	; 15
    1888:	8c 93       	st	X, r24
    188a:	1b c0       	rjmp	.+54     	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else if(Copy_u8NibbleDirection==MOST_NIBBLE_INPUT)
    188c:	8b 81       	ldd	r24, Y+3	; 0x03
    188e:	8f 30       	cpi	r24, 0x0F	; 15
    1890:	41 f4       	brne	.+16     	; 0x18a2 <MDIO_Error_State_SetNibbleDirection+0x1ca>
				{
					DDRD &= MOST_NIBBLE_INPUT;
    1892:	a1 e3       	ldi	r26, 0x31	; 49
    1894:	b0 e0       	ldi	r27, 0x00	; 0
    1896:	e1 e3       	ldi	r30, 0x31	; 49
    1898:	f0 e0       	ldi	r31, 0x00	; 0
    189a:	80 81       	ld	r24, Z
    189c:	8f 70       	andi	r24, 0x0F	; 15
    189e:	8c 93       	st	X, r24
    18a0:	10 c0       	rjmp	.+32     	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else if(Copy_u8NibbleDirection==LEAST_NIBBLE_HIGH)
    18a2:	8b 81       	ldd	r24, Y+3	; 0x03
    18a4:	8f 30       	cpi	r24, 0x0F	; 15
    18a6:	41 f4       	brne	.+16     	; 0x18b8 <MDIO_Error_State_SetNibbleDirection+0x1e0>
				{
					DDRD &= LEAST_NIBBLE_HIGH;
    18a8:	a1 e3       	ldi	r26, 0x31	; 49
    18aa:	b0 e0       	ldi	r27, 0x00	; 0
    18ac:	e1 e3       	ldi	r30, 0x31	; 49
    18ae:	f0 e0       	ldi	r31, 0x00	; 0
    18b0:	80 81       	ld	r24, Z
    18b2:	8f 70       	andi	r24, 0x0F	; 15
    18b4:	8c 93       	st	X, r24
    18b6:	05 c0       	rjmp	.+10     	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				else
				{
					LOC_Error_State_ReturnState=NOK;
    18b8:	19 82       	std	Y+1, r1	; 0x01
    18ba:	03 c0       	rjmp	.+6      	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				}
				break;	
			default:
				LOC_Error_State_ReturnState=NOK;
    18bc:	19 82       	std	Y+1, r1	; 0x01
    18be:	01 c0       	rjmp	.+2      	; 0x18c2 <MDIO_Error_State_SetNibbleDirection+0x1ea>
				break;
		}	
	}
	else
	{
		LOC_Error_State_ReturnState=NOK;
    18c0:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_Error_State_ReturnState;	
    18c2:	89 81       	ldd	r24, Y+1	; 0x01
}
    18c4:	0f 90       	pop	r0
    18c6:	0f 90       	pop	r0
    18c8:	0f 90       	pop	r0
    18ca:	0f 90       	pop	r0
    18cc:	0f 90       	pop	r0
    18ce:	cf 91       	pop	r28
    18d0:	df 91       	pop	r29
    18d2:	08 95       	ret

000018d4 <MDIO_Error_State_SetMostSignificantNibbleValues>:

/*****************************************************/
/**** Set Most Segnificant Nibble Values Function ***/
/***************************************************/
void MDIO_Error_State_SetMostSignificantNibbleValues(u8 Copy_u8PortNumber, u8 Copy_u8NibbleValues)
{
    18d4:	df 93       	push	r29
    18d6:	cf 93       	push	r28
    18d8:	00 d0       	rcall	.+0      	; 0x18da <MDIO_Error_State_SetMostSignificantNibbleValues+0x6>
    18da:	00 d0       	rcall	.+0      	; 0x18dc <MDIO_Error_State_SetMostSignificantNibbleValues+0x8>
    18dc:	cd b7       	in	r28, 0x3d	; 61
    18de:	de b7       	in	r29, 0x3e	; 62
    18e0:	89 83       	std	Y+1, r24	; 0x01
    18e2:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortNumber)
    18e4:	89 81       	ldd	r24, Y+1	; 0x01
    18e6:	28 2f       	mov	r18, r24
    18e8:	30 e0       	ldi	r19, 0x00	; 0
    18ea:	3c 83       	std	Y+4, r19	; 0x04
    18ec:	2b 83       	std	Y+3, r18	; 0x03
    18ee:	8b 81       	ldd	r24, Y+3	; 0x03
    18f0:	9c 81       	ldd	r25, Y+4	; 0x04
    18f2:	81 30       	cpi	r24, 0x01	; 1
    18f4:	91 05       	cpc	r25, r1
    18f6:	09 f1       	breq	.+66     	; 0x193a <MDIO_Error_State_SetMostSignificantNibbleValues+0x66>
    18f8:	2b 81       	ldd	r18, Y+3	; 0x03
    18fa:	3c 81       	ldd	r19, Y+4	; 0x04
    18fc:	22 30       	cpi	r18, 0x02	; 2
    18fe:	31 05       	cpc	r19, r1
    1900:	2c f4       	brge	.+10     	; 0x190c <MDIO_Error_State_SetMostSignificantNibbleValues+0x38>
    1902:	8b 81       	ldd	r24, Y+3	; 0x03
    1904:	9c 81       	ldd	r25, Y+4	; 0x04
    1906:	00 97       	sbiw	r24, 0x00	; 0
    1908:	61 f0       	breq	.+24     	; 0x1922 <MDIO_Error_State_SetMostSignificantNibbleValues+0x4e>
    190a:	3a c0       	rjmp	.+116    	; 0x1980 <MDIO_Error_State_SetMostSignificantNibbleValues+0xac>
    190c:	2b 81       	ldd	r18, Y+3	; 0x03
    190e:	3c 81       	ldd	r19, Y+4	; 0x04
    1910:	22 30       	cpi	r18, 0x02	; 2
    1912:	31 05       	cpc	r19, r1
    1914:	f1 f0       	breq	.+60     	; 0x1952 <MDIO_Error_State_SetMostSignificantNibbleValues+0x7e>
    1916:	8b 81       	ldd	r24, Y+3	; 0x03
    1918:	9c 81       	ldd	r25, Y+4	; 0x04
    191a:	83 30       	cpi	r24, 0x03	; 3
    191c:	91 05       	cpc	r25, r1
    191e:	29 f1       	breq	.+74     	; 0x196a <MDIO_Error_State_SetMostSignificantNibbleValues+0x96>
    1920:	2f c0       	rjmp	.+94     	; 0x1980 <MDIO_Error_State_SetMostSignificantNibbleValues+0xac>
	{
		case MDIO_PORTA:
			PORTA = (PORTA & MOST_NIBBLE_LOW) | (Copy_u8NibbleValues & (MOST_NIBBLE_HIGH));
    1922:	ab e3       	ldi	r26, 0x3B	; 59
    1924:	b0 e0       	ldi	r27, 0x00	; 0
    1926:	eb e3       	ldi	r30, 0x3B	; 59
    1928:	f0 e0       	ldi	r31, 0x00	; 0
    192a:	80 81       	ld	r24, Z
    192c:	98 2f       	mov	r25, r24
    192e:	9f 70       	andi	r25, 0x0F	; 15
    1930:	8a 81       	ldd	r24, Y+2	; 0x02
    1932:	80 7f       	andi	r24, 0xF0	; 240
    1934:	89 2b       	or	r24, r25
    1936:	8c 93       	st	X, r24
    1938:	23 c0       	rjmp	.+70     	; 0x1980 <MDIO_Error_State_SetMostSignificantNibbleValues+0xac>
			break;
		case MDIO_PORTB:
			PORTB = (PORTB & MOST_NIBBLE_LOW) | (Copy_u8NibbleValues & (MOST_NIBBLE_HIGH));
    193a:	a8 e3       	ldi	r26, 0x38	; 56
    193c:	b0 e0       	ldi	r27, 0x00	; 0
    193e:	e8 e3       	ldi	r30, 0x38	; 56
    1940:	f0 e0       	ldi	r31, 0x00	; 0
    1942:	80 81       	ld	r24, Z
    1944:	98 2f       	mov	r25, r24
    1946:	9f 70       	andi	r25, 0x0F	; 15
    1948:	8a 81       	ldd	r24, Y+2	; 0x02
    194a:	80 7f       	andi	r24, 0xF0	; 240
    194c:	89 2b       	or	r24, r25
    194e:	8c 93       	st	X, r24
    1950:	17 c0       	rjmp	.+46     	; 0x1980 <MDIO_Error_State_SetMostSignificantNibbleValues+0xac>
			break;
		case MDIO_PORTC:
			PORTC = (PORTC & MOST_NIBBLE_LOW) | (Copy_u8NibbleValues & (MOST_NIBBLE_HIGH));
    1952:	a5 e3       	ldi	r26, 0x35	; 53
    1954:	b0 e0       	ldi	r27, 0x00	; 0
    1956:	e5 e3       	ldi	r30, 0x35	; 53
    1958:	f0 e0       	ldi	r31, 0x00	; 0
    195a:	80 81       	ld	r24, Z
    195c:	98 2f       	mov	r25, r24
    195e:	9f 70       	andi	r25, 0x0F	; 15
    1960:	8a 81       	ldd	r24, Y+2	; 0x02
    1962:	80 7f       	andi	r24, 0xF0	; 240
    1964:	89 2b       	or	r24, r25
    1966:	8c 93       	st	X, r24
    1968:	0b c0       	rjmp	.+22     	; 0x1980 <MDIO_Error_State_SetMostSignificantNibbleValues+0xac>
			break;
		case MDIO_PORTD:
			PORTD = (PORTD & MOST_NIBBLE_LOW) | (Copy_u8NibbleValues & (MOST_NIBBLE_HIGH));
    196a:	a2 e3       	ldi	r26, 0x32	; 50
    196c:	b0 e0       	ldi	r27, 0x00	; 0
    196e:	e2 e3       	ldi	r30, 0x32	; 50
    1970:	f0 e0       	ldi	r31, 0x00	; 0
    1972:	80 81       	ld	r24, Z
    1974:	98 2f       	mov	r25, r24
    1976:	9f 70       	andi	r25, 0x0F	; 15
    1978:	8a 81       	ldd	r24, Y+2	; 0x02
    197a:	80 7f       	andi	r24, 0xF0	; 240
    197c:	89 2b       	or	r24, r25
    197e:	8c 93       	st	X, r24
			break;	
		default:
			break;
	}	
}
    1980:	0f 90       	pop	r0
    1982:	0f 90       	pop	r0
    1984:	0f 90       	pop	r0
    1986:	0f 90       	pop	r0
    1988:	cf 91       	pop	r28
    198a:	df 91       	pop	r29
    198c:	08 95       	ret

0000198e <MDIO_Error_State_SetLeastSignificantNibbleValues>:

/*****************************************************/
/**** Set Least Significant Nibble Values Function ***/
/*****************************************************/
void MDIO_Error_State_SetLeastSignificantNibbleValues(u8 Copy_u8PortNumber, u8 Copy_u8NibbleValues)
{
    198e:	df 93       	push	r29
    1990:	cf 93       	push	r28
    1992:	00 d0       	rcall	.+0      	; 0x1994 <MDIO_Error_State_SetLeastSignificantNibbleValues+0x6>
    1994:	00 d0       	rcall	.+0      	; 0x1996 <MDIO_Error_State_SetLeastSignificantNibbleValues+0x8>
    1996:	cd b7       	in	r28, 0x3d	; 61
    1998:	de b7       	in	r29, 0x3e	; 62
    199a:	89 83       	std	Y+1, r24	; 0x01
    199c:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortNumber)
    199e:	89 81       	ldd	r24, Y+1	; 0x01
    19a0:	28 2f       	mov	r18, r24
    19a2:	30 e0       	ldi	r19, 0x00	; 0
    19a4:	3c 83       	std	Y+4, r19	; 0x04
    19a6:	2b 83       	std	Y+3, r18	; 0x03
    19a8:	8b 81       	ldd	r24, Y+3	; 0x03
    19aa:	9c 81       	ldd	r25, Y+4	; 0x04
    19ac:	81 30       	cpi	r24, 0x01	; 1
    19ae:	91 05       	cpc	r25, r1
    19b0:	09 f1       	breq	.+66     	; 0x19f4 <MDIO_Error_State_SetLeastSignificantNibbleValues+0x66>
    19b2:	2b 81       	ldd	r18, Y+3	; 0x03
    19b4:	3c 81       	ldd	r19, Y+4	; 0x04
    19b6:	22 30       	cpi	r18, 0x02	; 2
    19b8:	31 05       	cpc	r19, r1
    19ba:	2c f4       	brge	.+10     	; 0x19c6 <MDIO_Error_State_SetLeastSignificantNibbleValues+0x38>
    19bc:	8b 81       	ldd	r24, Y+3	; 0x03
    19be:	9c 81       	ldd	r25, Y+4	; 0x04
    19c0:	00 97       	sbiw	r24, 0x00	; 0
    19c2:	61 f0       	breq	.+24     	; 0x19dc <MDIO_Error_State_SetLeastSignificantNibbleValues+0x4e>
    19c4:	3a c0       	rjmp	.+116    	; 0x1a3a <MDIO_Error_State_SetLeastSignificantNibbleValues+0xac>
    19c6:	2b 81       	ldd	r18, Y+3	; 0x03
    19c8:	3c 81       	ldd	r19, Y+4	; 0x04
    19ca:	22 30       	cpi	r18, 0x02	; 2
    19cc:	31 05       	cpc	r19, r1
    19ce:	f1 f0       	breq	.+60     	; 0x1a0c <MDIO_Error_State_SetLeastSignificantNibbleValues+0x7e>
    19d0:	8b 81       	ldd	r24, Y+3	; 0x03
    19d2:	9c 81       	ldd	r25, Y+4	; 0x04
    19d4:	83 30       	cpi	r24, 0x03	; 3
    19d6:	91 05       	cpc	r25, r1
    19d8:	29 f1       	breq	.+74     	; 0x1a24 <MDIO_Error_State_SetLeastSignificantNibbleValues+0x96>
    19da:	2f c0       	rjmp	.+94     	; 0x1a3a <MDIO_Error_State_SetLeastSignificantNibbleValues+0xac>
	{
		case MDIO_PORTA:
			PORTA = (PORTA & LEAST_NIBBLE_LOW) | (Copy_u8NibbleValues & (LEAST_NIBBLE_HIGH));
    19dc:	ab e3       	ldi	r26, 0x3B	; 59
    19de:	b0 e0       	ldi	r27, 0x00	; 0
    19e0:	eb e3       	ldi	r30, 0x3B	; 59
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	80 81       	ld	r24, Z
    19e6:	98 2f       	mov	r25, r24
    19e8:	90 7f       	andi	r25, 0xF0	; 240
    19ea:	8a 81       	ldd	r24, Y+2	; 0x02
    19ec:	8f 70       	andi	r24, 0x0F	; 15
    19ee:	89 2b       	or	r24, r25
    19f0:	8c 93       	st	X, r24
    19f2:	23 c0       	rjmp	.+70     	; 0x1a3a <MDIO_Error_State_SetLeastSignificantNibbleValues+0xac>
			break;
		case MDIO_PORTB:
			PORTB = (PORTB & LEAST_NIBBLE_LOW) | (Copy_u8NibbleValues & (LEAST_NIBBLE_HIGH));
    19f4:	a8 e3       	ldi	r26, 0x38	; 56
    19f6:	b0 e0       	ldi	r27, 0x00	; 0
    19f8:	e8 e3       	ldi	r30, 0x38	; 56
    19fa:	f0 e0       	ldi	r31, 0x00	; 0
    19fc:	80 81       	ld	r24, Z
    19fe:	98 2f       	mov	r25, r24
    1a00:	90 7f       	andi	r25, 0xF0	; 240
    1a02:	8a 81       	ldd	r24, Y+2	; 0x02
    1a04:	8f 70       	andi	r24, 0x0F	; 15
    1a06:	89 2b       	or	r24, r25
    1a08:	8c 93       	st	X, r24
    1a0a:	17 c0       	rjmp	.+46     	; 0x1a3a <MDIO_Error_State_SetLeastSignificantNibbleValues+0xac>
			break;
		case MDIO_PORTC:
			PORTC = (PORTC & LEAST_NIBBLE_LOW) | (Copy_u8NibbleValues & (LEAST_NIBBLE_HIGH));
    1a0c:	a5 e3       	ldi	r26, 0x35	; 53
    1a0e:	b0 e0       	ldi	r27, 0x00	; 0
    1a10:	e5 e3       	ldi	r30, 0x35	; 53
    1a12:	f0 e0       	ldi	r31, 0x00	; 0
    1a14:	80 81       	ld	r24, Z
    1a16:	98 2f       	mov	r25, r24
    1a18:	90 7f       	andi	r25, 0xF0	; 240
    1a1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a1c:	8f 70       	andi	r24, 0x0F	; 15
    1a1e:	89 2b       	or	r24, r25
    1a20:	8c 93       	st	X, r24
    1a22:	0b c0       	rjmp	.+22     	; 0x1a3a <MDIO_Error_State_SetLeastSignificantNibbleValues+0xac>
			break;
		case MDIO_PORTD:
			PORTD = (PORTD & LEAST_NIBBLE_LOW) | (Copy_u8NibbleValues & (LEAST_NIBBLE_HIGH));
    1a24:	a2 e3       	ldi	r26, 0x32	; 50
    1a26:	b0 e0       	ldi	r27, 0x00	; 0
    1a28:	e2 e3       	ldi	r30, 0x32	; 50
    1a2a:	f0 e0       	ldi	r31, 0x00	; 0
    1a2c:	80 81       	ld	r24, Z
    1a2e:	98 2f       	mov	r25, r24
    1a30:	90 7f       	andi	r25, 0xF0	; 240
    1a32:	8a 81       	ldd	r24, Y+2	; 0x02
    1a34:	8f 70       	andi	r24, 0x0F	; 15
    1a36:	89 2b       	or	r24, r25
    1a38:	8c 93       	st	X, r24
			break;	
		default:
			break;
	}	
}
    1a3a:	0f 90       	pop	r0
    1a3c:	0f 90       	pop	r0
    1a3e:	0f 90       	pop	r0
    1a40:	0f 90       	pop	r0
    1a42:	cf 91       	pop	r28
    1a44:	df 91       	pop	r29
    1a46:	08 95       	ret

00001a48 <MDIO_Error_State_SetNibbleValue>:

/*****************************************************/
/****** Set Any Nibble Values Function ************/
/*****************************************************/
Error_State MDIO_Error_State_SetNibbleValue(u8 copy_u8PinStart, u8 Copy_u8PortNumber, u8 Copy_u8NibbleValues)
{
    1a48:	df 93       	push	r29
    1a4a:	cf 93       	push	r28
    1a4c:	00 d0       	rcall	.+0      	; 0x1a4e <MDIO_Error_State_SetNibbleValue+0x6>
    1a4e:	00 d0       	rcall	.+0      	; 0x1a50 <MDIO_Error_State_SetNibbleValue+0x8>
    1a50:	00 d0       	rcall	.+0      	; 0x1a52 <MDIO_Error_State_SetNibbleValue+0xa>
    1a52:	cd b7       	in	r28, 0x3d	; 61
    1a54:	de b7       	in	r29, 0x3e	; 62
    1a56:	8a 83       	std	Y+2, r24	; 0x02
    1a58:	6b 83       	std	Y+3, r22	; 0x03
    1a5a:	4c 83       	std	Y+4, r20	; 0x04
	Error_State LOC_Error_State_ReturnState=OK;
    1a5c:	81 e0       	ldi	r24, 0x01	; 1
    1a5e:	89 83       	std	Y+1, r24	; 0x01
	if(copy_u8PinStart<=4)
    1a60:	8a 81       	ldd	r24, Y+2	; 0x02
    1a62:	85 30       	cpi	r24, 0x05	; 5
    1a64:	08 f0       	brcs	.+2      	; 0x1a68 <MDIO_Error_State_SetNibbleValue+0x20>
    1a66:	95 c0       	rjmp	.+298    	; 0x1b92 <MDIO_Error_State_SetNibbleValue+0x14a>
	{
		switch(Copy_u8PortNumber)
    1a68:	8b 81       	ldd	r24, Y+3	; 0x03
    1a6a:	28 2f       	mov	r18, r24
    1a6c:	30 e0       	ldi	r19, 0x00	; 0
    1a6e:	3e 83       	std	Y+6, r19	; 0x06
    1a70:	2d 83       	std	Y+5, r18	; 0x05
    1a72:	8d 81       	ldd	r24, Y+5	; 0x05
    1a74:	9e 81       	ldd	r25, Y+6	; 0x06
    1a76:	81 30       	cpi	r24, 0x01	; 1
    1a78:	91 05       	cpc	r25, r1
    1a7a:	a1 f1       	breq	.+104    	; 0x1ae4 <MDIO_Error_State_SetNibbleValue+0x9c>
    1a7c:	2d 81       	ldd	r18, Y+5	; 0x05
    1a7e:	3e 81       	ldd	r19, Y+6	; 0x06
    1a80:	22 30       	cpi	r18, 0x02	; 2
    1a82:	31 05       	cpc	r19, r1
    1a84:	2c f4       	brge	.+10     	; 0x1a90 <MDIO_Error_State_SetNibbleValue+0x48>
    1a86:	8d 81       	ldd	r24, Y+5	; 0x05
    1a88:	9e 81       	ldd	r25, Y+6	; 0x06
    1a8a:	00 97       	sbiw	r24, 0x00	; 0
    1a8c:	71 f0       	breq	.+28     	; 0x1aaa <MDIO_Error_State_SetNibbleValue+0x62>
    1a8e:	82 c0       	rjmp	.+260    	; 0x1b94 <MDIO_Error_State_SetNibbleValue+0x14c>
    1a90:	2d 81       	ldd	r18, Y+5	; 0x05
    1a92:	3e 81       	ldd	r19, Y+6	; 0x06
    1a94:	22 30       	cpi	r18, 0x02	; 2
    1a96:	31 05       	cpc	r19, r1
    1a98:	09 f4       	brne	.+2      	; 0x1a9c <MDIO_Error_State_SetNibbleValue+0x54>
    1a9a:	41 c0       	rjmp	.+130    	; 0x1b1e <MDIO_Error_State_SetNibbleValue+0xd6>
    1a9c:	8d 81       	ldd	r24, Y+5	; 0x05
    1a9e:	9e 81       	ldd	r25, Y+6	; 0x06
    1aa0:	83 30       	cpi	r24, 0x03	; 3
    1aa2:	91 05       	cpc	r25, r1
    1aa4:	09 f4       	brne	.+2      	; 0x1aa8 <MDIO_Error_State_SetNibbleValue+0x60>
    1aa6:	58 c0       	rjmp	.+176    	; 0x1b58 <MDIO_Error_State_SetNibbleValue+0x110>
    1aa8:	75 c0       	rjmp	.+234    	; 0x1b94 <MDIO_Error_State_SetNibbleValue+0x14c>
		{
			case MDIO_PORTA:
				PORTA &= ~(LEAST_NIBBLE_HIGH<<copy_u8PinStart);
    1aaa:	ab e3       	ldi	r26, 0x3B	; 59
    1aac:	b0 e0       	ldi	r27, 0x00	; 0
    1aae:	eb e3       	ldi	r30, 0x3B	; 59
    1ab0:	f0 e0       	ldi	r31, 0x00	; 0
    1ab2:	80 81       	ld	r24, Z
    1ab4:	48 2f       	mov	r20, r24
    1ab6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab8:	28 2f       	mov	r18, r24
    1aba:	30 e0       	ldi	r19, 0x00	; 0
    1abc:	8f e0       	ldi	r24, 0x0F	; 15
    1abe:	90 e0       	ldi	r25, 0x00	; 0
    1ac0:	02 2e       	mov	r0, r18
    1ac2:	02 c0       	rjmp	.+4      	; 0x1ac8 <MDIO_Error_State_SetNibbleValue+0x80>
    1ac4:	88 0f       	add	r24, r24
    1ac6:	99 1f       	adc	r25, r25
    1ac8:	0a 94       	dec	r0
    1aca:	e2 f7       	brpl	.-8      	; 0x1ac4 <MDIO_Error_State_SetNibbleValue+0x7c>
    1acc:	80 95       	com	r24
    1ace:	84 23       	and	r24, r20
    1ad0:	8c 93       	st	X, r24
				PORTA |= Copy_u8NibbleValues;
    1ad2:	ab e3       	ldi	r26, 0x3B	; 59
    1ad4:	b0 e0       	ldi	r27, 0x00	; 0
    1ad6:	eb e3       	ldi	r30, 0x3B	; 59
    1ad8:	f0 e0       	ldi	r31, 0x00	; 0
    1ada:	90 81       	ld	r25, Z
    1adc:	8c 81       	ldd	r24, Y+4	; 0x04
    1ade:	89 2b       	or	r24, r25
    1ae0:	8c 93       	st	X, r24
    1ae2:	58 c0       	rjmp	.+176    	; 0x1b94 <MDIO_Error_State_SetNibbleValue+0x14c>
				break;
			case MDIO_PORTB:
				PORTB &= ~(LEAST_NIBBLE_HIGH<<copy_u8PinStart);
    1ae4:	a8 e3       	ldi	r26, 0x38	; 56
    1ae6:	b0 e0       	ldi	r27, 0x00	; 0
    1ae8:	e8 e3       	ldi	r30, 0x38	; 56
    1aea:	f0 e0       	ldi	r31, 0x00	; 0
    1aec:	80 81       	ld	r24, Z
    1aee:	48 2f       	mov	r20, r24
    1af0:	8a 81       	ldd	r24, Y+2	; 0x02
    1af2:	28 2f       	mov	r18, r24
    1af4:	30 e0       	ldi	r19, 0x00	; 0
    1af6:	8f e0       	ldi	r24, 0x0F	; 15
    1af8:	90 e0       	ldi	r25, 0x00	; 0
    1afa:	02 2e       	mov	r0, r18
    1afc:	02 c0       	rjmp	.+4      	; 0x1b02 <MDIO_Error_State_SetNibbleValue+0xba>
    1afe:	88 0f       	add	r24, r24
    1b00:	99 1f       	adc	r25, r25
    1b02:	0a 94       	dec	r0
    1b04:	e2 f7       	brpl	.-8      	; 0x1afe <MDIO_Error_State_SetNibbleValue+0xb6>
    1b06:	80 95       	com	r24
    1b08:	84 23       	and	r24, r20
    1b0a:	8c 93       	st	X, r24
				PORTB |= Copy_u8NibbleValues;
    1b0c:	a8 e3       	ldi	r26, 0x38	; 56
    1b0e:	b0 e0       	ldi	r27, 0x00	; 0
    1b10:	e8 e3       	ldi	r30, 0x38	; 56
    1b12:	f0 e0       	ldi	r31, 0x00	; 0
    1b14:	90 81       	ld	r25, Z
    1b16:	8c 81       	ldd	r24, Y+4	; 0x04
    1b18:	89 2b       	or	r24, r25
    1b1a:	8c 93       	st	X, r24
    1b1c:	3b c0       	rjmp	.+118    	; 0x1b94 <MDIO_Error_State_SetNibbleValue+0x14c>
				break;
			case MDIO_PORTC:
				PORTC &= ~(LEAST_NIBBLE_HIGH<<copy_u8PinStart);
    1b1e:	a5 e3       	ldi	r26, 0x35	; 53
    1b20:	b0 e0       	ldi	r27, 0x00	; 0
    1b22:	e5 e3       	ldi	r30, 0x35	; 53
    1b24:	f0 e0       	ldi	r31, 0x00	; 0
    1b26:	80 81       	ld	r24, Z
    1b28:	48 2f       	mov	r20, r24
    1b2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2c:	28 2f       	mov	r18, r24
    1b2e:	30 e0       	ldi	r19, 0x00	; 0
    1b30:	8f e0       	ldi	r24, 0x0F	; 15
    1b32:	90 e0       	ldi	r25, 0x00	; 0
    1b34:	02 2e       	mov	r0, r18
    1b36:	02 c0       	rjmp	.+4      	; 0x1b3c <MDIO_Error_State_SetNibbleValue+0xf4>
    1b38:	88 0f       	add	r24, r24
    1b3a:	99 1f       	adc	r25, r25
    1b3c:	0a 94       	dec	r0
    1b3e:	e2 f7       	brpl	.-8      	; 0x1b38 <MDIO_Error_State_SetNibbleValue+0xf0>
    1b40:	80 95       	com	r24
    1b42:	84 23       	and	r24, r20
    1b44:	8c 93       	st	X, r24
				PORTC |= Copy_u8NibbleValues;
    1b46:	a5 e3       	ldi	r26, 0x35	; 53
    1b48:	b0 e0       	ldi	r27, 0x00	; 0
    1b4a:	e5 e3       	ldi	r30, 0x35	; 53
    1b4c:	f0 e0       	ldi	r31, 0x00	; 0
    1b4e:	90 81       	ld	r25, Z
    1b50:	8c 81       	ldd	r24, Y+4	; 0x04
    1b52:	89 2b       	or	r24, r25
    1b54:	8c 93       	st	X, r24
    1b56:	1e c0       	rjmp	.+60     	; 0x1b94 <MDIO_Error_State_SetNibbleValue+0x14c>
				break;
			case MDIO_PORTD:
				PORTD &= ~(LEAST_NIBBLE_HIGH<<copy_u8PinStart);
    1b58:	a2 e3       	ldi	r26, 0x32	; 50
    1b5a:	b0 e0       	ldi	r27, 0x00	; 0
    1b5c:	e2 e3       	ldi	r30, 0x32	; 50
    1b5e:	f0 e0       	ldi	r31, 0x00	; 0
    1b60:	80 81       	ld	r24, Z
    1b62:	48 2f       	mov	r20, r24
    1b64:	8a 81       	ldd	r24, Y+2	; 0x02
    1b66:	28 2f       	mov	r18, r24
    1b68:	30 e0       	ldi	r19, 0x00	; 0
    1b6a:	8f e0       	ldi	r24, 0x0F	; 15
    1b6c:	90 e0       	ldi	r25, 0x00	; 0
    1b6e:	02 2e       	mov	r0, r18
    1b70:	02 c0       	rjmp	.+4      	; 0x1b76 <MDIO_Error_State_SetNibbleValue+0x12e>
    1b72:	88 0f       	add	r24, r24
    1b74:	99 1f       	adc	r25, r25
    1b76:	0a 94       	dec	r0
    1b78:	e2 f7       	brpl	.-8      	; 0x1b72 <MDIO_Error_State_SetNibbleValue+0x12a>
    1b7a:	80 95       	com	r24
    1b7c:	84 23       	and	r24, r20
    1b7e:	8c 93       	st	X, r24
				PORTD|= Copy_u8NibbleValues;
    1b80:	a2 e3       	ldi	r26, 0x32	; 50
    1b82:	b0 e0       	ldi	r27, 0x00	; 0
    1b84:	e2 e3       	ldi	r30, 0x32	; 50
    1b86:	f0 e0       	ldi	r31, 0x00	; 0
    1b88:	90 81       	ld	r25, Z
    1b8a:	8c 81       	ldd	r24, Y+4	; 0x04
    1b8c:	89 2b       	or	r24, r25
    1b8e:	8c 93       	st	X, r24
    1b90:	01 c0       	rjmp	.+2      	; 0x1b94 <MDIO_Error_State_SetNibbleValue+0x14c>
				break;
		}	
	}
	else
	{
		LOC_Error_State_ReturnState=NOK;
    1b92:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_Error_State_ReturnState;
    1b94:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b96:	26 96       	adiw	r28, 0x06	; 6
    1b98:	0f b6       	in	r0, 0x3f	; 63
    1b9a:	f8 94       	cli
    1b9c:	de bf       	out	0x3e, r29	; 62
    1b9e:	0f be       	out	0x3f, r0	; 63
    1ba0:	cd bf       	out	0x3d, r28	; 61
    1ba2:	cf 91       	pop	r28
    1ba4:	df 91       	pop	r29
    1ba6:	08 95       	ret

00001ba8 <MADC_VidInit>:



/*ADC Initialization*/
void MADC_VidInit(void)
{
    1ba8:	df 93       	push	r29
    1baa:	cf 93       	push	r28
    1bac:	cd b7       	in	r28, 0x3d	; 61
    1bae:	de b7       	in	r29, 0x3e	; 62
	 *   0     1   AVCC with external capacitor at AREF pin
	 *   1     0   Reserved
	 *   1     1   Internal 2.56V Voltage Reference with external capacitor at AREF pin
	*/
	#if MADC_SET_REFERANCE_VOLTAGE == MADC_AVCC_REFERENCE_VOLTAGE
		SET_BIT(ADMUX,REFS0);
    1bb0:	a7 e2       	ldi	r26, 0x27	; 39
    1bb2:	b0 e0       	ldi	r27, 0x00	; 0
    1bb4:	e7 e2       	ldi	r30, 0x27	; 39
    1bb6:	f0 e0       	ldi	r31, 0x00	; 0
    1bb8:	80 81       	ld	r24, Z
    1bba:	80 64       	ori	r24, 0x40	; 64
    1bbc:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,REFS1);
    1bbe:	a7 e2       	ldi	r26, 0x27	; 39
    1bc0:	b0 e0       	ldi	r27, 0x00	; 0
    1bc2:	e7 e2       	ldi	r30, 0x27	; 39
    1bc4:	f0 e0       	ldi	r31, 0x00	; 0
    1bc6:	80 81       	ld	r24, Z
    1bc8:	8f 77       	andi	r24, 0x7F	; 127
    1bca:	8c 93       	st	X, r24
	 *   1     0     0          16
	 *   1     0     1          32
	 *   1     1     0          64
	 *   1     1     1          128
	*/
	ADCSRA &= MADC_BIT_MASKING_PRESCALER ;
    1bcc:	a6 e2       	ldi	r26, 0x26	; 38
    1bce:	b0 e0       	ldi	r27, 0x00	; 0
    1bd0:	e6 e2       	ldi	r30, 0x26	; 38
    1bd2:	f0 e0       	ldi	r31, 0x00	; 0
    1bd4:	80 81       	ld	r24, Z
    1bd6:	88 7f       	andi	r24, 0xF8	; 248
    1bd8:	8c 93       	st	X, r24
	ADCSRA |= MADC_SET_PRESCALER ;
    1bda:	a6 e2       	ldi	r26, 0x26	; 38
    1bdc:	b0 e0       	ldi	r27, 0x00	; 0
    1bde:	e6 e2       	ldi	r30, 0x26	; 38
    1be0:	f0 e0       	ldi	r31, 0x00	; 0
    1be2:	80 81       	ld	r24, Z
    1be4:	87 60       	ori	r24, 0x07	; 7
    1be6:	8c 93       	st	X, r24

	/*ADLAR: ADC Left Adjust Result*/
	#if MADC_SET_ADJUST == MADC_LEFT_ADJUST
		SET_BIT(ADMUX,ADLAR);
	#elif MADC_SET_ADJUST == MADC_RIGHT_ADJUST
		CLR_BIT(ADMUX,ADLAR);
    1be8:	a7 e2       	ldi	r26, 0x27	; 39
    1bea:	b0 e0       	ldi	r27, 0x00	; 0
    1bec:	e7 e2       	ldi	r30, 0x27	; 39
    1bee:	f0 e0       	ldi	r31, 0x00	; 0
    1bf0:	80 81       	ld	r24, Z
    1bf2:	8f 7d       	andi	r24, 0xDF	; 223
    1bf4:	8c 93       	st	X, r24
	/* ADIE: ADC Interrupt Enable
	 * When this bit is written to one and the I-bit in SREG is set, the ADC Conversion Complete
	 * Interrupt is activated.
	 * */
	#if MADC_INTERRUPT == MADC_INTERRUPT_ENABLE
		SET_BIT(ADCSRA,ADIE);
    1bf6:	a6 e2       	ldi	r26, 0x26	; 38
    1bf8:	b0 e0       	ldi	r27, 0x00	; 0
    1bfa:	e6 e2       	ldi	r30, 0x26	; 38
    1bfc:	f0 e0       	ldi	r31, 0x00	; 0
    1bfe:	80 81       	ld	r24, Z
    1c00:	88 60       	ori	r24, 0x08	; 8
    1c02:	8c 93       	st	X, r24
	/*ADC Auto Trigger Enable*/
	/*ADATE: ADC Auto Trigger Enable*/
	#if MADC_AUTO_TRIGGER == MADC_AUTO_TRIGGER_ENABLE
		SET_BIT(ADCSRA,ADATE);
	#elif MADC_AUTO_TRIGGER == MADC_AUTO_TRIGGER_DISABLE
		CLR_BIT(ADCSRA,ADATE);
    1c04:	a6 e2       	ldi	r26, 0x26	; 38
    1c06:	b0 e0       	ldi	r27, 0x00	; 0
    1c08:	e6 e2       	ldi	r30, 0x26	; 38
    1c0a:	f0 e0       	ldi	r31, 0x00	; 0
    1c0c:	80 81       	ld	r24, Z
    1c0e:	8f 7d       	andi	r24, 0xDF	; 223
    1c10:	8c 93       	st	X, r24
	   1    0     0   Timer/Counter0 Overflow
	   1    0     1   Timer/Counter Compare Match B
	   1    1     0   Timer/Counter1 Overflow
	   1    1     1   Timer/Counter1 Capture Event
	 */
	CLR_BIT(SFIOR,ADTS0);
    1c12:	a0 e5       	ldi	r26, 0x50	; 80
    1c14:	b0 e0       	ldi	r27, 0x00	; 0
    1c16:	e0 e5       	ldi	r30, 0x50	; 80
    1c18:	f0 e0       	ldi	r31, 0x00	; 0
    1c1a:	80 81       	ld	r24, Z
    1c1c:	8f 7d       	andi	r24, 0xDF	; 223
    1c1e:	8c 93       	st	X, r24
	CLR_BIT(SFIOR,ADTS1);
    1c20:	a0 e5       	ldi	r26, 0x50	; 80
    1c22:	b0 e0       	ldi	r27, 0x00	; 0
    1c24:	e0 e5       	ldi	r30, 0x50	; 80
    1c26:	f0 e0       	ldi	r31, 0x00	; 0
    1c28:	80 81       	ld	r24, Z
    1c2a:	8f 7b       	andi	r24, 0xBF	; 191
    1c2c:	8c 93       	st	X, r24
	CLR_BIT(SFIOR,ADTS2);
    1c2e:	a0 e5       	ldi	r26, 0x50	; 80
    1c30:	b0 e0       	ldi	r27, 0x00	; 0
    1c32:	e0 e5       	ldi	r30, 0x50	; 80
    1c34:	f0 e0       	ldi	r31, 0x00	; 0
    1c36:	80 81       	ld	r24, Z
    1c38:	8f 77       	andi	r24, 0x7F	; 127
    1c3a:	8c 93       	st	X, r24
	/*Enable to ADC*/
	/*ADEN: ADC Enable
	 * Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. Turning
	 * the ADC off while a conversion is in progress, will terminate this conversion.
	*/
	SET_BIT(ADCSRA,ADEN);
    1c3c:	a6 e2       	ldi	r26, 0x26	; 38
    1c3e:	b0 e0       	ldi	r27, 0x00	; 0
    1c40:	e6 e2       	ldi	r30, 0x26	; 38
    1c42:	f0 e0       	ldi	r31, 0x00	; 0
    1c44:	80 81       	ld	r24, Z
    1c46:	80 68       	ori	r24, 0x80	; 128
    1c48:	8c 93       	st	X, r24
}
    1c4a:	cf 91       	pop	r28
    1c4c:	df 91       	pop	r29
    1c4e:	08 95       	ret

00001c50 <MADC_u16ADCStartConversion>:

/*ADC Start Conversion ---> Polling, Return ADC Value*/
u16 MADC_u16ADCStartConversion(u8 Copy_u8Channel)
{
    1c50:	df 93       	push	r29
    1c52:	cf 93       	push	r28
    1c54:	0f 92       	push	r0
    1c56:	cd b7       	in	r28, 0x3d	; 61
    1c58:	de b7       	in	r29, 0x3e	; 62
    1c5a:	89 83       	std	Y+1, r24	; 0x01
	/*Select Channel*/
	Copy_u8Channel &= MADC_BIT_MASKING_CHANNEL ;
    1c5c:	89 81       	ldd	r24, Y+1	; 0x01
    1c5e:	88 7f       	andi	r24, 0xF8	; 248
    1c60:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= MADC_BIT_MASKING_REG_CHANNEL ;
    1c62:	a7 e2       	ldi	r26, 0x27	; 39
    1c64:	b0 e0       	ldi	r27, 0x00	; 0
    1c66:	e7 e2       	ldi	r30, 0x27	; 39
    1c68:	f0 e0       	ldi	r31, 0x00	; 0
    1c6a:	80 81       	ld	r24, Z
    1c6c:	80 7e       	andi	r24, 0xE0	; 224
    1c6e:	8c 93       	st	X, r24
	ADMUX |= Copy_u8Channel;
    1c70:	a7 e2       	ldi	r26, 0x27	; 39
    1c72:	b0 e0       	ldi	r27, 0x00	; 0
    1c74:	e7 e2       	ldi	r30, 0x27	; 39
    1c76:	f0 e0       	ldi	r31, 0x00	; 0
    1c78:	90 81       	ld	r25, Z
    1c7a:	89 81       	ldd	r24, Y+1	; 0x01
    1c7c:	89 2b       	or	r24, r25
    1c7e:	8c 93       	st	X, r24
	/*ADC Start Conversion*/
	SET_BIT(ADCSRA,6);
    1c80:	a6 e2       	ldi	r26, 0x26	; 38
    1c82:	b0 e0       	ldi	r27, 0x00	; 0
    1c84:	e6 e2       	ldi	r30, 0x26	; 38
    1c86:	f0 e0       	ldi	r31, 0x00	; 0
    1c88:	80 81       	ld	r24, Z
    1c8a:	80 64       	ori	r24, 0x40	; 64
    1c8c:	8c 93       	st	X, r24
	/*Wait on ADC Conversion Completed Flag is set to one*/
	while (GET_BIT (ADCSRA,4)==0);
    1c8e:	e6 e2       	ldi	r30, 0x26	; 38
    1c90:	f0 e0       	ldi	r31, 0x00	; 0
    1c92:	80 81       	ld	r24, Z
    1c94:	82 95       	swap	r24
    1c96:	8f 70       	andi	r24, 0x0F	; 15
    1c98:	88 2f       	mov	r24, r24
    1c9a:	90 e0       	ldi	r25, 0x00	; 0
    1c9c:	81 70       	andi	r24, 0x01	; 1
    1c9e:	90 70       	andi	r25, 0x00	; 0
    1ca0:	00 97       	sbiw	r24, 0x00	; 0
    1ca2:	a9 f3       	breq	.-22     	; 0x1c8e <MADC_u16ADCStartConversion+0x3e>
	return ADC;
    1ca4:	e4 e2       	ldi	r30, 0x24	; 36
    1ca6:	f0 e0       	ldi	r31, 0x00	; 0
    1ca8:	80 81       	ld	r24, Z
    1caa:	91 81       	ldd	r25, Z+1	; 0x01
}
    1cac:	0f 90       	pop	r0
    1cae:	cf 91       	pop	r28
    1cb0:	df 91       	pop	r29
    1cb2:	08 95       	ret

00001cb4 <MADC_u16ADCStartConversion_ISR>:

/**********************/
/*ADC Start Conversion*/
/**********************/
void MADC_u16ADCStartConversion_ISR(u8 Copy_u8Channel)
{
    1cb4:	df 93       	push	r29
    1cb6:	cf 93       	push	r28
    1cb8:	0f 92       	push	r0
    1cba:	cd b7       	in	r28, 0x3d	; 61
    1cbc:	de b7       	in	r29, 0x3e	; 62
    1cbe:	89 83       	std	Y+1, r24	; 0x01
	/*Select Channel*/
	Copy_u8Channel &= ~MADC_BIT_MASKING_CHANNEL;
    1cc0:	89 81       	ldd	r24, Y+1	; 0x01
    1cc2:	87 70       	andi	r24, 0x07	; 7
    1cc4:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= MADC_BIT_MASKING_REG_CHANNEL;
    1cc6:	a7 e2       	ldi	r26, 0x27	; 39
    1cc8:	b0 e0       	ldi	r27, 0x00	; 0
    1cca:	e7 e2       	ldi	r30, 0x27	; 39
    1ccc:	f0 e0       	ldi	r31, 0x00	; 0
    1cce:	80 81       	ld	r24, Z
    1cd0:	80 7e       	andi	r24, 0xE0	; 224
    1cd2:	8c 93       	st	X, r24
	ADMUX |= Copy_u8Channel;
    1cd4:	a7 e2       	ldi	r26, 0x27	; 39
    1cd6:	b0 e0       	ldi	r27, 0x00	; 0
    1cd8:	e7 e2       	ldi	r30, 0x27	; 39
    1cda:	f0 e0       	ldi	r31, 0x00	; 0
    1cdc:	90 81       	ld	r25, Z
    1cde:	89 81       	ldd	r24, Y+1	; 0x01
    1ce0:	89 2b       	or	r24, r25
    1ce2:	8c 93       	st	X, r24

	/*ADSC: ADC Start Conversion*/
	SET_BIT(ADCSRA,ADSC);
    1ce4:	a6 e2       	ldi	r26, 0x26	; 38
    1ce6:	b0 e0       	ldi	r27, 0x00	; 0
    1ce8:	e6 e2       	ldi	r30, 0x26	; 38
    1cea:	f0 e0       	ldi	r31, 0x00	; 0
    1cec:	80 81       	ld	r24, Z
    1cee:	80 64       	ori	r24, 0x40	; 64
    1cf0:	8c 93       	st	X, r24
}
    1cf2:	0f 90       	pop	r0
    1cf4:	cf 91       	pop	r28
    1cf6:	df 91       	pop	r29
    1cf8:	08 95       	ret

00001cfa <MADC_VidADC_ReturnADC>:

/**********************/
/** ADC Value Return **/
/**********************/
u16 MADC_VidADC_ReturnADC(void)
{
    1cfa:	df 93       	push	r29
    1cfc:	cf 93       	push	r28
    1cfe:	cd b7       	in	r28, 0x3d	; 61
    1d00:	de b7       	in	r29, 0x3e	; 62
	return ADC;
    1d02:	e4 e2       	ldi	r30, 0x24	; 36
    1d04:	f0 e0       	ldi	r31, 0x00	; 0
    1d06:	80 81       	ld	r24, Z
    1d08:	91 81       	ldd	r25, Z+1	; 0x01
}
    1d0a:	cf 91       	pop	r28
    1d0c:	df 91       	pop	r29
    1d0e:	08 95       	ret

00001d10 <MADC_VidADC_SetCallBack>:

/************************************************/
/** ADC passing address of Application Function**/
/************************************************/
void MADC_VidADC_SetCallBack(void(*Copy_VidCallBack)(void))
{
    1d10:	df 93       	push	r29
    1d12:	cf 93       	push	r28
    1d14:	00 d0       	rcall	.+0      	; 0x1d16 <MADC_VidADC_SetCallBack+0x6>
    1d16:	cd b7       	in	r28, 0x3d	; 61
    1d18:	de b7       	in	r29, 0x3e	; 62
    1d1a:	9a 83       	std	Y+2, r25	; 0x02
    1d1c:	89 83       	std	Y+1, r24	; 0x01
	MADC_CallBack = Copy_VidCallBack;
    1d1e:	89 81       	ldd	r24, Y+1	; 0x01
    1d20:	9a 81       	ldd	r25, Y+2	; 0x02
    1d22:	90 93 c1 07 	sts	0x07C1, r25
    1d26:	80 93 c0 07 	sts	0x07C0, r24
}
    1d2a:	0f 90       	pop	r0
    1d2c:	0f 90       	pop	r0
    1d2e:	cf 91       	pop	r28
    1d30:	df 91       	pop	r29
    1d32:	08 95       	ret

00001d34 <__vector_16>:

/*******************************/
/**ISR ADC Interrupt Function **/
/*******************************/
void __vector_16(void)
{
    1d34:	1f 92       	push	r1
    1d36:	0f 92       	push	r0
    1d38:	0f b6       	in	r0, 0x3f	; 63
    1d3a:	0f 92       	push	r0
    1d3c:	11 24       	eor	r1, r1
    1d3e:	2f 93       	push	r18
    1d40:	3f 93       	push	r19
    1d42:	4f 93       	push	r20
    1d44:	5f 93       	push	r21
    1d46:	6f 93       	push	r22
    1d48:	7f 93       	push	r23
    1d4a:	8f 93       	push	r24
    1d4c:	9f 93       	push	r25
    1d4e:	af 93       	push	r26
    1d50:	bf 93       	push	r27
    1d52:	ef 93       	push	r30
    1d54:	ff 93       	push	r31
    1d56:	df 93       	push	r29
    1d58:	cf 93       	push	r28
    1d5a:	cd b7       	in	r28, 0x3d	; 61
    1d5c:	de b7       	in	r29, 0x3e	; 62
	MADC_CallBack();
    1d5e:	e0 91 c0 07 	lds	r30, 0x07C0
    1d62:	f0 91 c1 07 	lds	r31, 0x07C1
    1d66:	09 95       	icall
}
    1d68:	cf 91       	pop	r28
    1d6a:	df 91       	pop	r29
    1d6c:	ff 91       	pop	r31
    1d6e:	ef 91       	pop	r30
    1d70:	bf 91       	pop	r27
    1d72:	af 91       	pop	r26
    1d74:	9f 91       	pop	r25
    1d76:	8f 91       	pop	r24
    1d78:	7f 91       	pop	r23
    1d7a:	6f 91       	pop	r22
    1d7c:	5f 91       	pop	r21
    1d7e:	4f 91       	pop	r20
    1d80:	3f 91       	pop	r19
    1d82:	2f 91       	pop	r18
    1d84:	0f 90       	pop	r0
    1d86:	0f be       	out	0x3f, r0	; 63
    1d88:	0f 90       	pop	r0
    1d8a:	1f 90       	pop	r1
    1d8c:	18 95       	reti

00001d8e <HMOTOR_VidInit>:
#include "..\..\MCAL\MDIO\MDIO_Config.h"
#include "..\..\MCAL\MDIO\MDIO_Interface.h"
#include "HMOTOR_Config.h"

void HMOTOR_VidInit(void)
{
    1d8e:	df 93       	push	r29
    1d90:	cf 93       	push	r28
    1d92:	cd b7       	in	r28, 0x3d	; 61
    1d94:	de b7       	in	r29, 0x3e	; 62
	MDIO_Error_State_SetPinDirection(RELAY_1_PIN,RELAY_1_PORT,PIN_OUTPUT);
    1d96:	84 e0       	ldi	r24, 0x04	; 4
    1d98:	62 e0       	ldi	r22, 0x02	; 2
    1d9a:	41 e0       	ldi	r20, 0x01	; 1
    1d9c:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(RELAY_2_PIN,RELAY_2_PORT,PIN_OUTPUT);
    1da0:	83 e0       	ldi	r24, 0x03	; 3
    1da2:	62 e0       	ldi	r22, 0x02	; 2
    1da4:	41 e0       	ldi	r20, 0x01	; 1
    1da6:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
}
    1daa:	cf 91       	pop	r28
    1dac:	df 91       	pop	r29
    1dae:	08 95       	ret

00001db0 <HMOTOR_VidForward>:
void HMOTOR_VidForward(void)
{
    1db0:	df 93       	push	r29
    1db2:	cf 93       	push	r28
    1db4:	cd b7       	in	r28, 0x3d	; 61
    1db6:	de b7       	in	r29, 0x3e	; 62
	MDIO_Error_State_SetPinValue(RELAY_1_PIN,RELAY_1_PORT,PIN_HIGH);
    1db8:	84 e0       	ldi	r24, 0x04	; 4
    1dba:	62 e0       	ldi	r22, 0x02	; 2
    1dbc:	41 e0       	ldi	r20, 0x01	; 1
    1dbe:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
	MDIO_Error_State_SetPinValue(RELAY_2_PIN,RELAY_2_PORT,PIN_LOW);
    1dc2:	83 e0       	ldi	r24, 0x03	; 3
    1dc4:	62 e0       	ldi	r22, 0x02	; 2
    1dc6:	40 e0       	ldi	r20, 0x00	; 0
    1dc8:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
}
    1dcc:	cf 91       	pop	r28
    1dce:	df 91       	pop	r29
    1dd0:	08 95       	ret

00001dd2 <HMOTOR_VidBackward>:

void HMOTOR_VidBackward(void)
{
    1dd2:	df 93       	push	r29
    1dd4:	cf 93       	push	r28
    1dd6:	cd b7       	in	r28, 0x3d	; 61
    1dd8:	de b7       	in	r29, 0x3e	; 62
	MDIO_Error_State_SetPinValue(RELAY_1_PIN,RELAY_1_PORT,PIN_LOW);
    1dda:	84 e0       	ldi	r24, 0x04	; 4
    1ddc:	62 e0       	ldi	r22, 0x02	; 2
    1dde:	40 e0       	ldi	r20, 0x00	; 0
    1de0:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
	MDIO_Error_State_SetPinValue(RELAY_2_PIN,RELAY_2_PORT,PIN_HIGH);
    1de4:	83 e0       	ldi	r24, 0x03	; 3
    1de6:	62 e0       	ldi	r22, 0x02	; 2
    1de8:	41 e0       	ldi	r20, 0x01	; 1
    1dea:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
}
    1dee:	cf 91       	pop	r28
    1df0:	df 91       	pop	r29
    1df2:	08 95       	ret

00001df4 <HMOTOR_VidHold>:

void HMOTOR_VidHold(void)
{
    1df4:	df 93       	push	r29
    1df6:	cf 93       	push	r28
    1df8:	cd b7       	in	r28, 0x3d	; 61
    1dfa:	de b7       	in	r29, 0x3e	; 62
	MDIO_Error_State_SetPinValue(RELAY_1_PIN,RELAY_1_PORT,PIN_LOW);
    1dfc:	84 e0       	ldi	r24, 0x04	; 4
    1dfe:	62 e0       	ldi	r22, 0x02	; 2
    1e00:	40 e0       	ldi	r20, 0x00	; 0
    1e02:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
	MDIO_Error_State_SetPinValue(RELAY_2_PIN,RELAY_2_PORT,PIN_LOW);
    1e06:	83 e0       	ldi	r24, 0x03	; 3
    1e08:	62 e0       	ldi	r22, 0x02	; 2
    1e0a:	40 e0       	ldi	r20, 0x00	; 0
    1e0c:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
}
    1e10:	cf 91       	pop	r28
    1e12:	df 91       	pop	r29
    1e14:	08 95       	ret

00001e16 <HKPD_VidInit>:

/**********/
/*KPD INIT*/
/**********/
void HKPD_VidInit(void)
{
    1e16:	df 93       	push	r29
    1e18:	cf 93       	push	r28
    1e1a:	cd b7       	in	r28, 0x3d	; 61
    1e1c:	de b7       	in	r29, 0x3e	; 62
	/* Set Row Pins as an Input */
	MDIO_Error_State_SetNibbleDirection(ROW_PORT,ROW_NIBBLE_INPUT);
    1e1e:	81 e0       	ldi	r24, 0x01	; 1
    1e20:	60 ef       	ldi	r22, 0xF0	; 240
    1e22:	0e 94 6c 0b 	call	0x16d8	; 0x16d8 <MDIO_Error_State_SetNibbleDirection>
	//MDIO_Error_State_SetPinDirection(ROW_PIN0,ROW_PORT,PIN_INPUT);
	//MDIO_Error_State_SetPinDirection(ROW_PIN1,ROW_PORT,PIN_INPUT);
	//MDIO_Error_State_SetPinDirection(ROW_PIN2,ROW_PORT,PIN_INPUT);
	//MDIO_Error_State_SetPinDirection(ROW_PIN3,ROW_PORT,PIN_INPUT);
	/* Set Column Pins as an Output */
	MDIO_Error_State_SetNibbleDirection(COL_PORT,COL_NIBBLE_OUTPUT);
    1e26:	81 e0       	ldi	r24, 0x01	; 1
    1e28:	60 ef       	ldi	r22, 0xF0	; 240
    1e2a:	0e 94 6c 0b 	call	0x16d8	; 0x16d8 <MDIO_Error_State_SetNibbleDirection>
	//MDIO_Error_State_SetPinDirection(COL_PIN0,COL_PORT,PIN_OUTPUT);
	//MDIO_Error_State_SetPinDirection(COL_PIN1,COL_PORT,PIN_OUTPUT);
	//MDIO_Error_State_SetPinDirection(COL_PIN2,COL_PORT,PIN_OUTPUT);
	//MDIO_Error_State_SetPinDirection(COL_PIN3,COL_PORT,PIN_OUTPUT);
	/* Active Pull Up Resistor For Row Pins */
	MDIO_Error_State_SetLeastSignificantNibbleValues(ROW_PORT,LEAST_NIBBLE_HIGH);
    1e2e:	81 e0       	ldi	r24, 0x01	; 1
    1e30:	6f e0       	ldi	r22, 0x0F	; 15
    1e32:	0e 94 c7 0c 	call	0x198e	; 0x198e <MDIO_Error_State_SetLeastSignificantNibbleValues>
	//MDIO_Error_State_SetPinValue(ROW_PIN0,ROW_PORT,PIN_HIGH);
	//MDIO_Error_State_SetPinValue(ROW_PIN1,ROW_PORT,PIN_HIGH);
	//MDIO_Error_State_SetPinValue(ROW_PIN2,ROW_PORT,PIN_HIGH);
	//MDIO_Error_State_SetPinValue(ROW_PIN3,ROW_PORT,PIN_HIGH);
	/* Initialize 4 Column Pins By Ones */
	MDIO_Error_State_SetMostSignificantNibbleValues(COL_PORT,MOST_NIBBLE_HIGH);
    1e36:	81 e0       	ldi	r24, 0x01	; 1
    1e38:	60 ef       	ldi	r22, 0xF0	; 240
    1e3a:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <MDIO_Error_State_SetMostSignificantNibbleValues>
	//MDIO_Error_State_SetPinValue(COL_PIN0,COL_PORT,PIN_HIGH);
	//MDIO_Error_State_SetPinValue(COL_PIN1,COL_PORT,PIN_HIGH);
	//MDIO_Error_State_SetPinValue(COL_PIN2,COL_PORT,PIN_HIGH);
	//MDIO_Error_State_SetPinValue(COL_PIN3,COL_PORT,PIN_HIGH);
}
    1e3e:	cf 91       	pop	r28
    1e40:	df 91       	pop	r29
    1e42:	08 95       	ret

00001e44 <HKPD_u8GetKeyPressed>:

/*****************/
/*KPD Get pressed*/
/*****************/
u8 HKPD_u8GetKeyPressed(void)
{
    1e44:	df 93       	push	r29
    1e46:	cf 93       	push	r28
    1e48:	00 d0       	rcall	.+0      	; 0x1e4a <HKPD_u8GetKeyPressed+0x6>
    1e4a:	00 d0       	rcall	.+0      	; 0x1e4c <HKPD_u8GetKeyPressed+0x8>
    1e4c:	cd b7       	in	r28, 0x3d	; 61
    1e4e:	de b7       	in	r29, 0x3e	; 62
	u8 LOC_u8RowCount;
	u8 LOC_u8ColCount;
	
	/*Initialize the switch status to NOT PRESSED*/
	u8 LOC_u8ReturnValue=NOT_PRESSED;
    1e50:	8f ef       	ldi	r24, 0xFF	; 255
    1e52:	89 83       	std	Y+1, r24	; 0x01
	u8 LOC_u8PinState;
	
	/*Looping on columns of the keypad*/
	for(LOC_u8ColCount=COL_INIT ; LOC_u8ColCount<COL_END ; LOC_u8ColCount++)
    1e54:	84 e0       	ldi	r24, 0x04	; 4
    1e56:	8a 83       	std	Y+2, r24	; 0x02
    1e58:	41 c0       	rjmp	.+130    	; 0x1edc <HKPD_u8GetKeyPressed+0x98>
	{
		/*Active the Column to check */
		MDIO_Error_State_SetPinValue(LOC_u8ColCount, COL_PORT, PIN_LOW);
    1e5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e5c:	61 e0       	ldi	r22, 0x01	; 1
    1e5e:	40 e0       	ldi	r20, 0x00	; 0
    1e60:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
		
		/*Loop to read the all row pins*/
		for(LOC_u8RowCount=ROW_INIT ; LOC_u8RowCount<ROW_END ; LOC_u8RowCount++)
    1e64:	1b 82       	std	Y+3, r1	; 0x03
    1e66:	2f c0       	rjmp	.+94     	; 0x1ec6 <HKPD_u8GetKeyPressed+0x82>
		{
			/*check the status of the switch*/
			MDIO_Error_State_GetPinValue(LOC_u8RowCount, ROW_PORT, &LOC_u8PinState);
    1e68:	9e 01       	movw	r18, r28
    1e6a:	2c 5f       	subi	r18, 0xFC	; 252
    1e6c:	3f 4f       	sbci	r19, 0xFF	; 255
    1e6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e70:	61 e0       	ldi	r22, 0x01	; 1
    1e72:	a9 01       	movw	r20, r18
    1e74:	0e 94 3a 0a 	call	0x1474	; 0x1474 <MDIO_Error_State_GetPinValue>
			if(LOC_u8PinState==0)
    1e78:	8c 81       	ldd	r24, Y+4	; 0x04
    1e7a:	88 23       	and	r24, r24
    1e7c:	09 f5       	brne	.+66     	; 0x1ec0 <HKPD_u8GetKeyPressed+0x7c>
			{
				/*Get the Value of the current pressed switch*/
				LOC_u8ReturnValue=KPD_u8SwitchVal[LOC_u8ColCount - COL_INIT][LOC_u8RowCount - ROW_INIT];
    1e7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e80:	88 2f       	mov	r24, r24
    1e82:	90 e0       	ldi	r25, 0x00	; 0
    1e84:	ac 01       	movw	r20, r24
    1e86:	44 50       	subi	r20, 0x04	; 4
    1e88:	50 40       	sbci	r21, 0x00	; 0
    1e8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e8c:	28 2f       	mov	r18, r24
    1e8e:	30 e0       	ldi	r19, 0x00	; 0
    1e90:	ca 01       	movw	r24, r20
    1e92:	88 0f       	add	r24, r24
    1e94:	99 1f       	adc	r25, r25
    1e96:	88 0f       	add	r24, r24
    1e98:	99 1f       	adc	r25, r25
    1e9a:	82 0f       	add	r24, r18
    1e9c:	93 1f       	adc	r25, r19
    1e9e:	fc 01       	movw	r30, r24
    1ea0:	e3 57       	subi	r30, 0x73	; 115
    1ea2:	ff 4f       	sbci	r31, 0xFF	; 255
    1ea4:	80 81       	ld	r24, Z
    1ea6:	89 83       	std	Y+1, r24	; 0x01
    1ea8:	08 c0       	rjmp	.+16     	; 0x1eba <HKPD_u8GetKeyPressed+0x76>
				
				/*wait until the switch is released(Single Press)*/
				while(LOC_u8PinState==0)
				{
					MDIO_Error_State_GetPinValue(LOC_u8RowCount,ROW_PORT,&LOC_u8PinState);
    1eaa:	9e 01       	movw	r18, r28
    1eac:	2c 5f       	subi	r18, 0xFC	; 252
    1eae:	3f 4f       	sbci	r19, 0xFF	; 255
    1eb0:	8b 81       	ldd	r24, Y+3	; 0x03
    1eb2:	61 e0       	ldi	r22, 0x01	; 1
    1eb4:	a9 01       	movw	r20, r18
    1eb6:	0e 94 3a 0a 	call	0x1474	; 0x1474 <MDIO_Error_State_GetPinValue>
			{
				/*Get the Value of the current pressed switch*/
				LOC_u8ReturnValue=KPD_u8SwitchVal[LOC_u8ColCount - COL_INIT][LOC_u8RowCount - ROW_INIT];
				
				/*wait until the switch is released(Single Press)*/
				while(LOC_u8PinState==0)
    1eba:	8c 81       	ldd	r24, Y+4	; 0x04
    1ebc:	88 23       	and	r24, r24
    1ebe:	a9 f3       	breq	.-22     	; 0x1eaa <HKPD_u8GetKeyPressed+0x66>
	{
		/*Active the Column to check */
		MDIO_Error_State_SetPinValue(LOC_u8ColCount, COL_PORT, PIN_LOW);
		
		/*Loop to read the all row pins*/
		for(LOC_u8RowCount=ROW_INIT ; LOC_u8RowCount<ROW_END ; LOC_u8RowCount++)
    1ec0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ec2:	8f 5f       	subi	r24, 0xFF	; 255
    1ec4:	8b 83       	std	Y+3, r24	; 0x03
    1ec6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ec8:	84 30       	cpi	r24, 0x04	; 4
    1eca:	70 f2       	brcs	.-100    	; 0x1e68 <HKPD_u8GetKeyPressed+0x24>
			{
				/*Do Nothing*/
			}
		}
		/*Deactivate the Column*/
		MDIO_Error_State_SetPinValue(LOC_u8ColCount,COL_PORT,PIN_HIGH);
    1ecc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ece:	61 e0       	ldi	r22, 0x01	; 1
    1ed0:	41 e0       	ldi	r20, 0x01	; 1
    1ed2:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
	/*Initialize the switch status to NOT PRESSED*/
	u8 LOC_u8ReturnValue=NOT_PRESSED;
	u8 LOC_u8PinState;
	
	/*Looping on columns of the keypad*/
	for(LOC_u8ColCount=COL_INIT ; LOC_u8ColCount<COL_END ; LOC_u8ColCount++)
    1ed6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed8:	8f 5f       	subi	r24, 0xFF	; 255
    1eda:	8a 83       	std	Y+2, r24	; 0x02
    1edc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ede:	88 30       	cpi	r24, 0x08	; 8
    1ee0:	08 f4       	brcc	.+2      	; 0x1ee4 <HKPD_u8GetKeyPressed+0xa0>
    1ee2:	bb cf       	rjmp	.-138    	; 0x1e5a <HKPD_u8GetKeyPressed+0x16>
			}
		}
		/*Deactivate the Column*/
		MDIO_Error_State_SetPinValue(LOC_u8ColCount,COL_PORT,PIN_HIGH);
	}
	return LOC_u8ReturnValue;
    1ee4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ee6:	0f 90       	pop	r0
    1ee8:	0f 90       	pop	r0
    1eea:	0f 90       	pop	r0
    1eec:	0f 90       	pop	r0
    1eee:	cf 91       	pop	r28
    1ef0:	df 91       	pop	r29
    1ef2:	08 95       	ret

00001ef4 <HCLCD_Vid8Bits_Init>:

/**************************************/
/** Initialize CLCD with 8-Bits Mode **/
/**************************************/
void HCLCD_Vid8Bits_Init(void)
{
    1ef4:	0f 93       	push	r16
    1ef6:	1f 93       	push	r17
    1ef8:	df 93       	push	r29
    1efa:	cf 93       	push	r28
    1efc:	cd b7       	in	r28, 0x3d	; 61
    1efe:	de b7       	in	r29, 0x3e	; 62
    1f00:	c6 54       	subi	r28, 0x46	; 70
    1f02:	d0 40       	sbci	r29, 0x00	; 0
    1f04:	0f b6       	in	r0, 0x3f	; 63
    1f06:	f8 94       	cli
    1f08:	de bf       	out	0x3e, r29	; 62
    1f0a:	0f be       	out	0x3f, r0	; 63
    1f0c:	cd bf       	out	0x3d, r28	; 61
	/*LCD Data and Control Port Init*/
	MDIO_Error_State_SetPortDirection(DATA_PORT,PORT_OUTPUT);
    1f0e:	80 e0       	ldi	r24, 0x00	; 0
    1f10:	6f ef       	ldi	r22, 0xFF	; 255
    1f12:	0e 94 9f 08 	call	0x113e	; 0x113e <MDIO_Error_State_SetPortDirection>
	MDIO_Error_State_SetPinDirection(RS,CONTROL_PORT,PIN_OUTPUT);
    1f16:	80 e0       	ldi	r24, 0x00	; 0
    1f18:	62 e0       	ldi	r22, 0x02	; 2
    1f1a:	41 e0       	ldi	r20, 0x01	; 1
    1f1c:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(RW,CONTROL_PORT,PIN_OUTPUT);
    1f20:	81 e0       	ldi	r24, 0x01	; 1
    1f22:	62 e0       	ldi	r22, 0x02	; 2
    1f24:	41 e0       	ldi	r20, 0x01	; 1
    1f26:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(EN,CONTROL_PORT,PIN_OUTPUT);
    1f2a:	82 e0       	ldi	r24, 0x02	; 2
    1f2c:	62 e0       	ldi	r22, 0x02	; 2
    1f2e:	41 e0       	ldi	r20, 0x01	; 1
    1f30:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
    1f34:	fe 01       	movw	r30, r28
    1f36:	ed 5b       	subi	r30, 0xBD	; 189
    1f38:	ff 4f       	sbci	r31, 0xFF	; 255
    1f3a:	80 e0       	ldi	r24, 0x00	; 0
    1f3c:	90 e0       	ldi	r25, 0x00	; 0
    1f3e:	a0 ef       	ldi	r26, 0xF0	; 240
    1f40:	b1 e4       	ldi	r27, 0x41	; 65
    1f42:	80 83       	st	Z, r24
    1f44:	91 83       	std	Z+1, r25	; 0x01
    1f46:	a2 83       	std	Z+2, r26	; 0x02
    1f48:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f4a:	8e 01       	movw	r16, r28
    1f4c:	01 5c       	subi	r16, 0xC1	; 193
    1f4e:	1f 4f       	sbci	r17, 0xFF	; 255
    1f50:	fe 01       	movw	r30, r28
    1f52:	ed 5b       	subi	r30, 0xBD	; 189
    1f54:	ff 4f       	sbci	r31, 0xFF	; 255
    1f56:	60 81       	ld	r22, Z
    1f58:	71 81       	ldd	r23, Z+1	; 0x01
    1f5a:	82 81       	ldd	r24, Z+2	; 0x02
    1f5c:	93 81       	ldd	r25, Z+3	; 0x03
    1f5e:	20 e0       	ldi	r18, 0x00	; 0
    1f60:	30 e0       	ldi	r19, 0x00	; 0
    1f62:	4a e7       	ldi	r20, 0x7A	; 122
    1f64:	55 e4       	ldi	r21, 0x45	; 69
    1f66:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f6a:	dc 01       	movw	r26, r24
    1f6c:	cb 01       	movw	r24, r22
    1f6e:	f8 01       	movw	r30, r16
    1f70:	80 83       	st	Z, r24
    1f72:	91 83       	std	Z+1, r25	; 0x01
    1f74:	a2 83       	std	Z+2, r26	; 0x02
    1f76:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1f78:	fe 01       	movw	r30, r28
    1f7a:	ff 96       	adiw	r30, 0x3f	; 63
    1f7c:	60 81       	ld	r22, Z
    1f7e:	71 81       	ldd	r23, Z+1	; 0x01
    1f80:	82 81       	ldd	r24, Z+2	; 0x02
    1f82:	93 81       	ldd	r25, Z+3	; 0x03
    1f84:	20 e0       	ldi	r18, 0x00	; 0
    1f86:	30 e0       	ldi	r19, 0x00	; 0
    1f88:	40 e8       	ldi	r20, 0x80	; 128
    1f8a:	5f e3       	ldi	r21, 0x3F	; 63
    1f8c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f90:	88 23       	and	r24, r24
    1f92:	2c f4       	brge	.+10     	; 0x1f9e <HCLCD_Vid8Bits_Init+0xaa>
		__ticks = 1;
    1f94:	81 e0       	ldi	r24, 0x01	; 1
    1f96:	90 e0       	ldi	r25, 0x00	; 0
    1f98:	9e af       	std	Y+62, r25	; 0x3e
    1f9a:	8d af       	std	Y+61, r24	; 0x3d
    1f9c:	46 c0       	rjmp	.+140    	; 0x202a <HCLCD_Vid8Bits_Init+0x136>
	else if (__tmp > 65535)
    1f9e:	fe 01       	movw	r30, r28
    1fa0:	ff 96       	adiw	r30, 0x3f	; 63
    1fa2:	60 81       	ld	r22, Z
    1fa4:	71 81       	ldd	r23, Z+1	; 0x01
    1fa6:	82 81       	ldd	r24, Z+2	; 0x02
    1fa8:	93 81       	ldd	r25, Z+3	; 0x03
    1faa:	20 e0       	ldi	r18, 0x00	; 0
    1fac:	3f ef       	ldi	r19, 0xFF	; 255
    1fae:	4f e7       	ldi	r20, 0x7F	; 127
    1fb0:	57 e4       	ldi	r21, 0x47	; 71
    1fb2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1fb6:	18 16       	cp	r1, r24
    1fb8:	64 f5       	brge	.+88     	; 0x2012 <HCLCD_Vid8Bits_Init+0x11e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fba:	fe 01       	movw	r30, r28
    1fbc:	ed 5b       	subi	r30, 0xBD	; 189
    1fbe:	ff 4f       	sbci	r31, 0xFF	; 255
    1fc0:	60 81       	ld	r22, Z
    1fc2:	71 81       	ldd	r23, Z+1	; 0x01
    1fc4:	82 81       	ldd	r24, Z+2	; 0x02
    1fc6:	93 81       	ldd	r25, Z+3	; 0x03
    1fc8:	20 e0       	ldi	r18, 0x00	; 0
    1fca:	30 e0       	ldi	r19, 0x00	; 0
    1fcc:	40 e2       	ldi	r20, 0x20	; 32
    1fce:	51 e4       	ldi	r21, 0x41	; 65
    1fd0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fd4:	dc 01       	movw	r26, r24
    1fd6:	cb 01       	movw	r24, r22
    1fd8:	bc 01       	movw	r22, r24
    1fda:	cd 01       	movw	r24, r26
    1fdc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fe0:	dc 01       	movw	r26, r24
    1fe2:	cb 01       	movw	r24, r22
    1fe4:	9e af       	std	Y+62, r25	; 0x3e
    1fe6:	8d af       	std	Y+61, r24	; 0x3d
    1fe8:	0f c0       	rjmp	.+30     	; 0x2008 <HCLCD_Vid8Bits_Init+0x114>
    1fea:	80 e9       	ldi	r24, 0x90	; 144
    1fec:	91 e0       	ldi	r25, 0x01	; 1
    1fee:	9c af       	std	Y+60, r25	; 0x3c
    1ff0:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1ff2:	8b ad       	ldd	r24, Y+59	; 0x3b
    1ff4:	9c ad       	ldd	r25, Y+60	; 0x3c
    1ff6:	01 97       	sbiw	r24, 0x01	; 1
    1ff8:	f1 f7       	brne	.-4      	; 0x1ff6 <HCLCD_Vid8Bits_Init+0x102>
    1ffa:	9c af       	std	Y+60, r25	; 0x3c
    1ffc:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ffe:	8d ad       	ldd	r24, Y+61	; 0x3d
    2000:	9e ad       	ldd	r25, Y+62	; 0x3e
    2002:	01 97       	sbiw	r24, 0x01	; 1
    2004:	9e af       	std	Y+62, r25	; 0x3e
    2006:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2008:	8d ad       	ldd	r24, Y+61	; 0x3d
    200a:	9e ad       	ldd	r25, Y+62	; 0x3e
    200c:	00 97       	sbiw	r24, 0x00	; 0
    200e:	69 f7       	brne	.-38     	; 0x1fea <HCLCD_Vid8Bits_Init+0xf6>
    2010:	16 c0       	rjmp	.+44     	; 0x203e <HCLCD_Vid8Bits_Init+0x14a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2012:	fe 01       	movw	r30, r28
    2014:	ff 96       	adiw	r30, 0x3f	; 63
    2016:	60 81       	ld	r22, Z
    2018:	71 81       	ldd	r23, Z+1	; 0x01
    201a:	82 81       	ldd	r24, Z+2	; 0x02
    201c:	93 81       	ldd	r25, Z+3	; 0x03
    201e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2022:	dc 01       	movw	r26, r24
    2024:	cb 01       	movw	r24, r22
    2026:	9e af       	std	Y+62, r25	; 0x3e
    2028:	8d af       	std	Y+61, r24	; 0x3d
    202a:	8d ad       	ldd	r24, Y+61	; 0x3d
    202c:	9e ad       	ldd	r25, Y+62	; 0x3e
    202e:	9a af       	std	Y+58, r25	; 0x3a
    2030:	89 af       	std	Y+57, r24	; 0x39
    2032:	89 ad       	ldd	r24, Y+57	; 0x39
    2034:	9a ad       	ldd	r25, Y+58	; 0x3a
    2036:	01 97       	sbiw	r24, 0x01	; 1
    2038:	f1 f7       	brne	.-4      	; 0x2036 <HCLCD_Vid8Bits_Init+0x142>
    203a:	9a af       	std	Y+58, r25	; 0x3a
    203c:	89 af       	std	Y+57, r24	; 0x39
	/*wait 30ms*/
	_delay_ms(30);

	/*Send function send command*/
	HCLCD_VidWriteCommand_8Bits(HCLCD_FUNCTION_SET);
    203e:	88 e3       	ldi	r24, 0x38	; 56
    2040:	0e 94 86 13 	call	0x270c	; 0x270c <HCLCD_VidWriteCommand_8Bits>
    2044:	80 e0       	ldi	r24, 0x00	; 0
    2046:	90 e0       	ldi	r25, 0x00	; 0
    2048:	a0 e0       	ldi	r26, 0x00	; 0
    204a:	b0 e4       	ldi	r27, 0x40	; 64
    204c:	8d ab       	std	Y+53, r24	; 0x35
    204e:	9e ab       	std	Y+54, r25	; 0x36
    2050:	af ab       	std	Y+55, r26	; 0x37
    2052:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2054:	6d a9       	ldd	r22, Y+53	; 0x35
    2056:	7e a9       	ldd	r23, Y+54	; 0x36
    2058:	8f a9       	ldd	r24, Y+55	; 0x37
    205a:	98 ad       	ldd	r25, Y+56	; 0x38
    205c:	20 e0       	ldi	r18, 0x00	; 0
    205e:	30 e0       	ldi	r19, 0x00	; 0
    2060:	4a e7       	ldi	r20, 0x7A	; 122
    2062:	55 e4       	ldi	r21, 0x45	; 69
    2064:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2068:	dc 01       	movw	r26, r24
    206a:	cb 01       	movw	r24, r22
    206c:	89 ab       	std	Y+49, r24	; 0x31
    206e:	9a ab       	std	Y+50, r25	; 0x32
    2070:	ab ab       	std	Y+51, r26	; 0x33
    2072:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2074:	69 a9       	ldd	r22, Y+49	; 0x31
    2076:	7a a9       	ldd	r23, Y+50	; 0x32
    2078:	8b a9       	ldd	r24, Y+51	; 0x33
    207a:	9c a9       	ldd	r25, Y+52	; 0x34
    207c:	20 e0       	ldi	r18, 0x00	; 0
    207e:	30 e0       	ldi	r19, 0x00	; 0
    2080:	40 e8       	ldi	r20, 0x80	; 128
    2082:	5f e3       	ldi	r21, 0x3F	; 63
    2084:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2088:	88 23       	and	r24, r24
    208a:	2c f4       	brge	.+10     	; 0x2096 <HCLCD_Vid8Bits_Init+0x1a2>
		__ticks = 1;
    208c:	81 e0       	ldi	r24, 0x01	; 1
    208e:	90 e0       	ldi	r25, 0x00	; 0
    2090:	98 ab       	std	Y+48, r25	; 0x30
    2092:	8f a7       	std	Y+47, r24	; 0x2f
    2094:	3f c0       	rjmp	.+126    	; 0x2114 <HCLCD_Vid8Bits_Init+0x220>
	else if (__tmp > 65535)
    2096:	69 a9       	ldd	r22, Y+49	; 0x31
    2098:	7a a9       	ldd	r23, Y+50	; 0x32
    209a:	8b a9       	ldd	r24, Y+51	; 0x33
    209c:	9c a9       	ldd	r25, Y+52	; 0x34
    209e:	20 e0       	ldi	r18, 0x00	; 0
    20a0:	3f ef       	ldi	r19, 0xFF	; 255
    20a2:	4f e7       	ldi	r20, 0x7F	; 127
    20a4:	57 e4       	ldi	r21, 0x47	; 71
    20a6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    20aa:	18 16       	cp	r1, r24
    20ac:	4c f5       	brge	.+82     	; 0x2100 <HCLCD_Vid8Bits_Init+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20ae:	6d a9       	ldd	r22, Y+53	; 0x35
    20b0:	7e a9       	ldd	r23, Y+54	; 0x36
    20b2:	8f a9       	ldd	r24, Y+55	; 0x37
    20b4:	98 ad       	ldd	r25, Y+56	; 0x38
    20b6:	20 e0       	ldi	r18, 0x00	; 0
    20b8:	30 e0       	ldi	r19, 0x00	; 0
    20ba:	40 e2       	ldi	r20, 0x20	; 32
    20bc:	51 e4       	ldi	r21, 0x41	; 65
    20be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20c2:	dc 01       	movw	r26, r24
    20c4:	cb 01       	movw	r24, r22
    20c6:	bc 01       	movw	r22, r24
    20c8:	cd 01       	movw	r24, r26
    20ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20ce:	dc 01       	movw	r26, r24
    20d0:	cb 01       	movw	r24, r22
    20d2:	98 ab       	std	Y+48, r25	; 0x30
    20d4:	8f a7       	std	Y+47, r24	; 0x2f
    20d6:	0f c0       	rjmp	.+30     	; 0x20f6 <HCLCD_Vid8Bits_Init+0x202>
    20d8:	80 e9       	ldi	r24, 0x90	; 144
    20da:	91 e0       	ldi	r25, 0x01	; 1
    20dc:	9e a7       	std	Y+46, r25	; 0x2e
    20de:	8d a7       	std	Y+45, r24	; 0x2d
    20e0:	8d a5       	ldd	r24, Y+45	; 0x2d
    20e2:	9e a5       	ldd	r25, Y+46	; 0x2e
    20e4:	01 97       	sbiw	r24, 0x01	; 1
    20e6:	f1 f7       	brne	.-4      	; 0x20e4 <HCLCD_Vid8Bits_Init+0x1f0>
    20e8:	9e a7       	std	Y+46, r25	; 0x2e
    20ea:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20ec:	8f a5       	ldd	r24, Y+47	; 0x2f
    20ee:	98 a9       	ldd	r25, Y+48	; 0x30
    20f0:	01 97       	sbiw	r24, 0x01	; 1
    20f2:	98 ab       	std	Y+48, r25	; 0x30
    20f4:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20f6:	8f a5       	ldd	r24, Y+47	; 0x2f
    20f8:	98 a9       	ldd	r25, Y+48	; 0x30
    20fa:	00 97       	sbiw	r24, 0x00	; 0
    20fc:	69 f7       	brne	.-38     	; 0x20d8 <HCLCD_Vid8Bits_Init+0x1e4>
    20fe:	14 c0       	rjmp	.+40     	; 0x2128 <HCLCD_Vid8Bits_Init+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2100:	69 a9       	ldd	r22, Y+49	; 0x31
    2102:	7a a9       	ldd	r23, Y+50	; 0x32
    2104:	8b a9       	ldd	r24, Y+51	; 0x33
    2106:	9c a9       	ldd	r25, Y+52	; 0x34
    2108:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    210c:	dc 01       	movw	r26, r24
    210e:	cb 01       	movw	r24, r22
    2110:	98 ab       	std	Y+48, r25	; 0x30
    2112:	8f a7       	std	Y+47, r24	; 0x2f
    2114:	8f a5       	ldd	r24, Y+47	; 0x2f
    2116:	98 a9       	ldd	r25, Y+48	; 0x30
    2118:	9c a7       	std	Y+44, r25	; 0x2c
    211a:	8b a7       	std	Y+43, r24	; 0x2b
    211c:	8b a5       	ldd	r24, Y+43	; 0x2b
    211e:	9c a5       	ldd	r25, Y+44	; 0x2c
    2120:	01 97       	sbiw	r24, 0x01	; 1
    2122:	f1 f7       	brne	.-4      	; 0x2120 <HCLCD_Vid8Bits_Init+0x22c>
    2124:	9c a7       	std	Y+44, r25	; 0x2c
    2126:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);

	/*send Display ON/OFF Command*/
	HCLCD_VidWriteCommand_8Bits(HCLCD_Display_On_Off);
    2128:	8e e0       	ldi	r24, 0x0E	; 14
    212a:	0e 94 86 13 	call	0x270c	; 0x270c <HCLCD_VidWriteCommand_8Bits>
    212e:	80 e0       	ldi	r24, 0x00	; 0
    2130:	90 e0       	ldi	r25, 0x00	; 0
    2132:	a0 e0       	ldi	r26, 0x00	; 0
    2134:	b0 e4       	ldi	r27, 0x40	; 64
    2136:	8f a3       	std	Y+39, r24	; 0x27
    2138:	98 a7       	std	Y+40, r25	; 0x28
    213a:	a9 a7       	std	Y+41, r26	; 0x29
    213c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    213e:	6f a1       	ldd	r22, Y+39	; 0x27
    2140:	78 a5       	ldd	r23, Y+40	; 0x28
    2142:	89 a5       	ldd	r24, Y+41	; 0x29
    2144:	9a a5       	ldd	r25, Y+42	; 0x2a
    2146:	20 e0       	ldi	r18, 0x00	; 0
    2148:	30 e0       	ldi	r19, 0x00	; 0
    214a:	4a e7       	ldi	r20, 0x7A	; 122
    214c:	55 e4       	ldi	r21, 0x45	; 69
    214e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2152:	dc 01       	movw	r26, r24
    2154:	cb 01       	movw	r24, r22
    2156:	8b a3       	std	Y+35, r24	; 0x23
    2158:	9c a3       	std	Y+36, r25	; 0x24
    215a:	ad a3       	std	Y+37, r26	; 0x25
    215c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    215e:	6b a1       	ldd	r22, Y+35	; 0x23
    2160:	7c a1       	ldd	r23, Y+36	; 0x24
    2162:	8d a1       	ldd	r24, Y+37	; 0x25
    2164:	9e a1       	ldd	r25, Y+38	; 0x26
    2166:	20 e0       	ldi	r18, 0x00	; 0
    2168:	30 e0       	ldi	r19, 0x00	; 0
    216a:	40 e8       	ldi	r20, 0x80	; 128
    216c:	5f e3       	ldi	r21, 0x3F	; 63
    216e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2172:	88 23       	and	r24, r24
    2174:	2c f4       	brge	.+10     	; 0x2180 <HCLCD_Vid8Bits_Init+0x28c>
		__ticks = 1;
    2176:	81 e0       	ldi	r24, 0x01	; 1
    2178:	90 e0       	ldi	r25, 0x00	; 0
    217a:	9a a3       	std	Y+34, r25	; 0x22
    217c:	89 a3       	std	Y+33, r24	; 0x21
    217e:	3f c0       	rjmp	.+126    	; 0x21fe <HCLCD_Vid8Bits_Init+0x30a>
	else if (__tmp > 65535)
    2180:	6b a1       	ldd	r22, Y+35	; 0x23
    2182:	7c a1       	ldd	r23, Y+36	; 0x24
    2184:	8d a1       	ldd	r24, Y+37	; 0x25
    2186:	9e a1       	ldd	r25, Y+38	; 0x26
    2188:	20 e0       	ldi	r18, 0x00	; 0
    218a:	3f ef       	ldi	r19, 0xFF	; 255
    218c:	4f e7       	ldi	r20, 0x7F	; 127
    218e:	57 e4       	ldi	r21, 0x47	; 71
    2190:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2194:	18 16       	cp	r1, r24
    2196:	4c f5       	brge	.+82     	; 0x21ea <HCLCD_Vid8Bits_Init+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2198:	6f a1       	ldd	r22, Y+39	; 0x27
    219a:	78 a5       	ldd	r23, Y+40	; 0x28
    219c:	89 a5       	ldd	r24, Y+41	; 0x29
    219e:	9a a5       	ldd	r25, Y+42	; 0x2a
    21a0:	20 e0       	ldi	r18, 0x00	; 0
    21a2:	30 e0       	ldi	r19, 0x00	; 0
    21a4:	40 e2       	ldi	r20, 0x20	; 32
    21a6:	51 e4       	ldi	r21, 0x41	; 65
    21a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21ac:	dc 01       	movw	r26, r24
    21ae:	cb 01       	movw	r24, r22
    21b0:	bc 01       	movw	r22, r24
    21b2:	cd 01       	movw	r24, r26
    21b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21b8:	dc 01       	movw	r26, r24
    21ba:	cb 01       	movw	r24, r22
    21bc:	9a a3       	std	Y+34, r25	; 0x22
    21be:	89 a3       	std	Y+33, r24	; 0x21
    21c0:	0f c0       	rjmp	.+30     	; 0x21e0 <HCLCD_Vid8Bits_Init+0x2ec>
    21c2:	80 e9       	ldi	r24, 0x90	; 144
    21c4:	91 e0       	ldi	r25, 0x01	; 1
    21c6:	98 a3       	std	Y+32, r25	; 0x20
    21c8:	8f 8f       	std	Y+31, r24	; 0x1f
    21ca:	8f 8d       	ldd	r24, Y+31	; 0x1f
    21cc:	98 a1       	ldd	r25, Y+32	; 0x20
    21ce:	01 97       	sbiw	r24, 0x01	; 1
    21d0:	f1 f7       	brne	.-4      	; 0x21ce <HCLCD_Vid8Bits_Init+0x2da>
    21d2:	98 a3       	std	Y+32, r25	; 0x20
    21d4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21d6:	89 a1       	ldd	r24, Y+33	; 0x21
    21d8:	9a a1       	ldd	r25, Y+34	; 0x22
    21da:	01 97       	sbiw	r24, 0x01	; 1
    21dc:	9a a3       	std	Y+34, r25	; 0x22
    21de:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21e0:	89 a1       	ldd	r24, Y+33	; 0x21
    21e2:	9a a1       	ldd	r25, Y+34	; 0x22
    21e4:	00 97       	sbiw	r24, 0x00	; 0
    21e6:	69 f7       	brne	.-38     	; 0x21c2 <HCLCD_Vid8Bits_Init+0x2ce>
    21e8:	14 c0       	rjmp	.+40     	; 0x2212 <HCLCD_Vid8Bits_Init+0x31e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21ea:	6b a1       	ldd	r22, Y+35	; 0x23
    21ec:	7c a1       	ldd	r23, Y+36	; 0x24
    21ee:	8d a1       	ldd	r24, Y+37	; 0x25
    21f0:	9e a1       	ldd	r25, Y+38	; 0x26
    21f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21f6:	dc 01       	movw	r26, r24
    21f8:	cb 01       	movw	r24, r22
    21fa:	9a a3       	std	Y+34, r25	; 0x22
    21fc:	89 a3       	std	Y+33, r24	; 0x21
    21fe:	89 a1       	ldd	r24, Y+33	; 0x21
    2200:	9a a1       	ldd	r25, Y+34	; 0x22
    2202:	9e 8f       	std	Y+30, r25	; 0x1e
    2204:	8d 8f       	std	Y+29, r24	; 0x1d
    2206:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2208:	9e 8d       	ldd	r25, Y+30	; 0x1e
    220a:	01 97       	sbiw	r24, 0x01	; 1
    220c:	f1 f7       	brne	.-4      	; 0x220a <HCLCD_Vid8Bits_Init+0x316>
    220e:	9e 8f       	std	Y+30, r25	; 0x1e
    2210:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);

	/* Send Clear Display Command*/
	HCLCD_VidWriteCommand_8Bits(DISPLAY_CLEAR);
    2212:	81 e0       	ldi	r24, 0x01	; 1
    2214:	0e 94 86 13 	call	0x270c	; 0x270c <HCLCD_VidWriteCommand_8Bits>
    2218:	80 e0       	ldi	r24, 0x00	; 0
    221a:	90 e0       	ldi	r25, 0x00	; 0
    221c:	a0 e0       	ldi	r26, 0x00	; 0
    221e:	b0 e4       	ldi	r27, 0x40	; 64
    2220:	89 8f       	std	Y+25, r24	; 0x19
    2222:	9a 8f       	std	Y+26, r25	; 0x1a
    2224:	ab 8f       	std	Y+27, r26	; 0x1b
    2226:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2228:	69 8d       	ldd	r22, Y+25	; 0x19
    222a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    222c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    222e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2230:	20 e0       	ldi	r18, 0x00	; 0
    2232:	30 e0       	ldi	r19, 0x00	; 0
    2234:	4a e7       	ldi	r20, 0x7A	; 122
    2236:	55 e4       	ldi	r21, 0x45	; 69
    2238:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    223c:	dc 01       	movw	r26, r24
    223e:	cb 01       	movw	r24, r22
    2240:	8d 8b       	std	Y+21, r24	; 0x15
    2242:	9e 8b       	std	Y+22, r25	; 0x16
    2244:	af 8b       	std	Y+23, r26	; 0x17
    2246:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2248:	6d 89       	ldd	r22, Y+21	; 0x15
    224a:	7e 89       	ldd	r23, Y+22	; 0x16
    224c:	8f 89       	ldd	r24, Y+23	; 0x17
    224e:	98 8d       	ldd	r25, Y+24	; 0x18
    2250:	20 e0       	ldi	r18, 0x00	; 0
    2252:	30 e0       	ldi	r19, 0x00	; 0
    2254:	40 e8       	ldi	r20, 0x80	; 128
    2256:	5f e3       	ldi	r21, 0x3F	; 63
    2258:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    225c:	88 23       	and	r24, r24
    225e:	2c f4       	brge	.+10     	; 0x226a <HCLCD_Vid8Bits_Init+0x376>
		__ticks = 1;
    2260:	81 e0       	ldi	r24, 0x01	; 1
    2262:	90 e0       	ldi	r25, 0x00	; 0
    2264:	9c 8b       	std	Y+20, r25	; 0x14
    2266:	8b 8b       	std	Y+19, r24	; 0x13
    2268:	3f c0       	rjmp	.+126    	; 0x22e8 <HCLCD_Vid8Bits_Init+0x3f4>
	else if (__tmp > 65535)
    226a:	6d 89       	ldd	r22, Y+21	; 0x15
    226c:	7e 89       	ldd	r23, Y+22	; 0x16
    226e:	8f 89       	ldd	r24, Y+23	; 0x17
    2270:	98 8d       	ldd	r25, Y+24	; 0x18
    2272:	20 e0       	ldi	r18, 0x00	; 0
    2274:	3f ef       	ldi	r19, 0xFF	; 255
    2276:	4f e7       	ldi	r20, 0x7F	; 127
    2278:	57 e4       	ldi	r21, 0x47	; 71
    227a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    227e:	18 16       	cp	r1, r24
    2280:	4c f5       	brge	.+82     	; 0x22d4 <HCLCD_Vid8Bits_Init+0x3e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2282:	69 8d       	ldd	r22, Y+25	; 0x19
    2284:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2286:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2288:	9c 8d       	ldd	r25, Y+28	; 0x1c
    228a:	20 e0       	ldi	r18, 0x00	; 0
    228c:	30 e0       	ldi	r19, 0x00	; 0
    228e:	40 e2       	ldi	r20, 0x20	; 32
    2290:	51 e4       	ldi	r21, 0x41	; 65
    2292:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2296:	dc 01       	movw	r26, r24
    2298:	cb 01       	movw	r24, r22
    229a:	bc 01       	movw	r22, r24
    229c:	cd 01       	movw	r24, r26
    229e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22a2:	dc 01       	movw	r26, r24
    22a4:	cb 01       	movw	r24, r22
    22a6:	9c 8b       	std	Y+20, r25	; 0x14
    22a8:	8b 8b       	std	Y+19, r24	; 0x13
    22aa:	0f c0       	rjmp	.+30     	; 0x22ca <HCLCD_Vid8Bits_Init+0x3d6>
    22ac:	80 e9       	ldi	r24, 0x90	; 144
    22ae:	91 e0       	ldi	r25, 0x01	; 1
    22b0:	9a 8b       	std	Y+18, r25	; 0x12
    22b2:	89 8b       	std	Y+17, r24	; 0x11
    22b4:	89 89       	ldd	r24, Y+17	; 0x11
    22b6:	9a 89       	ldd	r25, Y+18	; 0x12
    22b8:	01 97       	sbiw	r24, 0x01	; 1
    22ba:	f1 f7       	brne	.-4      	; 0x22b8 <HCLCD_Vid8Bits_Init+0x3c4>
    22bc:	9a 8b       	std	Y+18, r25	; 0x12
    22be:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22c0:	8b 89       	ldd	r24, Y+19	; 0x13
    22c2:	9c 89       	ldd	r25, Y+20	; 0x14
    22c4:	01 97       	sbiw	r24, 0x01	; 1
    22c6:	9c 8b       	std	Y+20, r25	; 0x14
    22c8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22ca:	8b 89       	ldd	r24, Y+19	; 0x13
    22cc:	9c 89       	ldd	r25, Y+20	; 0x14
    22ce:	00 97       	sbiw	r24, 0x00	; 0
    22d0:	69 f7       	brne	.-38     	; 0x22ac <HCLCD_Vid8Bits_Init+0x3b8>
    22d2:	14 c0       	rjmp	.+40     	; 0x22fc <HCLCD_Vid8Bits_Init+0x408>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22d4:	6d 89       	ldd	r22, Y+21	; 0x15
    22d6:	7e 89       	ldd	r23, Y+22	; 0x16
    22d8:	8f 89       	ldd	r24, Y+23	; 0x17
    22da:	98 8d       	ldd	r25, Y+24	; 0x18
    22dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22e0:	dc 01       	movw	r26, r24
    22e2:	cb 01       	movw	r24, r22
    22e4:	9c 8b       	std	Y+20, r25	; 0x14
    22e6:	8b 8b       	std	Y+19, r24	; 0x13
    22e8:	8b 89       	ldd	r24, Y+19	; 0x13
    22ea:	9c 89       	ldd	r25, Y+20	; 0x14
    22ec:	98 8b       	std	Y+16, r25	; 0x10
    22ee:	8f 87       	std	Y+15, r24	; 0x0f
    22f0:	8f 85       	ldd	r24, Y+15	; 0x0f
    22f2:	98 89       	ldd	r25, Y+16	; 0x10
    22f4:	01 97       	sbiw	r24, 0x01	; 1
    22f6:	f1 f7       	brne	.-4      	; 0x22f4 <HCLCD_Vid8Bits_Init+0x400>
    22f8:	98 8b       	std	Y+16, r25	; 0x10
    22fa:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);

	/*Entry Mode Set Command*/
	HCLCD_VidWriteCommand_8Bits(HCLCD_ENTRY_MODE_SET);
    22fc:	86 e0       	ldi	r24, 0x06	; 6
    22fe:	0e 94 86 13 	call	0x270c	; 0x270c <HCLCD_VidWriteCommand_8Bits>
    2302:	80 e0       	ldi	r24, 0x00	; 0
    2304:	90 e0       	ldi	r25, 0x00	; 0
    2306:	a0 e0       	ldi	r26, 0x00	; 0
    2308:	b0 e4       	ldi	r27, 0x40	; 64
    230a:	8b 87       	std	Y+11, r24	; 0x0b
    230c:	9c 87       	std	Y+12, r25	; 0x0c
    230e:	ad 87       	std	Y+13, r26	; 0x0d
    2310:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2312:	6b 85       	ldd	r22, Y+11	; 0x0b
    2314:	7c 85       	ldd	r23, Y+12	; 0x0c
    2316:	8d 85       	ldd	r24, Y+13	; 0x0d
    2318:	9e 85       	ldd	r25, Y+14	; 0x0e
    231a:	20 e0       	ldi	r18, 0x00	; 0
    231c:	30 e0       	ldi	r19, 0x00	; 0
    231e:	4a e7       	ldi	r20, 0x7A	; 122
    2320:	55 e4       	ldi	r21, 0x45	; 69
    2322:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2326:	dc 01       	movw	r26, r24
    2328:	cb 01       	movw	r24, r22
    232a:	8f 83       	std	Y+7, r24	; 0x07
    232c:	98 87       	std	Y+8, r25	; 0x08
    232e:	a9 87       	std	Y+9, r26	; 0x09
    2330:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2332:	6f 81       	ldd	r22, Y+7	; 0x07
    2334:	78 85       	ldd	r23, Y+8	; 0x08
    2336:	89 85       	ldd	r24, Y+9	; 0x09
    2338:	9a 85       	ldd	r25, Y+10	; 0x0a
    233a:	20 e0       	ldi	r18, 0x00	; 0
    233c:	30 e0       	ldi	r19, 0x00	; 0
    233e:	40 e8       	ldi	r20, 0x80	; 128
    2340:	5f e3       	ldi	r21, 0x3F	; 63
    2342:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2346:	88 23       	and	r24, r24
    2348:	2c f4       	brge	.+10     	; 0x2354 <HCLCD_Vid8Bits_Init+0x460>
		__ticks = 1;
    234a:	81 e0       	ldi	r24, 0x01	; 1
    234c:	90 e0       	ldi	r25, 0x00	; 0
    234e:	9e 83       	std	Y+6, r25	; 0x06
    2350:	8d 83       	std	Y+5, r24	; 0x05
    2352:	3f c0       	rjmp	.+126    	; 0x23d2 <HCLCD_Vid8Bits_Init+0x4de>
	else if (__tmp > 65535)
    2354:	6f 81       	ldd	r22, Y+7	; 0x07
    2356:	78 85       	ldd	r23, Y+8	; 0x08
    2358:	89 85       	ldd	r24, Y+9	; 0x09
    235a:	9a 85       	ldd	r25, Y+10	; 0x0a
    235c:	20 e0       	ldi	r18, 0x00	; 0
    235e:	3f ef       	ldi	r19, 0xFF	; 255
    2360:	4f e7       	ldi	r20, 0x7F	; 127
    2362:	57 e4       	ldi	r21, 0x47	; 71
    2364:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2368:	18 16       	cp	r1, r24
    236a:	4c f5       	brge	.+82     	; 0x23be <HCLCD_Vid8Bits_Init+0x4ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    236c:	6b 85       	ldd	r22, Y+11	; 0x0b
    236e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2370:	8d 85       	ldd	r24, Y+13	; 0x0d
    2372:	9e 85       	ldd	r25, Y+14	; 0x0e
    2374:	20 e0       	ldi	r18, 0x00	; 0
    2376:	30 e0       	ldi	r19, 0x00	; 0
    2378:	40 e2       	ldi	r20, 0x20	; 32
    237a:	51 e4       	ldi	r21, 0x41	; 65
    237c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2380:	dc 01       	movw	r26, r24
    2382:	cb 01       	movw	r24, r22
    2384:	bc 01       	movw	r22, r24
    2386:	cd 01       	movw	r24, r26
    2388:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    238c:	dc 01       	movw	r26, r24
    238e:	cb 01       	movw	r24, r22
    2390:	9e 83       	std	Y+6, r25	; 0x06
    2392:	8d 83       	std	Y+5, r24	; 0x05
    2394:	0f c0       	rjmp	.+30     	; 0x23b4 <HCLCD_Vid8Bits_Init+0x4c0>
    2396:	80 e9       	ldi	r24, 0x90	; 144
    2398:	91 e0       	ldi	r25, 0x01	; 1
    239a:	9c 83       	std	Y+4, r25	; 0x04
    239c:	8b 83       	std	Y+3, r24	; 0x03
    239e:	8b 81       	ldd	r24, Y+3	; 0x03
    23a0:	9c 81       	ldd	r25, Y+4	; 0x04
    23a2:	01 97       	sbiw	r24, 0x01	; 1
    23a4:	f1 f7       	brne	.-4      	; 0x23a2 <HCLCD_Vid8Bits_Init+0x4ae>
    23a6:	9c 83       	std	Y+4, r25	; 0x04
    23a8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    23aa:	8d 81       	ldd	r24, Y+5	; 0x05
    23ac:	9e 81       	ldd	r25, Y+6	; 0x06
    23ae:	01 97       	sbiw	r24, 0x01	; 1
    23b0:	9e 83       	std	Y+6, r25	; 0x06
    23b2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    23b4:	8d 81       	ldd	r24, Y+5	; 0x05
    23b6:	9e 81       	ldd	r25, Y+6	; 0x06
    23b8:	00 97       	sbiw	r24, 0x00	; 0
    23ba:	69 f7       	brne	.-38     	; 0x2396 <HCLCD_Vid8Bits_Init+0x4a2>
    23bc:	14 c0       	rjmp	.+40     	; 0x23e6 <HCLCD_Vid8Bits_Init+0x4f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    23be:	6f 81       	ldd	r22, Y+7	; 0x07
    23c0:	78 85       	ldd	r23, Y+8	; 0x08
    23c2:	89 85       	ldd	r24, Y+9	; 0x09
    23c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    23c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23ca:	dc 01       	movw	r26, r24
    23cc:	cb 01       	movw	r24, r22
    23ce:	9e 83       	std	Y+6, r25	; 0x06
    23d0:	8d 83       	std	Y+5, r24	; 0x05
    23d2:	8d 81       	ldd	r24, Y+5	; 0x05
    23d4:	9e 81       	ldd	r25, Y+6	; 0x06
    23d6:	9a 83       	std	Y+2, r25	; 0x02
    23d8:	89 83       	std	Y+1, r24	; 0x01
    23da:	89 81       	ldd	r24, Y+1	; 0x01
    23dc:	9a 81       	ldd	r25, Y+2	; 0x02
    23de:	01 97       	sbiw	r24, 0x01	; 1
    23e0:	f1 f7       	brne	.-4      	; 0x23de <HCLCD_Vid8Bits_Init+0x4ea>
    23e2:	9a 83       	std	Y+2, r25	; 0x02
    23e4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}	
    23e6:	ca 5b       	subi	r28, 0xBA	; 186
    23e8:	df 4f       	sbci	r29, 0xFF	; 255
    23ea:	0f b6       	in	r0, 0x3f	; 63
    23ec:	f8 94       	cli
    23ee:	de bf       	out	0x3e, r29	; 62
    23f0:	0f be       	out	0x3f, r0	; 63
    23f2:	cd bf       	out	0x3d, r28	; 61
    23f4:	cf 91       	pop	r28
    23f6:	df 91       	pop	r29
    23f8:	1f 91       	pop	r17
    23fa:	0f 91       	pop	r16
    23fc:	08 95       	ret

000023fe <HCLCD_VidWriteChar_8Bits>:
	 1  0 	D7  D6  D5  D4  D3  D2  D1  D0
	--------------------------------------
	Write data into internal RAM (DDRAM/CGRAM). Delay 43us
 **/
void HCLCD_VidWriteChar_8Bits(u8 Copy_u8Data)
{
    23fe:	df 93       	push	r29
    2400:	cf 93       	push	r28
    2402:	cd b7       	in	r28, 0x3d	; 61
    2404:	de b7       	in	r29, 0x3e	; 62
    2406:	ab 97       	sbiw	r28, 0x2b	; 43
    2408:	0f b6       	in	r0, 0x3f	; 63
    240a:	f8 94       	cli
    240c:	de bf       	out	0x3e, r29	; 62
    240e:	0f be       	out	0x3f, r0	; 63
    2410:	cd bf       	out	0x3d, r28	; 61
    2412:	8b a7       	std	Y+43, r24	; 0x2b
	/*Select Command Register --> Write one on RS pin */
	MDIO_Error_State_SetPinValue(RS,CONTROL_PORT,PIN_HIGH);
    2414:	80 e0       	ldi	r24, 0x00	; 0
    2416:	62 e0       	ldi	r22, 0x02	; 2
    2418:	41 e0       	ldi	r20, 0x01	; 1
    241a:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>

	/*Select write mode --> write zero on RW pin*/
	MDIO_Error_State_SetPinValue(RW,CONTROL_PORT,PIN_LOW);
    241e:	81 e0       	ldi	r24, 0x01	; 1
    2420:	62 e0       	ldi	r22, 0x02	; 2
    2422:	40 e0       	ldi	r20, 0x00	; 0
    2424:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>

	/* Send data on port data */
	MDIO_Error_State_SetPortValue(DATA_PORT, Copy_u8Data);
    2428:	80 e0       	ldi	r24, 0x00	; 0
    242a:	6b a5       	ldd	r22, Y+43	; 0x2b
    242c:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <MDIO_Error_State_SetPortValue>

	/* Set Enable High --> Low --> High */
	MDIO_Error_State_SetPinValue(EN,CONTROL_PORT,PIN_HIGH);
    2430:	82 e0       	ldi	r24, 0x02	; 2
    2432:	62 e0       	ldi	r22, 0x02	; 2
    2434:	41 e0       	ldi	r20, 0x01	; 1
    2436:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    243a:	80 e0       	ldi	r24, 0x00	; 0
    243c:	90 e0       	ldi	r25, 0x00	; 0
    243e:	a0 e0       	ldi	r26, 0x00	; 0
    2440:	b0 e4       	ldi	r27, 0x40	; 64
    2442:	8f a3       	std	Y+39, r24	; 0x27
    2444:	98 a7       	std	Y+40, r25	; 0x28
    2446:	a9 a7       	std	Y+41, r26	; 0x29
    2448:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    244a:	6f a1       	ldd	r22, Y+39	; 0x27
    244c:	78 a5       	ldd	r23, Y+40	; 0x28
    244e:	89 a5       	ldd	r24, Y+41	; 0x29
    2450:	9a a5       	ldd	r25, Y+42	; 0x2a
    2452:	20 e0       	ldi	r18, 0x00	; 0
    2454:	30 e0       	ldi	r19, 0x00	; 0
    2456:	4a e7       	ldi	r20, 0x7A	; 122
    2458:	55 e4       	ldi	r21, 0x45	; 69
    245a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    245e:	dc 01       	movw	r26, r24
    2460:	cb 01       	movw	r24, r22
    2462:	8b a3       	std	Y+35, r24	; 0x23
    2464:	9c a3       	std	Y+36, r25	; 0x24
    2466:	ad a3       	std	Y+37, r26	; 0x25
    2468:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    246a:	6b a1       	ldd	r22, Y+35	; 0x23
    246c:	7c a1       	ldd	r23, Y+36	; 0x24
    246e:	8d a1       	ldd	r24, Y+37	; 0x25
    2470:	9e a1       	ldd	r25, Y+38	; 0x26
    2472:	20 e0       	ldi	r18, 0x00	; 0
    2474:	30 e0       	ldi	r19, 0x00	; 0
    2476:	40 e8       	ldi	r20, 0x80	; 128
    2478:	5f e3       	ldi	r21, 0x3F	; 63
    247a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    247e:	88 23       	and	r24, r24
    2480:	2c f4       	brge	.+10     	; 0x248c <HCLCD_VidWriteChar_8Bits+0x8e>
		__ticks = 1;
    2482:	81 e0       	ldi	r24, 0x01	; 1
    2484:	90 e0       	ldi	r25, 0x00	; 0
    2486:	9a a3       	std	Y+34, r25	; 0x22
    2488:	89 a3       	std	Y+33, r24	; 0x21
    248a:	3f c0       	rjmp	.+126    	; 0x250a <HCLCD_VidWriteChar_8Bits+0x10c>
	else if (__tmp > 65535)
    248c:	6b a1       	ldd	r22, Y+35	; 0x23
    248e:	7c a1       	ldd	r23, Y+36	; 0x24
    2490:	8d a1       	ldd	r24, Y+37	; 0x25
    2492:	9e a1       	ldd	r25, Y+38	; 0x26
    2494:	20 e0       	ldi	r18, 0x00	; 0
    2496:	3f ef       	ldi	r19, 0xFF	; 255
    2498:	4f e7       	ldi	r20, 0x7F	; 127
    249a:	57 e4       	ldi	r21, 0x47	; 71
    249c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    24a0:	18 16       	cp	r1, r24
    24a2:	4c f5       	brge	.+82     	; 0x24f6 <HCLCD_VidWriteChar_8Bits+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24a4:	6f a1       	ldd	r22, Y+39	; 0x27
    24a6:	78 a5       	ldd	r23, Y+40	; 0x28
    24a8:	89 a5       	ldd	r24, Y+41	; 0x29
    24aa:	9a a5       	ldd	r25, Y+42	; 0x2a
    24ac:	20 e0       	ldi	r18, 0x00	; 0
    24ae:	30 e0       	ldi	r19, 0x00	; 0
    24b0:	40 e2       	ldi	r20, 0x20	; 32
    24b2:	51 e4       	ldi	r21, 0x41	; 65
    24b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24b8:	dc 01       	movw	r26, r24
    24ba:	cb 01       	movw	r24, r22
    24bc:	bc 01       	movw	r22, r24
    24be:	cd 01       	movw	r24, r26
    24c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24c4:	dc 01       	movw	r26, r24
    24c6:	cb 01       	movw	r24, r22
    24c8:	9a a3       	std	Y+34, r25	; 0x22
    24ca:	89 a3       	std	Y+33, r24	; 0x21
    24cc:	0f c0       	rjmp	.+30     	; 0x24ec <HCLCD_VidWriteChar_8Bits+0xee>
    24ce:	80 e9       	ldi	r24, 0x90	; 144
    24d0:	91 e0       	ldi	r25, 0x01	; 1
    24d2:	98 a3       	std	Y+32, r25	; 0x20
    24d4:	8f 8f       	std	Y+31, r24	; 0x1f
    24d6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    24d8:	98 a1       	ldd	r25, Y+32	; 0x20
    24da:	01 97       	sbiw	r24, 0x01	; 1
    24dc:	f1 f7       	brne	.-4      	; 0x24da <HCLCD_VidWriteChar_8Bits+0xdc>
    24de:	98 a3       	std	Y+32, r25	; 0x20
    24e0:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24e2:	89 a1       	ldd	r24, Y+33	; 0x21
    24e4:	9a a1       	ldd	r25, Y+34	; 0x22
    24e6:	01 97       	sbiw	r24, 0x01	; 1
    24e8:	9a a3       	std	Y+34, r25	; 0x22
    24ea:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    24ec:	89 a1       	ldd	r24, Y+33	; 0x21
    24ee:	9a a1       	ldd	r25, Y+34	; 0x22
    24f0:	00 97       	sbiw	r24, 0x00	; 0
    24f2:	69 f7       	brne	.-38     	; 0x24ce <HCLCD_VidWriteChar_8Bits+0xd0>
    24f4:	14 c0       	rjmp	.+40     	; 0x251e <HCLCD_VidWriteChar_8Bits+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    24f6:	6b a1       	ldd	r22, Y+35	; 0x23
    24f8:	7c a1       	ldd	r23, Y+36	; 0x24
    24fa:	8d a1       	ldd	r24, Y+37	; 0x25
    24fc:	9e a1       	ldd	r25, Y+38	; 0x26
    24fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2502:	dc 01       	movw	r26, r24
    2504:	cb 01       	movw	r24, r22
    2506:	9a a3       	std	Y+34, r25	; 0x22
    2508:	89 a3       	std	Y+33, r24	; 0x21
    250a:	89 a1       	ldd	r24, Y+33	; 0x21
    250c:	9a a1       	ldd	r25, Y+34	; 0x22
    250e:	9e 8f       	std	Y+30, r25	; 0x1e
    2510:	8d 8f       	std	Y+29, r24	; 0x1d
    2512:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2514:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2516:	01 97       	sbiw	r24, 0x01	; 1
    2518:	f1 f7       	brne	.-4      	; 0x2516 <HCLCD_VidWriteChar_8Bits+0x118>
    251a:	9e 8f       	std	Y+30, r25	; 0x1e
    251c:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(EN,CONTROL_PORT,PIN_LOW);
    251e:	82 e0       	ldi	r24, 0x02	; 2
    2520:	62 e0       	ldi	r22, 0x02	; 2
    2522:	40 e0       	ldi	r20, 0x00	; 0
    2524:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    2528:	80 e0       	ldi	r24, 0x00	; 0
    252a:	90 e0       	ldi	r25, 0x00	; 0
    252c:	a0 e0       	ldi	r26, 0x00	; 0
    252e:	b0 e4       	ldi	r27, 0x40	; 64
    2530:	89 8f       	std	Y+25, r24	; 0x19
    2532:	9a 8f       	std	Y+26, r25	; 0x1a
    2534:	ab 8f       	std	Y+27, r26	; 0x1b
    2536:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2538:	69 8d       	ldd	r22, Y+25	; 0x19
    253a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    253c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    253e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2540:	20 e0       	ldi	r18, 0x00	; 0
    2542:	30 e0       	ldi	r19, 0x00	; 0
    2544:	4a e7       	ldi	r20, 0x7A	; 122
    2546:	55 e4       	ldi	r21, 0x45	; 69
    2548:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    254c:	dc 01       	movw	r26, r24
    254e:	cb 01       	movw	r24, r22
    2550:	8d 8b       	std	Y+21, r24	; 0x15
    2552:	9e 8b       	std	Y+22, r25	; 0x16
    2554:	af 8b       	std	Y+23, r26	; 0x17
    2556:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2558:	6d 89       	ldd	r22, Y+21	; 0x15
    255a:	7e 89       	ldd	r23, Y+22	; 0x16
    255c:	8f 89       	ldd	r24, Y+23	; 0x17
    255e:	98 8d       	ldd	r25, Y+24	; 0x18
    2560:	20 e0       	ldi	r18, 0x00	; 0
    2562:	30 e0       	ldi	r19, 0x00	; 0
    2564:	40 e8       	ldi	r20, 0x80	; 128
    2566:	5f e3       	ldi	r21, 0x3F	; 63
    2568:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    256c:	88 23       	and	r24, r24
    256e:	2c f4       	brge	.+10     	; 0x257a <HCLCD_VidWriteChar_8Bits+0x17c>
		__ticks = 1;
    2570:	81 e0       	ldi	r24, 0x01	; 1
    2572:	90 e0       	ldi	r25, 0x00	; 0
    2574:	9c 8b       	std	Y+20, r25	; 0x14
    2576:	8b 8b       	std	Y+19, r24	; 0x13
    2578:	3f c0       	rjmp	.+126    	; 0x25f8 <HCLCD_VidWriteChar_8Bits+0x1fa>
	else if (__tmp > 65535)
    257a:	6d 89       	ldd	r22, Y+21	; 0x15
    257c:	7e 89       	ldd	r23, Y+22	; 0x16
    257e:	8f 89       	ldd	r24, Y+23	; 0x17
    2580:	98 8d       	ldd	r25, Y+24	; 0x18
    2582:	20 e0       	ldi	r18, 0x00	; 0
    2584:	3f ef       	ldi	r19, 0xFF	; 255
    2586:	4f e7       	ldi	r20, 0x7F	; 127
    2588:	57 e4       	ldi	r21, 0x47	; 71
    258a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    258e:	18 16       	cp	r1, r24
    2590:	4c f5       	brge	.+82     	; 0x25e4 <HCLCD_VidWriteChar_8Bits+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2592:	69 8d       	ldd	r22, Y+25	; 0x19
    2594:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2596:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2598:	9c 8d       	ldd	r25, Y+28	; 0x1c
    259a:	20 e0       	ldi	r18, 0x00	; 0
    259c:	30 e0       	ldi	r19, 0x00	; 0
    259e:	40 e2       	ldi	r20, 0x20	; 32
    25a0:	51 e4       	ldi	r21, 0x41	; 65
    25a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25a6:	dc 01       	movw	r26, r24
    25a8:	cb 01       	movw	r24, r22
    25aa:	bc 01       	movw	r22, r24
    25ac:	cd 01       	movw	r24, r26
    25ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25b2:	dc 01       	movw	r26, r24
    25b4:	cb 01       	movw	r24, r22
    25b6:	9c 8b       	std	Y+20, r25	; 0x14
    25b8:	8b 8b       	std	Y+19, r24	; 0x13
    25ba:	0f c0       	rjmp	.+30     	; 0x25da <HCLCD_VidWriteChar_8Bits+0x1dc>
    25bc:	80 e9       	ldi	r24, 0x90	; 144
    25be:	91 e0       	ldi	r25, 0x01	; 1
    25c0:	9a 8b       	std	Y+18, r25	; 0x12
    25c2:	89 8b       	std	Y+17, r24	; 0x11
    25c4:	89 89       	ldd	r24, Y+17	; 0x11
    25c6:	9a 89       	ldd	r25, Y+18	; 0x12
    25c8:	01 97       	sbiw	r24, 0x01	; 1
    25ca:	f1 f7       	brne	.-4      	; 0x25c8 <HCLCD_VidWriteChar_8Bits+0x1ca>
    25cc:	9a 8b       	std	Y+18, r25	; 0x12
    25ce:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25d0:	8b 89       	ldd	r24, Y+19	; 0x13
    25d2:	9c 89       	ldd	r25, Y+20	; 0x14
    25d4:	01 97       	sbiw	r24, 0x01	; 1
    25d6:	9c 8b       	std	Y+20, r25	; 0x14
    25d8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    25da:	8b 89       	ldd	r24, Y+19	; 0x13
    25dc:	9c 89       	ldd	r25, Y+20	; 0x14
    25de:	00 97       	sbiw	r24, 0x00	; 0
    25e0:	69 f7       	brne	.-38     	; 0x25bc <HCLCD_VidWriteChar_8Bits+0x1be>
    25e2:	14 c0       	rjmp	.+40     	; 0x260c <HCLCD_VidWriteChar_8Bits+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    25e4:	6d 89       	ldd	r22, Y+21	; 0x15
    25e6:	7e 89       	ldd	r23, Y+22	; 0x16
    25e8:	8f 89       	ldd	r24, Y+23	; 0x17
    25ea:	98 8d       	ldd	r25, Y+24	; 0x18
    25ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25f0:	dc 01       	movw	r26, r24
    25f2:	cb 01       	movw	r24, r22
    25f4:	9c 8b       	std	Y+20, r25	; 0x14
    25f6:	8b 8b       	std	Y+19, r24	; 0x13
    25f8:	8b 89       	ldd	r24, Y+19	; 0x13
    25fa:	9c 89       	ldd	r25, Y+20	; 0x14
    25fc:	98 8b       	std	Y+16, r25	; 0x10
    25fe:	8f 87       	std	Y+15, r24	; 0x0f
    2600:	8f 85       	ldd	r24, Y+15	; 0x0f
    2602:	98 89       	ldd	r25, Y+16	; 0x10
    2604:	01 97       	sbiw	r24, 0x01	; 1
    2606:	f1 f7       	brne	.-4      	; 0x2604 <HCLCD_VidWriteChar_8Bits+0x206>
    2608:	98 8b       	std	Y+16, r25	; 0x10
    260a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(EN,CONTROL_PORT,PIN_HIGH);
    260c:	82 e0       	ldi	r24, 0x02	; 2
    260e:	62 e0       	ldi	r22, 0x02	; 2
    2610:	41 e0       	ldi	r20, 0x01	; 1
    2612:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    2616:	80 e0       	ldi	r24, 0x00	; 0
    2618:	90 e0       	ldi	r25, 0x00	; 0
    261a:	a0 e0       	ldi	r26, 0x00	; 0
    261c:	b0 e4       	ldi	r27, 0x40	; 64
    261e:	8b 87       	std	Y+11, r24	; 0x0b
    2620:	9c 87       	std	Y+12, r25	; 0x0c
    2622:	ad 87       	std	Y+13, r26	; 0x0d
    2624:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2626:	6b 85       	ldd	r22, Y+11	; 0x0b
    2628:	7c 85       	ldd	r23, Y+12	; 0x0c
    262a:	8d 85       	ldd	r24, Y+13	; 0x0d
    262c:	9e 85       	ldd	r25, Y+14	; 0x0e
    262e:	20 e0       	ldi	r18, 0x00	; 0
    2630:	30 e0       	ldi	r19, 0x00	; 0
    2632:	4a e7       	ldi	r20, 0x7A	; 122
    2634:	55 e4       	ldi	r21, 0x45	; 69
    2636:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    263a:	dc 01       	movw	r26, r24
    263c:	cb 01       	movw	r24, r22
    263e:	8f 83       	std	Y+7, r24	; 0x07
    2640:	98 87       	std	Y+8, r25	; 0x08
    2642:	a9 87       	std	Y+9, r26	; 0x09
    2644:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2646:	6f 81       	ldd	r22, Y+7	; 0x07
    2648:	78 85       	ldd	r23, Y+8	; 0x08
    264a:	89 85       	ldd	r24, Y+9	; 0x09
    264c:	9a 85       	ldd	r25, Y+10	; 0x0a
    264e:	20 e0       	ldi	r18, 0x00	; 0
    2650:	30 e0       	ldi	r19, 0x00	; 0
    2652:	40 e8       	ldi	r20, 0x80	; 128
    2654:	5f e3       	ldi	r21, 0x3F	; 63
    2656:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    265a:	88 23       	and	r24, r24
    265c:	2c f4       	brge	.+10     	; 0x2668 <HCLCD_VidWriteChar_8Bits+0x26a>
		__ticks = 1;
    265e:	81 e0       	ldi	r24, 0x01	; 1
    2660:	90 e0       	ldi	r25, 0x00	; 0
    2662:	9e 83       	std	Y+6, r25	; 0x06
    2664:	8d 83       	std	Y+5, r24	; 0x05
    2666:	3f c0       	rjmp	.+126    	; 0x26e6 <HCLCD_VidWriteChar_8Bits+0x2e8>
	else if (__tmp > 65535)
    2668:	6f 81       	ldd	r22, Y+7	; 0x07
    266a:	78 85       	ldd	r23, Y+8	; 0x08
    266c:	89 85       	ldd	r24, Y+9	; 0x09
    266e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2670:	20 e0       	ldi	r18, 0x00	; 0
    2672:	3f ef       	ldi	r19, 0xFF	; 255
    2674:	4f e7       	ldi	r20, 0x7F	; 127
    2676:	57 e4       	ldi	r21, 0x47	; 71
    2678:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    267c:	18 16       	cp	r1, r24
    267e:	4c f5       	brge	.+82     	; 0x26d2 <HCLCD_VidWriteChar_8Bits+0x2d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2680:	6b 85       	ldd	r22, Y+11	; 0x0b
    2682:	7c 85       	ldd	r23, Y+12	; 0x0c
    2684:	8d 85       	ldd	r24, Y+13	; 0x0d
    2686:	9e 85       	ldd	r25, Y+14	; 0x0e
    2688:	20 e0       	ldi	r18, 0x00	; 0
    268a:	30 e0       	ldi	r19, 0x00	; 0
    268c:	40 e2       	ldi	r20, 0x20	; 32
    268e:	51 e4       	ldi	r21, 0x41	; 65
    2690:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2694:	dc 01       	movw	r26, r24
    2696:	cb 01       	movw	r24, r22
    2698:	bc 01       	movw	r22, r24
    269a:	cd 01       	movw	r24, r26
    269c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26a0:	dc 01       	movw	r26, r24
    26a2:	cb 01       	movw	r24, r22
    26a4:	9e 83       	std	Y+6, r25	; 0x06
    26a6:	8d 83       	std	Y+5, r24	; 0x05
    26a8:	0f c0       	rjmp	.+30     	; 0x26c8 <HCLCD_VidWriteChar_8Bits+0x2ca>
    26aa:	80 e9       	ldi	r24, 0x90	; 144
    26ac:	91 e0       	ldi	r25, 0x01	; 1
    26ae:	9c 83       	std	Y+4, r25	; 0x04
    26b0:	8b 83       	std	Y+3, r24	; 0x03
    26b2:	8b 81       	ldd	r24, Y+3	; 0x03
    26b4:	9c 81       	ldd	r25, Y+4	; 0x04
    26b6:	01 97       	sbiw	r24, 0x01	; 1
    26b8:	f1 f7       	brne	.-4      	; 0x26b6 <HCLCD_VidWriteChar_8Bits+0x2b8>
    26ba:	9c 83       	std	Y+4, r25	; 0x04
    26bc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26be:	8d 81       	ldd	r24, Y+5	; 0x05
    26c0:	9e 81       	ldd	r25, Y+6	; 0x06
    26c2:	01 97       	sbiw	r24, 0x01	; 1
    26c4:	9e 83       	std	Y+6, r25	; 0x06
    26c6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26c8:	8d 81       	ldd	r24, Y+5	; 0x05
    26ca:	9e 81       	ldd	r25, Y+6	; 0x06
    26cc:	00 97       	sbiw	r24, 0x00	; 0
    26ce:	69 f7       	brne	.-38     	; 0x26aa <HCLCD_VidWriteChar_8Bits+0x2ac>
    26d0:	14 c0       	rjmp	.+40     	; 0x26fa <HCLCD_VidWriteChar_8Bits+0x2fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26d2:	6f 81       	ldd	r22, Y+7	; 0x07
    26d4:	78 85       	ldd	r23, Y+8	; 0x08
    26d6:	89 85       	ldd	r24, Y+9	; 0x09
    26d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    26da:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26de:	dc 01       	movw	r26, r24
    26e0:	cb 01       	movw	r24, r22
    26e2:	9e 83       	std	Y+6, r25	; 0x06
    26e4:	8d 83       	std	Y+5, r24	; 0x05
    26e6:	8d 81       	ldd	r24, Y+5	; 0x05
    26e8:	9e 81       	ldd	r25, Y+6	; 0x06
    26ea:	9a 83       	std	Y+2, r25	; 0x02
    26ec:	89 83       	std	Y+1, r24	; 0x01
    26ee:	89 81       	ldd	r24, Y+1	; 0x01
    26f0:	9a 81       	ldd	r25, Y+2	; 0x02
    26f2:	01 97       	sbiw	r24, 0x01	; 1
    26f4:	f1 f7       	brne	.-4      	; 0x26f2 <HCLCD_VidWriteChar_8Bits+0x2f4>
    26f6:	9a 83       	std	Y+2, r25	; 0x02
    26f8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    26fa:	ab 96       	adiw	r28, 0x2b	; 43
    26fc:	0f b6       	in	r0, 0x3f	; 63
    26fe:	f8 94       	cli
    2700:	de bf       	out	0x3e, r29	; 62
    2702:	0f be       	out	0x3f, r0	; 63
    2704:	cd bf       	out	0x3d, r28	; 61
    2706:	cf 91       	pop	r28
    2708:	df 91       	pop	r29
    270a:	08 95       	ret

0000270c <HCLCD_VidWriteCommand_8Bits>:
	RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
	 0  0 	D7  D6 	D5  D4  D3  D2  D1  D0
	--------------------------------------
	Send Command**/
void HCLCD_VidWriteCommand_8Bits(u8 Copy_u8Command)
{
    270c:	df 93       	push	r29
    270e:	cf 93       	push	r28
    2710:	cd b7       	in	r28, 0x3d	; 61
    2712:	de b7       	in	r29, 0x3e	; 62
    2714:	ab 97       	sbiw	r28, 0x2b	; 43
    2716:	0f b6       	in	r0, 0x3f	; 63
    2718:	f8 94       	cli
    271a:	de bf       	out	0x3e, r29	; 62
    271c:	0f be       	out	0x3f, r0	; 63
    271e:	cd bf       	out	0x3d, r28	; 61
    2720:	8b a7       	std	Y+43, r24	; 0x2b
	/*Select Command Register --> Write zero on RS pin */
	MDIO_Error_State_SetPinValue(RS,CONTROL_PORT,PIN_LOW);
    2722:	80 e0       	ldi	r24, 0x00	; 0
    2724:	62 e0       	ldi	r22, 0x02	; 2
    2726:	40 e0       	ldi	r20, 0x00	; 0
    2728:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>

	/*select write mode --> write zero on RW pin*/
	MDIO_Error_State_SetPinValue(RW,CONTROL_PORT,PIN_LOW);
    272c:	81 e0       	ldi	r24, 0x01	; 1
    272e:	62 e0       	ldi	r22, 0x02	; 2
    2730:	40 e0       	ldi	r20, 0x00	; 0
    2732:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>

	/* Send command on port data */
	MDIO_Error_State_SetPortValue(DATA_PORT, Copy_u8Command);
    2736:	80 e0       	ldi	r24, 0x00	; 0
    2738:	6b a5       	ldd	r22, Y+43	; 0x2b
    273a:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <MDIO_Error_State_SetPortValue>

	/* Set Enable High --> Low --> High */
	MDIO_Error_State_SetPinValue(EN,CONTROL_PORT,PIN_HIGH);
    273e:	82 e0       	ldi	r24, 0x02	; 2
    2740:	62 e0       	ldi	r22, 0x02	; 2
    2742:	41 e0       	ldi	r20, 0x01	; 1
    2744:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    2748:	80 e0       	ldi	r24, 0x00	; 0
    274a:	90 e0       	ldi	r25, 0x00	; 0
    274c:	a0 e0       	ldi	r26, 0x00	; 0
    274e:	b0 e4       	ldi	r27, 0x40	; 64
    2750:	8f a3       	std	Y+39, r24	; 0x27
    2752:	98 a7       	std	Y+40, r25	; 0x28
    2754:	a9 a7       	std	Y+41, r26	; 0x29
    2756:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2758:	6f a1       	ldd	r22, Y+39	; 0x27
    275a:	78 a5       	ldd	r23, Y+40	; 0x28
    275c:	89 a5       	ldd	r24, Y+41	; 0x29
    275e:	9a a5       	ldd	r25, Y+42	; 0x2a
    2760:	20 e0       	ldi	r18, 0x00	; 0
    2762:	30 e0       	ldi	r19, 0x00	; 0
    2764:	4a e7       	ldi	r20, 0x7A	; 122
    2766:	55 e4       	ldi	r21, 0x45	; 69
    2768:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    276c:	dc 01       	movw	r26, r24
    276e:	cb 01       	movw	r24, r22
    2770:	8b a3       	std	Y+35, r24	; 0x23
    2772:	9c a3       	std	Y+36, r25	; 0x24
    2774:	ad a3       	std	Y+37, r26	; 0x25
    2776:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2778:	6b a1       	ldd	r22, Y+35	; 0x23
    277a:	7c a1       	ldd	r23, Y+36	; 0x24
    277c:	8d a1       	ldd	r24, Y+37	; 0x25
    277e:	9e a1       	ldd	r25, Y+38	; 0x26
    2780:	20 e0       	ldi	r18, 0x00	; 0
    2782:	30 e0       	ldi	r19, 0x00	; 0
    2784:	40 e8       	ldi	r20, 0x80	; 128
    2786:	5f e3       	ldi	r21, 0x3F	; 63
    2788:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    278c:	88 23       	and	r24, r24
    278e:	2c f4       	brge	.+10     	; 0x279a <HCLCD_VidWriteCommand_8Bits+0x8e>
		__ticks = 1;
    2790:	81 e0       	ldi	r24, 0x01	; 1
    2792:	90 e0       	ldi	r25, 0x00	; 0
    2794:	9a a3       	std	Y+34, r25	; 0x22
    2796:	89 a3       	std	Y+33, r24	; 0x21
    2798:	3f c0       	rjmp	.+126    	; 0x2818 <HCLCD_VidWriteCommand_8Bits+0x10c>
	else if (__tmp > 65535)
    279a:	6b a1       	ldd	r22, Y+35	; 0x23
    279c:	7c a1       	ldd	r23, Y+36	; 0x24
    279e:	8d a1       	ldd	r24, Y+37	; 0x25
    27a0:	9e a1       	ldd	r25, Y+38	; 0x26
    27a2:	20 e0       	ldi	r18, 0x00	; 0
    27a4:	3f ef       	ldi	r19, 0xFF	; 255
    27a6:	4f e7       	ldi	r20, 0x7F	; 127
    27a8:	57 e4       	ldi	r21, 0x47	; 71
    27aa:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    27ae:	18 16       	cp	r1, r24
    27b0:	4c f5       	brge	.+82     	; 0x2804 <HCLCD_VidWriteCommand_8Bits+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27b2:	6f a1       	ldd	r22, Y+39	; 0x27
    27b4:	78 a5       	ldd	r23, Y+40	; 0x28
    27b6:	89 a5       	ldd	r24, Y+41	; 0x29
    27b8:	9a a5       	ldd	r25, Y+42	; 0x2a
    27ba:	20 e0       	ldi	r18, 0x00	; 0
    27bc:	30 e0       	ldi	r19, 0x00	; 0
    27be:	40 e2       	ldi	r20, 0x20	; 32
    27c0:	51 e4       	ldi	r21, 0x41	; 65
    27c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27c6:	dc 01       	movw	r26, r24
    27c8:	cb 01       	movw	r24, r22
    27ca:	bc 01       	movw	r22, r24
    27cc:	cd 01       	movw	r24, r26
    27ce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27d2:	dc 01       	movw	r26, r24
    27d4:	cb 01       	movw	r24, r22
    27d6:	9a a3       	std	Y+34, r25	; 0x22
    27d8:	89 a3       	std	Y+33, r24	; 0x21
    27da:	0f c0       	rjmp	.+30     	; 0x27fa <HCLCD_VidWriteCommand_8Bits+0xee>
    27dc:	80 e9       	ldi	r24, 0x90	; 144
    27de:	91 e0       	ldi	r25, 0x01	; 1
    27e0:	98 a3       	std	Y+32, r25	; 0x20
    27e2:	8f 8f       	std	Y+31, r24	; 0x1f
    27e4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    27e6:	98 a1       	ldd	r25, Y+32	; 0x20
    27e8:	01 97       	sbiw	r24, 0x01	; 1
    27ea:	f1 f7       	brne	.-4      	; 0x27e8 <HCLCD_VidWriteCommand_8Bits+0xdc>
    27ec:	98 a3       	std	Y+32, r25	; 0x20
    27ee:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    27f0:	89 a1       	ldd	r24, Y+33	; 0x21
    27f2:	9a a1       	ldd	r25, Y+34	; 0x22
    27f4:	01 97       	sbiw	r24, 0x01	; 1
    27f6:	9a a3       	std	Y+34, r25	; 0x22
    27f8:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    27fa:	89 a1       	ldd	r24, Y+33	; 0x21
    27fc:	9a a1       	ldd	r25, Y+34	; 0x22
    27fe:	00 97       	sbiw	r24, 0x00	; 0
    2800:	69 f7       	brne	.-38     	; 0x27dc <HCLCD_VidWriteCommand_8Bits+0xd0>
    2802:	14 c0       	rjmp	.+40     	; 0x282c <HCLCD_VidWriteCommand_8Bits+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2804:	6b a1       	ldd	r22, Y+35	; 0x23
    2806:	7c a1       	ldd	r23, Y+36	; 0x24
    2808:	8d a1       	ldd	r24, Y+37	; 0x25
    280a:	9e a1       	ldd	r25, Y+38	; 0x26
    280c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2810:	dc 01       	movw	r26, r24
    2812:	cb 01       	movw	r24, r22
    2814:	9a a3       	std	Y+34, r25	; 0x22
    2816:	89 a3       	std	Y+33, r24	; 0x21
    2818:	89 a1       	ldd	r24, Y+33	; 0x21
    281a:	9a a1       	ldd	r25, Y+34	; 0x22
    281c:	9e 8f       	std	Y+30, r25	; 0x1e
    281e:	8d 8f       	std	Y+29, r24	; 0x1d
    2820:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2822:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2824:	01 97       	sbiw	r24, 0x01	; 1
    2826:	f1 f7       	brne	.-4      	; 0x2824 <HCLCD_VidWriteCommand_8Bits+0x118>
    2828:	9e 8f       	std	Y+30, r25	; 0x1e
    282a:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(EN,CONTROL_PORT,PIN_LOW);
    282c:	82 e0       	ldi	r24, 0x02	; 2
    282e:	62 e0       	ldi	r22, 0x02	; 2
    2830:	40 e0       	ldi	r20, 0x00	; 0
    2832:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    2836:	80 e0       	ldi	r24, 0x00	; 0
    2838:	90 e0       	ldi	r25, 0x00	; 0
    283a:	a0 e0       	ldi	r26, 0x00	; 0
    283c:	b0 e4       	ldi	r27, 0x40	; 64
    283e:	89 8f       	std	Y+25, r24	; 0x19
    2840:	9a 8f       	std	Y+26, r25	; 0x1a
    2842:	ab 8f       	std	Y+27, r26	; 0x1b
    2844:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2846:	69 8d       	ldd	r22, Y+25	; 0x19
    2848:	7a 8d       	ldd	r23, Y+26	; 0x1a
    284a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    284c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    284e:	20 e0       	ldi	r18, 0x00	; 0
    2850:	30 e0       	ldi	r19, 0x00	; 0
    2852:	4a e7       	ldi	r20, 0x7A	; 122
    2854:	55 e4       	ldi	r21, 0x45	; 69
    2856:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    285a:	dc 01       	movw	r26, r24
    285c:	cb 01       	movw	r24, r22
    285e:	8d 8b       	std	Y+21, r24	; 0x15
    2860:	9e 8b       	std	Y+22, r25	; 0x16
    2862:	af 8b       	std	Y+23, r26	; 0x17
    2864:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2866:	6d 89       	ldd	r22, Y+21	; 0x15
    2868:	7e 89       	ldd	r23, Y+22	; 0x16
    286a:	8f 89       	ldd	r24, Y+23	; 0x17
    286c:	98 8d       	ldd	r25, Y+24	; 0x18
    286e:	20 e0       	ldi	r18, 0x00	; 0
    2870:	30 e0       	ldi	r19, 0x00	; 0
    2872:	40 e8       	ldi	r20, 0x80	; 128
    2874:	5f e3       	ldi	r21, 0x3F	; 63
    2876:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    287a:	88 23       	and	r24, r24
    287c:	2c f4       	brge	.+10     	; 0x2888 <HCLCD_VidWriteCommand_8Bits+0x17c>
		__ticks = 1;
    287e:	81 e0       	ldi	r24, 0x01	; 1
    2880:	90 e0       	ldi	r25, 0x00	; 0
    2882:	9c 8b       	std	Y+20, r25	; 0x14
    2884:	8b 8b       	std	Y+19, r24	; 0x13
    2886:	3f c0       	rjmp	.+126    	; 0x2906 <HCLCD_VidWriteCommand_8Bits+0x1fa>
	else if (__tmp > 65535)
    2888:	6d 89       	ldd	r22, Y+21	; 0x15
    288a:	7e 89       	ldd	r23, Y+22	; 0x16
    288c:	8f 89       	ldd	r24, Y+23	; 0x17
    288e:	98 8d       	ldd	r25, Y+24	; 0x18
    2890:	20 e0       	ldi	r18, 0x00	; 0
    2892:	3f ef       	ldi	r19, 0xFF	; 255
    2894:	4f e7       	ldi	r20, 0x7F	; 127
    2896:	57 e4       	ldi	r21, 0x47	; 71
    2898:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    289c:	18 16       	cp	r1, r24
    289e:	4c f5       	brge	.+82     	; 0x28f2 <HCLCD_VidWriteCommand_8Bits+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28a0:	69 8d       	ldd	r22, Y+25	; 0x19
    28a2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    28a4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    28a6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    28a8:	20 e0       	ldi	r18, 0x00	; 0
    28aa:	30 e0       	ldi	r19, 0x00	; 0
    28ac:	40 e2       	ldi	r20, 0x20	; 32
    28ae:	51 e4       	ldi	r21, 0x41	; 65
    28b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28b4:	dc 01       	movw	r26, r24
    28b6:	cb 01       	movw	r24, r22
    28b8:	bc 01       	movw	r22, r24
    28ba:	cd 01       	movw	r24, r26
    28bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28c0:	dc 01       	movw	r26, r24
    28c2:	cb 01       	movw	r24, r22
    28c4:	9c 8b       	std	Y+20, r25	; 0x14
    28c6:	8b 8b       	std	Y+19, r24	; 0x13
    28c8:	0f c0       	rjmp	.+30     	; 0x28e8 <HCLCD_VidWriteCommand_8Bits+0x1dc>
    28ca:	80 e9       	ldi	r24, 0x90	; 144
    28cc:	91 e0       	ldi	r25, 0x01	; 1
    28ce:	9a 8b       	std	Y+18, r25	; 0x12
    28d0:	89 8b       	std	Y+17, r24	; 0x11
    28d2:	89 89       	ldd	r24, Y+17	; 0x11
    28d4:	9a 89       	ldd	r25, Y+18	; 0x12
    28d6:	01 97       	sbiw	r24, 0x01	; 1
    28d8:	f1 f7       	brne	.-4      	; 0x28d6 <HCLCD_VidWriteCommand_8Bits+0x1ca>
    28da:	9a 8b       	std	Y+18, r25	; 0x12
    28dc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    28de:	8b 89       	ldd	r24, Y+19	; 0x13
    28e0:	9c 89       	ldd	r25, Y+20	; 0x14
    28e2:	01 97       	sbiw	r24, 0x01	; 1
    28e4:	9c 8b       	std	Y+20, r25	; 0x14
    28e6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    28e8:	8b 89       	ldd	r24, Y+19	; 0x13
    28ea:	9c 89       	ldd	r25, Y+20	; 0x14
    28ec:	00 97       	sbiw	r24, 0x00	; 0
    28ee:	69 f7       	brne	.-38     	; 0x28ca <HCLCD_VidWriteCommand_8Bits+0x1be>
    28f0:	14 c0       	rjmp	.+40     	; 0x291a <HCLCD_VidWriteCommand_8Bits+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    28f2:	6d 89       	ldd	r22, Y+21	; 0x15
    28f4:	7e 89       	ldd	r23, Y+22	; 0x16
    28f6:	8f 89       	ldd	r24, Y+23	; 0x17
    28f8:	98 8d       	ldd	r25, Y+24	; 0x18
    28fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28fe:	dc 01       	movw	r26, r24
    2900:	cb 01       	movw	r24, r22
    2902:	9c 8b       	std	Y+20, r25	; 0x14
    2904:	8b 8b       	std	Y+19, r24	; 0x13
    2906:	8b 89       	ldd	r24, Y+19	; 0x13
    2908:	9c 89       	ldd	r25, Y+20	; 0x14
    290a:	98 8b       	std	Y+16, r25	; 0x10
    290c:	8f 87       	std	Y+15, r24	; 0x0f
    290e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2910:	98 89       	ldd	r25, Y+16	; 0x10
    2912:	01 97       	sbiw	r24, 0x01	; 1
    2914:	f1 f7       	brne	.-4      	; 0x2912 <HCLCD_VidWriteCommand_8Bits+0x206>
    2916:	98 8b       	std	Y+16, r25	; 0x10
    2918:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(EN,CONTROL_PORT,PIN_HIGH);
    291a:	82 e0       	ldi	r24, 0x02	; 2
    291c:	62 e0       	ldi	r22, 0x02	; 2
    291e:	41 e0       	ldi	r20, 0x01	; 1
    2920:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    2924:	80 e0       	ldi	r24, 0x00	; 0
    2926:	90 e0       	ldi	r25, 0x00	; 0
    2928:	a0 e0       	ldi	r26, 0x00	; 0
    292a:	b0 e4       	ldi	r27, 0x40	; 64
    292c:	8b 87       	std	Y+11, r24	; 0x0b
    292e:	9c 87       	std	Y+12, r25	; 0x0c
    2930:	ad 87       	std	Y+13, r26	; 0x0d
    2932:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2934:	6b 85       	ldd	r22, Y+11	; 0x0b
    2936:	7c 85       	ldd	r23, Y+12	; 0x0c
    2938:	8d 85       	ldd	r24, Y+13	; 0x0d
    293a:	9e 85       	ldd	r25, Y+14	; 0x0e
    293c:	20 e0       	ldi	r18, 0x00	; 0
    293e:	30 e0       	ldi	r19, 0x00	; 0
    2940:	4a e7       	ldi	r20, 0x7A	; 122
    2942:	55 e4       	ldi	r21, 0x45	; 69
    2944:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2948:	dc 01       	movw	r26, r24
    294a:	cb 01       	movw	r24, r22
    294c:	8f 83       	std	Y+7, r24	; 0x07
    294e:	98 87       	std	Y+8, r25	; 0x08
    2950:	a9 87       	std	Y+9, r26	; 0x09
    2952:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2954:	6f 81       	ldd	r22, Y+7	; 0x07
    2956:	78 85       	ldd	r23, Y+8	; 0x08
    2958:	89 85       	ldd	r24, Y+9	; 0x09
    295a:	9a 85       	ldd	r25, Y+10	; 0x0a
    295c:	20 e0       	ldi	r18, 0x00	; 0
    295e:	30 e0       	ldi	r19, 0x00	; 0
    2960:	40 e8       	ldi	r20, 0x80	; 128
    2962:	5f e3       	ldi	r21, 0x3F	; 63
    2964:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2968:	88 23       	and	r24, r24
    296a:	2c f4       	brge	.+10     	; 0x2976 <HCLCD_VidWriteCommand_8Bits+0x26a>
		__ticks = 1;
    296c:	81 e0       	ldi	r24, 0x01	; 1
    296e:	90 e0       	ldi	r25, 0x00	; 0
    2970:	9e 83       	std	Y+6, r25	; 0x06
    2972:	8d 83       	std	Y+5, r24	; 0x05
    2974:	3f c0       	rjmp	.+126    	; 0x29f4 <HCLCD_VidWriteCommand_8Bits+0x2e8>
	else if (__tmp > 65535)
    2976:	6f 81       	ldd	r22, Y+7	; 0x07
    2978:	78 85       	ldd	r23, Y+8	; 0x08
    297a:	89 85       	ldd	r24, Y+9	; 0x09
    297c:	9a 85       	ldd	r25, Y+10	; 0x0a
    297e:	20 e0       	ldi	r18, 0x00	; 0
    2980:	3f ef       	ldi	r19, 0xFF	; 255
    2982:	4f e7       	ldi	r20, 0x7F	; 127
    2984:	57 e4       	ldi	r21, 0x47	; 71
    2986:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    298a:	18 16       	cp	r1, r24
    298c:	4c f5       	brge	.+82     	; 0x29e0 <HCLCD_VidWriteCommand_8Bits+0x2d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    298e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2990:	7c 85       	ldd	r23, Y+12	; 0x0c
    2992:	8d 85       	ldd	r24, Y+13	; 0x0d
    2994:	9e 85       	ldd	r25, Y+14	; 0x0e
    2996:	20 e0       	ldi	r18, 0x00	; 0
    2998:	30 e0       	ldi	r19, 0x00	; 0
    299a:	40 e2       	ldi	r20, 0x20	; 32
    299c:	51 e4       	ldi	r21, 0x41	; 65
    299e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29a2:	dc 01       	movw	r26, r24
    29a4:	cb 01       	movw	r24, r22
    29a6:	bc 01       	movw	r22, r24
    29a8:	cd 01       	movw	r24, r26
    29aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29ae:	dc 01       	movw	r26, r24
    29b0:	cb 01       	movw	r24, r22
    29b2:	9e 83       	std	Y+6, r25	; 0x06
    29b4:	8d 83       	std	Y+5, r24	; 0x05
    29b6:	0f c0       	rjmp	.+30     	; 0x29d6 <HCLCD_VidWriteCommand_8Bits+0x2ca>
    29b8:	80 e9       	ldi	r24, 0x90	; 144
    29ba:	91 e0       	ldi	r25, 0x01	; 1
    29bc:	9c 83       	std	Y+4, r25	; 0x04
    29be:	8b 83       	std	Y+3, r24	; 0x03
    29c0:	8b 81       	ldd	r24, Y+3	; 0x03
    29c2:	9c 81       	ldd	r25, Y+4	; 0x04
    29c4:	01 97       	sbiw	r24, 0x01	; 1
    29c6:	f1 f7       	brne	.-4      	; 0x29c4 <HCLCD_VidWriteCommand_8Bits+0x2b8>
    29c8:	9c 83       	std	Y+4, r25	; 0x04
    29ca:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29cc:	8d 81       	ldd	r24, Y+5	; 0x05
    29ce:	9e 81       	ldd	r25, Y+6	; 0x06
    29d0:	01 97       	sbiw	r24, 0x01	; 1
    29d2:	9e 83       	std	Y+6, r25	; 0x06
    29d4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29d6:	8d 81       	ldd	r24, Y+5	; 0x05
    29d8:	9e 81       	ldd	r25, Y+6	; 0x06
    29da:	00 97       	sbiw	r24, 0x00	; 0
    29dc:	69 f7       	brne	.-38     	; 0x29b8 <HCLCD_VidWriteCommand_8Bits+0x2ac>
    29de:	14 c0       	rjmp	.+40     	; 0x2a08 <HCLCD_VidWriteCommand_8Bits+0x2fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29e0:	6f 81       	ldd	r22, Y+7	; 0x07
    29e2:	78 85       	ldd	r23, Y+8	; 0x08
    29e4:	89 85       	ldd	r24, Y+9	; 0x09
    29e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    29e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29ec:	dc 01       	movw	r26, r24
    29ee:	cb 01       	movw	r24, r22
    29f0:	9e 83       	std	Y+6, r25	; 0x06
    29f2:	8d 83       	std	Y+5, r24	; 0x05
    29f4:	8d 81       	ldd	r24, Y+5	; 0x05
    29f6:	9e 81       	ldd	r25, Y+6	; 0x06
    29f8:	9a 83       	std	Y+2, r25	; 0x02
    29fa:	89 83       	std	Y+1, r24	; 0x01
    29fc:	89 81       	ldd	r24, Y+1	; 0x01
    29fe:	9a 81       	ldd	r25, Y+2	; 0x02
    2a00:	01 97       	sbiw	r24, 0x01	; 1
    2a02:	f1 f7       	brne	.-4      	; 0x2a00 <HCLCD_VidWriteCommand_8Bits+0x2f4>
    2a04:	9a 83       	std	Y+2, r25	; 0x02
    2a06:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    2a08:	ab 96       	adiw	r28, 0x2b	; 43
    2a0a:	0f b6       	in	r0, 0x3f	; 63
    2a0c:	f8 94       	cli
    2a0e:	de bf       	out	0x3e, r29	; 62
    2a10:	0f be       	out	0x3f, r0	; 63
    2a12:	cd bf       	out	0x3d, r28	; 61
    2a14:	cf 91       	pop	r28
    2a16:	df 91       	pop	r29
    2a18:	08 95       	ret

00002a1a <HCLCD_VidWriteString_8Bits>:

/**********************************************/
/** Write Multiple Characters in 8-Bits Mode **/
/**********************************************/
void HCLCD_VidWriteString_8Bits(u8* PCopy_u8String)
{
    2a1a:	df 93       	push	r29
    2a1c:	cf 93       	push	r28
    2a1e:	00 d0       	rcall	.+0      	; 0x2a20 <HCLCD_VidWriteString_8Bits+0x6>
    2a20:	0f 92       	push	r0
    2a22:	cd b7       	in	r28, 0x3d	; 61
    2a24:	de b7       	in	r29, 0x3e	; 62
    2a26:	9b 83       	std	Y+3, r25	; 0x03
    2a28:	8a 83       	std	Y+2, r24	; 0x02
	u8 LOC_u8StringCounter = 0;
    2a2a:	19 82       	std	Y+1, r1	; 0x01
    2a2c:	0e c0       	rjmp	.+28     	; 0x2a4a <HCLCD_VidWriteString_8Bits+0x30>
	/* Loop to print until reaching NULL Character*/
	while (PCopy_u8String[LOC_u8StringCounter] != NULL)
	{
		HCLCD_VidWriteChar_8Bits(PCopy_u8String[LOC_u8StringCounter]);
    2a2e:	89 81       	ldd	r24, Y+1	; 0x01
    2a30:	28 2f       	mov	r18, r24
    2a32:	30 e0       	ldi	r19, 0x00	; 0
    2a34:	8a 81       	ldd	r24, Y+2	; 0x02
    2a36:	9b 81       	ldd	r25, Y+3	; 0x03
    2a38:	fc 01       	movw	r30, r24
    2a3a:	e2 0f       	add	r30, r18
    2a3c:	f3 1f       	adc	r31, r19
    2a3e:	80 81       	ld	r24, Z
    2a40:	0e 94 ff 11 	call	0x23fe	; 0x23fe <HCLCD_VidWriteChar_8Bits>
		LOC_u8StringCounter++;
    2a44:	89 81       	ldd	r24, Y+1	; 0x01
    2a46:	8f 5f       	subi	r24, 0xFF	; 255
    2a48:	89 83       	std	Y+1, r24	; 0x01
/**********************************************/
void HCLCD_VidWriteString_8Bits(u8* PCopy_u8String)
{
	u8 LOC_u8StringCounter = 0;
	/* Loop to print until reaching NULL Character*/
	while (PCopy_u8String[LOC_u8StringCounter] != NULL)
    2a4a:	89 81       	ldd	r24, Y+1	; 0x01
    2a4c:	28 2f       	mov	r18, r24
    2a4e:	30 e0       	ldi	r19, 0x00	; 0
    2a50:	8a 81       	ldd	r24, Y+2	; 0x02
    2a52:	9b 81       	ldd	r25, Y+3	; 0x03
    2a54:	fc 01       	movw	r30, r24
    2a56:	e2 0f       	add	r30, r18
    2a58:	f3 1f       	adc	r31, r19
    2a5a:	80 81       	ld	r24, Z
    2a5c:	88 23       	and	r24, r24
    2a5e:	39 f7       	brne	.-50     	; 0x2a2e <HCLCD_VidWriteString_8Bits+0x14>
	{
		HCLCD_VidWriteChar_8Bits(PCopy_u8String[LOC_u8StringCounter]);
		LOC_u8StringCounter++;
	}
}
    2a60:	0f 90       	pop	r0
    2a62:	0f 90       	pop	r0
    2a64:	0f 90       	pop	r0
    2a66:	cf 91       	pop	r28
    2a68:	df 91       	pop	r29
    2a6a:	08 95       	ret

00002a6c <HCLCD_VidWriteNumber_8Bits>:

/*************************************************/
/** Write Multiple Number on LCD in 8-Bits Mode **/
/*************************************************/
void HCLCD_VidWriteNumber_8Bits(u32 Copy_u32Number)
{
    2a6c:	0f 93       	push	r16
    2a6e:	1f 93       	push	r17
    2a70:	df 93       	push	r29
    2a72:	cf 93       	push	r28
    2a74:	cd b7       	in	r28, 0x3d	; 61
    2a76:	de b7       	in	r29, 0x3e	; 62
    2a78:	60 97       	sbiw	r28, 0x10	; 16
    2a7a:	0f b6       	in	r0, 0x3f	; 63
    2a7c:	f8 94       	cli
    2a7e:	de bf       	out	0x3e, r29	; 62
    2a80:	0f be       	out	0x3f, r0	; 63
    2a82:	cd bf       	out	0x3d, r28	; 61
    2a84:	6d 87       	std	Y+13, r22	; 0x0d
    2a86:	7e 87       	std	Y+14, r23	; 0x0e
    2a88:	8f 87       	std	Y+15, r24	; 0x0f
    2a8a:	98 8b       	std	Y+16, r25	; 0x10
	/* Maximum Digits in u32 is 10 digits */
	u8 LOC_u8ArrayReversedNumber[10];
	u8 LOC_u8NumberCounter=0;
    2a8c:	1a 82       	std	Y+2, r1	; 0x02
	s8 LOC_s8SendCharLoopCounter;
	/* Check if Number > 0*/
	if(Copy_u32Number>0)
    2a8e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a90:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a92:	af 85       	ldd	r26, Y+15	; 0x0f
    2a94:	b8 89       	ldd	r27, Y+16	; 0x10
    2a96:	00 97       	sbiw	r24, 0x00	; 0
    2a98:	a1 05       	cpc	r26, r1
    2a9a:	b1 05       	cpc	r27, r1
    2a9c:	09 f4       	brne	.+2      	; 0x2aa0 <HCLCD_VidWriteNumber_8Bits+0x34>
    2a9e:	4f c0       	rjmp	.+158    	; 0x2b3e <HCLCD_VidWriteNumber_8Bits+0xd2>
    2aa0:	2d c0       	rjmp	.+90     	; 0x2afc <HCLCD_VidWriteNumber_8Bits+0x90>
	{
		/* Loop to reverse Number */
		while(Copy_u32Number!=0)
		{
			LOC_u8ArrayReversedNumber[LOC_u8NumberCounter] = (Copy_u32Number%10) ;
    2aa2:	8a 81       	ldd	r24, Y+2	; 0x02
    2aa4:	08 2f       	mov	r16, r24
    2aa6:	10 e0       	ldi	r17, 0x00	; 0
    2aa8:	8d 85       	ldd	r24, Y+13	; 0x0d
    2aaa:	9e 85       	ldd	r25, Y+14	; 0x0e
    2aac:	af 85       	ldd	r26, Y+15	; 0x0f
    2aae:	b8 89       	ldd	r27, Y+16	; 0x10
    2ab0:	2a e0       	ldi	r18, 0x0A	; 10
    2ab2:	30 e0       	ldi	r19, 0x00	; 0
    2ab4:	40 e0       	ldi	r20, 0x00	; 0
    2ab6:	50 e0       	ldi	r21, 0x00	; 0
    2ab8:	bc 01       	movw	r22, r24
    2aba:	cd 01       	movw	r24, r26
    2abc:	0e 94 cf 39 	call	0x739e	; 0x739e <__udivmodsi4>
    2ac0:	dc 01       	movw	r26, r24
    2ac2:	cb 01       	movw	r24, r22
    2ac4:	28 2f       	mov	r18, r24
    2ac6:	ce 01       	movw	r24, r28
    2ac8:	03 96       	adiw	r24, 0x03	; 3
    2aca:	fc 01       	movw	r30, r24
    2acc:	e0 0f       	add	r30, r16
    2ace:	f1 1f       	adc	r31, r17
    2ad0:	20 83       	st	Z, r18
			Copy_u32Number/=10;
    2ad2:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ad4:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ad6:	af 85       	ldd	r26, Y+15	; 0x0f
    2ad8:	b8 89       	ldd	r27, Y+16	; 0x10
    2ada:	2a e0       	ldi	r18, 0x0A	; 10
    2adc:	30 e0       	ldi	r19, 0x00	; 0
    2ade:	40 e0       	ldi	r20, 0x00	; 0
    2ae0:	50 e0       	ldi	r21, 0x00	; 0
    2ae2:	bc 01       	movw	r22, r24
    2ae4:	cd 01       	movw	r24, r26
    2ae6:	0e 94 cf 39 	call	0x739e	; 0x739e <__udivmodsi4>
    2aea:	da 01       	movw	r26, r20
    2aec:	c9 01       	movw	r24, r18
    2aee:	8d 87       	std	Y+13, r24	; 0x0d
    2af0:	9e 87       	std	Y+14, r25	; 0x0e
    2af2:	af 87       	std	Y+15, r26	; 0x0f
    2af4:	b8 8b       	std	Y+16, r27	; 0x10
			LOC_u8NumberCounter++;
    2af6:	8a 81       	ldd	r24, Y+2	; 0x02
    2af8:	8f 5f       	subi	r24, 0xFF	; 255
    2afa:	8a 83       	std	Y+2, r24	; 0x02
	s8 LOC_s8SendCharLoopCounter;
	/* Check if Number > 0*/
	if(Copy_u32Number>0)
	{
		/* Loop to reverse Number */
		while(Copy_u32Number!=0)
    2afc:	8d 85       	ldd	r24, Y+13	; 0x0d
    2afe:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b00:	af 85       	ldd	r26, Y+15	; 0x0f
    2b02:	b8 89       	ldd	r27, Y+16	; 0x10
    2b04:	00 97       	sbiw	r24, 0x00	; 0
    2b06:	a1 05       	cpc	r26, r1
    2b08:	b1 05       	cpc	r27, r1
    2b0a:	59 f6       	brne	.-106    	; 0x2aa2 <HCLCD_VidWriteNumber_8Bits+0x36>
			LOC_u8ArrayReversedNumber[LOC_u8NumberCounter] = (Copy_u32Number%10) ;
			Copy_u32Number/=10;
			LOC_u8NumberCounter++;
		}
		/* Loop to Write Digit by Digit on the CLCD*/
		for(LOC_s8SendCharLoopCounter = LOC_u8NumberCounter - 1 ; LOC_s8SendCharLoopCounter >= 0 ; LOC_s8SendCharLoopCounter--)
    2b0c:	8a 81       	ldd	r24, Y+2	; 0x02
    2b0e:	81 50       	subi	r24, 0x01	; 1
    2b10:	89 83       	std	Y+1, r24	; 0x01
    2b12:	11 c0       	rjmp	.+34     	; 0x2b36 <HCLCD_VidWriteNumber_8Bits+0xca>
		{
			HCLCD_VidWriteChar_8Bits(LOC_u8ArrayReversedNumber[LOC_s8SendCharLoopCounter]+'0');
    2b14:	89 81       	ldd	r24, Y+1	; 0x01
    2b16:	28 2f       	mov	r18, r24
    2b18:	33 27       	eor	r19, r19
    2b1a:	27 fd       	sbrc	r18, 7
    2b1c:	30 95       	com	r19
    2b1e:	ce 01       	movw	r24, r28
    2b20:	03 96       	adiw	r24, 0x03	; 3
    2b22:	fc 01       	movw	r30, r24
    2b24:	e2 0f       	add	r30, r18
    2b26:	f3 1f       	adc	r31, r19
    2b28:	80 81       	ld	r24, Z
    2b2a:	80 5d       	subi	r24, 0xD0	; 208
    2b2c:	0e 94 ff 11 	call	0x23fe	; 0x23fe <HCLCD_VidWriteChar_8Bits>
			LOC_u8ArrayReversedNumber[LOC_u8NumberCounter] = (Copy_u32Number%10) ;
			Copy_u32Number/=10;
			LOC_u8NumberCounter++;
		}
		/* Loop to Write Digit by Digit on the CLCD*/
		for(LOC_s8SendCharLoopCounter = LOC_u8NumberCounter - 1 ; LOC_s8SendCharLoopCounter >= 0 ; LOC_s8SendCharLoopCounter--)
    2b30:	89 81       	ldd	r24, Y+1	; 0x01
    2b32:	81 50       	subi	r24, 0x01	; 1
    2b34:	89 83       	std	Y+1, r24	; 0x01
    2b36:	89 81       	ldd	r24, Y+1	; 0x01
    2b38:	88 23       	and	r24, r24
    2b3a:	64 f7       	brge	.-40     	; 0x2b14 <HCLCD_VidWriteNumber_8Bits+0xa8>
    2b3c:	03 c0       	rjmp	.+6      	; 0x2b44 <HCLCD_VidWriteNumber_8Bits+0xd8>
		}
	}
	/* Check if Number = 0 */
	else
	{
		HCLCD_VidWriteChar_8Bits('0');
    2b3e:	80 e3       	ldi	r24, 0x30	; 48
    2b40:	0e 94 ff 11 	call	0x23fe	; 0x23fe <HCLCD_VidWriteChar_8Bits>
	}
}
    2b44:	60 96       	adiw	r28, 0x10	; 16
    2b46:	0f b6       	in	r0, 0x3f	; 63
    2b48:	f8 94       	cli
    2b4a:	de bf       	out	0x3e, r29	; 62
    2b4c:	0f be       	out	0x3f, r0	; 63
    2b4e:	cd bf       	out	0x3d, r28	; 61
    2b50:	cf 91       	pop	r28
    2b52:	df 91       	pop	r29
    2b54:	1f 91       	pop	r17
    2b56:	0f 91       	pop	r16
    2b58:	08 95       	ret

00002b5a <HCLCD_VidSetPosition_8Bits>:
	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
	 1  AC6 AC5 AC4 AC3 AC2 AC1 AC0
	Set DDRAM address in address Counter. Delay 39 s
 **/
void HCLCD_VidSetPosition_8Bits(u8 Copy_u8LineNumber, u8 Copy_u8PositionNumber)
{
    2b5a:	df 93       	push	r29
    2b5c:	cf 93       	push	r28
    2b5e:	00 d0       	rcall	.+0      	; 0x2b60 <HCLCD_VidSetPosition_8Bits+0x6>
    2b60:	cd b7       	in	r28, 0x3d	; 61
    2b62:	de b7       	in	r29, 0x3e	; 62
    2b64:	89 83       	std	Y+1, r24	; 0x01
    2b66:	6a 83       	std	Y+2, r22	; 0x02
	/* Check if first Line and in range of 16*/
	if((Copy_u8LineNumber==HCLCD_LINE1)&&((Copy_u8PositionNumber>=0)&&(Copy_u8PositionNumber<16)))
    2b68:	89 81       	ldd	r24, Y+1	; 0x01
    2b6a:	81 30       	cpi	r24, 0x01	; 1
    2b6c:	41 f4       	brne	.+16     	; 0x2b7e <HCLCD_VidSetPosition_8Bits+0x24>
    2b6e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b70:	80 31       	cpi	r24, 0x10	; 16
    2b72:	28 f4       	brcc	.+10     	; 0x2b7e <HCLCD_VidSetPosition_8Bits+0x24>
	{
		HCLCD_VidWriteCommand_8Bits((LINE1_OFFSET_ADDRESS+Copy_u8PositionNumber));
    2b74:	8a 81       	ldd	r24, Y+2	; 0x02
    2b76:	80 58       	subi	r24, 0x80	; 128
    2b78:	0e 94 86 13 	call	0x270c	; 0x270c <HCLCD_VidWriteCommand_8Bits>
    2b7c:	0a c0       	rjmp	.+20     	; 0x2b92 <HCLCD_VidSetPosition_8Bits+0x38>
	}
	/* Check if Second Line and in range of 16*/
	else if((Copy_u8LineNumber==HCLCD_LINE2)&&((Copy_u8PositionNumber>=0)&&(Copy_u8PositionNumber<16)))
    2b7e:	89 81       	ldd	r24, Y+1	; 0x01
    2b80:	82 30       	cpi	r24, 0x02	; 2
    2b82:	39 f4       	brne	.+14     	; 0x2b92 <HCLCD_VidSetPosition_8Bits+0x38>
    2b84:	8a 81       	ldd	r24, Y+2	; 0x02
    2b86:	80 31       	cpi	r24, 0x10	; 16
    2b88:	20 f4       	brcc	.+8      	; 0x2b92 <HCLCD_VidSetPosition_8Bits+0x38>
	{
		HCLCD_VidWriteCommand_8Bits((LINE2_OFFSET_ADDRESS+Copy_u8PositionNumber));
    2b8a:	8a 81       	ldd	r24, Y+2	; 0x02
    2b8c:	80 54       	subi	r24, 0x40	; 64
    2b8e:	0e 94 86 13 	call	0x270c	; 0x270c <HCLCD_VidWriteCommand_8Bits>
	}
	else
	{
		/*Do Nothing*/
	}
}
    2b92:	0f 90       	pop	r0
    2b94:	0f 90       	pop	r0
    2b96:	cf 91       	pop	r28
    2b98:	df 91       	pop	r29
    2b9a:	08 95       	ret

00002b9c <HCLCD_vid4Bits_Init>:

/**************************************/
/** Initialize CLCD with 4-Bits Mode **/
/**************************************/
void HCLCD_vid4Bits_Init(void)
{
    2b9c:	0f 93       	push	r16
    2b9e:	1f 93       	push	r17
    2ba0:	df 93       	push	r29
    2ba2:	cf 93       	push	r28
    2ba4:	cd b7       	in	r28, 0x3d	; 61
    2ba6:	de b7       	in	r29, 0x3e	; 62
    2ba8:	c2 56       	subi	r28, 0x62	; 98
    2baa:	d0 40       	sbci	r29, 0x00	; 0
    2bac:	0f b6       	in	r0, 0x3f	; 63
    2bae:	f8 94       	cli
    2bb0:	de bf       	out	0x3e, r29	; 62
    2bb2:	0f be       	out	0x3f, r0	; 63
    2bb4:	cd bf       	out	0x3d, r28	; 61
	/*Set Data pins as Output*/
	MDIO_Error_State_SetPinDirection(HCLCD_DATA_PIN0, DATA_CONTROL_PORT_4BITS, PIN_OUTPUT);
    2bb6:	83 e0       	ldi	r24, 0x03	; 3
    2bb8:	60 e0       	ldi	r22, 0x00	; 0
    2bba:	41 e0       	ldi	r20, 0x01	; 1
    2bbc:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(HCLCD_DATA_PIN1, DATA_CONTROL_PORT_4BITS, PIN_OUTPUT);
    2bc0:	84 e0       	ldi	r24, 0x04	; 4
    2bc2:	60 e0       	ldi	r22, 0x00	; 0
    2bc4:	41 e0       	ldi	r20, 0x01	; 1
    2bc6:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(HCLCD_DATA_PIN2, DATA_CONTROL_PORT_4BITS, PIN_OUTPUT);
    2bca:	85 e0       	ldi	r24, 0x05	; 5
    2bcc:	60 e0       	ldi	r22, 0x00	; 0
    2bce:	41 e0       	ldi	r20, 0x01	; 1
    2bd0:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(HCLCD_DATA_PIN3, DATA_CONTROL_PORT_4BITS, PIN_OUTPUT);
    2bd4:	86 e0       	ldi	r24, 0x06	; 6
    2bd6:	60 e0       	ldi	r22, 0x00	; 0
    2bd8:	41 e0       	ldi	r20, 0x01	; 1
    2bda:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	/*Set RS as output*/
	MDIO_Error_State_SetPinDirection(RS_4Bits, DATA_CONTROL_PORT_4BITS, PIN_OUTPUT);
    2bde:	81 e0       	ldi	r24, 0x01	; 1
    2be0:	60 e0       	ldi	r22, 0x00	; 0
    2be2:	41 e0       	ldi	r20, 0x01	; 1
    2be4:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	/*Set enable pin as output*/
	MDIO_Error_State_SetPinDirection(EN_4Bits, DATA_CONTROL_PORT_4BITS, PIN_OUTPUT);
    2be8:	82 e0       	ldi	r24, 0x02	; 2
    2bea:	60 e0       	ldi	r22, 0x00	; 0
    2bec:	41 e0       	ldi	r20, 0x01	; 1
    2bee:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
    2bf2:	fe 01       	movw	r30, r28
    2bf4:	e1 5a       	subi	r30, 0xA1	; 161
    2bf6:	ff 4f       	sbci	r31, 0xFF	; 255
    2bf8:	80 e0       	ldi	r24, 0x00	; 0
    2bfa:	90 e0       	ldi	r25, 0x00	; 0
    2bfc:	a0 ef       	ldi	r26, 0xF0	; 240
    2bfe:	b1 e4       	ldi	r27, 0x41	; 65
    2c00:	80 83       	st	Z, r24
    2c02:	91 83       	std	Z+1, r25	; 0x01
    2c04:	a2 83       	std	Z+2, r26	; 0x02
    2c06:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c08:	8e 01       	movw	r16, r28
    2c0a:	05 5a       	subi	r16, 0xA5	; 165
    2c0c:	1f 4f       	sbci	r17, 0xFF	; 255
    2c0e:	fe 01       	movw	r30, r28
    2c10:	e1 5a       	subi	r30, 0xA1	; 161
    2c12:	ff 4f       	sbci	r31, 0xFF	; 255
    2c14:	60 81       	ld	r22, Z
    2c16:	71 81       	ldd	r23, Z+1	; 0x01
    2c18:	82 81       	ldd	r24, Z+2	; 0x02
    2c1a:	93 81       	ldd	r25, Z+3	; 0x03
    2c1c:	20 e0       	ldi	r18, 0x00	; 0
    2c1e:	30 e0       	ldi	r19, 0x00	; 0
    2c20:	4a e7       	ldi	r20, 0x7A	; 122
    2c22:	55 e4       	ldi	r21, 0x45	; 69
    2c24:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c28:	dc 01       	movw	r26, r24
    2c2a:	cb 01       	movw	r24, r22
    2c2c:	f8 01       	movw	r30, r16
    2c2e:	80 83       	st	Z, r24
    2c30:	91 83       	std	Z+1, r25	; 0x01
    2c32:	a2 83       	std	Z+2, r26	; 0x02
    2c34:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2c36:	fe 01       	movw	r30, r28
    2c38:	e5 5a       	subi	r30, 0xA5	; 165
    2c3a:	ff 4f       	sbci	r31, 0xFF	; 255
    2c3c:	60 81       	ld	r22, Z
    2c3e:	71 81       	ldd	r23, Z+1	; 0x01
    2c40:	82 81       	ldd	r24, Z+2	; 0x02
    2c42:	93 81       	ldd	r25, Z+3	; 0x03
    2c44:	20 e0       	ldi	r18, 0x00	; 0
    2c46:	30 e0       	ldi	r19, 0x00	; 0
    2c48:	40 e8       	ldi	r20, 0x80	; 128
    2c4a:	5f e3       	ldi	r21, 0x3F	; 63
    2c4c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2c50:	88 23       	and	r24, r24
    2c52:	44 f4       	brge	.+16     	; 0x2c64 <HCLCD_vid4Bits_Init+0xc8>
		__ticks = 1;
    2c54:	fe 01       	movw	r30, r28
    2c56:	e7 5a       	subi	r30, 0xA7	; 167
    2c58:	ff 4f       	sbci	r31, 0xFF	; 255
    2c5a:	81 e0       	ldi	r24, 0x01	; 1
    2c5c:	90 e0       	ldi	r25, 0x00	; 0
    2c5e:	91 83       	std	Z+1, r25	; 0x01
    2c60:	80 83       	st	Z, r24
    2c62:	64 c0       	rjmp	.+200    	; 0x2d2c <HCLCD_vid4Bits_Init+0x190>
	else if (__tmp > 65535)
    2c64:	fe 01       	movw	r30, r28
    2c66:	e5 5a       	subi	r30, 0xA5	; 165
    2c68:	ff 4f       	sbci	r31, 0xFF	; 255
    2c6a:	60 81       	ld	r22, Z
    2c6c:	71 81       	ldd	r23, Z+1	; 0x01
    2c6e:	82 81       	ldd	r24, Z+2	; 0x02
    2c70:	93 81       	ldd	r25, Z+3	; 0x03
    2c72:	20 e0       	ldi	r18, 0x00	; 0
    2c74:	3f ef       	ldi	r19, 0xFF	; 255
    2c76:	4f e7       	ldi	r20, 0x7F	; 127
    2c78:	57 e4       	ldi	r21, 0x47	; 71
    2c7a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2c7e:	18 16       	cp	r1, r24
    2c80:	0c f0       	brlt	.+2      	; 0x2c84 <HCLCD_vid4Bits_Init+0xe8>
    2c82:	43 c0       	rjmp	.+134    	; 0x2d0a <HCLCD_vid4Bits_Init+0x16e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c84:	fe 01       	movw	r30, r28
    2c86:	e1 5a       	subi	r30, 0xA1	; 161
    2c88:	ff 4f       	sbci	r31, 0xFF	; 255
    2c8a:	60 81       	ld	r22, Z
    2c8c:	71 81       	ldd	r23, Z+1	; 0x01
    2c8e:	82 81       	ldd	r24, Z+2	; 0x02
    2c90:	93 81       	ldd	r25, Z+3	; 0x03
    2c92:	20 e0       	ldi	r18, 0x00	; 0
    2c94:	30 e0       	ldi	r19, 0x00	; 0
    2c96:	40 e2       	ldi	r20, 0x20	; 32
    2c98:	51 e4       	ldi	r21, 0x41	; 65
    2c9a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c9e:	dc 01       	movw	r26, r24
    2ca0:	cb 01       	movw	r24, r22
    2ca2:	8e 01       	movw	r16, r28
    2ca4:	07 5a       	subi	r16, 0xA7	; 167
    2ca6:	1f 4f       	sbci	r17, 0xFF	; 255
    2ca8:	bc 01       	movw	r22, r24
    2caa:	cd 01       	movw	r24, r26
    2cac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2cb0:	dc 01       	movw	r26, r24
    2cb2:	cb 01       	movw	r24, r22
    2cb4:	f8 01       	movw	r30, r16
    2cb6:	91 83       	std	Z+1, r25	; 0x01
    2cb8:	80 83       	st	Z, r24
    2cba:	1f c0       	rjmp	.+62     	; 0x2cfa <HCLCD_vid4Bits_Init+0x15e>
    2cbc:	fe 01       	movw	r30, r28
    2cbe:	e9 5a       	subi	r30, 0xA9	; 169
    2cc0:	ff 4f       	sbci	r31, 0xFF	; 255
    2cc2:	80 e9       	ldi	r24, 0x90	; 144
    2cc4:	91 e0       	ldi	r25, 0x01	; 1
    2cc6:	91 83       	std	Z+1, r25	; 0x01
    2cc8:	80 83       	st	Z, r24
    2cca:	fe 01       	movw	r30, r28
    2ccc:	e9 5a       	subi	r30, 0xA9	; 169
    2cce:	ff 4f       	sbci	r31, 0xFF	; 255
    2cd0:	80 81       	ld	r24, Z
    2cd2:	91 81       	ldd	r25, Z+1	; 0x01
    2cd4:	01 97       	sbiw	r24, 0x01	; 1
    2cd6:	f1 f7       	brne	.-4      	; 0x2cd4 <HCLCD_vid4Bits_Init+0x138>
    2cd8:	fe 01       	movw	r30, r28
    2cda:	e9 5a       	subi	r30, 0xA9	; 169
    2cdc:	ff 4f       	sbci	r31, 0xFF	; 255
    2cde:	91 83       	std	Z+1, r25	; 0x01
    2ce0:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ce2:	de 01       	movw	r26, r28
    2ce4:	a7 5a       	subi	r26, 0xA7	; 167
    2ce6:	bf 4f       	sbci	r27, 0xFF	; 255
    2ce8:	fe 01       	movw	r30, r28
    2cea:	e7 5a       	subi	r30, 0xA7	; 167
    2cec:	ff 4f       	sbci	r31, 0xFF	; 255
    2cee:	80 81       	ld	r24, Z
    2cf0:	91 81       	ldd	r25, Z+1	; 0x01
    2cf2:	01 97       	sbiw	r24, 0x01	; 1
    2cf4:	11 96       	adiw	r26, 0x01	; 1
    2cf6:	9c 93       	st	X, r25
    2cf8:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2cfa:	fe 01       	movw	r30, r28
    2cfc:	e7 5a       	subi	r30, 0xA7	; 167
    2cfe:	ff 4f       	sbci	r31, 0xFF	; 255
    2d00:	80 81       	ld	r24, Z
    2d02:	91 81       	ldd	r25, Z+1	; 0x01
    2d04:	00 97       	sbiw	r24, 0x00	; 0
    2d06:	d1 f6       	brne	.-76     	; 0x2cbc <HCLCD_vid4Bits_Init+0x120>
    2d08:	27 c0       	rjmp	.+78     	; 0x2d58 <HCLCD_vid4Bits_Init+0x1bc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d0a:	8e 01       	movw	r16, r28
    2d0c:	07 5a       	subi	r16, 0xA7	; 167
    2d0e:	1f 4f       	sbci	r17, 0xFF	; 255
    2d10:	fe 01       	movw	r30, r28
    2d12:	e5 5a       	subi	r30, 0xA5	; 165
    2d14:	ff 4f       	sbci	r31, 0xFF	; 255
    2d16:	60 81       	ld	r22, Z
    2d18:	71 81       	ldd	r23, Z+1	; 0x01
    2d1a:	82 81       	ldd	r24, Z+2	; 0x02
    2d1c:	93 81       	ldd	r25, Z+3	; 0x03
    2d1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d22:	dc 01       	movw	r26, r24
    2d24:	cb 01       	movw	r24, r22
    2d26:	f8 01       	movw	r30, r16
    2d28:	91 83       	std	Z+1, r25	; 0x01
    2d2a:	80 83       	st	Z, r24
    2d2c:	de 01       	movw	r26, r28
    2d2e:	ab 5a       	subi	r26, 0xAB	; 171
    2d30:	bf 4f       	sbci	r27, 0xFF	; 255
    2d32:	fe 01       	movw	r30, r28
    2d34:	e7 5a       	subi	r30, 0xA7	; 167
    2d36:	ff 4f       	sbci	r31, 0xFF	; 255
    2d38:	80 81       	ld	r24, Z
    2d3a:	91 81       	ldd	r25, Z+1	; 0x01
    2d3c:	8d 93       	st	X+, r24
    2d3e:	9c 93       	st	X, r25
    2d40:	fe 01       	movw	r30, r28
    2d42:	eb 5a       	subi	r30, 0xAB	; 171
    2d44:	ff 4f       	sbci	r31, 0xFF	; 255
    2d46:	80 81       	ld	r24, Z
    2d48:	91 81       	ldd	r25, Z+1	; 0x01
    2d4a:	01 97       	sbiw	r24, 0x01	; 1
    2d4c:	f1 f7       	brne	.-4      	; 0x2d4a <HCLCD_vid4Bits_Init+0x1ae>
    2d4e:	fe 01       	movw	r30, r28
    2d50:	eb 5a       	subi	r30, 0xAB	; 171
    2d52:	ff 4f       	sbci	r31, 0xFF	; 255
    2d54:	91 83       	std	Z+1, r25	; 0x01
    2d56:	80 83       	st	Z, r24
	/*wait 30ms*/
	_delay_ms(30);
	MDIO_Error_State_SetPinValue(RS_4Bits , DATA_CONTROL_PORT_4BITS , PIN_LOW);
    2d58:	81 e0       	ldi	r24, 0x01	; 1
    2d5a:	60 e0       	ldi	r22, 0x00	; 0
    2d5c:	40 e0       	ldi	r20, 0x00	; 0
    2d5e:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
	MDIO_Error_State_SetNibbleValue( HCLCD_DATA_PIN0, DATA_CONTROL_PORT_4BITS, ( FUNCTION_SET_4BITS_2LINES & 0xF0 ) >> ( 7-HCLCD_DATA_PIN3 ) );
    2d62:	83 e0       	ldi	r24, 0x03	; 3
    2d64:	60 e0       	ldi	r22, 0x00	; 0
    2d66:	40 e1       	ldi	r20, 0x10	; 16
    2d68:	0e 94 24 0d 	call	0x1a48	; 0x1a48 <MDIO_Error_State_SetNibbleValue>
	MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_HIGH);
    2d6c:	82 e0       	ldi	r24, 0x02	; 2
    2d6e:	60 e0       	ldi	r22, 0x00	; 0
    2d70:	41 e0       	ldi	r20, 0x01	; 1
    2d72:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    2d76:	fe 01       	movw	r30, r28
    2d78:	ef 5a       	subi	r30, 0xAF	; 175
    2d7a:	ff 4f       	sbci	r31, 0xFF	; 255
    2d7c:	80 e0       	ldi	r24, 0x00	; 0
    2d7e:	90 e0       	ldi	r25, 0x00	; 0
    2d80:	a0 e0       	ldi	r26, 0x00	; 0
    2d82:	b0 e4       	ldi	r27, 0x40	; 64
    2d84:	80 83       	st	Z, r24
    2d86:	91 83       	std	Z+1, r25	; 0x01
    2d88:	a2 83       	std	Z+2, r26	; 0x02
    2d8a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2d8c:	8e 01       	movw	r16, r28
    2d8e:	03 5b       	subi	r16, 0xB3	; 179
    2d90:	1f 4f       	sbci	r17, 0xFF	; 255
    2d92:	fe 01       	movw	r30, r28
    2d94:	ef 5a       	subi	r30, 0xAF	; 175
    2d96:	ff 4f       	sbci	r31, 0xFF	; 255
    2d98:	60 81       	ld	r22, Z
    2d9a:	71 81       	ldd	r23, Z+1	; 0x01
    2d9c:	82 81       	ldd	r24, Z+2	; 0x02
    2d9e:	93 81       	ldd	r25, Z+3	; 0x03
    2da0:	20 e0       	ldi	r18, 0x00	; 0
    2da2:	30 e0       	ldi	r19, 0x00	; 0
    2da4:	4a e7       	ldi	r20, 0x7A	; 122
    2da6:	55 e4       	ldi	r21, 0x45	; 69
    2da8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dac:	dc 01       	movw	r26, r24
    2dae:	cb 01       	movw	r24, r22
    2db0:	f8 01       	movw	r30, r16
    2db2:	80 83       	st	Z, r24
    2db4:	91 83       	std	Z+1, r25	; 0x01
    2db6:	a2 83       	std	Z+2, r26	; 0x02
    2db8:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2dba:	fe 01       	movw	r30, r28
    2dbc:	e3 5b       	subi	r30, 0xB3	; 179
    2dbe:	ff 4f       	sbci	r31, 0xFF	; 255
    2dc0:	60 81       	ld	r22, Z
    2dc2:	71 81       	ldd	r23, Z+1	; 0x01
    2dc4:	82 81       	ldd	r24, Z+2	; 0x02
    2dc6:	93 81       	ldd	r25, Z+3	; 0x03
    2dc8:	20 e0       	ldi	r18, 0x00	; 0
    2dca:	30 e0       	ldi	r19, 0x00	; 0
    2dcc:	40 e8       	ldi	r20, 0x80	; 128
    2dce:	5f e3       	ldi	r21, 0x3F	; 63
    2dd0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2dd4:	88 23       	and	r24, r24
    2dd6:	44 f4       	brge	.+16     	; 0x2de8 <HCLCD_vid4Bits_Init+0x24c>
		__ticks = 1;
    2dd8:	fe 01       	movw	r30, r28
    2dda:	e5 5b       	subi	r30, 0xB5	; 181
    2ddc:	ff 4f       	sbci	r31, 0xFF	; 255
    2dde:	81 e0       	ldi	r24, 0x01	; 1
    2de0:	90 e0       	ldi	r25, 0x00	; 0
    2de2:	91 83       	std	Z+1, r25	; 0x01
    2de4:	80 83       	st	Z, r24
    2de6:	64 c0       	rjmp	.+200    	; 0x2eb0 <HCLCD_vid4Bits_Init+0x314>
	else if (__tmp > 65535)
    2de8:	fe 01       	movw	r30, r28
    2dea:	e3 5b       	subi	r30, 0xB3	; 179
    2dec:	ff 4f       	sbci	r31, 0xFF	; 255
    2dee:	60 81       	ld	r22, Z
    2df0:	71 81       	ldd	r23, Z+1	; 0x01
    2df2:	82 81       	ldd	r24, Z+2	; 0x02
    2df4:	93 81       	ldd	r25, Z+3	; 0x03
    2df6:	20 e0       	ldi	r18, 0x00	; 0
    2df8:	3f ef       	ldi	r19, 0xFF	; 255
    2dfa:	4f e7       	ldi	r20, 0x7F	; 127
    2dfc:	57 e4       	ldi	r21, 0x47	; 71
    2dfe:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2e02:	18 16       	cp	r1, r24
    2e04:	0c f0       	brlt	.+2      	; 0x2e08 <HCLCD_vid4Bits_Init+0x26c>
    2e06:	43 c0       	rjmp	.+134    	; 0x2e8e <HCLCD_vid4Bits_Init+0x2f2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e08:	fe 01       	movw	r30, r28
    2e0a:	ef 5a       	subi	r30, 0xAF	; 175
    2e0c:	ff 4f       	sbci	r31, 0xFF	; 255
    2e0e:	60 81       	ld	r22, Z
    2e10:	71 81       	ldd	r23, Z+1	; 0x01
    2e12:	82 81       	ldd	r24, Z+2	; 0x02
    2e14:	93 81       	ldd	r25, Z+3	; 0x03
    2e16:	20 e0       	ldi	r18, 0x00	; 0
    2e18:	30 e0       	ldi	r19, 0x00	; 0
    2e1a:	40 e2       	ldi	r20, 0x20	; 32
    2e1c:	51 e4       	ldi	r21, 0x41	; 65
    2e1e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e22:	dc 01       	movw	r26, r24
    2e24:	cb 01       	movw	r24, r22
    2e26:	8e 01       	movw	r16, r28
    2e28:	05 5b       	subi	r16, 0xB5	; 181
    2e2a:	1f 4f       	sbci	r17, 0xFF	; 255
    2e2c:	bc 01       	movw	r22, r24
    2e2e:	cd 01       	movw	r24, r26
    2e30:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e34:	dc 01       	movw	r26, r24
    2e36:	cb 01       	movw	r24, r22
    2e38:	f8 01       	movw	r30, r16
    2e3a:	91 83       	std	Z+1, r25	; 0x01
    2e3c:	80 83       	st	Z, r24
    2e3e:	1f c0       	rjmp	.+62     	; 0x2e7e <HCLCD_vid4Bits_Init+0x2e2>
    2e40:	fe 01       	movw	r30, r28
    2e42:	e7 5b       	subi	r30, 0xB7	; 183
    2e44:	ff 4f       	sbci	r31, 0xFF	; 255
    2e46:	80 e9       	ldi	r24, 0x90	; 144
    2e48:	91 e0       	ldi	r25, 0x01	; 1
    2e4a:	91 83       	std	Z+1, r25	; 0x01
    2e4c:	80 83       	st	Z, r24
    2e4e:	fe 01       	movw	r30, r28
    2e50:	e7 5b       	subi	r30, 0xB7	; 183
    2e52:	ff 4f       	sbci	r31, 0xFF	; 255
    2e54:	80 81       	ld	r24, Z
    2e56:	91 81       	ldd	r25, Z+1	; 0x01
    2e58:	01 97       	sbiw	r24, 0x01	; 1
    2e5a:	f1 f7       	brne	.-4      	; 0x2e58 <HCLCD_vid4Bits_Init+0x2bc>
    2e5c:	fe 01       	movw	r30, r28
    2e5e:	e7 5b       	subi	r30, 0xB7	; 183
    2e60:	ff 4f       	sbci	r31, 0xFF	; 255
    2e62:	91 83       	std	Z+1, r25	; 0x01
    2e64:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2e66:	de 01       	movw	r26, r28
    2e68:	a5 5b       	subi	r26, 0xB5	; 181
    2e6a:	bf 4f       	sbci	r27, 0xFF	; 255
    2e6c:	fe 01       	movw	r30, r28
    2e6e:	e5 5b       	subi	r30, 0xB5	; 181
    2e70:	ff 4f       	sbci	r31, 0xFF	; 255
    2e72:	80 81       	ld	r24, Z
    2e74:	91 81       	ldd	r25, Z+1	; 0x01
    2e76:	01 97       	sbiw	r24, 0x01	; 1
    2e78:	11 96       	adiw	r26, 0x01	; 1
    2e7a:	9c 93       	st	X, r25
    2e7c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e7e:	fe 01       	movw	r30, r28
    2e80:	e5 5b       	subi	r30, 0xB5	; 181
    2e82:	ff 4f       	sbci	r31, 0xFF	; 255
    2e84:	80 81       	ld	r24, Z
    2e86:	91 81       	ldd	r25, Z+1	; 0x01
    2e88:	00 97       	sbiw	r24, 0x00	; 0
    2e8a:	d1 f6       	brne	.-76     	; 0x2e40 <HCLCD_vid4Bits_Init+0x2a4>
    2e8c:	27 c0       	rjmp	.+78     	; 0x2edc <HCLCD_vid4Bits_Init+0x340>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e8e:	8e 01       	movw	r16, r28
    2e90:	05 5b       	subi	r16, 0xB5	; 181
    2e92:	1f 4f       	sbci	r17, 0xFF	; 255
    2e94:	fe 01       	movw	r30, r28
    2e96:	e3 5b       	subi	r30, 0xB3	; 179
    2e98:	ff 4f       	sbci	r31, 0xFF	; 255
    2e9a:	60 81       	ld	r22, Z
    2e9c:	71 81       	ldd	r23, Z+1	; 0x01
    2e9e:	82 81       	ldd	r24, Z+2	; 0x02
    2ea0:	93 81       	ldd	r25, Z+3	; 0x03
    2ea2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ea6:	dc 01       	movw	r26, r24
    2ea8:	cb 01       	movw	r24, r22
    2eaa:	f8 01       	movw	r30, r16
    2eac:	91 83       	std	Z+1, r25	; 0x01
    2eae:	80 83       	st	Z, r24
    2eb0:	de 01       	movw	r26, r28
    2eb2:	a9 5b       	subi	r26, 0xB9	; 185
    2eb4:	bf 4f       	sbci	r27, 0xFF	; 255
    2eb6:	fe 01       	movw	r30, r28
    2eb8:	e5 5b       	subi	r30, 0xB5	; 181
    2eba:	ff 4f       	sbci	r31, 0xFF	; 255
    2ebc:	80 81       	ld	r24, Z
    2ebe:	91 81       	ldd	r25, Z+1	; 0x01
    2ec0:	8d 93       	st	X+, r24
    2ec2:	9c 93       	st	X, r25
    2ec4:	fe 01       	movw	r30, r28
    2ec6:	e9 5b       	subi	r30, 0xB9	; 185
    2ec8:	ff 4f       	sbci	r31, 0xFF	; 255
    2eca:	80 81       	ld	r24, Z
    2ecc:	91 81       	ldd	r25, Z+1	; 0x01
    2ece:	01 97       	sbiw	r24, 0x01	; 1
    2ed0:	f1 f7       	brne	.-4      	; 0x2ece <HCLCD_vid4Bits_Init+0x332>
    2ed2:	fe 01       	movw	r30, r28
    2ed4:	e9 5b       	subi	r30, 0xB9	; 185
    2ed6:	ff 4f       	sbci	r31, 0xFF	; 255
    2ed8:	91 83       	std	Z+1, r25	; 0x01
    2eda:	80 83       	st	Z, r24
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_LOW);
    2edc:	82 e0       	ldi	r24, 0x02	; 2
    2ede:	60 e0       	ldi	r22, 0x00	; 0
    2ee0:	40 e0       	ldi	r20, 0x00	; 0
    2ee2:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    2ee6:	fe 01       	movw	r30, r28
    2ee8:	ed 5b       	subi	r30, 0xBD	; 189
    2eea:	ff 4f       	sbci	r31, 0xFF	; 255
    2eec:	80 e0       	ldi	r24, 0x00	; 0
    2eee:	90 e0       	ldi	r25, 0x00	; 0
    2ef0:	a0 e0       	ldi	r26, 0x00	; 0
    2ef2:	b0 e4       	ldi	r27, 0x40	; 64
    2ef4:	80 83       	st	Z, r24
    2ef6:	91 83       	std	Z+1, r25	; 0x01
    2ef8:	a2 83       	std	Z+2, r26	; 0x02
    2efa:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2efc:	8e 01       	movw	r16, r28
    2efe:	01 5c       	subi	r16, 0xC1	; 193
    2f00:	1f 4f       	sbci	r17, 0xFF	; 255
    2f02:	fe 01       	movw	r30, r28
    2f04:	ed 5b       	subi	r30, 0xBD	; 189
    2f06:	ff 4f       	sbci	r31, 0xFF	; 255
    2f08:	60 81       	ld	r22, Z
    2f0a:	71 81       	ldd	r23, Z+1	; 0x01
    2f0c:	82 81       	ldd	r24, Z+2	; 0x02
    2f0e:	93 81       	ldd	r25, Z+3	; 0x03
    2f10:	20 e0       	ldi	r18, 0x00	; 0
    2f12:	30 e0       	ldi	r19, 0x00	; 0
    2f14:	4a e7       	ldi	r20, 0x7A	; 122
    2f16:	55 e4       	ldi	r21, 0x45	; 69
    2f18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f1c:	dc 01       	movw	r26, r24
    2f1e:	cb 01       	movw	r24, r22
    2f20:	f8 01       	movw	r30, r16
    2f22:	80 83       	st	Z, r24
    2f24:	91 83       	std	Z+1, r25	; 0x01
    2f26:	a2 83       	std	Z+2, r26	; 0x02
    2f28:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2f2a:	fe 01       	movw	r30, r28
    2f2c:	ff 96       	adiw	r30, 0x3f	; 63
    2f2e:	60 81       	ld	r22, Z
    2f30:	71 81       	ldd	r23, Z+1	; 0x01
    2f32:	82 81       	ldd	r24, Z+2	; 0x02
    2f34:	93 81       	ldd	r25, Z+3	; 0x03
    2f36:	20 e0       	ldi	r18, 0x00	; 0
    2f38:	30 e0       	ldi	r19, 0x00	; 0
    2f3a:	40 e8       	ldi	r20, 0x80	; 128
    2f3c:	5f e3       	ldi	r21, 0x3F	; 63
    2f3e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2f42:	88 23       	and	r24, r24
    2f44:	2c f4       	brge	.+10     	; 0x2f50 <HCLCD_vid4Bits_Init+0x3b4>
		__ticks = 1;
    2f46:	81 e0       	ldi	r24, 0x01	; 1
    2f48:	90 e0       	ldi	r25, 0x00	; 0
    2f4a:	9e af       	std	Y+62, r25	; 0x3e
    2f4c:	8d af       	std	Y+61, r24	; 0x3d
    2f4e:	46 c0       	rjmp	.+140    	; 0x2fdc <HCLCD_vid4Bits_Init+0x440>
	else if (__tmp > 65535)
    2f50:	fe 01       	movw	r30, r28
    2f52:	ff 96       	adiw	r30, 0x3f	; 63
    2f54:	60 81       	ld	r22, Z
    2f56:	71 81       	ldd	r23, Z+1	; 0x01
    2f58:	82 81       	ldd	r24, Z+2	; 0x02
    2f5a:	93 81       	ldd	r25, Z+3	; 0x03
    2f5c:	20 e0       	ldi	r18, 0x00	; 0
    2f5e:	3f ef       	ldi	r19, 0xFF	; 255
    2f60:	4f e7       	ldi	r20, 0x7F	; 127
    2f62:	57 e4       	ldi	r21, 0x47	; 71
    2f64:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2f68:	18 16       	cp	r1, r24
    2f6a:	64 f5       	brge	.+88     	; 0x2fc4 <HCLCD_vid4Bits_Init+0x428>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2f6c:	fe 01       	movw	r30, r28
    2f6e:	ed 5b       	subi	r30, 0xBD	; 189
    2f70:	ff 4f       	sbci	r31, 0xFF	; 255
    2f72:	60 81       	ld	r22, Z
    2f74:	71 81       	ldd	r23, Z+1	; 0x01
    2f76:	82 81       	ldd	r24, Z+2	; 0x02
    2f78:	93 81       	ldd	r25, Z+3	; 0x03
    2f7a:	20 e0       	ldi	r18, 0x00	; 0
    2f7c:	30 e0       	ldi	r19, 0x00	; 0
    2f7e:	40 e2       	ldi	r20, 0x20	; 32
    2f80:	51 e4       	ldi	r21, 0x41	; 65
    2f82:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f86:	dc 01       	movw	r26, r24
    2f88:	cb 01       	movw	r24, r22
    2f8a:	bc 01       	movw	r22, r24
    2f8c:	cd 01       	movw	r24, r26
    2f8e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f92:	dc 01       	movw	r26, r24
    2f94:	cb 01       	movw	r24, r22
    2f96:	9e af       	std	Y+62, r25	; 0x3e
    2f98:	8d af       	std	Y+61, r24	; 0x3d
    2f9a:	0f c0       	rjmp	.+30     	; 0x2fba <HCLCD_vid4Bits_Init+0x41e>
    2f9c:	80 e9       	ldi	r24, 0x90	; 144
    2f9e:	91 e0       	ldi	r25, 0x01	; 1
    2fa0:	9c af       	std	Y+60, r25	; 0x3c
    2fa2:	8b af       	std	Y+59, r24	; 0x3b
    2fa4:	8b ad       	ldd	r24, Y+59	; 0x3b
    2fa6:	9c ad       	ldd	r25, Y+60	; 0x3c
    2fa8:	01 97       	sbiw	r24, 0x01	; 1
    2faa:	f1 f7       	brne	.-4      	; 0x2fa8 <HCLCD_vid4Bits_Init+0x40c>
    2fac:	9c af       	std	Y+60, r25	; 0x3c
    2fae:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2fb0:	8d ad       	ldd	r24, Y+61	; 0x3d
    2fb2:	9e ad       	ldd	r25, Y+62	; 0x3e
    2fb4:	01 97       	sbiw	r24, 0x01	; 1
    2fb6:	9e af       	std	Y+62, r25	; 0x3e
    2fb8:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2fba:	8d ad       	ldd	r24, Y+61	; 0x3d
    2fbc:	9e ad       	ldd	r25, Y+62	; 0x3e
    2fbe:	00 97       	sbiw	r24, 0x00	; 0
    2fc0:	69 f7       	brne	.-38     	; 0x2f9c <HCLCD_vid4Bits_Init+0x400>
    2fc2:	16 c0       	rjmp	.+44     	; 0x2ff0 <HCLCD_vid4Bits_Init+0x454>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2fc4:	fe 01       	movw	r30, r28
    2fc6:	ff 96       	adiw	r30, 0x3f	; 63
    2fc8:	60 81       	ld	r22, Z
    2fca:	71 81       	ldd	r23, Z+1	; 0x01
    2fcc:	82 81       	ldd	r24, Z+2	; 0x02
    2fce:	93 81       	ldd	r25, Z+3	; 0x03
    2fd0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fd4:	dc 01       	movw	r26, r24
    2fd6:	cb 01       	movw	r24, r22
    2fd8:	9e af       	std	Y+62, r25	; 0x3e
    2fda:	8d af       	std	Y+61, r24	; 0x3d
    2fdc:	8d ad       	ldd	r24, Y+61	; 0x3d
    2fde:	9e ad       	ldd	r25, Y+62	; 0x3e
    2fe0:	9a af       	std	Y+58, r25	; 0x3a
    2fe2:	89 af       	std	Y+57, r24	; 0x39
    2fe4:	89 ad       	ldd	r24, Y+57	; 0x39
    2fe6:	9a ad       	ldd	r25, Y+58	; 0x3a
    2fe8:	01 97       	sbiw	r24, 0x01	; 1
    2fea:	f1 f7       	brne	.-4      	; 0x2fe8 <HCLCD_vid4Bits_Init+0x44c>
    2fec:	9a af       	std	Y+58, r25	; 0x3a
    2fee:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(2);
	/*Send function set command*/
	HCLCD_VidWriteCommand_4Bits(FUNCTION_SET_4BITS_2LINES);
    2ff0:	88 e2       	ldi	r24, 0x28	; 40
    2ff2:	0e 94 d8 19 	call	0x33b0	; 0x33b0 <HCLCD_VidWriteCommand_4Bits>
    2ff6:	80 e0       	ldi	r24, 0x00	; 0
    2ff8:	90 e0       	ldi	r25, 0x00	; 0
    2ffa:	a0 e0       	ldi	r26, 0x00	; 0
    2ffc:	b0 e4       	ldi	r27, 0x40	; 64
    2ffe:	8d ab       	std	Y+53, r24	; 0x35
    3000:	9e ab       	std	Y+54, r25	; 0x36
    3002:	af ab       	std	Y+55, r26	; 0x37
    3004:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3006:	6d a9       	ldd	r22, Y+53	; 0x35
    3008:	7e a9       	ldd	r23, Y+54	; 0x36
    300a:	8f a9       	ldd	r24, Y+55	; 0x37
    300c:	98 ad       	ldd	r25, Y+56	; 0x38
    300e:	20 e0       	ldi	r18, 0x00	; 0
    3010:	30 e0       	ldi	r19, 0x00	; 0
    3012:	4a e7       	ldi	r20, 0x7A	; 122
    3014:	55 e4       	ldi	r21, 0x45	; 69
    3016:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    301a:	dc 01       	movw	r26, r24
    301c:	cb 01       	movw	r24, r22
    301e:	89 ab       	std	Y+49, r24	; 0x31
    3020:	9a ab       	std	Y+50, r25	; 0x32
    3022:	ab ab       	std	Y+51, r26	; 0x33
    3024:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3026:	69 a9       	ldd	r22, Y+49	; 0x31
    3028:	7a a9       	ldd	r23, Y+50	; 0x32
    302a:	8b a9       	ldd	r24, Y+51	; 0x33
    302c:	9c a9       	ldd	r25, Y+52	; 0x34
    302e:	20 e0       	ldi	r18, 0x00	; 0
    3030:	30 e0       	ldi	r19, 0x00	; 0
    3032:	40 e8       	ldi	r20, 0x80	; 128
    3034:	5f e3       	ldi	r21, 0x3F	; 63
    3036:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    303a:	88 23       	and	r24, r24
    303c:	2c f4       	brge	.+10     	; 0x3048 <HCLCD_vid4Bits_Init+0x4ac>
		__ticks = 1;
    303e:	81 e0       	ldi	r24, 0x01	; 1
    3040:	90 e0       	ldi	r25, 0x00	; 0
    3042:	98 ab       	std	Y+48, r25	; 0x30
    3044:	8f a7       	std	Y+47, r24	; 0x2f
    3046:	3f c0       	rjmp	.+126    	; 0x30c6 <HCLCD_vid4Bits_Init+0x52a>
	else if (__tmp > 65535)
    3048:	69 a9       	ldd	r22, Y+49	; 0x31
    304a:	7a a9       	ldd	r23, Y+50	; 0x32
    304c:	8b a9       	ldd	r24, Y+51	; 0x33
    304e:	9c a9       	ldd	r25, Y+52	; 0x34
    3050:	20 e0       	ldi	r18, 0x00	; 0
    3052:	3f ef       	ldi	r19, 0xFF	; 255
    3054:	4f e7       	ldi	r20, 0x7F	; 127
    3056:	57 e4       	ldi	r21, 0x47	; 71
    3058:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    305c:	18 16       	cp	r1, r24
    305e:	4c f5       	brge	.+82     	; 0x30b2 <HCLCD_vid4Bits_Init+0x516>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3060:	6d a9       	ldd	r22, Y+53	; 0x35
    3062:	7e a9       	ldd	r23, Y+54	; 0x36
    3064:	8f a9       	ldd	r24, Y+55	; 0x37
    3066:	98 ad       	ldd	r25, Y+56	; 0x38
    3068:	20 e0       	ldi	r18, 0x00	; 0
    306a:	30 e0       	ldi	r19, 0x00	; 0
    306c:	40 e2       	ldi	r20, 0x20	; 32
    306e:	51 e4       	ldi	r21, 0x41	; 65
    3070:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3074:	dc 01       	movw	r26, r24
    3076:	cb 01       	movw	r24, r22
    3078:	bc 01       	movw	r22, r24
    307a:	cd 01       	movw	r24, r26
    307c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3080:	dc 01       	movw	r26, r24
    3082:	cb 01       	movw	r24, r22
    3084:	98 ab       	std	Y+48, r25	; 0x30
    3086:	8f a7       	std	Y+47, r24	; 0x2f
    3088:	0f c0       	rjmp	.+30     	; 0x30a8 <HCLCD_vid4Bits_Init+0x50c>
    308a:	80 e9       	ldi	r24, 0x90	; 144
    308c:	91 e0       	ldi	r25, 0x01	; 1
    308e:	9e a7       	std	Y+46, r25	; 0x2e
    3090:	8d a7       	std	Y+45, r24	; 0x2d
    3092:	8d a5       	ldd	r24, Y+45	; 0x2d
    3094:	9e a5       	ldd	r25, Y+46	; 0x2e
    3096:	01 97       	sbiw	r24, 0x01	; 1
    3098:	f1 f7       	brne	.-4      	; 0x3096 <HCLCD_vid4Bits_Init+0x4fa>
    309a:	9e a7       	std	Y+46, r25	; 0x2e
    309c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    309e:	8f a5       	ldd	r24, Y+47	; 0x2f
    30a0:	98 a9       	ldd	r25, Y+48	; 0x30
    30a2:	01 97       	sbiw	r24, 0x01	; 1
    30a4:	98 ab       	std	Y+48, r25	; 0x30
    30a6:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    30a8:	8f a5       	ldd	r24, Y+47	; 0x2f
    30aa:	98 a9       	ldd	r25, Y+48	; 0x30
    30ac:	00 97       	sbiw	r24, 0x00	; 0
    30ae:	69 f7       	brne	.-38     	; 0x308a <HCLCD_vid4Bits_Init+0x4ee>
    30b0:	14 c0       	rjmp	.+40     	; 0x30da <HCLCD_vid4Bits_Init+0x53e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    30b2:	69 a9       	ldd	r22, Y+49	; 0x31
    30b4:	7a a9       	ldd	r23, Y+50	; 0x32
    30b6:	8b a9       	ldd	r24, Y+51	; 0x33
    30b8:	9c a9       	ldd	r25, Y+52	; 0x34
    30ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30be:	dc 01       	movw	r26, r24
    30c0:	cb 01       	movw	r24, r22
    30c2:	98 ab       	std	Y+48, r25	; 0x30
    30c4:	8f a7       	std	Y+47, r24	; 0x2f
    30c6:	8f a5       	ldd	r24, Y+47	; 0x2f
    30c8:	98 a9       	ldd	r25, Y+48	; 0x30
    30ca:	9c a7       	std	Y+44, r25	; 0x2c
    30cc:	8b a7       	std	Y+43, r24	; 0x2b
    30ce:	8b a5       	ldd	r24, Y+43	; 0x2b
    30d0:	9c a5       	ldd	r25, Y+44	; 0x2c
    30d2:	01 97       	sbiw	r24, 0x01	; 1
    30d4:	f1 f7       	brne	.-4      	; 0x30d2 <HCLCD_vid4Bits_Init+0x536>
    30d6:	9c a7       	std	Y+44, r25	; 0x2c
    30d8:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	/*send Display ON/OFF Command*/
	HCLCD_VidWriteCommand_4Bits(HCLCD_Display_On_Off);
    30da:	8e e0       	ldi	r24, 0x0E	; 14
    30dc:	0e 94 d8 19 	call	0x33b0	; 0x33b0 <HCLCD_VidWriteCommand_4Bits>
    30e0:	80 e0       	ldi	r24, 0x00	; 0
    30e2:	90 e0       	ldi	r25, 0x00	; 0
    30e4:	a0 e0       	ldi	r26, 0x00	; 0
    30e6:	b0 e4       	ldi	r27, 0x40	; 64
    30e8:	8f a3       	std	Y+39, r24	; 0x27
    30ea:	98 a7       	std	Y+40, r25	; 0x28
    30ec:	a9 a7       	std	Y+41, r26	; 0x29
    30ee:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30f0:	6f a1       	ldd	r22, Y+39	; 0x27
    30f2:	78 a5       	ldd	r23, Y+40	; 0x28
    30f4:	89 a5       	ldd	r24, Y+41	; 0x29
    30f6:	9a a5       	ldd	r25, Y+42	; 0x2a
    30f8:	20 e0       	ldi	r18, 0x00	; 0
    30fa:	30 e0       	ldi	r19, 0x00	; 0
    30fc:	4a e7       	ldi	r20, 0x7A	; 122
    30fe:	55 e4       	ldi	r21, 0x45	; 69
    3100:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3104:	dc 01       	movw	r26, r24
    3106:	cb 01       	movw	r24, r22
    3108:	8b a3       	std	Y+35, r24	; 0x23
    310a:	9c a3       	std	Y+36, r25	; 0x24
    310c:	ad a3       	std	Y+37, r26	; 0x25
    310e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3110:	6b a1       	ldd	r22, Y+35	; 0x23
    3112:	7c a1       	ldd	r23, Y+36	; 0x24
    3114:	8d a1       	ldd	r24, Y+37	; 0x25
    3116:	9e a1       	ldd	r25, Y+38	; 0x26
    3118:	20 e0       	ldi	r18, 0x00	; 0
    311a:	30 e0       	ldi	r19, 0x00	; 0
    311c:	40 e8       	ldi	r20, 0x80	; 128
    311e:	5f e3       	ldi	r21, 0x3F	; 63
    3120:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3124:	88 23       	and	r24, r24
    3126:	2c f4       	brge	.+10     	; 0x3132 <HCLCD_vid4Bits_Init+0x596>
		__ticks = 1;
    3128:	81 e0       	ldi	r24, 0x01	; 1
    312a:	90 e0       	ldi	r25, 0x00	; 0
    312c:	9a a3       	std	Y+34, r25	; 0x22
    312e:	89 a3       	std	Y+33, r24	; 0x21
    3130:	3f c0       	rjmp	.+126    	; 0x31b0 <HCLCD_vid4Bits_Init+0x614>
	else if (__tmp > 65535)
    3132:	6b a1       	ldd	r22, Y+35	; 0x23
    3134:	7c a1       	ldd	r23, Y+36	; 0x24
    3136:	8d a1       	ldd	r24, Y+37	; 0x25
    3138:	9e a1       	ldd	r25, Y+38	; 0x26
    313a:	20 e0       	ldi	r18, 0x00	; 0
    313c:	3f ef       	ldi	r19, 0xFF	; 255
    313e:	4f e7       	ldi	r20, 0x7F	; 127
    3140:	57 e4       	ldi	r21, 0x47	; 71
    3142:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3146:	18 16       	cp	r1, r24
    3148:	4c f5       	brge	.+82     	; 0x319c <HCLCD_vid4Bits_Init+0x600>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    314a:	6f a1       	ldd	r22, Y+39	; 0x27
    314c:	78 a5       	ldd	r23, Y+40	; 0x28
    314e:	89 a5       	ldd	r24, Y+41	; 0x29
    3150:	9a a5       	ldd	r25, Y+42	; 0x2a
    3152:	20 e0       	ldi	r18, 0x00	; 0
    3154:	30 e0       	ldi	r19, 0x00	; 0
    3156:	40 e2       	ldi	r20, 0x20	; 32
    3158:	51 e4       	ldi	r21, 0x41	; 65
    315a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    315e:	dc 01       	movw	r26, r24
    3160:	cb 01       	movw	r24, r22
    3162:	bc 01       	movw	r22, r24
    3164:	cd 01       	movw	r24, r26
    3166:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    316a:	dc 01       	movw	r26, r24
    316c:	cb 01       	movw	r24, r22
    316e:	9a a3       	std	Y+34, r25	; 0x22
    3170:	89 a3       	std	Y+33, r24	; 0x21
    3172:	0f c0       	rjmp	.+30     	; 0x3192 <HCLCD_vid4Bits_Init+0x5f6>
    3174:	80 e9       	ldi	r24, 0x90	; 144
    3176:	91 e0       	ldi	r25, 0x01	; 1
    3178:	98 a3       	std	Y+32, r25	; 0x20
    317a:	8f 8f       	std	Y+31, r24	; 0x1f
    317c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    317e:	98 a1       	ldd	r25, Y+32	; 0x20
    3180:	01 97       	sbiw	r24, 0x01	; 1
    3182:	f1 f7       	brne	.-4      	; 0x3180 <HCLCD_vid4Bits_Init+0x5e4>
    3184:	98 a3       	std	Y+32, r25	; 0x20
    3186:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3188:	89 a1       	ldd	r24, Y+33	; 0x21
    318a:	9a a1       	ldd	r25, Y+34	; 0x22
    318c:	01 97       	sbiw	r24, 0x01	; 1
    318e:	9a a3       	std	Y+34, r25	; 0x22
    3190:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3192:	89 a1       	ldd	r24, Y+33	; 0x21
    3194:	9a a1       	ldd	r25, Y+34	; 0x22
    3196:	00 97       	sbiw	r24, 0x00	; 0
    3198:	69 f7       	brne	.-38     	; 0x3174 <HCLCD_vid4Bits_Init+0x5d8>
    319a:	14 c0       	rjmp	.+40     	; 0x31c4 <HCLCD_vid4Bits_Init+0x628>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    319c:	6b a1       	ldd	r22, Y+35	; 0x23
    319e:	7c a1       	ldd	r23, Y+36	; 0x24
    31a0:	8d a1       	ldd	r24, Y+37	; 0x25
    31a2:	9e a1       	ldd	r25, Y+38	; 0x26
    31a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31a8:	dc 01       	movw	r26, r24
    31aa:	cb 01       	movw	r24, r22
    31ac:	9a a3       	std	Y+34, r25	; 0x22
    31ae:	89 a3       	std	Y+33, r24	; 0x21
    31b0:	89 a1       	ldd	r24, Y+33	; 0x21
    31b2:	9a a1       	ldd	r25, Y+34	; 0x22
    31b4:	9e 8f       	std	Y+30, r25	; 0x1e
    31b6:	8d 8f       	std	Y+29, r24	; 0x1d
    31b8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    31ba:	9e 8d       	ldd	r25, Y+30	; 0x1e
    31bc:	01 97       	sbiw	r24, 0x01	; 1
    31be:	f1 f7       	brne	.-4      	; 0x31bc <HCLCD_vid4Bits_Init+0x620>
    31c0:	9e 8f       	std	Y+30, r25	; 0x1e
    31c2:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	/* Send Clear Display Command*/
	HCLCD_VidWriteCommand_4Bits(DISPLAY_CLEAR);
    31c4:	81 e0       	ldi	r24, 0x01	; 1
    31c6:	0e 94 d8 19 	call	0x33b0	; 0x33b0 <HCLCD_VidWriteCommand_4Bits>
    31ca:	80 e0       	ldi	r24, 0x00	; 0
    31cc:	90 e0       	ldi	r25, 0x00	; 0
    31ce:	a0 e0       	ldi	r26, 0x00	; 0
    31d0:	b0 e4       	ldi	r27, 0x40	; 64
    31d2:	89 8f       	std	Y+25, r24	; 0x19
    31d4:	9a 8f       	std	Y+26, r25	; 0x1a
    31d6:	ab 8f       	std	Y+27, r26	; 0x1b
    31d8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31da:	69 8d       	ldd	r22, Y+25	; 0x19
    31dc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    31de:	8b 8d       	ldd	r24, Y+27	; 0x1b
    31e0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    31e2:	20 e0       	ldi	r18, 0x00	; 0
    31e4:	30 e0       	ldi	r19, 0x00	; 0
    31e6:	4a e7       	ldi	r20, 0x7A	; 122
    31e8:	55 e4       	ldi	r21, 0x45	; 69
    31ea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31ee:	dc 01       	movw	r26, r24
    31f0:	cb 01       	movw	r24, r22
    31f2:	8d 8b       	std	Y+21, r24	; 0x15
    31f4:	9e 8b       	std	Y+22, r25	; 0x16
    31f6:	af 8b       	std	Y+23, r26	; 0x17
    31f8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    31fa:	6d 89       	ldd	r22, Y+21	; 0x15
    31fc:	7e 89       	ldd	r23, Y+22	; 0x16
    31fe:	8f 89       	ldd	r24, Y+23	; 0x17
    3200:	98 8d       	ldd	r25, Y+24	; 0x18
    3202:	20 e0       	ldi	r18, 0x00	; 0
    3204:	30 e0       	ldi	r19, 0x00	; 0
    3206:	40 e8       	ldi	r20, 0x80	; 128
    3208:	5f e3       	ldi	r21, 0x3F	; 63
    320a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    320e:	88 23       	and	r24, r24
    3210:	2c f4       	brge	.+10     	; 0x321c <HCLCD_vid4Bits_Init+0x680>
		__ticks = 1;
    3212:	81 e0       	ldi	r24, 0x01	; 1
    3214:	90 e0       	ldi	r25, 0x00	; 0
    3216:	9c 8b       	std	Y+20, r25	; 0x14
    3218:	8b 8b       	std	Y+19, r24	; 0x13
    321a:	3f c0       	rjmp	.+126    	; 0x329a <HCLCD_vid4Bits_Init+0x6fe>
	else if (__tmp > 65535)
    321c:	6d 89       	ldd	r22, Y+21	; 0x15
    321e:	7e 89       	ldd	r23, Y+22	; 0x16
    3220:	8f 89       	ldd	r24, Y+23	; 0x17
    3222:	98 8d       	ldd	r25, Y+24	; 0x18
    3224:	20 e0       	ldi	r18, 0x00	; 0
    3226:	3f ef       	ldi	r19, 0xFF	; 255
    3228:	4f e7       	ldi	r20, 0x7F	; 127
    322a:	57 e4       	ldi	r21, 0x47	; 71
    322c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3230:	18 16       	cp	r1, r24
    3232:	4c f5       	brge	.+82     	; 0x3286 <HCLCD_vid4Bits_Init+0x6ea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3234:	69 8d       	ldd	r22, Y+25	; 0x19
    3236:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3238:	8b 8d       	ldd	r24, Y+27	; 0x1b
    323a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    323c:	20 e0       	ldi	r18, 0x00	; 0
    323e:	30 e0       	ldi	r19, 0x00	; 0
    3240:	40 e2       	ldi	r20, 0x20	; 32
    3242:	51 e4       	ldi	r21, 0x41	; 65
    3244:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3248:	dc 01       	movw	r26, r24
    324a:	cb 01       	movw	r24, r22
    324c:	bc 01       	movw	r22, r24
    324e:	cd 01       	movw	r24, r26
    3250:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3254:	dc 01       	movw	r26, r24
    3256:	cb 01       	movw	r24, r22
    3258:	9c 8b       	std	Y+20, r25	; 0x14
    325a:	8b 8b       	std	Y+19, r24	; 0x13
    325c:	0f c0       	rjmp	.+30     	; 0x327c <HCLCD_vid4Bits_Init+0x6e0>
    325e:	80 e9       	ldi	r24, 0x90	; 144
    3260:	91 e0       	ldi	r25, 0x01	; 1
    3262:	9a 8b       	std	Y+18, r25	; 0x12
    3264:	89 8b       	std	Y+17, r24	; 0x11
    3266:	89 89       	ldd	r24, Y+17	; 0x11
    3268:	9a 89       	ldd	r25, Y+18	; 0x12
    326a:	01 97       	sbiw	r24, 0x01	; 1
    326c:	f1 f7       	brne	.-4      	; 0x326a <HCLCD_vid4Bits_Init+0x6ce>
    326e:	9a 8b       	std	Y+18, r25	; 0x12
    3270:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3272:	8b 89       	ldd	r24, Y+19	; 0x13
    3274:	9c 89       	ldd	r25, Y+20	; 0x14
    3276:	01 97       	sbiw	r24, 0x01	; 1
    3278:	9c 8b       	std	Y+20, r25	; 0x14
    327a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    327c:	8b 89       	ldd	r24, Y+19	; 0x13
    327e:	9c 89       	ldd	r25, Y+20	; 0x14
    3280:	00 97       	sbiw	r24, 0x00	; 0
    3282:	69 f7       	brne	.-38     	; 0x325e <HCLCD_vid4Bits_Init+0x6c2>
    3284:	14 c0       	rjmp	.+40     	; 0x32ae <HCLCD_vid4Bits_Init+0x712>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3286:	6d 89       	ldd	r22, Y+21	; 0x15
    3288:	7e 89       	ldd	r23, Y+22	; 0x16
    328a:	8f 89       	ldd	r24, Y+23	; 0x17
    328c:	98 8d       	ldd	r25, Y+24	; 0x18
    328e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3292:	dc 01       	movw	r26, r24
    3294:	cb 01       	movw	r24, r22
    3296:	9c 8b       	std	Y+20, r25	; 0x14
    3298:	8b 8b       	std	Y+19, r24	; 0x13
    329a:	8b 89       	ldd	r24, Y+19	; 0x13
    329c:	9c 89       	ldd	r25, Y+20	; 0x14
    329e:	98 8b       	std	Y+16, r25	; 0x10
    32a0:	8f 87       	std	Y+15, r24	; 0x0f
    32a2:	8f 85       	ldd	r24, Y+15	; 0x0f
    32a4:	98 89       	ldd	r25, Y+16	; 0x10
    32a6:	01 97       	sbiw	r24, 0x01	; 1
    32a8:	f1 f7       	brne	.-4      	; 0x32a6 <HCLCD_vid4Bits_Init+0x70a>
    32aa:	98 8b       	std	Y+16, r25	; 0x10
    32ac:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	/*Entry Mode Set Command*/
	HCLCD_VidWriteCommand_4Bits(HCLCD_ENTRY_MODE_SET);
    32ae:	86 e0       	ldi	r24, 0x06	; 6
    32b0:	0e 94 d8 19 	call	0x33b0	; 0x33b0 <HCLCD_VidWriteCommand_4Bits>
    32b4:	80 e0       	ldi	r24, 0x00	; 0
    32b6:	90 e0       	ldi	r25, 0x00	; 0
    32b8:	a0 e0       	ldi	r26, 0x00	; 0
    32ba:	b0 e4       	ldi	r27, 0x40	; 64
    32bc:	8b 87       	std	Y+11, r24	; 0x0b
    32be:	9c 87       	std	Y+12, r25	; 0x0c
    32c0:	ad 87       	std	Y+13, r26	; 0x0d
    32c2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    32c4:	6b 85       	ldd	r22, Y+11	; 0x0b
    32c6:	7c 85       	ldd	r23, Y+12	; 0x0c
    32c8:	8d 85       	ldd	r24, Y+13	; 0x0d
    32ca:	9e 85       	ldd	r25, Y+14	; 0x0e
    32cc:	20 e0       	ldi	r18, 0x00	; 0
    32ce:	30 e0       	ldi	r19, 0x00	; 0
    32d0:	4a e7       	ldi	r20, 0x7A	; 122
    32d2:	55 e4       	ldi	r21, 0x45	; 69
    32d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32d8:	dc 01       	movw	r26, r24
    32da:	cb 01       	movw	r24, r22
    32dc:	8f 83       	std	Y+7, r24	; 0x07
    32de:	98 87       	std	Y+8, r25	; 0x08
    32e0:	a9 87       	std	Y+9, r26	; 0x09
    32e2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    32e4:	6f 81       	ldd	r22, Y+7	; 0x07
    32e6:	78 85       	ldd	r23, Y+8	; 0x08
    32e8:	89 85       	ldd	r24, Y+9	; 0x09
    32ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    32ec:	20 e0       	ldi	r18, 0x00	; 0
    32ee:	30 e0       	ldi	r19, 0x00	; 0
    32f0:	40 e8       	ldi	r20, 0x80	; 128
    32f2:	5f e3       	ldi	r21, 0x3F	; 63
    32f4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    32f8:	88 23       	and	r24, r24
    32fa:	2c f4       	brge	.+10     	; 0x3306 <HCLCD_vid4Bits_Init+0x76a>
		__ticks = 1;
    32fc:	81 e0       	ldi	r24, 0x01	; 1
    32fe:	90 e0       	ldi	r25, 0x00	; 0
    3300:	9e 83       	std	Y+6, r25	; 0x06
    3302:	8d 83       	std	Y+5, r24	; 0x05
    3304:	3f c0       	rjmp	.+126    	; 0x3384 <HCLCD_vid4Bits_Init+0x7e8>
	else if (__tmp > 65535)
    3306:	6f 81       	ldd	r22, Y+7	; 0x07
    3308:	78 85       	ldd	r23, Y+8	; 0x08
    330a:	89 85       	ldd	r24, Y+9	; 0x09
    330c:	9a 85       	ldd	r25, Y+10	; 0x0a
    330e:	20 e0       	ldi	r18, 0x00	; 0
    3310:	3f ef       	ldi	r19, 0xFF	; 255
    3312:	4f e7       	ldi	r20, 0x7F	; 127
    3314:	57 e4       	ldi	r21, 0x47	; 71
    3316:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    331a:	18 16       	cp	r1, r24
    331c:	4c f5       	brge	.+82     	; 0x3370 <HCLCD_vid4Bits_Init+0x7d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    331e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3320:	7c 85       	ldd	r23, Y+12	; 0x0c
    3322:	8d 85       	ldd	r24, Y+13	; 0x0d
    3324:	9e 85       	ldd	r25, Y+14	; 0x0e
    3326:	20 e0       	ldi	r18, 0x00	; 0
    3328:	30 e0       	ldi	r19, 0x00	; 0
    332a:	40 e2       	ldi	r20, 0x20	; 32
    332c:	51 e4       	ldi	r21, 0x41	; 65
    332e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3332:	dc 01       	movw	r26, r24
    3334:	cb 01       	movw	r24, r22
    3336:	bc 01       	movw	r22, r24
    3338:	cd 01       	movw	r24, r26
    333a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    333e:	dc 01       	movw	r26, r24
    3340:	cb 01       	movw	r24, r22
    3342:	9e 83       	std	Y+6, r25	; 0x06
    3344:	8d 83       	std	Y+5, r24	; 0x05
    3346:	0f c0       	rjmp	.+30     	; 0x3366 <HCLCD_vid4Bits_Init+0x7ca>
    3348:	80 e9       	ldi	r24, 0x90	; 144
    334a:	91 e0       	ldi	r25, 0x01	; 1
    334c:	9c 83       	std	Y+4, r25	; 0x04
    334e:	8b 83       	std	Y+3, r24	; 0x03
    3350:	8b 81       	ldd	r24, Y+3	; 0x03
    3352:	9c 81       	ldd	r25, Y+4	; 0x04
    3354:	01 97       	sbiw	r24, 0x01	; 1
    3356:	f1 f7       	brne	.-4      	; 0x3354 <HCLCD_vid4Bits_Init+0x7b8>
    3358:	9c 83       	std	Y+4, r25	; 0x04
    335a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    335c:	8d 81       	ldd	r24, Y+5	; 0x05
    335e:	9e 81       	ldd	r25, Y+6	; 0x06
    3360:	01 97       	sbiw	r24, 0x01	; 1
    3362:	9e 83       	std	Y+6, r25	; 0x06
    3364:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3366:	8d 81       	ldd	r24, Y+5	; 0x05
    3368:	9e 81       	ldd	r25, Y+6	; 0x06
    336a:	00 97       	sbiw	r24, 0x00	; 0
    336c:	69 f7       	brne	.-38     	; 0x3348 <HCLCD_vid4Bits_Init+0x7ac>
    336e:	14 c0       	rjmp	.+40     	; 0x3398 <HCLCD_vid4Bits_Init+0x7fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3370:	6f 81       	ldd	r22, Y+7	; 0x07
    3372:	78 85       	ldd	r23, Y+8	; 0x08
    3374:	89 85       	ldd	r24, Y+9	; 0x09
    3376:	9a 85       	ldd	r25, Y+10	; 0x0a
    3378:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    337c:	dc 01       	movw	r26, r24
    337e:	cb 01       	movw	r24, r22
    3380:	9e 83       	std	Y+6, r25	; 0x06
    3382:	8d 83       	std	Y+5, r24	; 0x05
    3384:	8d 81       	ldd	r24, Y+5	; 0x05
    3386:	9e 81       	ldd	r25, Y+6	; 0x06
    3388:	9a 83       	std	Y+2, r25	; 0x02
    338a:	89 83       	std	Y+1, r24	; 0x01
    338c:	89 81       	ldd	r24, Y+1	; 0x01
    338e:	9a 81       	ldd	r25, Y+2	; 0x02
    3390:	01 97       	sbiw	r24, 0x01	; 1
    3392:	f1 f7       	brne	.-4      	; 0x3390 <HCLCD_vid4Bits_Init+0x7f4>
    3394:	9a 83       	std	Y+2, r25	; 0x02
    3396:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}	
    3398:	ce 59       	subi	r28, 0x9E	; 158
    339a:	df 4f       	sbci	r29, 0xFF	; 255
    339c:	0f b6       	in	r0, 0x3f	; 63
    339e:	f8 94       	cli
    33a0:	de bf       	out	0x3e, r29	; 62
    33a2:	0f be       	out	0x3f, r0	; 63
    33a4:	cd bf       	out	0x3d, r28	; 61
    33a6:	cf 91       	pop	r28
    33a8:	df 91       	pop	r29
    33aa:	1f 91       	pop	r17
    33ac:	0f 91       	pop	r16
    33ae:	08 95       	ret

000033b0 <HCLCD_VidWriteCommand_4Bits>:

/******************************/
/** 4-Bits Mode Send Command **/
/******************************/
void HCLCD_VidWriteCommand_4Bits(u8 Copy_u8Command)
{
    33b0:	df 93       	push	r29
    33b2:	cf 93       	push	r28
    33b4:	cd b7       	in	r28, 0x3d	; 61
    33b6:	de b7       	in	r29, 0x3e	; 62
    33b8:	e9 97       	sbiw	r28, 0x39	; 57
    33ba:	0f b6       	in	r0, 0x3f	; 63
    33bc:	f8 94       	cli
    33be:	de bf       	out	0x3e, r29	; 62
    33c0:	0f be       	out	0x3f, r0	; 63
    33c2:	cd bf       	out	0x3d, r28	; 61
    33c4:	89 af       	std	Y+57, r24	; 0x39
	/*Select Command Register --> Write zero on RS pin */
	MDIO_Error_State_SetPinValue(RS_4Bits , DATA_CONTROL_PORT_4BITS , PIN_LOW);
    33c6:	81 e0       	ldi	r24, 0x01	; 1
    33c8:	60 e0       	ldi	r22, 0x00	; 0
    33ca:	40 e0       	ldi	r20, 0x00	; 0
    33cc:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
	/* Send Most Significant Nibble command on port data */
	MDIO_Error_State_SetNibbleValue(HCLCD_DATA_PIN0, DATA_CONTROL_PORT_4BITS, (Copy_u8Command & 0xF0)>>(7-HCLCD_DATA_PIN3));
    33d0:	89 ad       	ldd	r24, Y+57	; 0x39
    33d2:	88 2f       	mov	r24, r24
    33d4:	90 e0       	ldi	r25, 0x00	; 0
    33d6:	80 7f       	andi	r24, 0xF0	; 240
    33d8:	90 70       	andi	r25, 0x00	; 0
    33da:	95 95       	asr	r25
    33dc:	87 95       	ror	r24
    33de:	98 2f       	mov	r25, r24
    33e0:	83 e0       	ldi	r24, 0x03	; 3
    33e2:	60 e0       	ldi	r22, 0x00	; 0
    33e4:	49 2f       	mov	r20, r25
    33e6:	0e 94 24 0d 	call	0x1a48	; 0x1a48 <MDIO_Error_State_SetNibbleValue>
	/* Enable **/
	MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_HIGH);
    33ea:	82 e0       	ldi	r24, 0x02	; 2
    33ec:	60 e0       	ldi	r22, 0x00	; 0
    33ee:	41 e0       	ldi	r20, 0x01	; 1
    33f0:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    33f4:	80 e0       	ldi	r24, 0x00	; 0
    33f6:	90 e0       	ldi	r25, 0x00	; 0
    33f8:	a0 e0       	ldi	r26, 0x00	; 0
    33fa:	b0 e4       	ldi	r27, 0x40	; 64
    33fc:	8d ab       	std	Y+53, r24	; 0x35
    33fe:	9e ab       	std	Y+54, r25	; 0x36
    3400:	af ab       	std	Y+55, r26	; 0x37
    3402:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3404:	6d a9       	ldd	r22, Y+53	; 0x35
    3406:	7e a9       	ldd	r23, Y+54	; 0x36
    3408:	8f a9       	ldd	r24, Y+55	; 0x37
    340a:	98 ad       	ldd	r25, Y+56	; 0x38
    340c:	20 e0       	ldi	r18, 0x00	; 0
    340e:	30 e0       	ldi	r19, 0x00	; 0
    3410:	4a e7       	ldi	r20, 0x7A	; 122
    3412:	55 e4       	ldi	r21, 0x45	; 69
    3414:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3418:	dc 01       	movw	r26, r24
    341a:	cb 01       	movw	r24, r22
    341c:	89 ab       	std	Y+49, r24	; 0x31
    341e:	9a ab       	std	Y+50, r25	; 0x32
    3420:	ab ab       	std	Y+51, r26	; 0x33
    3422:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3424:	69 a9       	ldd	r22, Y+49	; 0x31
    3426:	7a a9       	ldd	r23, Y+50	; 0x32
    3428:	8b a9       	ldd	r24, Y+51	; 0x33
    342a:	9c a9       	ldd	r25, Y+52	; 0x34
    342c:	20 e0       	ldi	r18, 0x00	; 0
    342e:	30 e0       	ldi	r19, 0x00	; 0
    3430:	40 e8       	ldi	r20, 0x80	; 128
    3432:	5f e3       	ldi	r21, 0x3F	; 63
    3434:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3438:	88 23       	and	r24, r24
    343a:	2c f4       	brge	.+10     	; 0x3446 <HCLCD_VidWriteCommand_4Bits+0x96>
		__ticks = 1;
    343c:	81 e0       	ldi	r24, 0x01	; 1
    343e:	90 e0       	ldi	r25, 0x00	; 0
    3440:	98 ab       	std	Y+48, r25	; 0x30
    3442:	8f a7       	std	Y+47, r24	; 0x2f
    3444:	3f c0       	rjmp	.+126    	; 0x34c4 <HCLCD_VidWriteCommand_4Bits+0x114>
	else if (__tmp > 65535)
    3446:	69 a9       	ldd	r22, Y+49	; 0x31
    3448:	7a a9       	ldd	r23, Y+50	; 0x32
    344a:	8b a9       	ldd	r24, Y+51	; 0x33
    344c:	9c a9       	ldd	r25, Y+52	; 0x34
    344e:	20 e0       	ldi	r18, 0x00	; 0
    3450:	3f ef       	ldi	r19, 0xFF	; 255
    3452:	4f e7       	ldi	r20, 0x7F	; 127
    3454:	57 e4       	ldi	r21, 0x47	; 71
    3456:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    345a:	18 16       	cp	r1, r24
    345c:	4c f5       	brge	.+82     	; 0x34b0 <HCLCD_VidWriteCommand_4Bits+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    345e:	6d a9       	ldd	r22, Y+53	; 0x35
    3460:	7e a9       	ldd	r23, Y+54	; 0x36
    3462:	8f a9       	ldd	r24, Y+55	; 0x37
    3464:	98 ad       	ldd	r25, Y+56	; 0x38
    3466:	20 e0       	ldi	r18, 0x00	; 0
    3468:	30 e0       	ldi	r19, 0x00	; 0
    346a:	40 e2       	ldi	r20, 0x20	; 32
    346c:	51 e4       	ldi	r21, 0x41	; 65
    346e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3472:	dc 01       	movw	r26, r24
    3474:	cb 01       	movw	r24, r22
    3476:	bc 01       	movw	r22, r24
    3478:	cd 01       	movw	r24, r26
    347a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    347e:	dc 01       	movw	r26, r24
    3480:	cb 01       	movw	r24, r22
    3482:	98 ab       	std	Y+48, r25	; 0x30
    3484:	8f a7       	std	Y+47, r24	; 0x2f
    3486:	0f c0       	rjmp	.+30     	; 0x34a6 <HCLCD_VidWriteCommand_4Bits+0xf6>
    3488:	80 e9       	ldi	r24, 0x90	; 144
    348a:	91 e0       	ldi	r25, 0x01	; 1
    348c:	9e a7       	std	Y+46, r25	; 0x2e
    348e:	8d a7       	std	Y+45, r24	; 0x2d
    3490:	8d a5       	ldd	r24, Y+45	; 0x2d
    3492:	9e a5       	ldd	r25, Y+46	; 0x2e
    3494:	01 97       	sbiw	r24, 0x01	; 1
    3496:	f1 f7       	brne	.-4      	; 0x3494 <HCLCD_VidWriteCommand_4Bits+0xe4>
    3498:	9e a7       	std	Y+46, r25	; 0x2e
    349a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    349c:	8f a5       	ldd	r24, Y+47	; 0x2f
    349e:	98 a9       	ldd	r25, Y+48	; 0x30
    34a0:	01 97       	sbiw	r24, 0x01	; 1
    34a2:	98 ab       	std	Y+48, r25	; 0x30
    34a4:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34a6:	8f a5       	ldd	r24, Y+47	; 0x2f
    34a8:	98 a9       	ldd	r25, Y+48	; 0x30
    34aa:	00 97       	sbiw	r24, 0x00	; 0
    34ac:	69 f7       	brne	.-38     	; 0x3488 <HCLCD_VidWriteCommand_4Bits+0xd8>
    34ae:	14 c0       	rjmp	.+40     	; 0x34d8 <HCLCD_VidWriteCommand_4Bits+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34b0:	69 a9       	ldd	r22, Y+49	; 0x31
    34b2:	7a a9       	ldd	r23, Y+50	; 0x32
    34b4:	8b a9       	ldd	r24, Y+51	; 0x33
    34b6:	9c a9       	ldd	r25, Y+52	; 0x34
    34b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34bc:	dc 01       	movw	r26, r24
    34be:	cb 01       	movw	r24, r22
    34c0:	98 ab       	std	Y+48, r25	; 0x30
    34c2:	8f a7       	std	Y+47, r24	; 0x2f
    34c4:	8f a5       	ldd	r24, Y+47	; 0x2f
    34c6:	98 a9       	ldd	r25, Y+48	; 0x30
    34c8:	9c a7       	std	Y+44, r25	; 0x2c
    34ca:	8b a7       	std	Y+43, r24	; 0x2b
    34cc:	8b a5       	ldd	r24, Y+43	; 0x2b
    34ce:	9c a5       	ldd	r25, Y+44	; 0x2c
    34d0:	01 97       	sbiw	r24, 0x01	; 1
    34d2:	f1 f7       	brne	.-4      	; 0x34d0 <HCLCD_VidWriteCommand_4Bits+0x120>
    34d4:	9c a7       	std	Y+44, r25	; 0x2c
    34d6:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_LOW);
    34d8:	82 e0       	ldi	r24, 0x02	; 2
    34da:	60 e0       	ldi	r22, 0x00	; 0
    34dc:	40 e0       	ldi	r20, 0x00	; 0
    34de:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    34e2:	80 e0       	ldi	r24, 0x00	; 0
    34e4:	90 e0       	ldi	r25, 0x00	; 0
    34e6:	a0 e0       	ldi	r26, 0x00	; 0
    34e8:	b0 e4       	ldi	r27, 0x40	; 64
    34ea:	8f a3       	std	Y+39, r24	; 0x27
    34ec:	98 a7       	std	Y+40, r25	; 0x28
    34ee:	a9 a7       	std	Y+41, r26	; 0x29
    34f0:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    34f2:	6f a1       	ldd	r22, Y+39	; 0x27
    34f4:	78 a5       	ldd	r23, Y+40	; 0x28
    34f6:	89 a5       	ldd	r24, Y+41	; 0x29
    34f8:	9a a5       	ldd	r25, Y+42	; 0x2a
    34fa:	20 e0       	ldi	r18, 0x00	; 0
    34fc:	30 e0       	ldi	r19, 0x00	; 0
    34fe:	4a e7       	ldi	r20, 0x7A	; 122
    3500:	55 e4       	ldi	r21, 0x45	; 69
    3502:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3506:	dc 01       	movw	r26, r24
    3508:	cb 01       	movw	r24, r22
    350a:	8b a3       	std	Y+35, r24	; 0x23
    350c:	9c a3       	std	Y+36, r25	; 0x24
    350e:	ad a3       	std	Y+37, r26	; 0x25
    3510:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3512:	6b a1       	ldd	r22, Y+35	; 0x23
    3514:	7c a1       	ldd	r23, Y+36	; 0x24
    3516:	8d a1       	ldd	r24, Y+37	; 0x25
    3518:	9e a1       	ldd	r25, Y+38	; 0x26
    351a:	20 e0       	ldi	r18, 0x00	; 0
    351c:	30 e0       	ldi	r19, 0x00	; 0
    351e:	40 e8       	ldi	r20, 0x80	; 128
    3520:	5f e3       	ldi	r21, 0x3F	; 63
    3522:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3526:	88 23       	and	r24, r24
    3528:	2c f4       	brge	.+10     	; 0x3534 <HCLCD_VidWriteCommand_4Bits+0x184>
		__ticks = 1;
    352a:	81 e0       	ldi	r24, 0x01	; 1
    352c:	90 e0       	ldi	r25, 0x00	; 0
    352e:	9a a3       	std	Y+34, r25	; 0x22
    3530:	89 a3       	std	Y+33, r24	; 0x21
    3532:	3f c0       	rjmp	.+126    	; 0x35b2 <HCLCD_VidWriteCommand_4Bits+0x202>
	else if (__tmp > 65535)
    3534:	6b a1       	ldd	r22, Y+35	; 0x23
    3536:	7c a1       	ldd	r23, Y+36	; 0x24
    3538:	8d a1       	ldd	r24, Y+37	; 0x25
    353a:	9e a1       	ldd	r25, Y+38	; 0x26
    353c:	20 e0       	ldi	r18, 0x00	; 0
    353e:	3f ef       	ldi	r19, 0xFF	; 255
    3540:	4f e7       	ldi	r20, 0x7F	; 127
    3542:	57 e4       	ldi	r21, 0x47	; 71
    3544:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3548:	18 16       	cp	r1, r24
    354a:	4c f5       	brge	.+82     	; 0x359e <HCLCD_VidWriteCommand_4Bits+0x1ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    354c:	6f a1       	ldd	r22, Y+39	; 0x27
    354e:	78 a5       	ldd	r23, Y+40	; 0x28
    3550:	89 a5       	ldd	r24, Y+41	; 0x29
    3552:	9a a5       	ldd	r25, Y+42	; 0x2a
    3554:	20 e0       	ldi	r18, 0x00	; 0
    3556:	30 e0       	ldi	r19, 0x00	; 0
    3558:	40 e2       	ldi	r20, 0x20	; 32
    355a:	51 e4       	ldi	r21, 0x41	; 65
    355c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3560:	dc 01       	movw	r26, r24
    3562:	cb 01       	movw	r24, r22
    3564:	bc 01       	movw	r22, r24
    3566:	cd 01       	movw	r24, r26
    3568:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    356c:	dc 01       	movw	r26, r24
    356e:	cb 01       	movw	r24, r22
    3570:	9a a3       	std	Y+34, r25	; 0x22
    3572:	89 a3       	std	Y+33, r24	; 0x21
    3574:	0f c0       	rjmp	.+30     	; 0x3594 <HCLCD_VidWriteCommand_4Bits+0x1e4>
    3576:	80 e9       	ldi	r24, 0x90	; 144
    3578:	91 e0       	ldi	r25, 0x01	; 1
    357a:	98 a3       	std	Y+32, r25	; 0x20
    357c:	8f 8f       	std	Y+31, r24	; 0x1f
    357e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3580:	98 a1       	ldd	r25, Y+32	; 0x20
    3582:	01 97       	sbiw	r24, 0x01	; 1
    3584:	f1 f7       	brne	.-4      	; 0x3582 <HCLCD_VidWriteCommand_4Bits+0x1d2>
    3586:	98 a3       	std	Y+32, r25	; 0x20
    3588:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    358a:	89 a1       	ldd	r24, Y+33	; 0x21
    358c:	9a a1       	ldd	r25, Y+34	; 0x22
    358e:	01 97       	sbiw	r24, 0x01	; 1
    3590:	9a a3       	std	Y+34, r25	; 0x22
    3592:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3594:	89 a1       	ldd	r24, Y+33	; 0x21
    3596:	9a a1       	ldd	r25, Y+34	; 0x22
    3598:	00 97       	sbiw	r24, 0x00	; 0
    359a:	69 f7       	brne	.-38     	; 0x3576 <HCLCD_VidWriteCommand_4Bits+0x1c6>
    359c:	14 c0       	rjmp	.+40     	; 0x35c6 <HCLCD_VidWriteCommand_4Bits+0x216>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    359e:	6b a1       	ldd	r22, Y+35	; 0x23
    35a0:	7c a1       	ldd	r23, Y+36	; 0x24
    35a2:	8d a1       	ldd	r24, Y+37	; 0x25
    35a4:	9e a1       	ldd	r25, Y+38	; 0x26
    35a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35aa:	dc 01       	movw	r26, r24
    35ac:	cb 01       	movw	r24, r22
    35ae:	9a a3       	std	Y+34, r25	; 0x22
    35b0:	89 a3       	std	Y+33, r24	; 0x21
    35b2:	89 a1       	ldd	r24, Y+33	; 0x21
    35b4:	9a a1       	ldd	r25, Y+34	; 0x22
    35b6:	9e 8f       	std	Y+30, r25	; 0x1e
    35b8:	8d 8f       	std	Y+29, r24	; 0x1d
    35ba:	8d 8d       	ldd	r24, Y+29	; 0x1d
    35bc:	9e 8d       	ldd	r25, Y+30	; 0x1e
    35be:	01 97       	sbiw	r24, 0x01	; 1
    35c0:	f1 f7       	brne	.-4      	; 0x35be <HCLCD_VidWriteCommand_4Bits+0x20e>
    35c2:	9e 8f       	std	Y+30, r25	; 0x1e
    35c4:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	//MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_HIGH);
	//_delay_ms(2);

	MDIO_Error_State_SetPinValue(RS_4Bits , DATA_CONTROL_PORT_4BITS , PIN_LOW);
    35c6:	81 e0       	ldi	r24, 0x01	; 1
    35c8:	60 e0       	ldi	r22, 0x00	; 0
    35ca:	40 e0       	ldi	r20, 0x00	; 0
    35cc:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>

	/* Send Least Significant Nibble command on port data */
	MDIO_Error_State_SetNibbleValue(HCLCD_DATA_PIN0, DATA_CONTROL_PORT_4BITS, (Copy_u8Command & 0x0F)<<(HCLCD_DATA_PIN0));
    35d0:	89 ad       	ldd	r24, Y+57	; 0x39
    35d2:	8f 70       	andi	r24, 0x0F	; 15
    35d4:	98 2f       	mov	r25, r24
    35d6:	99 0f       	add	r25, r25
    35d8:	99 0f       	add	r25, r25
    35da:	99 0f       	add	r25, r25
    35dc:	83 e0       	ldi	r24, 0x03	; 3
    35de:	60 e0       	ldi	r22, 0x00	; 0
    35e0:	49 2f       	mov	r20, r25
    35e2:	0e 94 24 0d 	call	0x1a48	; 0x1a48 <MDIO_Error_State_SetNibbleValue>
	/* Set Enable High --> Low --> High */
	MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_HIGH);
    35e6:	82 e0       	ldi	r24, 0x02	; 2
    35e8:	60 e0       	ldi	r22, 0x00	; 0
    35ea:	41 e0       	ldi	r20, 0x01	; 1
    35ec:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    35f0:	80 e0       	ldi	r24, 0x00	; 0
    35f2:	90 e0       	ldi	r25, 0x00	; 0
    35f4:	a0 e0       	ldi	r26, 0x00	; 0
    35f6:	b0 e4       	ldi	r27, 0x40	; 64
    35f8:	89 8f       	std	Y+25, r24	; 0x19
    35fa:	9a 8f       	std	Y+26, r25	; 0x1a
    35fc:	ab 8f       	std	Y+27, r26	; 0x1b
    35fe:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3600:	69 8d       	ldd	r22, Y+25	; 0x19
    3602:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3604:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3606:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3608:	20 e0       	ldi	r18, 0x00	; 0
    360a:	30 e0       	ldi	r19, 0x00	; 0
    360c:	4a e7       	ldi	r20, 0x7A	; 122
    360e:	55 e4       	ldi	r21, 0x45	; 69
    3610:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3614:	dc 01       	movw	r26, r24
    3616:	cb 01       	movw	r24, r22
    3618:	8d 8b       	std	Y+21, r24	; 0x15
    361a:	9e 8b       	std	Y+22, r25	; 0x16
    361c:	af 8b       	std	Y+23, r26	; 0x17
    361e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3620:	6d 89       	ldd	r22, Y+21	; 0x15
    3622:	7e 89       	ldd	r23, Y+22	; 0x16
    3624:	8f 89       	ldd	r24, Y+23	; 0x17
    3626:	98 8d       	ldd	r25, Y+24	; 0x18
    3628:	20 e0       	ldi	r18, 0x00	; 0
    362a:	30 e0       	ldi	r19, 0x00	; 0
    362c:	40 e8       	ldi	r20, 0x80	; 128
    362e:	5f e3       	ldi	r21, 0x3F	; 63
    3630:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3634:	88 23       	and	r24, r24
    3636:	2c f4       	brge	.+10     	; 0x3642 <HCLCD_VidWriteCommand_4Bits+0x292>
		__ticks = 1;
    3638:	81 e0       	ldi	r24, 0x01	; 1
    363a:	90 e0       	ldi	r25, 0x00	; 0
    363c:	9c 8b       	std	Y+20, r25	; 0x14
    363e:	8b 8b       	std	Y+19, r24	; 0x13
    3640:	3f c0       	rjmp	.+126    	; 0x36c0 <HCLCD_VidWriteCommand_4Bits+0x310>
	else if (__tmp > 65535)
    3642:	6d 89       	ldd	r22, Y+21	; 0x15
    3644:	7e 89       	ldd	r23, Y+22	; 0x16
    3646:	8f 89       	ldd	r24, Y+23	; 0x17
    3648:	98 8d       	ldd	r25, Y+24	; 0x18
    364a:	20 e0       	ldi	r18, 0x00	; 0
    364c:	3f ef       	ldi	r19, 0xFF	; 255
    364e:	4f e7       	ldi	r20, 0x7F	; 127
    3650:	57 e4       	ldi	r21, 0x47	; 71
    3652:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3656:	18 16       	cp	r1, r24
    3658:	4c f5       	brge	.+82     	; 0x36ac <HCLCD_VidWriteCommand_4Bits+0x2fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    365a:	69 8d       	ldd	r22, Y+25	; 0x19
    365c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    365e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3660:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3662:	20 e0       	ldi	r18, 0x00	; 0
    3664:	30 e0       	ldi	r19, 0x00	; 0
    3666:	40 e2       	ldi	r20, 0x20	; 32
    3668:	51 e4       	ldi	r21, 0x41	; 65
    366a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    366e:	dc 01       	movw	r26, r24
    3670:	cb 01       	movw	r24, r22
    3672:	bc 01       	movw	r22, r24
    3674:	cd 01       	movw	r24, r26
    3676:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    367a:	dc 01       	movw	r26, r24
    367c:	cb 01       	movw	r24, r22
    367e:	9c 8b       	std	Y+20, r25	; 0x14
    3680:	8b 8b       	std	Y+19, r24	; 0x13
    3682:	0f c0       	rjmp	.+30     	; 0x36a2 <HCLCD_VidWriteCommand_4Bits+0x2f2>
    3684:	80 e9       	ldi	r24, 0x90	; 144
    3686:	91 e0       	ldi	r25, 0x01	; 1
    3688:	9a 8b       	std	Y+18, r25	; 0x12
    368a:	89 8b       	std	Y+17, r24	; 0x11
    368c:	89 89       	ldd	r24, Y+17	; 0x11
    368e:	9a 89       	ldd	r25, Y+18	; 0x12
    3690:	01 97       	sbiw	r24, 0x01	; 1
    3692:	f1 f7       	brne	.-4      	; 0x3690 <HCLCD_VidWriteCommand_4Bits+0x2e0>
    3694:	9a 8b       	std	Y+18, r25	; 0x12
    3696:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3698:	8b 89       	ldd	r24, Y+19	; 0x13
    369a:	9c 89       	ldd	r25, Y+20	; 0x14
    369c:	01 97       	sbiw	r24, 0x01	; 1
    369e:	9c 8b       	std	Y+20, r25	; 0x14
    36a0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    36a2:	8b 89       	ldd	r24, Y+19	; 0x13
    36a4:	9c 89       	ldd	r25, Y+20	; 0x14
    36a6:	00 97       	sbiw	r24, 0x00	; 0
    36a8:	69 f7       	brne	.-38     	; 0x3684 <HCLCD_VidWriteCommand_4Bits+0x2d4>
    36aa:	14 c0       	rjmp	.+40     	; 0x36d4 <HCLCD_VidWriteCommand_4Bits+0x324>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    36ac:	6d 89       	ldd	r22, Y+21	; 0x15
    36ae:	7e 89       	ldd	r23, Y+22	; 0x16
    36b0:	8f 89       	ldd	r24, Y+23	; 0x17
    36b2:	98 8d       	ldd	r25, Y+24	; 0x18
    36b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36b8:	dc 01       	movw	r26, r24
    36ba:	cb 01       	movw	r24, r22
    36bc:	9c 8b       	std	Y+20, r25	; 0x14
    36be:	8b 8b       	std	Y+19, r24	; 0x13
    36c0:	8b 89       	ldd	r24, Y+19	; 0x13
    36c2:	9c 89       	ldd	r25, Y+20	; 0x14
    36c4:	98 8b       	std	Y+16, r25	; 0x10
    36c6:	8f 87       	std	Y+15, r24	; 0x0f
    36c8:	8f 85       	ldd	r24, Y+15	; 0x0f
    36ca:	98 89       	ldd	r25, Y+16	; 0x10
    36cc:	01 97       	sbiw	r24, 0x01	; 1
    36ce:	f1 f7       	brne	.-4      	; 0x36cc <HCLCD_VidWriteCommand_4Bits+0x31c>
    36d0:	98 8b       	std	Y+16, r25	; 0x10
    36d2:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_LOW);
    36d4:	82 e0       	ldi	r24, 0x02	; 2
    36d6:	60 e0       	ldi	r22, 0x00	; 0
    36d8:	40 e0       	ldi	r20, 0x00	; 0
    36da:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    36de:	80 e0       	ldi	r24, 0x00	; 0
    36e0:	90 e0       	ldi	r25, 0x00	; 0
    36e2:	a0 e0       	ldi	r26, 0x00	; 0
    36e4:	b0 e4       	ldi	r27, 0x40	; 64
    36e6:	8b 87       	std	Y+11, r24	; 0x0b
    36e8:	9c 87       	std	Y+12, r25	; 0x0c
    36ea:	ad 87       	std	Y+13, r26	; 0x0d
    36ec:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    36ee:	6b 85       	ldd	r22, Y+11	; 0x0b
    36f0:	7c 85       	ldd	r23, Y+12	; 0x0c
    36f2:	8d 85       	ldd	r24, Y+13	; 0x0d
    36f4:	9e 85       	ldd	r25, Y+14	; 0x0e
    36f6:	20 e0       	ldi	r18, 0x00	; 0
    36f8:	30 e0       	ldi	r19, 0x00	; 0
    36fa:	4a e7       	ldi	r20, 0x7A	; 122
    36fc:	55 e4       	ldi	r21, 0x45	; 69
    36fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3702:	dc 01       	movw	r26, r24
    3704:	cb 01       	movw	r24, r22
    3706:	8f 83       	std	Y+7, r24	; 0x07
    3708:	98 87       	std	Y+8, r25	; 0x08
    370a:	a9 87       	std	Y+9, r26	; 0x09
    370c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    370e:	6f 81       	ldd	r22, Y+7	; 0x07
    3710:	78 85       	ldd	r23, Y+8	; 0x08
    3712:	89 85       	ldd	r24, Y+9	; 0x09
    3714:	9a 85       	ldd	r25, Y+10	; 0x0a
    3716:	20 e0       	ldi	r18, 0x00	; 0
    3718:	30 e0       	ldi	r19, 0x00	; 0
    371a:	40 e8       	ldi	r20, 0x80	; 128
    371c:	5f e3       	ldi	r21, 0x3F	; 63
    371e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3722:	88 23       	and	r24, r24
    3724:	2c f4       	brge	.+10     	; 0x3730 <HCLCD_VidWriteCommand_4Bits+0x380>
		__ticks = 1;
    3726:	81 e0       	ldi	r24, 0x01	; 1
    3728:	90 e0       	ldi	r25, 0x00	; 0
    372a:	9e 83       	std	Y+6, r25	; 0x06
    372c:	8d 83       	std	Y+5, r24	; 0x05
    372e:	3f c0       	rjmp	.+126    	; 0x37ae <HCLCD_VidWriteCommand_4Bits+0x3fe>
	else if (__tmp > 65535)
    3730:	6f 81       	ldd	r22, Y+7	; 0x07
    3732:	78 85       	ldd	r23, Y+8	; 0x08
    3734:	89 85       	ldd	r24, Y+9	; 0x09
    3736:	9a 85       	ldd	r25, Y+10	; 0x0a
    3738:	20 e0       	ldi	r18, 0x00	; 0
    373a:	3f ef       	ldi	r19, 0xFF	; 255
    373c:	4f e7       	ldi	r20, 0x7F	; 127
    373e:	57 e4       	ldi	r21, 0x47	; 71
    3740:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3744:	18 16       	cp	r1, r24
    3746:	4c f5       	brge	.+82     	; 0x379a <HCLCD_VidWriteCommand_4Bits+0x3ea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3748:	6b 85       	ldd	r22, Y+11	; 0x0b
    374a:	7c 85       	ldd	r23, Y+12	; 0x0c
    374c:	8d 85       	ldd	r24, Y+13	; 0x0d
    374e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3750:	20 e0       	ldi	r18, 0x00	; 0
    3752:	30 e0       	ldi	r19, 0x00	; 0
    3754:	40 e2       	ldi	r20, 0x20	; 32
    3756:	51 e4       	ldi	r21, 0x41	; 65
    3758:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    375c:	dc 01       	movw	r26, r24
    375e:	cb 01       	movw	r24, r22
    3760:	bc 01       	movw	r22, r24
    3762:	cd 01       	movw	r24, r26
    3764:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3768:	dc 01       	movw	r26, r24
    376a:	cb 01       	movw	r24, r22
    376c:	9e 83       	std	Y+6, r25	; 0x06
    376e:	8d 83       	std	Y+5, r24	; 0x05
    3770:	0f c0       	rjmp	.+30     	; 0x3790 <HCLCD_VidWriteCommand_4Bits+0x3e0>
    3772:	80 e9       	ldi	r24, 0x90	; 144
    3774:	91 e0       	ldi	r25, 0x01	; 1
    3776:	9c 83       	std	Y+4, r25	; 0x04
    3778:	8b 83       	std	Y+3, r24	; 0x03
    377a:	8b 81       	ldd	r24, Y+3	; 0x03
    377c:	9c 81       	ldd	r25, Y+4	; 0x04
    377e:	01 97       	sbiw	r24, 0x01	; 1
    3780:	f1 f7       	brne	.-4      	; 0x377e <HCLCD_VidWriteCommand_4Bits+0x3ce>
    3782:	9c 83       	std	Y+4, r25	; 0x04
    3784:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3786:	8d 81       	ldd	r24, Y+5	; 0x05
    3788:	9e 81       	ldd	r25, Y+6	; 0x06
    378a:	01 97       	sbiw	r24, 0x01	; 1
    378c:	9e 83       	std	Y+6, r25	; 0x06
    378e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3790:	8d 81       	ldd	r24, Y+5	; 0x05
    3792:	9e 81       	ldd	r25, Y+6	; 0x06
    3794:	00 97       	sbiw	r24, 0x00	; 0
    3796:	69 f7       	brne	.-38     	; 0x3772 <HCLCD_VidWriteCommand_4Bits+0x3c2>
    3798:	14 c0       	rjmp	.+40     	; 0x37c2 <HCLCD_VidWriteCommand_4Bits+0x412>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    379a:	6f 81       	ldd	r22, Y+7	; 0x07
    379c:	78 85       	ldd	r23, Y+8	; 0x08
    379e:	89 85       	ldd	r24, Y+9	; 0x09
    37a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    37a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    37a6:	dc 01       	movw	r26, r24
    37a8:	cb 01       	movw	r24, r22
    37aa:	9e 83       	std	Y+6, r25	; 0x06
    37ac:	8d 83       	std	Y+5, r24	; 0x05
    37ae:	8d 81       	ldd	r24, Y+5	; 0x05
    37b0:	9e 81       	ldd	r25, Y+6	; 0x06
    37b2:	9a 83       	std	Y+2, r25	; 0x02
    37b4:	89 83       	std	Y+1, r24	; 0x01
    37b6:	89 81       	ldd	r24, Y+1	; 0x01
    37b8:	9a 81       	ldd	r25, Y+2	; 0x02
    37ba:	01 97       	sbiw	r24, 0x01	; 1
    37bc:	f1 f7       	brne	.-4      	; 0x37ba <HCLCD_VidWriteCommand_4Bits+0x40a>
    37be:	9a 83       	std	Y+2, r25	; 0x02
    37c0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	//MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_HIGH);
	//_delay_ms(2);
}
    37c2:	e9 96       	adiw	r28, 0x39	; 57
    37c4:	0f b6       	in	r0, 0x3f	; 63
    37c6:	f8 94       	cli
    37c8:	de bf       	out	0x3e, r29	; 62
    37ca:	0f be       	out	0x3f, r0	; 63
    37cc:	cd bf       	out	0x3d, r28	; 61
    37ce:	cf 91       	pop	r28
    37d0:	df 91       	pop	r29
    37d2:	08 95       	ret

000037d4 <HCLCD_VidWriteChar_4Bits>:

/******************************/
/**** 4-Bits Mode Send Data ***/
/******************************/
void HCLCD_VidWriteChar_4Bits(u8 Copy_u8Data)
{
    37d4:	df 93       	push	r29
    37d6:	cf 93       	push	r28
    37d8:	cd b7       	in	r28, 0x3d	; 61
    37da:	de b7       	in	r29, 0x3e	; 62
    37dc:	e9 97       	sbiw	r28, 0x39	; 57
    37de:	0f b6       	in	r0, 0x3f	; 63
    37e0:	f8 94       	cli
    37e2:	de bf       	out	0x3e, r29	; 62
    37e4:	0f be       	out	0x3f, r0	; 63
    37e6:	cd bf       	out	0x3d, r28	; 61
    37e8:	89 af       	std	Y+57, r24	; 0x39
	/*Select Command Register --> Write zero on RS pin */
	MDIO_Error_State_SetPinValue(RS_4Bits,DATA_CONTROL_PORT_4BITS,PIN_HIGH);
    37ea:	81 e0       	ldi	r24, 0x01	; 1
    37ec:	60 e0       	ldi	r22, 0x00	; 0
    37ee:	41 e0       	ldi	r20, 0x01	; 1
    37f0:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
	/* Send Most Significant Nibble command on port data */
	MDIO_Error_State_SetNibbleValue( HCLCD_DATA_PIN0, DATA_CONTROL_PORT_4BITS, ( Copy_u8Data&0xF0 ) >> ( 7-HCLCD_DATA_PIN3 ) );
    37f4:	89 ad       	ldd	r24, Y+57	; 0x39
    37f6:	88 2f       	mov	r24, r24
    37f8:	90 e0       	ldi	r25, 0x00	; 0
    37fa:	80 7f       	andi	r24, 0xF0	; 240
    37fc:	90 70       	andi	r25, 0x00	; 0
    37fe:	95 95       	asr	r25
    3800:	87 95       	ror	r24
    3802:	98 2f       	mov	r25, r24
    3804:	83 e0       	ldi	r24, 0x03	; 3
    3806:	60 e0       	ldi	r22, 0x00	; 0
    3808:	49 2f       	mov	r20, r25
    380a:	0e 94 24 0d 	call	0x1a48	; 0x1a48 <MDIO_Error_State_SetNibbleValue>
	/* Enable **/
	MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_HIGH);
    380e:	82 e0       	ldi	r24, 0x02	; 2
    3810:	60 e0       	ldi	r22, 0x00	; 0
    3812:	41 e0       	ldi	r20, 0x01	; 1
    3814:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    3818:	80 e0       	ldi	r24, 0x00	; 0
    381a:	90 e0       	ldi	r25, 0x00	; 0
    381c:	a0 e0       	ldi	r26, 0x00	; 0
    381e:	b0 e4       	ldi	r27, 0x40	; 64
    3820:	8d ab       	std	Y+53, r24	; 0x35
    3822:	9e ab       	std	Y+54, r25	; 0x36
    3824:	af ab       	std	Y+55, r26	; 0x37
    3826:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3828:	6d a9       	ldd	r22, Y+53	; 0x35
    382a:	7e a9       	ldd	r23, Y+54	; 0x36
    382c:	8f a9       	ldd	r24, Y+55	; 0x37
    382e:	98 ad       	ldd	r25, Y+56	; 0x38
    3830:	20 e0       	ldi	r18, 0x00	; 0
    3832:	30 e0       	ldi	r19, 0x00	; 0
    3834:	4a e7       	ldi	r20, 0x7A	; 122
    3836:	55 e4       	ldi	r21, 0x45	; 69
    3838:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    383c:	dc 01       	movw	r26, r24
    383e:	cb 01       	movw	r24, r22
    3840:	89 ab       	std	Y+49, r24	; 0x31
    3842:	9a ab       	std	Y+50, r25	; 0x32
    3844:	ab ab       	std	Y+51, r26	; 0x33
    3846:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3848:	69 a9       	ldd	r22, Y+49	; 0x31
    384a:	7a a9       	ldd	r23, Y+50	; 0x32
    384c:	8b a9       	ldd	r24, Y+51	; 0x33
    384e:	9c a9       	ldd	r25, Y+52	; 0x34
    3850:	20 e0       	ldi	r18, 0x00	; 0
    3852:	30 e0       	ldi	r19, 0x00	; 0
    3854:	40 e8       	ldi	r20, 0x80	; 128
    3856:	5f e3       	ldi	r21, 0x3F	; 63
    3858:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    385c:	88 23       	and	r24, r24
    385e:	2c f4       	brge	.+10     	; 0x386a <HCLCD_VidWriteChar_4Bits+0x96>
		__ticks = 1;
    3860:	81 e0       	ldi	r24, 0x01	; 1
    3862:	90 e0       	ldi	r25, 0x00	; 0
    3864:	98 ab       	std	Y+48, r25	; 0x30
    3866:	8f a7       	std	Y+47, r24	; 0x2f
    3868:	3f c0       	rjmp	.+126    	; 0x38e8 <HCLCD_VidWriteChar_4Bits+0x114>
	else if (__tmp > 65535)
    386a:	69 a9       	ldd	r22, Y+49	; 0x31
    386c:	7a a9       	ldd	r23, Y+50	; 0x32
    386e:	8b a9       	ldd	r24, Y+51	; 0x33
    3870:	9c a9       	ldd	r25, Y+52	; 0x34
    3872:	20 e0       	ldi	r18, 0x00	; 0
    3874:	3f ef       	ldi	r19, 0xFF	; 255
    3876:	4f e7       	ldi	r20, 0x7F	; 127
    3878:	57 e4       	ldi	r21, 0x47	; 71
    387a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    387e:	18 16       	cp	r1, r24
    3880:	4c f5       	brge	.+82     	; 0x38d4 <HCLCD_VidWriteChar_4Bits+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3882:	6d a9       	ldd	r22, Y+53	; 0x35
    3884:	7e a9       	ldd	r23, Y+54	; 0x36
    3886:	8f a9       	ldd	r24, Y+55	; 0x37
    3888:	98 ad       	ldd	r25, Y+56	; 0x38
    388a:	20 e0       	ldi	r18, 0x00	; 0
    388c:	30 e0       	ldi	r19, 0x00	; 0
    388e:	40 e2       	ldi	r20, 0x20	; 32
    3890:	51 e4       	ldi	r21, 0x41	; 65
    3892:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3896:	dc 01       	movw	r26, r24
    3898:	cb 01       	movw	r24, r22
    389a:	bc 01       	movw	r22, r24
    389c:	cd 01       	movw	r24, r26
    389e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38a2:	dc 01       	movw	r26, r24
    38a4:	cb 01       	movw	r24, r22
    38a6:	98 ab       	std	Y+48, r25	; 0x30
    38a8:	8f a7       	std	Y+47, r24	; 0x2f
    38aa:	0f c0       	rjmp	.+30     	; 0x38ca <HCLCD_VidWriteChar_4Bits+0xf6>
    38ac:	80 e9       	ldi	r24, 0x90	; 144
    38ae:	91 e0       	ldi	r25, 0x01	; 1
    38b0:	9e a7       	std	Y+46, r25	; 0x2e
    38b2:	8d a7       	std	Y+45, r24	; 0x2d
    38b4:	8d a5       	ldd	r24, Y+45	; 0x2d
    38b6:	9e a5       	ldd	r25, Y+46	; 0x2e
    38b8:	01 97       	sbiw	r24, 0x01	; 1
    38ba:	f1 f7       	brne	.-4      	; 0x38b8 <HCLCD_VidWriteChar_4Bits+0xe4>
    38bc:	9e a7       	std	Y+46, r25	; 0x2e
    38be:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38c0:	8f a5       	ldd	r24, Y+47	; 0x2f
    38c2:	98 a9       	ldd	r25, Y+48	; 0x30
    38c4:	01 97       	sbiw	r24, 0x01	; 1
    38c6:	98 ab       	std	Y+48, r25	; 0x30
    38c8:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    38ca:	8f a5       	ldd	r24, Y+47	; 0x2f
    38cc:	98 a9       	ldd	r25, Y+48	; 0x30
    38ce:	00 97       	sbiw	r24, 0x00	; 0
    38d0:	69 f7       	brne	.-38     	; 0x38ac <HCLCD_VidWriteChar_4Bits+0xd8>
    38d2:	14 c0       	rjmp	.+40     	; 0x38fc <HCLCD_VidWriteChar_4Bits+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    38d4:	69 a9       	ldd	r22, Y+49	; 0x31
    38d6:	7a a9       	ldd	r23, Y+50	; 0x32
    38d8:	8b a9       	ldd	r24, Y+51	; 0x33
    38da:	9c a9       	ldd	r25, Y+52	; 0x34
    38dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38e0:	dc 01       	movw	r26, r24
    38e2:	cb 01       	movw	r24, r22
    38e4:	98 ab       	std	Y+48, r25	; 0x30
    38e6:	8f a7       	std	Y+47, r24	; 0x2f
    38e8:	8f a5       	ldd	r24, Y+47	; 0x2f
    38ea:	98 a9       	ldd	r25, Y+48	; 0x30
    38ec:	9c a7       	std	Y+44, r25	; 0x2c
    38ee:	8b a7       	std	Y+43, r24	; 0x2b
    38f0:	8b a5       	ldd	r24, Y+43	; 0x2b
    38f2:	9c a5       	ldd	r25, Y+44	; 0x2c
    38f4:	01 97       	sbiw	r24, 0x01	; 1
    38f6:	f1 f7       	brne	.-4      	; 0x38f4 <HCLCD_VidWriteChar_4Bits+0x120>
    38f8:	9c a7       	std	Y+44, r25	; 0x2c
    38fa:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_LOW);
    38fc:	82 e0       	ldi	r24, 0x02	; 2
    38fe:	60 e0       	ldi	r22, 0x00	; 0
    3900:	40 e0       	ldi	r20, 0x00	; 0
    3902:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    3906:	80 e0       	ldi	r24, 0x00	; 0
    3908:	90 e0       	ldi	r25, 0x00	; 0
    390a:	a0 e0       	ldi	r26, 0x00	; 0
    390c:	b0 e4       	ldi	r27, 0x40	; 64
    390e:	8f a3       	std	Y+39, r24	; 0x27
    3910:	98 a7       	std	Y+40, r25	; 0x28
    3912:	a9 a7       	std	Y+41, r26	; 0x29
    3914:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3916:	6f a1       	ldd	r22, Y+39	; 0x27
    3918:	78 a5       	ldd	r23, Y+40	; 0x28
    391a:	89 a5       	ldd	r24, Y+41	; 0x29
    391c:	9a a5       	ldd	r25, Y+42	; 0x2a
    391e:	20 e0       	ldi	r18, 0x00	; 0
    3920:	30 e0       	ldi	r19, 0x00	; 0
    3922:	4a e7       	ldi	r20, 0x7A	; 122
    3924:	55 e4       	ldi	r21, 0x45	; 69
    3926:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    392a:	dc 01       	movw	r26, r24
    392c:	cb 01       	movw	r24, r22
    392e:	8b a3       	std	Y+35, r24	; 0x23
    3930:	9c a3       	std	Y+36, r25	; 0x24
    3932:	ad a3       	std	Y+37, r26	; 0x25
    3934:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3936:	6b a1       	ldd	r22, Y+35	; 0x23
    3938:	7c a1       	ldd	r23, Y+36	; 0x24
    393a:	8d a1       	ldd	r24, Y+37	; 0x25
    393c:	9e a1       	ldd	r25, Y+38	; 0x26
    393e:	20 e0       	ldi	r18, 0x00	; 0
    3940:	30 e0       	ldi	r19, 0x00	; 0
    3942:	40 e8       	ldi	r20, 0x80	; 128
    3944:	5f e3       	ldi	r21, 0x3F	; 63
    3946:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    394a:	88 23       	and	r24, r24
    394c:	2c f4       	brge	.+10     	; 0x3958 <HCLCD_VidWriteChar_4Bits+0x184>
		__ticks = 1;
    394e:	81 e0       	ldi	r24, 0x01	; 1
    3950:	90 e0       	ldi	r25, 0x00	; 0
    3952:	9a a3       	std	Y+34, r25	; 0x22
    3954:	89 a3       	std	Y+33, r24	; 0x21
    3956:	3f c0       	rjmp	.+126    	; 0x39d6 <HCLCD_VidWriteChar_4Bits+0x202>
	else if (__tmp > 65535)
    3958:	6b a1       	ldd	r22, Y+35	; 0x23
    395a:	7c a1       	ldd	r23, Y+36	; 0x24
    395c:	8d a1       	ldd	r24, Y+37	; 0x25
    395e:	9e a1       	ldd	r25, Y+38	; 0x26
    3960:	20 e0       	ldi	r18, 0x00	; 0
    3962:	3f ef       	ldi	r19, 0xFF	; 255
    3964:	4f e7       	ldi	r20, 0x7F	; 127
    3966:	57 e4       	ldi	r21, 0x47	; 71
    3968:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    396c:	18 16       	cp	r1, r24
    396e:	4c f5       	brge	.+82     	; 0x39c2 <HCLCD_VidWriteChar_4Bits+0x1ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3970:	6f a1       	ldd	r22, Y+39	; 0x27
    3972:	78 a5       	ldd	r23, Y+40	; 0x28
    3974:	89 a5       	ldd	r24, Y+41	; 0x29
    3976:	9a a5       	ldd	r25, Y+42	; 0x2a
    3978:	20 e0       	ldi	r18, 0x00	; 0
    397a:	30 e0       	ldi	r19, 0x00	; 0
    397c:	40 e2       	ldi	r20, 0x20	; 32
    397e:	51 e4       	ldi	r21, 0x41	; 65
    3980:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3984:	dc 01       	movw	r26, r24
    3986:	cb 01       	movw	r24, r22
    3988:	bc 01       	movw	r22, r24
    398a:	cd 01       	movw	r24, r26
    398c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3990:	dc 01       	movw	r26, r24
    3992:	cb 01       	movw	r24, r22
    3994:	9a a3       	std	Y+34, r25	; 0x22
    3996:	89 a3       	std	Y+33, r24	; 0x21
    3998:	0f c0       	rjmp	.+30     	; 0x39b8 <HCLCD_VidWriteChar_4Bits+0x1e4>
    399a:	80 e9       	ldi	r24, 0x90	; 144
    399c:	91 e0       	ldi	r25, 0x01	; 1
    399e:	98 a3       	std	Y+32, r25	; 0x20
    39a0:	8f 8f       	std	Y+31, r24	; 0x1f
    39a2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    39a4:	98 a1       	ldd	r25, Y+32	; 0x20
    39a6:	01 97       	sbiw	r24, 0x01	; 1
    39a8:	f1 f7       	brne	.-4      	; 0x39a6 <HCLCD_VidWriteChar_4Bits+0x1d2>
    39aa:	98 a3       	std	Y+32, r25	; 0x20
    39ac:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39ae:	89 a1       	ldd	r24, Y+33	; 0x21
    39b0:	9a a1       	ldd	r25, Y+34	; 0x22
    39b2:	01 97       	sbiw	r24, 0x01	; 1
    39b4:	9a a3       	std	Y+34, r25	; 0x22
    39b6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39b8:	89 a1       	ldd	r24, Y+33	; 0x21
    39ba:	9a a1       	ldd	r25, Y+34	; 0x22
    39bc:	00 97       	sbiw	r24, 0x00	; 0
    39be:	69 f7       	brne	.-38     	; 0x399a <HCLCD_VidWriteChar_4Bits+0x1c6>
    39c0:	14 c0       	rjmp	.+40     	; 0x39ea <HCLCD_VidWriteChar_4Bits+0x216>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    39c2:	6b a1       	ldd	r22, Y+35	; 0x23
    39c4:	7c a1       	ldd	r23, Y+36	; 0x24
    39c6:	8d a1       	ldd	r24, Y+37	; 0x25
    39c8:	9e a1       	ldd	r25, Y+38	; 0x26
    39ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39ce:	dc 01       	movw	r26, r24
    39d0:	cb 01       	movw	r24, r22
    39d2:	9a a3       	std	Y+34, r25	; 0x22
    39d4:	89 a3       	std	Y+33, r24	; 0x21
    39d6:	89 a1       	ldd	r24, Y+33	; 0x21
    39d8:	9a a1       	ldd	r25, Y+34	; 0x22
    39da:	9e 8f       	std	Y+30, r25	; 0x1e
    39dc:	8d 8f       	std	Y+29, r24	; 0x1d
    39de:	8d 8d       	ldd	r24, Y+29	; 0x1d
    39e0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    39e2:	01 97       	sbiw	r24, 0x01	; 1
    39e4:	f1 f7       	brne	.-4      	; 0x39e2 <HCLCD_VidWriteChar_4Bits+0x20e>
    39e6:	9e 8f       	std	Y+30, r25	; 0x1e
    39e8:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	//MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_HIGH);
	//_delay_ms(2);
	MDIO_Error_State_SetPinValue(RS_4Bits , DATA_CONTROL_PORT_4BITS , PIN_HIGH);
    39ea:	81 e0       	ldi	r24, 0x01	; 1
    39ec:	60 e0       	ldi	r22, 0x00	; 0
    39ee:	41 e0       	ldi	r20, 0x01	; 1
    39f0:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
	/* Send Least Significant Nibble command on port data */
	MDIO_Error_State_SetNibbleValue(HCLCD_DATA_PIN0, DATA_CONTROL_PORT_4BITS, ( Copy_u8Data&0x0F ) << ( HCLCD_DATA_PIN0 ));
    39f4:	89 ad       	ldd	r24, Y+57	; 0x39
    39f6:	8f 70       	andi	r24, 0x0F	; 15
    39f8:	98 2f       	mov	r25, r24
    39fa:	99 0f       	add	r25, r25
    39fc:	99 0f       	add	r25, r25
    39fe:	99 0f       	add	r25, r25
    3a00:	83 e0       	ldi	r24, 0x03	; 3
    3a02:	60 e0       	ldi	r22, 0x00	; 0
    3a04:	49 2f       	mov	r20, r25
    3a06:	0e 94 24 0d 	call	0x1a48	; 0x1a48 <MDIO_Error_State_SetNibbleValue>
	/* Set Enable High --> Low --> High */
	MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_HIGH);
    3a0a:	82 e0       	ldi	r24, 0x02	; 2
    3a0c:	60 e0       	ldi	r22, 0x00	; 0
    3a0e:	41 e0       	ldi	r20, 0x01	; 1
    3a10:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    3a14:	80 e0       	ldi	r24, 0x00	; 0
    3a16:	90 e0       	ldi	r25, 0x00	; 0
    3a18:	a0 e0       	ldi	r26, 0x00	; 0
    3a1a:	b0 e4       	ldi	r27, 0x40	; 64
    3a1c:	89 8f       	std	Y+25, r24	; 0x19
    3a1e:	9a 8f       	std	Y+26, r25	; 0x1a
    3a20:	ab 8f       	std	Y+27, r26	; 0x1b
    3a22:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a24:	69 8d       	ldd	r22, Y+25	; 0x19
    3a26:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3a28:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3a2a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3a2c:	20 e0       	ldi	r18, 0x00	; 0
    3a2e:	30 e0       	ldi	r19, 0x00	; 0
    3a30:	4a e7       	ldi	r20, 0x7A	; 122
    3a32:	55 e4       	ldi	r21, 0x45	; 69
    3a34:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a38:	dc 01       	movw	r26, r24
    3a3a:	cb 01       	movw	r24, r22
    3a3c:	8d 8b       	std	Y+21, r24	; 0x15
    3a3e:	9e 8b       	std	Y+22, r25	; 0x16
    3a40:	af 8b       	std	Y+23, r26	; 0x17
    3a42:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3a44:	6d 89       	ldd	r22, Y+21	; 0x15
    3a46:	7e 89       	ldd	r23, Y+22	; 0x16
    3a48:	8f 89       	ldd	r24, Y+23	; 0x17
    3a4a:	98 8d       	ldd	r25, Y+24	; 0x18
    3a4c:	20 e0       	ldi	r18, 0x00	; 0
    3a4e:	30 e0       	ldi	r19, 0x00	; 0
    3a50:	40 e8       	ldi	r20, 0x80	; 128
    3a52:	5f e3       	ldi	r21, 0x3F	; 63
    3a54:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3a58:	88 23       	and	r24, r24
    3a5a:	2c f4       	brge	.+10     	; 0x3a66 <HCLCD_VidWriteChar_4Bits+0x292>
		__ticks = 1;
    3a5c:	81 e0       	ldi	r24, 0x01	; 1
    3a5e:	90 e0       	ldi	r25, 0x00	; 0
    3a60:	9c 8b       	std	Y+20, r25	; 0x14
    3a62:	8b 8b       	std	Y+19, r24	; 0x13
    3a64:	3f c0       	rjmp	.+126    	; 0x3ae4 <HCLCD_VidWriteChar_4Bits+0x310>
	else if (__tmp > 65535)
    3a66:	6d 89       	ldd	r22, Y+21	; 0x15
    3a68:	7e 89       	ldd	r23, Y+22	; 0x16
    3a6a:	8f 89       	ldd	r24, Y+23	; 0x17
    3a6c:	98 8d       	ldd	r25, Y+24	; 0x18
    3a6e:	20 e0       	ldi	r18, 0x00	; 0
    3a70:	3f ef       	ldi	r19, 0xFF	; 255
    3a72:	4f e7       	ldi	r20, 0x7F	; 127
    3a74:	57 e4       	ldi	r21, 0x47	; 71
    3a76:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3a7a:	18 16       	cp	r1, r24
    3a7c:	4c f5       	brge	.+82     	; 0x3ad0 <HCLCD_VidWriteChar_4Bits+0x2fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3a7e:	69 8d       	ldd	r22, Y+25	; 0x19
    3a80:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3a82:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3a84:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3a86:	20 e0       	ldi	r18, 0x00	; 0
    3a88:	30 e0       	ldi	r19, 0x00	; 0
    3a8a:	40 e2       	ldi	r20, 0x20	; 32
    3a8c:	51 e4       	ldi	r21, 0x41	; 65
    3a8e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a92:	dc 01       	movw	r26, r24
    3a94:	cb 01       	movw	r24, r22
    3a96:	bc 01       	movw	r22, r24
    3a98:	cd 01       	movw	r24, r26
    3a9a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a9e:	dc 01       	movw	r26, r24
    3aa0:	cb 01       	movw	r24, r22
    3aa2:	9c 8b       	std	Y+20, r25	; 0x14
    3aa4:	8b 8b       	std	Y+19, r24	; 0x13
    3aa6:	0f c0       	rjmp	.+30     	; 0x3ac6 <HCLCD_VidWriteChar_4Bits+0x2f2>
    3aa8:	80 e9       	ldi	r24, 0x90	; 144
    3aaa:	91 e0       	ldi	r25, 0x01	; 1
    3aac:	9a 8b       	std	Y+18, r25	; 0x12
    3aae:	89 8b       	std	Y+17, r24	; 0x11
    3ab0:	89 89       	ldd	r24, Y+17	; 0x11
    3ab2:	9a 89       	ldd	r25, Y+18	; 0x12
    3ab4:	01 97       	sbiw	r24, 0x01	; 1
    3ab6:	f1 f7       	brne	.-4      	; 0x3ab4 <HCLCD_VidWriteChar_4Bits+0x2e0>
    3ab8:	9a 8b       	std	Y+18, r25	; 0x12
    3aba:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3abc:	8b 89       	ldd	r24, Y+19	; 0x13
    3abe:	9c 89       	ldd	r25, Y+20	; 0x14
    3ac0:	01 97       	sbiw	r24, 0x01	; 1
    3ac2:	9c 8b       	std	Y+20, r25	; 0x14
    3ac4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3ac6:	8b 89       	ldd	r24, Y+19	; 0x13
    3ac8:	9c 89       	ldd	r25, Y+20	; 0x14
    3aca:	00 97       	sbiw	r24, 0x00	; 0
    3acc:	69 f7       	brne	.-38     	; 0x3aa8 <HCLCD_VidWriteChar_4Bits+0x2d4>
    3ace:	14 c0       	rjmp	.+40     	; 0x3af8 <HCLCD_VidWriteChar_4Bits+0x324>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3ad0:	6d 89       	ldd	r22, Y+21	; 0x15
    3ad2:	7e 89       	ldd	r23, Y+22	; 0x16
    3ad4:	8f 89       	ldd	r24, Y+23	; 0x17
    3ad6:	98 8d       	ldd	r25, Y+24	; 0x18
    3ad8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3adc:	dc 01       	movw	r26, r24
    3ade:	cb 01       	movw	r24, r22
    3ae0:	9c 8b       	std	Y+20, r25	; 0x14
    3ae2:	8b 8b       	std	Y+19, r24	; 0x13
    3ae4:	8b 89       	ldd	r24, Y+19	; 0x13
    3ae6:	9c 89       	ldd	r25, Y+20	; 0x14
    3ae8:	98 8b       	std	Y+16, r25	; 0x10
    3aea:	8f 87       	std	Y+15, r24	; 0x0f
    3aec:	8f 85       	ldd	r24, Y+15	; 0x0f
    3aee:	98 89       	ldd	r25, Y+16	; 0x10
    3af0:	01 97       	sbiw	r24, 0x01	; 1
    3af2:	f1 f7       	brne	.-4      	; 0x3af0 <HCLCD_VidWriteChar_4Bits+0x31c>
    3af4:	98 8b       	std	Y+16, r25	; 0x10
    3af6:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_LOW);
    3af8:	82 e0       	ldi	r24, 0x02	; 2
    3afa:	60 e0       	ldi	r22, 0x00	; 0
    3afc:	40 e0       	ldi	r20, 0x00	; 0
    3afe:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    3b02:	80 e0       	ldi	r24, 0x00	; 0
    3b04:	90 e0       	ldi	r25, 0x00	; 0
    3b06:	a0 e0       	ldi	r26, 0x00	; 0
    3b08:	b0 e4       	ldi	r27, 0x40	; 64
    3b0a:	8b 87       	std	Y+11, r24	; 0x0b
    3b0c:	9c 87       	std	Y+12, r25	; 0x0c
    3b0e:	ad 87       	std	Y+13, r26	; 0x0d
    3b10:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3b12:	6b 85       	ldd	r22, Y+11	; 0x0b
    3b14:	7c 85       	ldd	r23, Y+12	; 0x0c
    3b16:	8d 85       	ldd	r24, Y+13	; 0x0d
    3b18:	9e 85       	ldd	r25, Y+14	; 0x0e
    3b1a:	20 e0       	ldi	r18, 0x00	; 0
    3b1c:	30 e0       	ldi	r19, 0x00	; 0
    3b1e:	4a e7       	ldi	r20, 0x7A	; 122
    3b20:	55 e4       	ldi	r21, 0x45	; 69
    3b22:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b26:	dc 01       	movw	r26, r24
    3b28:	cb 01       	movw	r24, r22
    3b2a:	8f 83       	std	Y+7, r24	; 0x07
    3b2c:	98 87       	std	Y+8, r25	; 0x08
    3b2e:	a9 87       	std	Y+9, r26	; 0x09
    3b30:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3b32:	6f 81       	ldd	r22, Y+7	; 0x07
    3b34:	78 85       	ldd	r23, Y+8	; 0x08
    3b36:	89 85       	ldd	r24, Y+9	; 0x09
    3b38:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b3a:	20 e0       	ldi	r18, 0x00	; 0
    3b3c:	30 e0       	ldi	r19, 0x00	; 0
    3b3e:	40 e8       	ldi	r20, 0x80	; 128
    3b40:	5f e3       	ldi	r21, 0x3F	; 63
    3b42:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3b46:	88 23       	and	r24, r24
    3b48:	2c f4       	brge	.+10     	; 0x3b54 <HCLCD_VidWriteChar_4Bits+0x380>
		__ticks = 1;
    3b4a:	81 e0       	ldi	r24, 0x01	; 1
    3b4c:	90 e0       	ldi	r25, 0x00	; 0
    3b4e:	9e 83       	std	Y+6, r25	; 0x06
    3b50:	8d 83       	std	Y+5, r24	; 0x05
    3b52:	3f c0       	rjmp	.+126    	; 0x3bd2 <HCLCD_VidWriteChar_4Bits+0x3fe>
	else if (__tmp > 65535)
    3b54:	6f 81       	ldd	r22, Y+7	; 0x07
    3b56:	78 85       	ldd	r23, Y+8	; 0x08
    3b58:	89 85       	ldd	r24, Y+9	; 0x09
    3b5a:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b5c:	20 e0       	ldi	r18, 0x00	; 0
    3b5e:	3f ef       	ldi	r19, 0xFF	; 255
    3b60:	4f e7       	ldi	r20, 0x7F	; 127
    3b62:	57 e4       	ldi	r21, 0x47	; 71
    3b64:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3b68:	18 16       	cp	r1, r24
    3b6a:	4c f5       	brge	.+82     	; 0x3bbe <HCLCD_VidWriteChar_4Bits+0x3ea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3b6c:	6b 85       	ldd	r22, Y+11	; 0x0b
    3b6e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3b70:	8d 85       	ldd	r24, Y+13	; 0x0d
    3b72:	9e 85       	ldd	r25, Y+14	; 0x0e
    3b74:	20 e0       	ldi	r18, 0x00	; 0
    3b76:	30 e0       	ldi	r19, 0x00	; 0
    3b78:	40 e2       	ldi	r20, 0x20	; 32
    3b7a:	51 e4       	ldi	r21, 0x41	; 65
    3b7c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b80:	dc 01       	movw	r26, r24
    3b82:	cb 01       	movw	r24, r22
    3b84:	bc 01       	movw	r22, r24
    3b86:	cd 01       	movw	r24, r26
    3b88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b8c:	dc 01       	movw	r26, r24
    3b8e:	cb 01       	movw	r24, r22
    3b90:	9e 83       	std	Y+6, r25	; 0x06
    3b92:	8d 83       	std	Y+5, r24	; 0x05
    3b94:	0f c0       	rjmp	.+30     	; 0x3bb4 <HCLCD_VidWriteChar_4Bits+0x3e0>
    3b96:	80 e9       	ldi	r24, 0x90	; 144
    3b98:	91 e0       	ldi	r25, 0x01	; 1
    3b9a:	9c 83       	std	Y+4, r25	; 0x04
    3b9c:	8b 83       	std	Y+3, r24	; 0x03
    3b9e:	8b 81       	ldd	r24, Y+3	; 0x03
    3ba0:	9c 81       	ldd	r25, Y+4	; 0x04
    3ba2:	01 97       	sbiw	r24, 0x01	; 1
    3ba4:	f1 f7       	brne	.-4      	; 0x3ba2 <HCLCD_VidWriteChar_4Bits+0x3ce>
    3ba6:	9c 83       	std	Y+4, r25	; 0x04
    3ba8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3baa:	8d 81       	ldd	r24, Y+5	; 0x05
    3bac:	9e 81       	ldd	r25, Y+6	; 0x06
    3bae:	01 97       	sbiw	r24, 0x01	; 1
    3bb0:	9e 83       	std	Y+6, r25	; 0x06
    3bb2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3bb4:	8d 81       	ldd	r24, Y+5	; 0x05
    3bb6:	9e 81       	ldd	r25, Y+6	; 0x06
    3bb8:	00 97       	sbiw	r24, 0x00	; 0
    3bba:	69 f7       	brne	.-38     	; 0x3b96 <HCLCD_VidWriteChar_4Bits+0x3c2>
    3bbc:	14 c0       	rjmp	.+40     	; 0x3be6 <HCLCD_VidWriteChar_4Bits+0x412>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3bbe:	6f 81       	ldd	r22, Y+7	; 0x07
    3bc0:	78 85       	ldd	r23, Y+8	; 0x08
    3bc2:	89 85       	ldd	r24, Y+9	; 0x09
    3bc4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3bc6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3bca:	dc 01       	movw	r26, r24
    3bcc:	cb 01       	movw	r24, r22
    3bce:	9e 83       	std	Y+6, r25	; 0x06
    3bd0:	8d 83       	std	Y+5, r24	; 0x05
    3bd2:	8d 81       	ldd	r24, Y+5	; 0x05
    3bd4:	9e 81       	ldd	r25, Y+6	; 0x06
    3bd6:	9a 83       	std	Y+2, r25	; 0x02
    3bd8:	89 83       	std	Y+1, r24	; 0x01
    3bda:	89 81       	ldd	r24, Y+1	; 0x01
    3bdc:	9a 81       	ldd	r25, Y+2	; 0x02
    3bde:	01 97       	sbiw	r24, 0x01	; 1
    3be0:	f1 f7       	brne	.-4      	; 0x3bde <HCLCD_VidWriteChar_4Bits+0x40a>
    3be2:	9a 83       	std	Y+2, r25	; 0x02
    3be4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	//MDIO_Error_State_SetPinValue(EN_4Bits,DATA_CONTROL_PORT_4BITS,PIN_HIGH);
	//_delay_ms(2);
}
    3be6:	e9 96       	adiw	r28, 0x39	; 57
    3be8:	0f b6       	in	r0, 0x3f	; 63
    3bea:	f8 94       	cli
    3bec:	de bf       	out	0x3e, r29	; 62
    3bee:	0f be       	out	0x3f, r0	; 63
    3bf0:	cd bf       	out	0x3d, r28	; 61
    3bf2:	cf 91       	pop	r28
    3bf4:	df 91       	pop	r29
    3bf6:	08 95       	ret

00003bf8 <HCLCD_VidWriteString4Bits>:

/**********************************************/
/** Write Multiple Characters in 4-Bits Mode **/
/**********************************************/
void HCLCD_VidWriteString4Bits(u8* PCopy_u8String)
{
    3bf8:	df 93       	push	r29
    3bfa:	cf 93       	push	r28
    3bfc:	00 d0       	rcall	.+0      	; 0x3bfe <HCLCD_VidWriteString4Bits+0x6>
    3bfe:	0f 92       	push	r0
    3c00:	cd b7       	in	r28, 0x3d	; 61
    3c02:	de b7       	in	r29, 0x3e	; 62
    3c04:	9b 83       	std	Y+3, r25	; 0x03
    3c06:	8a 83       	std	Y+2, r24	; 0x02
	u8 LOC_u8StringCounter = 0;
    3c08:	19 82       	std	Y+1, r1	; 0x01
    3c0a:	0e c0       	rjmp	.+28     	; 0x3c28 <HCLCD_VidWriteString4Bits+0x30>
	/* Loop to print until reaching NULL Character*/
	while (PCopy_u8String[LOC_u8StringCounter] != NULL)
	{
		HCLCD_VidWriteChar_4Bits(PCopy_u8String[LOC_u8StringCounter]);
    3c0c:	89 81       	ldd	r24, Y+1	; 0x01
    3c0e:	28 2f       	mov	r18, r24
    3c10:	30 e0       	ldi	r19, 0x00	; 0
    3c12:	8a 81       	ldd	r24, Y+2	; 0x02
    3c14:	9b 81       	ldd	r25, Y+3	; 0x03
    3c16:	fc 01       	movw	r30, r24
    3c18:	e2 0f       	add	r30, r18
    3c1a:	f3 1f       	adc	r31, r19
    3c1c:	80 81       	ld	r24, Z
    3c1e:	0e 94 ea 1b 	call	0x37d4	; 0x37d4 <HCLCD_VidWriteChar_4Bits>
		LOC_u8StringCounter++;
    3c22:	89 81       	ldd	r24, Y+1	; 0x01
    3c24:	8f 5f       	subi	r24, 0xFF	; 255
    3c26:	89 83       	std	Y+1, r24	; 0x01
/**********************************************/
void HCLCD_VidWriteString4Bits(u8* PCopy_u8String)
{
	u8 LOC_u8StringCounter = 0;
	/* Loop to print until reaching NULL Character*/
	while (PCopy_u8String[LOC_u8StringCounter] != NULL)
    3c28:	89 81       	ldd	r24, Y+1	; 0x01
    3c2a:	28 2f       	mov	r18, r24
    3c2c:	30 e0       	ldi	r19, 0x00	; 0
    3c2e:	8a 81       	ldd	r24, Y+2	; 0x02
    3c30:	9b 81       	ldd	r25, Y+3	; 0x03
    3c32:	fc 01       	movw	r30, r24
    3c34:	e2 0f       	add	r30, r18
    3c36:	f3 1f       	adc	r31, r19
    3c38:	80 81       	ld	r24, Z
    3c3a:	88 23       	and	r24, r24
    3c3c:	39 f7       	brne	.-50     	; 0x3c0c <HCLCD_VidWriteString4Bits+0x14>
	{
		HCLCD_VidWriteChar_4Bits(PCopy_u8String[LOC_u8StringCounter]);
		LOC_u8StringCounter++;
	}
}
    3c3e:	0f 90       	pop	r0
    3c40:	0f 90       	pop	r0
    3c42:	0f 90       	pop	r0
    3c44:	cf 91       	pop	r28
    3c46:	df 91       	pop	r29
    3c48:	08 95       	ret

00003c4a <HCLCD_VidWriteNumber_4Bits>:

/*************************************************/
/** Write Multiple Number on LCD in 4-Bits Mode **/
/*************************************************/
void HCLCD_VidWriteNumber_4Bits(u32 Copy_u32Number)
{
    3c4a:	0f 93       	push	r16
    3c4c:	1f 93       	push	r17
    3c4e:	df 93       	push	r29
    3c50:	cf 93       	push	r28
    3c52:	cd b7       	in	r28, 0x3d	; 61
    3c54:	de b7       	in	r29, 0x3e	; 62
    3c56:	60 97       	sbiw	r28, 0x10	; 16
    3c58:	0f b6       	in	r0, 0x3f	; 63
    3c5a:	f8 94       	cli
    3c5c:	de bf       	out	0x3e, r29	; 62
    3c5e:	0f be       	out	0x3f, r0	; 63
    3c60:	cd bf       	out	0x3d, r28	; 61
    3c62:	6d 87       	std	Y+13, r22	; 0x0d
    3c64:	7e 87       	std	Y+14, r23	; 0x0e
    3c66:	8f 87       	std	Y+15, r24	; 0x0f
    3c68:	98 8b       	std	Y+16, r25	; 0x10
	/* Maximum Digits in u32 is 10 digits */
	u8 LOC_u8ArrayReversedNumber[10];
	u8 LOC_u8NumberCounter=0;
    3c6a:	1a 82       	std	Y+2, r1	; 0x02
	s8 LOC_s8SendCharLoopCounter;
	/* Check if Number > 0*/
	if(Copy_u32Number>0)
    3c6c:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c6e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c70:	af 85       	ldd	r26, Y+15	; 0x0f
    3c72:	b8 89       	ldd	r27, Y+16	; 0x10
    3c74:	00 97       	sbiw	r24, 0x00	; 0
    3c76:	a1 05       	cpc	r26, r1
    3c78:	b1 05       	cpc	r27, r1
    3c7a:	09 f4       	brne	.+2      	; 0x3c7e <HCLCD_VidWriteNumber_4Bits+0x34>
    3c7c:	4f c0       	rjmp	.+158    	; 0x3d1c <HCLCD_VidWriteNumber_4Bits+0xd2>
    3c7e:	2d c0       	rjmp	.+90     	; 0x3cda <HCLCD_VidWriteNumber_4Bits+0x90>
	{
		/* Loop to reverse Number */
		while(Copy_u32Number!=0)
		{
			LOC_u8ArrayReversedNumber[LOC_u8NumberCounter] = (Copy_u32Number%10) ;
    3c80:	8a 81       	ldd	r24, Y+2	; 0x02
    3c82:	08 2f       	mov	r16, r24
    3c84:	10 e0       	ldi	r17, 0x00	; 0
    3c86:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c88:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c8a:	af 85       	ldd	r26, Y+15	; 0x0f
    3c8c:	b8 89       	ldd	r27, Y+16	; 0x10
    3c8e:	2a e0       	ldi	r18, 0x0A	; 10
    3c90:	30 e0       	ldi	r19, 0x00	; 0
    3c92:	40 e0       	ldi	r20, 0x00	; 0
    3c94:	50 e0       	ldi	r21, 0x00	; 0
    3c96:	bc 01       	movw	r22, r24
    3c98:	cd 01       	movw	r24, r26
    3c9a:	0e 94 cf 39 	call	0x739e	; 0x739e <__udivmodsi4>
    3c9e:	dc 01       	movw	r26, r24
    3ca0:	cb 01       	movw	r24, r22
    3ca2:	28 2f       	mov	r18, r24
    3ca4:	ce 01       	movw	r24, r28
    3ca6:	03 96       	adiw	r24, 0x03	; 3
    3ca8:	fc 01       	movw	r30, r24
    3caa:	e0 0f       	add	r30, r16
    3cac:	f1 1f       	adc	r31, r17
    3cae:	20 83       	st	Z, r18
			Copy_u32Number/=10;
    3cb0:	8d 85       	ldd	r24, Y+13	; 0x0d
    3cb2:	9e 85       	ldd	r25, Y+14	; 0x0e
    3cb4:	af 85       	ldd	r26, Y+15	; 0x0f
    3cb6:	b8 89       	ldd	r27, Y+16	; 0x10
    3cb8:	2a e0       	ldi	r18, 0x0A	; 10
    3cba:	30 e0       	ldi	r19, 0x00	; 0
    3cbc:	40 e0       	ldi	r20, 0x00	; 0
    3cbe:	50 e0       	ldi	r21, 0x00	; 0
    3cc0:	bc 01       	movw	r22, r24
    3cc2:	cd 01       	movw	r24, r26
    3cc4:	0e 94 cf 39 	call	0x739e	; 0x739e <__udivmodsi4>
    3cc8:	da 01       	movw	r26, r20
    3cca:	c9 01       	movw	r24, r18
    3ccc:	8d 87       	std	Y+13, r24	; 0x0d
    3cce:	9e 87       	std	Y+14, r25	; 0x0e
    3cd0:	af 87       	std	Y+15, r26	; 0x0f
    3cd2:	b8 8b       	std	Y+16, r27	; 0x10
			LOC_u8NumberCounter++;
    3cd4:	8a 81       	ldd	r24, Y+2	; 0x02
    3cd6:	8f 5f       	subi	r24, 0xFF	; 255
    3cd8:	8a 83       	std	Y+2, r24	; 0x02
	s8 LOC_s8SendCharLoopCounter;
	/* Check if Number > 0*/
	if(Copy_u32Number>0)
	{
		/* Loop to reverse Number */
		while(Copy_u32Number!=0)
    3cda:	8d 85       	ldd	r24, Y+13	; 0x0d
    3cdc:	9e 85       	ldd	r25, Y+14	; 0x0e
    3cde:	af 85       	ldd	r26, Y+15	; 0x0f
    3ce0:	b8 89       	ldd	r27, Y+16	; 0x10
    3ce2:	00 97       	sbiw	r24, 0x00	; 0
    3ce4:	a1 05       	cpc	r26, r1
    3ce6:	b1 05       	cpc	r27, r1
    3ce8:	59 f6       	brne	.-106    	; 0x3c80 <HCLCD_VidWriteNumber_4Bits+0x36>
			LOC_u8ArrayReversedNumber[LOC_u8NumberCounter] = (Copy_u32Number%10) ;
			Copy_u32Number/=10;
			LOC_u8NumberCounter++;
		}
		/* Loop to Write Digit by Digit on the CLCD*/
		for(LOC_s8SendCharLoopCounter = LOC_u8NumberCounter - 1 ; LOC_s8SendCharLoopCounter >= 0 ; LOC_s8SendCharLoopCounter--)
    3cea:	8a 81       	ldd	r24, Y+2	; 0x02
    3cec:	81 50       	subi	r24, 0x01	; 1
    3cee:	89 83       	std	Y+1, r24	; 0x01
    3cf0:	11 c0       	rjmp	.+34     	; 0x3d14 <HCLCD_VidWriteNumber_4Bits+0xca>
		{
			HCLCD_VidWriteChar_4Bits(LOC_u8ArrayReversedNumber[LOC_s8SendCharLoopCounter]+'0');
    3cf2:	89 81       	ldd	r24, Y+1	; 0x01
    3cf4:	28 2f       	mov	r18, r24
    3cf6:	33 27       	eor	r19, r19
    3cf8:	27 fd       	sbrc	r18, 7
    3cfa:	30 95       	com	r19
    3cfc:	ce 01       	movw	r24, r28
    3cfe:	03 96       	adiw	r24, 0x03	; 3
    3d00:	fc 01       	movw	r30, r24
    3d02:	e2 0f       	add	r30, r18
    3d04:	f3 1f       	adc	r31, r19
    3d06:	80 81       	ld	r24, Z
    3d08:	80 5d       	subi	r24, 0xD0	; 208
    3d0a:	0e 94 ea 1b 	call	0x37d4	; 0x37d4 <HCLCD_VidWriteChar_4Bits>
			LOC_u8ArrayReversedNumber[LOC_u8NumberCounter] = (Copy_u32Number%10) ;
			Copy_u32Number/=10;
			LOC_u8NumberCounter++;
		}
		/* Loop to Write Digit by Digit on the CLCD*/
		for(LOC_s8SendCharLoopCounter = LOC_u8NumberCounter - 1 ; LOC_s8SendCharLoopCounter >= 0 ; LOC_s8SendCharLoopCounter--)
    3d0e:	89 81       	ldd	r24, Y+1	; 0x01
    3d10:	81 50       	subi	r24, 0x01	; 1
    3d12:	89 83       	std	Y+1, r24	; 0x01
    3d14:	89 81       	ldd	r24, Y+1	; 0x01
    3d16:	88 23       	and	r24, r24
    3d18:	64 f7       	brge	.-40     	; 0x3cf2 <HCLCD_VidWriteNumber_4Bits+0xa8>
    3d1a:	03 c0       	rjmp	.+6      	; 0x3d22 <HCLCD_VidWriteNumber_4Bits+0xd8>
		}
	}
	/* Check if Number = 0 */
	else
	{
		HCLCD_VidWriteChar_4Bits('0');
    3d1c:	80 e3       	ldi	r24, 0x30	; 48
    3d1e:	0e 94 ea 1b 	call	0x37d4	; 0x37d4 <HCLCD_VidWriteChar_4Bits>
	}
}
    3d22:	60 96       	adiw	r28, 0x10	; 16
    3d24:	0f b6       	in	r0, 0x3f	; 63
    3d26:	f8 94       	cli
    3d28:	de bf       	out	0x3e, r29	; 62
    3d2a:	0f be       	out	0x3f, r0	; 63
    3d2c:	cd bf       	out	0x3d, r28	; 61
    3d2e:	cf 91       	pop	r28
    3d30:	df 91       	pop	r29
    3d32:	1f 91       	pop	r17
    3d34:	0f 91       	pop	r16
    3d36:	08 95       	ret

00003d38 <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

signed portBASE_TYPE xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, unsigned portBASE_TYPE uxPriority, unsigned portBASE_TYPE uxIndex )
{
    3d38:	df 93       	push	r29
    3d3a:	cf 93       	push	r28
    3d3c:	cd b7       	in	r28, 0x3d	; 61
    3d3e:	de b7       	in	r29, 0x3e	; 62
    3d40:	27 97       	sbiw	r28, 0x07	; 7
    3d42:	0f b6       	in	r0, 0x3f	; 63
    3d44:	f8 94       	cli
    3d46:	de bf       	out	0x3e, r29	; 62
    3d48:	0f be       	out	0x3f, r0	; 63
    3d4a:	cd bf       	out	0x3d, r28	; 61
    3d4c:	9d 83       	std	Y+5, r25	; 0x05
    3d4e:	8c 83       	std	Y+4, r24	; 0x04
    3d50:	6e 83       	std	Y+6, r22	; 0x06
    3d52:	4f 83       	std	Y+7, r20	; 0x07
signed portBASE_TYPE xReturn;
corCRCB *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( corCRCB * ) pvPortMalloc( sizeof( corCRCB ) );
    3d54:	8a e1       	ldi	r24, 0x1A	; 26
    3d56:	90 e0       	ldi	r25, 0x00	; 0
    3d58:	0e 94 74 21 	call	0x42e8	; 0x42e8 <pvPortMalloc>
    3d5c:	9a 83       	std	Y+2, r25	; 0x02
    3d5e:	89 83       	std	Y+1, r24	; 0x01
	if( pxCoRoutine )
    3d60:	89 81       	ldd	r24, Y+1	; 0x01
    3d62:	9a 81       	ldd	r25, Y+2	; 0x02
    3d64:	00 97       	sbiw	r24, 0x00	; 0
    3d66:	09 f4       	brne	.+2      	; 0x3d6a <xCoRoutineCreate+0x32>
    3d68:	6f c0       	rjmp	.+222    	; 0x3e48 <xCoRoutineCreate+0x110>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
    3d6a:	80 91 9e 00 	lds	r24, 0x009E
    3d6e:	90 91 9f 00 	lds	r25, 0x009F
    3d72:	00 97       	sbiw	r24, 0x00	; 0
    3d74:	41 f4       	brne	.+16     	; 0x3d86 <xCoRoutineCreate+0x4e>
		{
			pxCurrentCoRoutine = pxCoRoutine;
    3d76:	89 81       	ldd	r24, Y+1	; 0x01
    3d78:	9a 81       	ldd	r25, Y+2	; 0x02
    3d7a:	90 93 9f 00 	sts	0x009F, r25
    3d7e:	80 93 9e 00 	sts	0x009E, r24
			prvInitialiseCoRoutineLists();
    3d82:	0e 94 03 21 	call	0x4206	; 0x4206 <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
    3d86:	8e 81       	ldd	r24, Y+6	; 0x06
    3d88:	82 30       	cpi	r24, 0x02	; 2
    3d8a:	10 f0       	brcs	.+4      	; 0x3d90 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
    3d8c:	81 e0       	ldi	r24, 0x01	; 1
    3d8e:	8e 83       	std	Y+6, r24	; 0x06
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
    3d90:	e9 81       	ldd	r30, Y+1	; 0x01
    3d92:	fa 81       	ldd	r31, Y+2	; 0x02
    3d94:	11 8e       	std	Z+25, r1	; 0x19
    3d96:	10 8e       	std	Z+24, r1	; 0x18
		pxCoRoutine->uxPriority = uxPriority;
    3d98:	e9 81       	ldd	r30, Y+1	; 0x01
    3d9a:	fa 81       	ldd	r31, Y+2	; 0x02
    3d9c:	8e 81       	ldd	r24, Y+6	; 0x06
    3d9e:	86 8b       	std	Z+22, r24	; 0x16
		pxCoRoutine->uxIndex = uxIndex;
    3da0:	e9 81       	ldd	r30, Y+1	; 0x01
    3da2:	fa 81       	ldd	r31, Y+2	; 0x02
    3da4:	8f 81       	ldd	r24, Y+7	; 0x07
    3da6:	87 8b       	std	Z+23, r24	; 0x17
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
    3da8:	e9 81       	ldd	r30, Y+1	; 0x01
    3daa:	fa 81       	ldd	r31, Y+2	; 0x02
    3dac:	8c 81       	ldd	r24, Y+4	; 0x04
    3dae:	9d 81       	ldd	r25, Y+5	; 0x05
    3db0:	91 83       	std	Z+1, r25	; 0x01
    3db2:	80 83       	st	Z, r24

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
    3db4:	89 81       	ldd	r24, Y+1	; 0x01
    3db6:	9a 81       	ldd	r25, Y+2	; 0x02
    3db8:	02 96       	adiw	r24, 0x02	; 2
    3dba:	0e 94 0a 22 	call	0x4414	; 0x4414 <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
    3dbe:	89 81       	ldd	r24, Y+1	; 0x01
    3dc0:	9a 81       	ldd	r25, Y+2	; 0x02
    3dc2:	0c 96       	adiw	r24, 0x0c	; 12
    3dc4:	0e 94 0a 22 	call	0x4414	; 0x4414 <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the xListItem.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
    3dc8:	e9 81       	ldd	r30, Y+1	; 0x01
    3dca:	fa 81       	ldd	r31, Y+2	; 0x02
    3dcc:	89 81       	ldd	r24, Y+1	; 0x01
    3dce:	9a 81       	ldd	r25, Y+2	; 0x02
    3dd0:	91 87       	std	Z+9, r25	; 0x09
    3dd2:	80 87       	std	Z+8, r24	; 0x08
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
    3dd4:	e9 81       	ldd	r30, Y+1	; 0x01
    3dd6:	fa 81       	ldd	r31, Y+2	; 0x02
    3dd8:	89 81       	ldd	r24, Y+1	; 0x01
    3dda:	9a 81       	ldd	r25, Y+2	; 0x02
    3ddc:	93 8b       	std	Z+19, r25	; 0x13
    3dde:	82 8b       	std	Z+18, r24	; 0x12
	
		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
    3de0:	8e 81       	ldd	r24, Y+6	; 0x06
    3de2:	28 2f       	mov	r18, r24
    3de4:	30 e0       	ldi	r19, 0x00	; 0
    3de6:	8a e0       	ldi	r24, 0x0A	; 10
    3de8:	90 e0       	ldi	r25, 0x00	; 0
    3dea:	82 1b       	sub	r24, r18
    3dec:	93 0b       	sbc	r25, r19
    3dee:	e9 81       	ldd	r30, Y+1	; 0x01
    3df0:	fa 81       	ldd	r31, Y+2	; 0x02
    3df2:	95 87       	std	Z+13, r25	; 0x0d
    3df4:	84 87       	std	Z+12, r24	; 0x0c
		
		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
    3df6:	e9 81       	ldd	r30, Y+1	; 0x01
    3df8:	fa 81       	ldd	r31, Y+2	; 0x02
    3dfa:	96 89       	ldd	r25, Z+22	; 0x16
    3dfc:	80 91 a0 00 	lds	r24, 0x00A0
    3e00:	89 17       	cp	r24, r25
    3e02:	28 f4       	brcc	.+10     	; 0x3e0e <xCoRoutineCreate+0xd6>
    3e04:	e9 81       	ldd	r30, Y+1	; 0x01
    3e06:	fa 81       	ldd	r31, Y+2	; 0x02
    3e08:	86 89       	ldd	r24, Z+22	; 0x16
    3e0a:	80 93 a0 00 	sts	0x00A0, r24
    3e0e:	e9 81       	ldd	r30, Y+1	; 0x01
    3e10:	fa 81       	ldd	r31, Y+2	; 0x02
    3e12:	86 89       	ldd	r24, Z+22	; 0x16
    3e14:	28 2f       	mov	r18, r24
    3e16:	30 e0       	ldi	r19, 0x00	; 0
    3e18:	c9 01       	movw	r24, r18
    3e1a:	88 0f       	add	r24, r24
    3e1c:	99 1f       	adc	r25, r25
    3e1e:	88 0f       	add	r24, r24
    3e20:	99 1f       	adc	r25, r25
    3e22:	88 0f       	add	r24, r24
    3e24:	99 1f       	adc	r25, r25
    3e26:	82 0f       	add	r24, r18
    3e28:	93 1f       	adc	r25, r19
    3e2a:	ac 01       	movw	r20, r24
    3e2c:	49 55       	subi	r20, 0x59	; 89
    3e2e:	5f 4f       	sbci	r21, 0xFF	; 255
    3e30:	89 81       	ldd	r24, Y+1	; 0x01
    3e32:	9a 81       	ldd	r25, Y+2	; 0x02
    3e34:	9c 01       	movw	r18, r24
    3e36:	2e 5f       	subi	r18, 0xFE	; 254
    3e38:	3f 4f       	sbci	r19, 0xFF	; 255
    3e3a:	ca 01       	movw	r24, r20
    3e3c:	b9 01       	movw	r22, r18
    3e3e:	0e 94 1a 22 	call	0x4434	; 0x4434 <vListInsertEnd>

		xReturn = pdPASS;
    3e42:	81 e0       	ldi	r24, 0x01	; 1
    3e44:	8b 83       	std	Y+3, r24	; 0x03
    3e46:	02 c0       	rjmp	.+4      	; 0x3e4c <xCoRoutineCreate+0x114>
	}
	else
	{		
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    3e48:	8f ef       	ldi	r24, 0xFF	; 255
    3e4a:	8b 83       	std	Y+3, r24	; 0x03
	}
	
	return xReturn;	
    3e4c:	8b 81       	ldd	r24, Y+3	; 0x03
}
    3e4e:	27 96       	adiw	r28, 0x07	; 7
    3e50:	0f b6       	in	r0, 0x3f	; 63
    3e52:	f8 94       	cli
    3e54:	de bf       	out	0x3e, r29	; 62
    3e56:	0f be       	out	0x3f, r0	; 63
    3e58:	cd bf       	out	0x3d, r28	; 61
    3e5a:	cf 91       	pop	r28
    3e5c:	df 91       	pop	r29
    3e5e:	08 95       	ret

00003e60 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( portTickType xTicksToDelay, xList *pxEventList )
{
    3e60:	df 93       	push	r29
    3e62:	cf 93       	push	r28
    3e64:	00 d0       	rcall	.+0      	; 0x3e66 <vCoRoutineAddToDelayedList+0x6>
    3e66:	00 d0       	rcall	.+0      	; 0x3e68 <vCoRoutineAddToDelayedList+0x8>
    3e68:	00 d0       	rcall	.+0      	; 0x3e6a <vCoRoutineAddToDelayedList+0xa>
    3e6a:	cd b7       	in	r28, 0x3d	; 61
    3e6c:	de b7       	in	r29, 0x3e	; 62
    3e6e:	9c 83       	std	Y+4, r25	; 0x04
    3e70:	8b 83       	std	Y+3, r24	; 0x03
    3e72:	7e 83       	std	Y+6, r23	; 0x06
    3e74:	6d 83       	std	Y+5, r22	; 0x05
portTickType xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
    3e76:	20 91 a1 00 	lds	r18, 0x00A1
    3e7a:	30 91 a2 00 	lds	r19, 0x00A2
    3e7e:	8b 81       	ldd	r24, Y+3	; 0x03
    3e80:	9c 81       	ldd	r25, Y+4	; 0x04
    3e82:	82 0f       	add	r24, r18
    3e84:	93 1f       	adc	r25, r19
    3e86:	9a 83       	std	Y+2, r25	; 0x02
    3e88:	89 83       	std	Y+1, r24	; 0x01

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	vListRemove( ( xListItem * ) &( pxCurrentCoRoutine->xGenericListItem ) );
    3e8a:	80 91 9e 00 	lds	r24, 0x009E
    3e8e:	90 91 9f 00 	lds	r25, 0x009F
    3e92:	02 96       	adiw	r24, 0x02	; 2
    3e94:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
    3e98:	e0 91 9e 00 	lds	r30, 0x009E
    3e9c:	f0 91 9f 00 	lds	r31, 0x009F
    3ea0:	89 81       	ldd	r24, Y+1	; 0x01
    3ea2:	9a 81       	ldd	r25, Y+2	; 0x02
    3ea4:	93 83       	std	Z+3, r25	; 0x03
    3ea6:	82 83       	std	Z+2, r24	; 0x02

	if( xTimeToWake < xCoRoutineTickCount )
    3ea8:	20 91 a1 00 	lds	r18, 0x00A1
    3eac:	30 91 a2 00 	lds	r19, 0x00A2
    3eb0:	89 81       	ldd	r24, Y+1	; 0x01
    3eb2:	9a 81       	ldd	r25, Y+2	; 0x02
    3eb4:	82 17       	cp	r24, r18
    3eb6:	93 07       	cpc	r25, r19
    3eb8:	70 f4       	brcc	.+28     	; 0x3ed6 <vCoRoutineAddToDelayedList+0x76>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedCoRoutineList, ( xListItem * ) &( pxCurrentCoRoutine->xGenericListItem ) );
    3eba:	80 91 cd 00 	lds	r24, 0x00CD
    3ebe:	90 91 ce 00 	lds	r25, 0x00CE
    3ec2:	20 91 9e 00 	lds	r18, 0x009E
    3ec6:	30 91 9f 00 	lds	r19, 0x009F
    3eca:	2e 5f       	subi	r18, 0xFE	; 254
    3ecc:	3f 4f       	sbci	r19, 0xFF	; 255
    3ece:	b9 01       	movw	r22, r18
    3ed0:	0e 94 66 22 	call	0x44cc	; 0x44cc <vListInsert>
    3ed4:	0d c0       	rjmp	.+26     	; 0x3ef0 <vCoRoutineAddToDelayedList+0x90>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( xList * ) pxDelayedCoRoutineList, ( xListItem * ) &( pxCurrentCoRoutine->xGenericListItem ) );
    3ed6:	80 91 cb 00 	lds	r24, 0x00CB
    3eda:	90 91 cc 00 	lds	r25, 0x00CC
    3ede:	20 91 9e 00 	lds	r18, 0x009E
    3ee2:	30 91 9f 00 	lds	r19, 0x009F
    3ee6:	2e 5f       	subi	r18, 0xFE	; 254
    3ee8:	3f 4f       	sbci	r19, 0xFF	; 255
    3eea:	b9 01       	movw	r22, r18
    3eec:	0e 94 66 22 	call	0x44cc	; 0x44cc <vListInsert>
	}

	if( pxEventList )
    3ef0:	8d 81       	ldd	r24, Y+5	; 0x05
    3ef2:	9e 81       	ldd	r25, Y+6	; 0x06
    3ef4:	00 97       	sbiw	r24, 0x00	; 0
    3ef6:	61 f0       	breq	.+24     	; 0x3f10 <vCoRoutineAddToDelayedList+0xb0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
    3ef8:	80 91 9e 00 	lds	r24, 0x009E
    3efc:	90 91 9f 00 	lds	r25, 0x009F
    3f00:	9c 01       	movw	r18, r24
    3f02:	24 5f       	subi	r18, 0xF4	; 244
    3f04:	3f 4f       	sbci	r19, 0xFF	; 255
    3f06:	8d 81       	ldd	r24, Y+5	; 0x05
    3f08:	9e 81       	ldd	r25, Y+6	; 0x06
    3f0a:	b9 01       	movw	r22, r18
    3f0c:	0e 94 66 22 	call	0x44cc	; 0x44cc <vListInsert>
	}
}
    3f10:	26 96       	adiw	r28, 0x06	; 6
    3f12:	0f b6       	in	r0, 0x3f	; 63
    3f14:	f8 94       	cli
    3f16:	de bf       	out	0x3e, r29	; 62
    3f18:	0f be       	out	0x3f, r0	; 63
    3f1a:	cd bf       	out	0x3d, r28	; 61
    3f1c:	cf 91       	pop	r28
    3f1e:	df 91       	pop	r29
    3f20:	08 95       	ret

00003f22 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
    3f22:	df 93       	push	r29
    3f24:	cf 93       	push	r28
    3f26:	00 d0       	rcall	.+0      	; 0x3f28 <prvCheckPendingReadyList+0x6>
    3f28:	cd b7       	in	r28, 0x3d	; 61
    3f2a:	de b7       	in	r29, 0x3e	; 62
    3f2c:	3a c0       	rjmp	.+116    	; 0x3fa2 <prvCheckPendingReadyList+0x80>
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
	{
		corCRCB *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
    3f2e:	f8 94       	cli
		{	
			pxUnblockedCRCB = ( corCRCB * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );			
    3f30:	e0 91 d4 00 	lds	r30, 0x00D4
    3f34:	f0 91 d5 00 	lds	r31, 0x00D5
    3f38:	86 81       	ldd	r24, Z+6	; 0x06
    3f3a:	97 81       	ldd	r25, Z+7	; 0x07
    3f3c:	9a 83       	std	Y+2, r25	; 0x02
    3f3e:	89 83       	std	Y+1, r24	; 0x01
			vListRemove( &( pxUnblockedCRCB->xEventListItem ) );
    3f40:	89 81       	ldd	r24, Y+1	; 0x01
    3f42:	9a 81       	ldd	r25, Y+2	; 0x02
    3f44:	0c 96       	adiw	r24, 0x0c	; 12
    3f46:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
		}
		portENABLE_INTERRUPTS();
    3f4a:	78 94       	sei

		vListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
    3f4c:	89 81       	ldd	r24, Y+1	; 0x01
    3f4e:	9a 81       	ldd	r25, Y+2	; 0x02
    3f50:	02 96       	adiw	r24, 0x02	; 2
    3f52:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );	
    3f56:	e9 81       	ldd	r30, Y+1	; 0x01
    3f58:	fa 81       	ldd	r31, Y+2	; 0x02
    3f5a:	96 89       	ldd	r25, Z+22	; 0x16
    3f5c:	80 91 a0 00 	lds	r24, 0x00A0
    3f60:	89 17       	cp	r24, r25
    3f62:	28 f4       	brcc	.+10     	; 0x3f6e <prvCheckPendingReadyList+0x4c>
    3f64:	e9 81       	ldd	r30, Y+1	; 0x01
    3f66:	fa 81       	ldd	r31, Y+2	; 0x02
    3f68:	86 89       	ldd	r24, Z+22	; 0x16
    3f6a:	80 93 a0 00 	sts	0x00A0, r24
    3f6e:	e9 81       	ldd	r30, Y+1	; 0x01
    3f70:	fa 81       	ldd	r31, Y+2	; 0x02
    3f72:	86 89       	ldd	r24, Z+22	; 0x16
    3f74:	28 2f       	mov	r18, r24
    3f76:	30 e0       	ldi	r19, 0x00	; 0
    3f78:	c9 01       	movw	r24, r18
    3f7a:	88 0f       	add	r24, r24
    3f7c:	99 1f       	adc	r25, r25
    3f7e:	88 0f       	add	r24, r24
    3f80:	99 1f       	adc	r25, r25
    3f82:	88 0f       	add	r24, r24
    3f84:	99 1f       	adc	r25, r25
    3f86:	82 0f       	add	r24, r18
    3f88:	93 1f       	adc	r25, r19
    3f8a:	ac 01       	movw	r20, r24
    3f8c:	49 55       	subi	r20, 0x59	; 89
    3f8e:	5f 4f       	sbci	r21, 0xFF	; 255
    3f90:	89 81       	ldd	r24, Y+1	; 0x01
    3f92:	9a 81       	ldd	r25, Y+2	; 0x02
    3f94:	9c 01       	movw	r18, r24
    3f96:	2e 5f       	subi	r18, 0xFE	; 254
    3f98:	3f 4f       	sbci	r19, 0xFF	; 255
    3f9a:	ca 01       	movw	r24, r20
    3f9c:	b9 01       	movw	r22, r18
    3f9e:	0e 94 1a 22 	call	0x4434	; 0x4434 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
    3fa2:	80 91 cf 00 	lds	r24, 0x00CF
    3fa6:	88 23       	and	r24, r24
    3fa8:	09 f0       	breq	.+2      	; 0x3fac <prvCheckPendingReadyList+0x8a>
    3faa:	c1 cf       	rjmp	.-126    	; 0x3f2e <prvCheckPendingReadyList+0xc>
		portENABLE_INTERRUPTS();

		vListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );	
	}
}
    3fac:	0f 90       	pop	r0
    3fae:	0f 90       	pop	r0
    3fb0:	cf 91       	pop	r28
    3fb2:	df 91       	pop	r29
    3fb4:	08 95       	ret

00003fb6 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
    3fb6:	df 93       	push	r29
    3fb8:	cf 93       	push	r28
    3fba:	00 d0       	rcall	.+0      	; 0x3fbc <prvCheckDelayedList+0x6>
    3fbc:	00 d0       	rcall	.+0      	; 0x3fbe <prvCheckDelayedList+0x8>
    3fbe:	cd b7       	in	r28, 0x3d	; 61
    3fc0:	de b7       	in	r29, 0x3e	; 62
corCRCB *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
    3fc2:	0e 94 d8 2d 	call	0x5bb0	; 0x5bb0 <xTaskGetTickCount>
    3fc6:	20 91 a3 00 	lds	r18, 0x00A3
    3fca:	30 91 a4 00 	lds	r19, 0x00A4
    3fce:	82 1b       	sub	r24, r18
    3fd0:	93 0b       	sbc	r25, r19
    3fd2:	90 93 a6 00 	sts	0x00A6, r25
    3fd6:	80 93 a5 00 	sts	0x00A5, r24
    3fda:	85 c0       	rjmp	.+266    	; 0x40e6 <prvCheckDelayedList+0x130>
	while( xPassedTicks )
	{
		xCoRoutineTickCount++;
    3fdc:	80 91 a1 00 	lds	r24, 0x00A1
    3fe0:	90 91 a2 00 	lds	r25, 0x00A2
    3fe4:	01 96       	adiw	r24, 0x01	; 1
    3fe6:	90 93 a2 00 	sts	0x00A2, r25
    3fea:	80 93 a1 00 	sts	0x00A1, r24
		xPassedTicks--;
    3fee:	80 91 a5 00 	lds	r24, 0x00A5
    3ff2:	90 91 a6 00 	lds	r25, 0x00A6
    3ff6:	01 97       	sbiw	r24, 0x01	; 1
    3ff8:	90 93 a6 00 	sts	0x00A6, r25
    3ffc:	80 93 a5 00 	sts	0x00A5, r24

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
    4000:	80 91 a1 00 	lds	r24, 0x00A1
    4004:	90 91 a2 00 	lds	r25, 0x00A2
    4008:	00 97       	sbiw	r24, 0x00	; 0
    400a:	09 f0       	breq	.+2      	; 0x400e <prvCheckDelayedList+0x58>
    400c:	64 c0       	rjmp	.+200    	; 0x40d6 <prvCheckDelayedList+0x120>
		{
			xList * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
    400e:	80 91 cb 00 	lds	r24, 0x00CB
    4012:	90 91 cc 00 	lds	r25, 0x00CC
    4016:	9a 83       	std	Y+2, r25	; 0x02
    4018:	89 83       	std	Y+1, r24	; 0x01
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
    401a:	80 91 cd 00 	lds	r24, 0x00CD
    401e:	90 91 ce 00 	lds	r25, 0x00CE
    4022:	90 93 cc 00 	sts	0x00CC, r25
    4026:	80 93 cb 00 	sts	0x00CB, r24
			pxOverflowDelayedCoRoutineList = pxTemp;
    402a:	89 81       	ldd	r24, Y+1	; 0x01
    402c:	9a 81       	ldd	r25, Y+2	; 0x02
    402e:	90 93 ce 00 	sts	0x00CE, r25
    4032:	80 93 cd 00 	sts	0x00CD, r24
    4036:	4f c0       	rjmp	.+158    	; 0x40d6 <prvCheckDelayedList+0x120>
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
		{
			pxCRCB = ( corCRCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
    4038:	e0 91 cb 00 	lds	r30, 0x00CB
    403c:	f0 91 cc 00 	lds	r31, 0x00CC
    4040:	05 80       	ldd	r0, Z+5	; 0x05
    4042:	f6 81       	ldd	r31, Z+6	; 0x06
    4044:	e0 2d       	mov	r30, r0
    4046:	86 81       	ldd	r24, Z+6	; 0x06
    4048:	97 81       	ldd	r25, Z+7	; 0x07
    404a:	9c 83       	std	Y+4, r25	; 0x04
    404c:	8b 83       	std	Y+3, r24	; 0x03

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )				
    404e:	eb 81       	ldd	r30, Y+3	; 0x03
    4050:	fc 81       	ldd	r31, Y+4	; 0x04
    4052:	22 81       	ldd	r18, Z+2	; 0x02
    4054:	33 81       	ldd	r19, Z+3	; 0x03
    4056:	80 91 a1 00 	lds	r24, 0x00A1
    405a:	90 91 a2 00 	lds	r25, 0x00A2
    405e:	82 17       	cp	r24, r18
    4060:	93 07       	cpc	r25, r19
    4062:	08 f4       	brcc	.+2      	; 0x4066 <prvCheckDelayedList+0xb0>
    4064:	40 c0       	rjmp	.+128    	; 0x40e6 <prvCheckDelayedList+0x130>
			{			
				/* Timeout not yet expired. */																			
				break;																				
			}																						

			portDISABLE_INTERRUPTS();
    4066:	f8 94       	cli
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				vListRemove( &( pxCRCB->xGenericListItem ) );											
    4068:	8b 81       	ldd	r24, Y+3	; 0x03
    406a:	9c 81       	ldd	r25, Y+4	; 0x04
    406c:	02 96       	adiw	r24, 0x02	; 2
    406e:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>

				/* Is the co-routine waiting on an event also? */												
				if( pxCRCB->xEventListItem.pvContainer )													
    4072:	eb 81       	ldd	r30, Y+3	; 0x03
    4074:	fc 81       	ldd	r31, Y+4	; 0x04
    4076:	84 89       	ldd	r24, Z+20	; 0x14
    4078:	95 89       	ldd	r25, Z+21	; 0x15
    407a:	00 97       	sbiw	r24, 0x00	; 0
    407c:	29 f0       	breq	.+10     	; 0x4088 <prvCheckDelayedList+0xd2>
				{															
					vListRemove( &( pxCRCB->xEventListItem ) );											
    407e:	8b 81       	ldd	r24, Y+3	; 0x03
    4080:	9c 81       	ldd	r25, Y+4	; 0x04
    4082:	0c 96       	adiw	r24, 0x0c	; 12
    4084:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
				}
			}
			portENABLE_INTERRUPTS();
    4088:	78 94       	sei

			prvAddCoRoutineToReadyQueue( pxCRCB );													
    408a:	eb 81       	ldd	r30, Y+3	; 0x03
    408c:	fc 81       	ldd	r31, Y+4	; 0x04
    408e:	96 89       	ldd	r25, Z+22	; 0x16
    4090:	80 91 a0 00 	lds	r24, 0x00A0
    4094:	89 17       	cp	r24, r25
    4096:	28 f4       	brcc	.+10     	; 0x40a2 <prvCheckDelayedList+0xec>
    4098:	eb 81       	ldd	r30, Y+3	; 0x03
    409a:	fc 81       	ldd	r31, Y+4	; 0x04
    409c:	86 89       	ldd	r24, Z+22	; 0x16
    409e:	80 93 a0 00 	sts	0x00A0, r24
    40a2:	eb 81       	ldd	r30, Y+3	; 0x03
    40a4:	fc 81       	ldd	r31, Y+4	; 0x04
    40a6:	86 89       	ldd	r24, Z+22	; 0x16
    40a8:	28 2f       	mov	r18, r24
    40aa:	30 e0       	ldi	r19, 0x00	; 0
    40ac:	c9 01       	movw	r24, r18
    40ae:	88 0f       	add	r24, r24
    40b0:	99 1f       	adc	r25, r25
    40b2:	88 0f       	add	r24, r24
    40b4:	99 1f       	adc	r25, r25
    40b6:	88 0f       	add	r24, r24
    40b8:	99 1f       	adc	r25, r25
    40ba:	82 0f       	add	r24, r18
    40bc:	93 1f       	adc	r25, r19
    40be:	ac 01       	movw	r20, r24
    40c0:	49 55       	subi	r20, 0x59	; 89
    40c2:	5f 4f       	sbci	r21, 0xFF	; 255
    40c4:	8b 81       	ldd	r24, Y+3	; 0x03
    40c6:	9c 81       	ldd	r25, Y+4	; 0x04
    40c8:	9c 01       	movw	r18, r24
    40ca:	2e 5f       	subi	r18, 0xFE	; 254
    40cc:	3f 4f       	sbci	r19, 0xFF	; 255
    40ce:	ca 01       	movw	r24, r20
    40d0:	b9 01       	movw	r22, r18
    40d2:	0e 94 1a 22 	call	0x4434	; 0x4434 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
    40d6:	e0 91 cb 00 	lds	r30, 0x00CB
    40da:	f0 91 cc 00 	lds	r31, 0x00CC
    40de:	80 81       	ld	r24, Z
    40e0:	88 23       	and	r24, r24
    40e2:	09 f0       	breq	.+2      	; 0x40e6 <prvCheckDelayedList+0x130>
    40e4:	a9 cf       	rjmp	.-174    	; 0x4038 <prvCheckDelayedList+0x82>
static void prvCheckDelayedList( void )
{
corCRCB *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
    40e6:	80 91 a5 00 	lds	r24, 0x00A5
    40ea:	90 91 a6 00 	lds	r25, 0x00A6
    40ee:	00 97       	sbiw	r24, 0x00	; 0
    40f0:	09 f0       	breq	.+2      	; 0x40f4 <prvCheckDelayedList+0x13e>
    40f2:	74 cf       	rjmp	.-280    	; 0x3fdc <prvCheckDelayedList+0x26>

			prvAddCoRoutineToReadyQueue( pxCRCB );													
		}																									
	}

	xLastTickCount = xCoRoutineTickCount;
    40f4:	80 91 a1 00 	lds	r24, 0x00A1
    40f8:	90 91 a2 00 	lds	r25, 0x00A2
    40fc:	90 93 a4 00 	sts	0x00A4, r25
    4100:	80 93 a3 00 	sts	0x00A3, r24
}
    4104:	0f 90       	pop	r0
    4106:	0f 90       	pop	r0
    4108:	0f 90       	pop	r0
    410a:	0f 90       	pop	r0
    410c:	cf 91       	pop	r28
    410e:	df 91       	pop	r29
    4110:	08 95       	ret

00004112 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
    4112:	df 93       	push	r29
    4114:	cf 93       	push	r28
    4116:	00 d0       	rcall	.+0      	; 0x4118 <vCoRoutineSchedule+0x6>
    4118:	cd b7       	in	r28, 0x3d	; 61
    411a:	de b7       	in	r29, 0x3e	; 62
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
    411c:	0e 94 91 1f 	call	0x3f22	; 0x3f22 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
    4120:	0e 94 db 1f 	call	0x3fb6	; 0x3fb6 <prvCheckDelayedList>
    4124:	0a c0       	rjmp	.+20     	; 0x413a <vCoRoutineSchedule+0x28>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
    4126:	80 91 a0 00 	lds	r24, 0x00A0
    412a:	88 23       	and	r24, r24
    412c:	09 f4       	brne	.+2      	; 0x4130 <vCoRoutineSchedule+0x1e>
    412e:	66 c0       	rjmp	.+204    	; 0x41fc <vCoRoutineSchedule+0xea>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
    4130:	80 91 a0 00 	lds	r24, 0x00A0
    4134:	81 50       	subi	r24, 0x01	; 1
    4136:	80 93 a0 00 	sts	0x00A0, r24

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
    413a:	80 91 a0 00 	lds	r24, 0x00A0
    413e:	28 2f       	mov	r18, r24
    4140:	30 e0       	ldi	r19, 0x00	; 0
    4142:	c9 01       	movw	r24, r18
    4144:	88 0f       	add	r24, r24
    4146:	99 1f       	adc	r25, r25
    4148:	88 0f       	add	r24, r24
    414a:	99 1f       	adc	r25, r25
    414c:	88 0f       	add	r24, r24
    414e:	99 1f       	adc	r25, r25
    4150:	82 0f       	add	r24, r18
    4152:	93 1f       	adc	r25, r19
    4154:	fc 01       	movw	r30, r24
    4156:	e9 55       	subi	r30, 0x59	; 89
    4158:	ff 4f       	sbci	r31, 0xFF	; 255
    415a:	80 81       	ld	r24, Z
    415c:	88 23       	and	r24, r24
    415e:	19 f3       	breq	.-58     	; 0x4126 <vCoRoutineSchedule+0x14>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
    4160:	80 91 a0 00 	lds	r24, 0x00A0
    4164:	28 2f       	mov	r18, r24
    4166:	30 e0       	ldi	r19, 0x00	; 0
    4168:	c9 01       	movw	r24, r18
    416a:	88 0f       	add	r24, r24
    416c:	99 1f       	adc	r25, r25
    416e:	88 0f       	add	r24, r24
    4170:	99 1f       	adc	r25, r25
    4172:	88 0f       	add	r24, r24
    4174:	99 1f       	adc	r25, r25
    4176:	82 0f       	add	r24, r18
    4178:	93 1f       	adc	r25, r19
    417a:	89 55       	subi	r24, 0x59	; 89
    417c:	9f 4f       	sbci	r25, 0xFF	; 255
    417e:	9a 83       	std	Y+2, r25	; 0x02
    4180:	89 83       	std	Y+1, r24	; 0x01
    4182:	e9 81       	ldd	r30, Y+1	; 0x01
    4184:	fa 81       	ldd	r31, Y+2	; 0x02
    4186:	01 80       	ldd	r0, Z+1	; 0x01
    4188:	f2 81       	ldd	r31, Z+2	; 0x02
    418a:	e0 2d       	mov	r30, r0
    418c:	82 81       	ldd	r24, Z+2	; 0x02
    418e:	93 81       	ldd	r25, Z+3	; 0x03
    4190:	e9 81       	ldd	r30, Y+1	; 0x01
    4192:	fa 81       	ldd	r31, Y+2	; 0x02
    4194:	92 83       	std	Z+2, r25	; 0x02
    4196:	81 83       	std	Z+1, r24	; 0x01
    4198:	e9 81       	ldd	r30, Y+1	; 0x01
    419a:	fa 81       	ldd	r31, Y+2	; 0x02
    419c:	21 81       	ldd	r18, Z+1	; 0x01
    419e:	32 81       	ldd	r19, Z+2	; 0x02
    41a0:	89 81       	ldd	r24, Y+1	; 0x01
    41a2:	9a 81       	ldd	r25, Y+2	; 0x02
    41a4:	03 96       	adiw	r24, 0x03	; 3
    41a6:	28 17       	cp	r18, r24
    41a8:	39 07       	cpc	r19, r25
    41aa:	59 f4       	brne	.+22     	; 0x41c2 <vCoRoutineSchedule+0xb0>
    41ac:	e9 81       	ldd	r30, Y+1	; 0x01
    41ae:	fa 81       	ldd	r31, Y+2	; 0x02
    41b0:	01 80       	ldd	r0, Z+1	; 0x01
    41b2:	f2 81       	ldd	r31, Z+2	; 0x02
    41b4:	e0 2d       	mov	r30, r0
    41b6:	82 81       	ldd	r24, Z+2	; 0x02
    41b8:	93 81       	ldd	r25, Z+3	; 0x03
    41ba:	e9 81       	ldd	r30, Y+1	; 0x01
    41bc:	fa 81       	ldd	r31, Y+2	; 0x02
    41be:	92 83       	std	Z+2, r25	; 0x02
    41c0:	81 83       	std	Z+1, r24	; 0x01
    41c2:	e9 81       	ldd	r30, Y+1	; 0x01
    41c4:	fa 81       	ldd	r31, Y+2	; 0x02
    41c6:	01 80       	ldd	r0, Z+1	; 0x01
    41c8:	f2 81       	ldd	r31, Z+2	; 0x02
    41ca:	e0 2d       	mov	r30, r0
    41cc:	86 81       	ldd	r24, Z+6	; 0x06
    41ce:	97 81       	ldd	r25, Z+7	; 0x07
    41d0:	90 93 9f 00 	sts	0x009F, r25
    41d4:	80 93 9e 00 	sts	0x009E, r24

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
    41d8:	e0 91 9e 00 	lds	r30, 0x009E
    41dc:	f0 91 9f 00 	lds	r31, 0x009F
    41e0:	40 81       	ld	r20, Z
    41e2:	51 81       	ldd	r21, Z+1	; 0x01
    41e4:	80 91 9e 00 	lds	r24, 0x009E
    41e8:	90 91 9f 00 	lds	r25, 0x009F
    41ec:	e0 91 9e 00 	lds	r30, 0x009E
    41f0:	f0 91 9f 00 	lds	r31, 0x009F
    41f4:	27 89       	ldd	r18, Z+23	; 0x17
    41f6:	62 2f       	mov	r22, r18
    41f8:	fa 01       	movw	r30, r20
    41fa:	09 95       	icall

	return;
}
    41fc:	0f 90       	pop	r0
    41fe:	0f 90       	pop	r0
    4200:	cf 91       	pop	r28
    4202:	df 91       	pop	r29
    4204:	08 95       	ret

00004206 <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
    4206:	df 93       	push	r29
    4208:	cf 93       	push	r28
    420a:	0f 92       	push	r0
    420c:	cd b7       	in	r28, 0x3d	; 61
    420e:	de b7       	in	r29, 0x3e	; 62
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
    4210:	19 82       	std	Y+1, r1	; 0x01
    4212:	13 c0       	rjmp	.+38     	; 0x423a <prvInitialiseCoRoutineLists+0x34>
	{
		vListInitialise( ( xList * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
    4214:	89 81       	ldd	r24, Y+1	; 0x01
    4216:	28 2f       	mov	r18, r24
    4218:	30 e0       	ldi	r19, 0x00	; 0
    421a:	c9 01       	movw	r24, r18
    421c:	88 0f       	add	r24, r24
    421e:	99 1f       	adc	r25, r25
    4220:	88 0f       	add	r24, r24
    4222:	99 1f       	adc	r25, r25
    4224:	88 0f       	add	r24, r24
    4226:	99 1f       	adc	r25, r25
    4228:	82 0f       	add	r24, r18
    422a:	93 1f       	adc	r25, r19
    422c:	89 55       	subi	r24, 0x59	; 89
    422e:	9f 4f       	sbci	r25, 0xFF	; 255
    4230:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
    4234:	89 81       	ldd	r24, Y+1	; 0x01
    4236:	8f 5f       	subi	r24, 0xFF	; 255
    4238:	89 83       	std	Y+1, r24	; 0x01
    423a:	89 81       	ldd	r24, Y+1	; 0x01
    423c:	82 30       	cpi	r24, 0x02	; 2
    423e:	50 f3       	brcs	.-44     	; 0x4214 <prvInitialiseCoRoutineLists+0xe>
	{
		vListInitialise( ( xList * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedCoRoutineList1 );
    4240:	89 eb       	ldi	r24, 0xB9	; 185
    4242:	90 e0       	ldi	r25, 0x00	; 0
    4244:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedCoRoutineList2 );
    4248:	82 ec       	ldi	r24, 0xC2	; 194
    424a:	90 e0       	ldi	r25, 0x00	; 0
    424c:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyCoRoutineList );
    4250:	8f ec       	ldi	r24, 0xCF	; 207
    4252:	90 e0       	ldi	r25, 0x00	; 0
    4254:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
    4258:	89 eb       	ldi	r24, 0xB9	; 185
    425a:	90 e0       	ldi	r25, 0x00	; 0
    425c:	90 93 cc 00 	sts	0x00CC, r25
    4260:	80 93 cb 00 	sts	0x00CB, r24
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
    4264:	82 ec       	ldi	r24, 0xC2	; 194
    4266:	90 e0       	ldi	r25, 0x00	; 0
    4268:	90 93 ce 00 	sts	0x00CE, r25
    426c:	80 93 cd 00 	sts	0x00CD, r24
}
    4270:	0f 90       	pop	r0
    4272:	cf 91       	pop	r28
    4274:	df 91       	pop	r29
    4276:	08 95       	ret

00004278 <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xCoRoutineRemoveFromEventList( const xList *pxEventList )
{
    4278:	df 93       	push	r29
    427a:	cf 93       	push	r28
    427c:	00 d0       	rcall	.+0      	; 0x427e <xCoRoutineRemoveFromEventList+0x6>
    427e:	00 d0       	rcall	.+0      	; 0x4280 <xCoRoutineRemoveFromEventList+0x8>
    4280:	0f 92       	push	r0
    4282:	cd b7       	in	r28, 0x3d	; 61
    4284:	de b7       	in	r29, 0x3e	; 62
    4286:	9d 83       	std	Y+5, r25	; 0x05
    4288:	8c 83       	std	Y+4, r24	; 0x04
signed portBASE_TYPE xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( corCRCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    428a:	ec 81       	ldd	r30, Y+4	; 0x04
    428c:	fd 81       	ldd	r31, Y+5	; 0x05
    428e:	05 80       	ldd	r0, Z+5	; 0x05
    4290:	f6 81       	ldd	r31, Z+6	; 0x06
    4292:	e0 2d       	mov	r30, r0
    4294:	86 81       	ldd	r24, Z+6	; 0x06
    4296:	97 81       	ldd	r25, Z+7	; 0x07
    4298:	9b 83       	std	Y+3, r25	; 0x03
    429a:	8a 83       	std	Y+2, r24	; 0x02
	vListRemove( &( pxUnblockedCRCB->xEventListItem ) );
    429c:	8a 81       	ldd	r24, Y+2	; 0x02
    429e:	9b 81       	ldd	r25, Y+3	; 0x03
    42a0:	0c 96       	adiw	r24, 0x0c	; 12
    42a2:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
	vListInsertEnd( ( xList * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
    42a6:	8a 81       	ldd	r24, Y+2	; 0x02
    42a8:	9b 81       	ldd	r25, Y+3	; 0x03
    42aa:	9c 01       	movw	r18, r24
    42ac:	24 5f       	subi	r18, 0xF4	; 244
    42ae:	3f 4f       	sbci	r19, 0xFF	; 255
    42b0:	8f ec       	ldi	r24, 0xCF	; 207
    42b2:	90 e0       	ldi	r25, 0x00	; 0
    42b4:	b9 01       	movw	r22, r18
    42b6:	0e 94 1a 22 	call	0x4434	; 0x4434 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
    42ba:	ea 81       	ldd	r30, Y+2	; 0x02
    42bc:	fb 81       	ldd	r31, Y+3	; 0x03
    42be:	96 89       	ldd	r25, Z+22	; 0x16
    42c0:	e0 91 9e 00 	lds	r30, 0x009E
    42c4:	f0 91 9f 00 	lds	r31, 0x009F
    42c8:	86 89       	ldd	r24, Z+22	; 0x16
    42ca:	98 17       	cp	r25, r24
    42cc:	18 f0       	brcs	.+6      	; 0x42d4 <xCoRoutineRemoveFromEventList+0x5c>
	{
		xReturn = pdTRUE;
    42ce:	81 e0       	ldi	r24, 0x01	; 1
    42d0:	89 83       	std	Y+1, r24	; 0x01
    42d2:	01 c0       	rjmp	.+2      	; 0x42d6 <xCoRoutineRemoveFromEventList+0x5e>
	}
	else
	{
		xReturn = pdFALSE;
    42d4:	19 82       	std	Y+1, r1	; 0x01
	}

	return xReturn;
    42d6:	89 81       	ldd	r24, Y+1	; 0x01
}
    42d8:	0f 90       	pop	r0
    42da:	0f 90       	pop	r0
    42dc:	0f 90       	pop	r0
    42de:	0f 90       	pop	r0
    42e0:	0f 90       	pop	r0
    42e2:	cf 91       	pop	r28
    42e4:	df 91       	pop	r29
    42e6:	08 95       	ret

000042e8 <pvPortMalloc>:

static size_t xNextFreeByte = ( size_t ) 0;
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    42e8:	df 93       	push	r29
    42ea:	cf 93       	push	r28
    42ec:	00 d0       	rcall	.+0      	; 0x42ee <pvPortMalloc+0x6>
    42ee:	00 d0       	rcall	.+0      	; 0x42f0 <pvPortMalloc+0x8>
    42f0:	cd b7       	in	r28, 0x3d	; 61
    42f2:	de b7       	in	r29, 0x3e	; 62
    42f4:	9c 83       	std	Y+4, r25	; 0x04
    42f6:	8b 83       	std	Y+3, r24	; 0x03
void *pvReturn = NULL; 
    42f8:	1a 82       	std	Y+2, r1	; 0x02
    42fa:	19 82       	std	Y+1, r1	; 0x01
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
		}
	#endif

	vTaskSuspendAll();
    42fc:	0e 94 42 2d 	call	0x5a84	; 0x5a84 <vTaskSuspendAll>
	{
		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configTOTAL_HEAP_SIZE ) &&
    4300:	80 91 d8 00 	lds	r24, 0x00D8
    4304:	90 91 d9 00 	lds	r25, 0x00D9
    4308:	2b 81       	ldd	r18, Y+3	; 0x03
    430a:	3c 81       	ldd	r19, Y+4	; 0x04
    430c:	82 0f       	add	r24, r18
    430e:	93 1f       	adc	r25, r19
    4310:	26 e0       	ldi	r18, 0x06	; 6
    4312:	80 34       	cpi	r24, 0x40	; 64
    4314:	92 07       	cpc	r25, r18
    4316:	18 f5       	brcc	.+70     	; 0x435e <pvPortMalloc+0x76>
    4318:	20 91 d8 00 	lds	r18, 0x00D8
    431c:	30 91 d9 00 	lds	r19, 0x00D9
    4320:	8b 81       	ldd	r24, Y+3	; 0x03
    4322:	9c 81       	ldd	r25, Y+4	; 0x04
    4324:	28 0f       	add	r18, r24
    4326:	39 1f       	adc	r19, r25
    4328:	80 91 d8 00 	lds	r24, 0x00D8
    432c:	90 91 d9 00 	lds	r25, 0x00D9
    4330:	82 17       	cp	r24, r18
    4332:	93 07       	cpc	r25, r19
    4334:	a0 f4       	brcc	.+40     	; 0x435e <pvPortMalloc+0x76>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = &( xHeap.ucHeap[ xNextFreeByte ] );
    4336:	80 91 d8 00 	lds	r24, 0x00D8
    433a:	90 91 d9 00 	lds	r25, 0x00D9
    433e:	86 52       	subi	r24, 0x26	; 38
    4340:	9f 4f       	sbci	r25, 0xFF	; 255
    4342:	9a 83       	std	Y+2, r25	; 0x02
    4344:	89 83       	std	Y+1, r24	; 0x01
			xNextFreeByte += xWantedSize;			
    4346:	20 91 d8 00 	lds	r18, 0x00D8
    434a:	30 91 d9 00 	lds	r19, 0x00D9
    434e:	8b 81       	ldd	r24, Y+3	; 0x03
    4350:	9c 81       	ldd	r25, Y+4	; 0x04
    4352:	82 0f       	add	r24, r18
    4354:	93 1f       	adc	r25, r19
    4356:	90 93 d9 00 	sts	0x00D9, r25
    435a:	80 93 d8 00 	sts	0x00D8, r24
		}	
	}
	xTaskResumeAll();
    435e:	0e 94 4e 2d 	call	0x5a9c	; 0x5a9c <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif	

	return pvReturn;
    4362:	89 81       	ldd	r24, Y+1	; 0x01
    4364:	9a 81       	ldd	r25, Y+2	; 0x02
}
    4366:	0f 90       	pop	r0
    4368:	0f 90       	pop	r0
    436a:	0f 90       	pop	r0
    436c:	0f 90       	pop	r0
    436e:	cf 91       	pop	r28
    4370:	df 91       	pop	r29
    4372:	08 95       	ret

00004374 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    4374:	df 93       	push	r29
    4376:	cf 93       	push	r28
    4378:	00 d0       	rcall	.+0      	; 0x437a <vPortFree+0x6>
    437a:	cd b7       	in	r28, 0x3d	; 61
    437c:	de b7       	in	r29, 0x3e	; 62
    437e:	9a 83       	std	Y+2, r25	; 0x02
    4380:	89 83       	std	Y+1, r24	; 0x01
	/* Memory cannot be freed using this scheme.  See heap_2.c and heap_3.c 
	for alternative implementations, and the memory management pages of 
	http://www.FreeRTOS.org for more information. */
	( void ) pv;
}
    4382:	0f 90       	pop	r0
    4384:	0f 90       	pop	r0
    4386:	cf 91       	pop	r28
    4388:	df 91       	pop	r29
    438a:	08 95       	ret

0000438c <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    438c:	df 93       	push	r29
    438e:	cf 93       	push	r28
    4390:	cd b7       	in	r28, 0x3d	; 61
    4392:	de b7       	in	r29, 0x3e	; 62
	/* Only required when static memory is not cleared. */
	xNextFreeByte = ( size_t ) 0;
    4394:	10 92 d9 00 	sts	0x00D9, r1
    4398:	10 92 d8 00 	sts	0x00D8, r1
}
    439c:	cf 91       	pop	r28
    439e:	df 91       	pop	r29
    43a0:	08 95       	ret

000043a2 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    43a2:	df 93       	push	r29
    43a4:	cf 93       	push	r28
    43a6:	cd b7       	in	r28, 0x3d	; 61
    43a8:	de b7       	in	r29, 0x3e	; 62
	return ( configTOTAL_HEAP_SIZE - xNextFreeByte );
    43aa:	20 91 d8 00 	lds	r18, 0x00D8
    43ae:	30 91 d9 00 	lds	r19, 0x00D9
    43b2:	80 e4       	ldi	r24, 0x40	; 64
    43b4:	96 e0       	ldi	r25, 0x06	; 6
    43b6:	82 1b       	sub	r24, r18
    43b8:	93 0b       	sbc	r25, r19
}
    43ba:	cf 91       	pop	r28
    43bc:	df 91       	pop	r29
    43be:	08 95       	ret

000043c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
    43c0:	df 93       	push	r29
    43c2:	cf 93       	push	r28
    43c4:	00 d0       	rcall	.+0      	; 0x43c6 <vListInitialise+0x6>
    43c6:	cd b7       	in	r28, 0x3d	; 61
    43c8:	de b7       	in	r29, 0x3e	; 62
    43ca:	9a 83       	std	Y+2, r25	; 0x02
    43cc:	89 83       	std	Y+1, r24	; 0x01
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
    43ce:	89 81       	ldd	r24, Y+1	; 0x01
    43d0:	9a 81       	ldd	r25, Y+2	; 0x02
    43d2:	03 96       	adiw	r24, 0x03	; 3
    43d4:	e9 81       	ldd	r30, Y+1	; 0x01
    43d6:	fa 81       	ldd	r31, Y+2	; 0x02
    43d8:	92 83       	std	Z+2, r25	; 0x02
    43da:	81 83       	std	Z+1, r24	; 0x01

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    43dc:	e9 81       	ldd	r30, Y+1	; 0x01
    43de:	fa 81       	ldd	r31, Y+2	; 0x02
    43e0:	8f ef       	ldi	r24, 0xFF	; 255
    43e2:	9f ef       	ldi	r25, 0xFF	; 255
    43e4:	94 83       	std	Z+4, r25	; 0x04
    43e6:	83 83       	std	Z+3, r24	; 0x03

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
    43e8:	89 81       	ldd	r24, Y+1	; 0x01
    43ea:	9a 81       	ldd	r25, Y+2	; 0x02
    43ec:	03 96       	adiw	r24, 0x03	; 3
    43ee:	e9 81       	ldd	r30, Y+1	; 0x01
    43f0:	fa 81       	ldd	r31, Y+2	; 0x02
    43f2:	96 83       	std	Z+6, r25	; 0x06
    43f4:	85 83       	std	Z+5, r24	; 0x05
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
    43f6:	89 81       	ldd	r24, Y+1	; 0x01
    43f8:	9a 81       	ldd	r25, Y+2	; 0x02
    43fa:	03 96       	adiw	r24, 0x03	; 3
    43fc:	e9 81       	ldd	r30, Y+1	; 0x01
    43fe:	fa 81       	ldd	r31, Y+2	; 0x02
    4400:	90 87       	std	Z+8, r25	; 0x08
    4402:	87 83       	std	Z+7, r24	; 0x07

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
    4404:	e9 81       	ldd	r30, Y+1	; 0x01
    4406:	fa 81       	ldd	r31, Y+2	; 0x02
    4408:	10 82       	st	Z, r1
}
    440a:	0f 90       	pop	r0
    440c:	0f 90       	pop	r0
    440e:	cf 91       	pop	r28
    4410:	df 91       	pop	r29
    4412:	08 95       	ret

00004414 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
    4414:	df 93       	push	r29
    4416:	cf 93       	push	r28
    4418:	00 d0       	rcall	.+0      	; 0x441a <vListInitialiseItem+0x6>
    441a:	cd b7       	in	r28, 0x3d	; 61
    441c:	de b7       	in	r29, 0x3e	; 62
    441e:	9a 83       	std	Y+2, r25	; 0x02
    4420:	89 83       	std	Y+1, r24	; 0x01
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    4422:	e9 81       	ldd	r30, Y+1	; 0x01
    4424:	fa 81       	ldd	r31, Y+2	; 0x02
    4426:	11 86       	std	Z+9, r1	; 0x09
    4428:	10 86       	std	Z+8, r1	; 0x08
}
    442a:	0f 90       	pop	r0
    442c:	0f 90       	pop	r0
    442e:	cf 91       	pop	r28
    4430:	df 91       	pop	r29
    4432:	08 95       	ret

00004434 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
    4434:	df 93       	push	r29
    4436:	cf 93       	push	r28
    4438:	00 d0       	rcall	.+0      	; 0x443a <vListInsertEnd+0x6>
    443a:	00 d0       	rcall	.+0      	; 0x443c <vListInsertEnd+0x8>
    443c:	00 d0       	rcall	.+0      	; 0x443e <vListInsertEnd+0xa>
    443e:	cd b7       	in	r28, 0x3d	; 61
    4440:	de b7       	in	r29, 0x3e	; 62
    4442:	9c 83       	std	Y+4, r25	; 0x04
    4444:	8b 83       	std	Y+3, r24	; 0x03
    4446:	7e 83       	std	Y+6, r23	; 0x06
    4448:	6d 83       	std	Y+5, r22	; 0x05

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
    444a:	eb 81       	ldd	r30, Y+3	; 0x03
    444c:	fc 81       	ldd	r31, Y+4	; 0x04
    444e:	81 81       	ldd	r24, Z+1	; 0x01
    4450:	92 81       	ldd	r25, Z+2	; 0x02
    4452:	9a 83       	std	Y+2, r25	; 0x02
    4454:	89 83       	std	Y+1, r24	; 0x01

	pxNewListItem->pxNext = pxIndex->pxNext;
    4456:	e9 81       	ldd	r30, Y+1	; 0x01
    4458:	fa 81       	ldd	r31, Y+2	; 0x02
    445a:	82 81       	ldd	r24, Z+2	; 0x02
    445c:	93 81       	ldd	r25, Z+3	; 0x03
    445e:	ed 81       	ldd	r30, Y+5	; 0x05
    4460:	fe 81       	ldd	r31, Y+6	; 0x06
    4462:	93 83       	std	Z+3, r25	; 0x03
    4464:	82 83       	std	Z+2, r24	; 0x02
	pxNewListItem->pxPrevious = pxList->pxIndex;
    4466:	eb 81       	ldd	r30, Y+3	; 0x03
    4468:	fc 81       	ldd	r31, Y+4	; 0x04
    446a:	81 81       	ldd	r24, Z+1	; 0x01
    446c:	92 81       	ldd	r25, Z+2	; 0x02
    446e:	ed 81       	ldd	r30, Y+5	; 0x05
    4470:	fe 81       	ldd	r31, Y+6	; 0x06
    4472:	95 83       	std	Z+5, r25	; 0x05
    4474:	84 83       	std	Z+4, r24	; 0x04
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
    4476:	e9 81       	ldd	r30, Y+1	; 0x01
    4478:	fa 81       	ldd	r31, Y+2	; 0x02
    447a:	02 80       	ldd	r0, Z+2	; 0x02
    447c:	f3 81       	ldd	r31, Z+3	; 0x03
    447e:	e0 2d       	mov	r30, r0
    4480:	8d 81       	ldd	r24, Y+5	; 0x05
    4482:	9e 81       	ldd	r25, Y+6	; 0x06
    4484:	95 83       	std	Z+5, r25	; 0x05
    4486:	84 83       	std	Z+4, r24	; 0x04
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
    4488:	8d 81       	ldd	r24, Y+5	; 0x05
    448a:	9e 81       	ldd	r25, Y+6	; 0x06
    448c:	e9 81       	ldd	r30, Y+1	; 0x01
    448e:	fa 81       	ldd	r31, Y+2	; 0x02
    4490:	93 83       	std	Z+3, r25	; 0x03
    4492:	82 83       	std	Z+2, r24	; 0x02
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
    4494:	8d 81       	ldd	r24, Y+5	; 0x05
    4496:	9e 81       	ldd	r25, Y+6	; 0x06
    4498:	eb 81       	ldd	r30, Y+3	; 0x03
    449a:	fc 81       	ldd	r31, Y+4	; 0x04
    449c:	92 83       	std	Z+2, r25	; 0x02
    449e:	81 83       	std	Z+1, r24	; 0x01

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    44a0:	ed 81       	ldd	r30, Y+5	; 0x05
    44a2:	fe 81       	ldd	r31, Y+6	; 0x06
    44a4:	8b 81       	ldd	r24, Y+3	; 0x03
    44a6:	9c 81       	ldd	r25, Y+4	; 0x04
    44a8:	91 87       	std	Z+9, r25	; 0x09
    44aa:	80 87       	std	Z+8, r24	; 0x08

	( pxList->uxNumberOfItems )++;
    44ac:	eb 81       	ldd	r30, Y+3	; 0x03
    44ae:	fc 81       	ldd	r31, Y+4	; 0x04
    44b0:	80 81       	ld	r24, Z
    44b2:	8f 5f       	subi	r24, 0xFF	; 255
    44b4:	eb 81       	ldd	r30, Y+3	; 0x03
    44b6:	fc 81       	ldd	r31, Y+4	; 0x04
    44b8:	80 83       	st	Z, r24
}
    44ba:	26 96       	adiw	r28, 0x06	; 6
    44bc:	0f b6       	in	r0, 0x3f	; 63
    44be:	f8 94       	cli
    44c0:	de bf       	out	0x3e, r29	; 62
    44c2:	0f be       	out	0x3f, r0	; 63
    44c4:	cd bf       	out	0x3d, r28	; 61
    44c6:	cf 91       	pop	r28
    44c8:	df 91       	pop	r29
    44ca:	08 95       	ret

000044cc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
    44cc:	df 93       	push	r29
    44ce:	cf 93       	push	r28
    44d0:	cd b7       	in	r28, 0x3d	; 61
    44d2:	de b7       	in	r29, 0x3e	; 62
    44d4:	28 97       	sbiw	r28, 0x08	; 8
    44d6:	0f b6       	in	r0, 0x3f	; 63
    44d8:	f8 94       	cli
    44da:	de bf       	out	0x3e, r29	; 62
    44dc:	0f be       	out	0x3f, r0	; 63
    44de:	cd bf       	out	0x3d, r28	; 61
    44e0:	9e 83       	std	Y+6, r25	; 0x06
    44e2:	8d 83       	std	Y+5, r24	; 0x05
    44e4:	78 87       	std	Y+8, r23	; 0x08
    44e6:	6f 83       	std	Y+7, r22	; 0x07
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
    44e8:	ef 81       	ldd	r30, Y+7	; 0x07
    44ea:	f8 85       	ldd	r31, Y+8	; 0x08
    44ec:	80 81       	ld	r24, Z
    44ee:	91 81       	ldd	r25, Z+1	; 0x01
    44f0:	9a 83       	std	Y+2, r25	; 0x02
    44f2:	89 83       	std	Y+1, r24	; 0x01
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    44f4:	89 81       	ldd	r24, Y+1	; 0x01
    44f6:	9a 81       	ldd	r25, Y+2	; 0x02
    44f8:	2f ef       	ldi	r18, 0xFF	; 255
    44fa:	8f 3f       	cpi	r24, 0xFF	; 255
    44fc:	92 07       	cpc	r25, r18
    44fe:	39 f4       	brne	.+14     	; 0x450e <vListInsert+0x42>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    4500:	ed 81       	ldd	r30, Y+5	; 0x05
    4502:	fe 81       	ldd	r31, Y+6	; 0x06
    4504:	87 81       	ldd	r24, Z+7	; 0x07
    4506:	90 85       	ldd	r25, Z+8	; 0x08
    4508:	9c 83       	std	Y+4, r25	; 0x04
    450a:	8b 83       	std	Y+3, r24	; 0x03
    450c:	18 c0       	rjmp	.+48     	; 0x453e <vListInsert+0x72>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/
		
		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
    450e:	8d 81       	ldd	r24, Y+5	; 0x05
    4510:	9e 81       	ldd	r25, Y+6	; 0x06
    4512:	03 96       	adiw	r24, 0x03	; 3
    4514:	9c 83       	std	Y+4, r25	; 0x04
    4516:	8b 83       	std	Y+3, r24	; 0x03
    4518:	06 c0       	rjmp	.+12     	; 0x4526 <vListInsert+0x5a>
    451a:	eb 81       	ldd	r30, Y+3	; 0x03
    451c:	fc 81       	ldd	r31, Y+4	; 0x04
    451e:	82 81       	ldd	r24, Z+2	; 0x02
    4520:	93 81       	ldd	r25, Z+3	; 0x03
    4522:	9c 83       	std	Y+4, r25	; 0x04
    4524:	8b 83       	std	Y+3, r24	; 0x03
    4526:	eb 81       	ldd	r30, Y+3	; 0x03
    4528:	fc 81       	ldd	r31, Y+4	; 0x04
    452a:	02 80       	ldd	r0, Z+2	; 0x02
    452c:	f3 81       	ldd	r31, Z+3	; 0x03
    452e:	e0 2d       	mov	r30, r0
    4530:	20 81       	ld	r18, Z
    4532:	31 81       	ldd	r19, Z+1	; 0x01
    4534:	89 81       	ldd	r24, Y+1	; 0x01
    4536:	9a 81       	ldd	r25, Y+2	; 0x02
    4538:	82 17       	cp	r24, r18
    453a:	93 07       	cpc	r25, r19
    453c:	70 f7       	brcc	.-36     	; 0x451a <vListInsert+0x4e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    453e:	eb 81       	ldd	r30, Y+3	; 0x03
    4540:	fc 81       	ldd	r31, Y+4	; 0x04
    4542:	82 81       	ldd	r24, Z+2	; 0x02
    4544:	93 81       	ldd	r25, Z+3	; 0x03
    4546:	ef 81       	ldd	r30, Y+7	; 0x07
    4548:	f8 85       	ldd	r31, Y+8	; 0x08
    454a:	93 83       	std	Z+3, r25	; 0x03
    454c:	82 83       	std	Z+2, r24	; 0x02
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
    454e:	ef 81       	ldd	r30, Y+7	; 0x07
    4550:	f8 85       	ldd	r31, Y+8	; 0x08
    4552:	02 80       	ldd	r0, Z+2	; 0x02
    4554:	f3 81       	ldd	r31, Z+3	; 0x03
    4556:	e0 2d       	mov	r30, r0
    4558:	8f 81       	ldd	r24, Y+7	; 0x07
    455a:	98 85       	ldd	r25, Y+8	; 0x08
    455c:	95 83       	std	Z+5, r25	; 0x05
    455e:	84 83       	std	Z+4, r24	; 0x04
	pxNewListItem->pxPrevious = pxIterator;
    4560:	ef 81       	ldd	r30, Y+7	; 0x07
    4562:	f8 85       	ldd	r31, Y+8	; 0x08
    4564:	8b 81       	ldd	r24, Y+3	; 0x03
    4566:	9c 81       	ldd	r25, Y+4	; 0x04
    4568:	95 83       	std	Z+5, r25	; 0x05
    456a:	84 83       	std	Z+4, r24	; 0x04
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
    456c:	8f 81       	ldd	r24, Y+7	; 0x07
    456e:	98 85       	ldd	r25, Y+8	; 0x08
    4570:	eb 81       	ldd	r30, Y+3	; 0x03
    4572:	fc 81       	ldd	r31, Y+4	; 0x04
    4574:	93 83       	std	Z+3, r25	; 0x03
    4576:	82 83       	std	Z+2, r24	; 0x02

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    4578:	ef 81       	ldd	r30, Y+7	; 0x07
    457a:	f8 85       	ldd	r31, Y+8	; 0x08
    457c:	8d 81       	ldd	r24, Y+5	; 0x05
    457e:	9e 81       	ldd	r25, Y+6	; 0x06
    4580:	91 87       	std	Z+9, r25	; 0x09
    4582:	80 87       	std	Z+8, r24	; 0x08

	( pxList->uxNumberOfItems )++;
    4584:	ed 81       	ldd	r30, Y+5	; 0x05
    4586:	fe 81       	ldd	r31, Y+6	; 0x06
    4588:	80 81       	ld	r24, Z
    458a:	8f 5f       	subi	r24, 0xFF	; 255
    458c:	ed 81       	ldd	r30, Y+5	; 0x05
    458e:	fe 81       	ldd	r31, Y+6	; 0x06
    4590:	80 83       	st	Z, r24
}
    4592:	28 96       	adiw	r28, 0x08	; 8
    4594:	0f b6       	in	r0, 0x3f	; 63
    4596:	f8 94       	cli
    4598:	de bf       	out	0x3e, r29	; 62
    459a:	0f be       	out	0x3f, r0	; 63
    459c:	cd bf       	out	0x3d, r28	; 61
    459e:	cf 91       	pop	r28
    45a0:	df 91       	pop	r29
    45a2:	08 95       	ret

000045a4 <vListRemove>:
/*-----------------------------------------------------------*/

void vListRemove( xListItem *pxItemToRemove )
{
    45a4:	df 93       	push	r29
    45a6:	cf 93       	push	r28
    45a8:	00 d0       	rcall	.+0      	; 0x45aa <vListRemove+0x6>
    45aa:	00 d0       	rcall	.+0      	; 0x45ac <vListRemove+0x8>
    45ac:	cd b7       	in	r28, 0x3d	; 61
    45ae:	de b7       	in	r29, 0x3e	; 62
    45b0:	9c 83       	std	Y+4, r25	; 0x04
    45b2:	8b 83       	std	Y+3, r24	; 0x03
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    45b4:	eb 81       	ldd	r30, Y+3	; 0x03
    45b6:	fc 81       	ldd	r31, Y+4	; 0x04
    45b8:	a2 81       	ldd	r26, Z+2	; 0x02
    45ba:	b3 81       	ldd	r27, Z+3	; 0x03
    45bc:	eb 81       	ldd	r30, Y+3	; 0x03
    45be:	fc 81       	ldd	r31, Y+4	; 0x04
    45c0:	84 81       	ldd	r24, Z+4	; 0x04
    45c2:	95 81       	ldd	r25, Z+5	; 0x05
    45c4:	15 96       	adiw	r26, 0x05	; 5
    45c6:	9c 93       	st	X, r25
    45c8:	8e 93       	st	-X, r24
    45ca:	14 97       	sbiw	r26, 0x04	; 4
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    45cc:	eb 81       	ldd	r30, Y+3	; 0x03
    45ce:	fc 81       	ldd	r31, Y+4	; 0x04
    45d0:	a4 81       	ldd	r26, Z+4	; 0x04
    45d2:	b5 81       	ldd	r27, Z+5	; 0x05
    45d4:	eb 81       	ldd	r30, Y+3	; 0x03
    45d6:	fc 81       	ldd	r31, Y+4	; 0x04
    45d8:	82 81       	ldd	r24, Z+2	; 0x02
    45da:	93 81       	ldd	r25, Z+3	; 0x03
    45dc:	13 96       	adiw	r26, 0x03	; 3
    45de:	9c 93       	st	X, r25
    45e0:	8e 93       	st	-X, r24
    45e2:	12 97       	sbiw	r26, 0x02	; 2
	
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
    45e4:	eb 81       	ldd	r30, Y+3	; 0x03
    45e6:	fc 81       	ldd	r31, Y+4	; 0x04
    45e8:	80 85       	ldd	r24, Z+8	; 0x08
    45ea:	91 85       	ldd	r25, Z+9	; 0x09
    45ec:	9a 83       	std	Y+2, r25	; 0x02
    45ee:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    45f0:	e9 81       	ldd	r30, Y+1	; 0x01
    45f2:	fa 81       	ldd	r31, Y+2	; 0x02
    45f4:	21 81       	ldd	r18, Z+1	; 0x01
    45f6:	32 81       	ldd	r19, Z+2	; 0x02
    45f8:	8b 81       	ldd	r24, Y+3	; 0x03
    45fa:	9c 81       	ldd	r25, Y+4	; 0x04
    45fc:	28 17       	cp	r18, r24
    45fe:	39 07       	cpc	r19, r25
    4600:	41 f4       	brne	.+16     	; 0x4612 <vListRemove+0x6e>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    4602:	eb 81       	ldd	r30, Y+3	; 0x03
    4604:	fc 81       	ldd	r31, Y+4	; 0x04
    4606:	84 81       	ldd	r24, Z+4	; 0x04
    4608:	95 81       	ldd	r25, Z+5	; 0x05
    460a:	e9 81       	ldd	r30, Y+1	; 0x01
    460c:	fa 81       	ldd	r31, Y+2	; 0x02
    460e:	92 83       	std	Z+2, r25	; 0x02
    4610:	81 83       	std	Z+1, r24	; 0x01
	}

	pxItemToRemove->pvContainer = NULL;
    4612:	eb 81       	ldd	r30, Y+3	; 0x03
    4614:	fc 81       	ldd	r31, Y+4	; 0x04
    4616:	11 86       	std	Z+9, r1	; 0x09
    4618:	10 86       	std	Z+8, r1	; 0x08
	( pxList->uxNumberOfItems )--;
    461a:	e9 81       	ldd	r30, Y+1	; 0x01
    461c:	fa 81       	ldd	r31, Y+2	; 0x02
    461e:	80 81       	ld	r24, Z
    4620:	81 50       	subi	r24, 0x01	; 1
    4622:	e9 81       	ldd	r30, Y+1	; 0x01
    4624:	fa 81       	ldd	r31, Y+2	; 0x02
    4626:	80 83       	st	Z, r24
}
    4628:	0f 90       	pop	r0
    462a:	0f 90       	pop	r0
    462c:	0f 90       	pop	r0
    462e:	0f 90       	pop	r0
    4630:	cf 91       	pop	r28
    4632:	df 91       	pop	r29
    4634:	08 95       	ret

00004636 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
    4636:	df 93       	push	r29
    4638:	cf 93       	push	r28
    463a:	cd b7       	in	r28, 0x3d	; 61
    463c:	de b7       	in	r29, 0x3e	; 62
    463e:	28 97       	sbiw	r28, 0x08	; 8
    4640:	0f b6       	in	r0, 0x3f	; 63
    4642:	f8 94       	cli
    4644:	de bf       	out	0x3e, r29	; 62
    4646:	0f be       	out	0x3f, r0	; 63
    4648:	cd bf       	out	0x3d, r28	; 61
    464a:	9c 83       	std	Y+4, r25	; 0x04
    464c:	8b 83       	std	Y+3, r24	; 0x03
    464e:	7e 83       	std	Y+6, r23	; 0x06
    4650:	6d 83       	std	Y+5, r22	; 0x05
    4652:	58 87       	std	Y+8, r21	; 0x08
    4654:	4f 83       	std	Y+7, r20	; 0x07
unsigned short usAddress;

	/* Place a few bytes of known values on the bottom of the stack. 
	This is just useful for debugging. */

	*pxTopOfStack = 0x11;
    4656:	eb 81       	ldd	r30, Y+3	; 0x03
    4658:	fc 81       	ldd	r31, Y+4	; 0x04
    465a:	81 e1       	ldi	r24, 0x11	; 17
    465c:	80 83       	st	Z, r24
	pxTopOfStack--;
    465e:	8b 81       	ldd	r24, Y+3	; 0x03
    4660:	9c 81       	ldd	r25, Y+4	; 0x04
    4662:	01 97       	sbiw	r24, 0x01	; 1
    4664:	9c 83       	std	Y+4, r25	; 0x04
    4666:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = 0x22;
    4668:	eb 81       	ldd	r30, Y+3	; 0x03
    466a:	fc 81       	ldd	r31, Y+4	; 0x04
    466c:	82 e2       	ldi	r24, 0x22	; 34
    466e:	80 83       	st	Z, r24
	pxTopOfStack--;
    4670:	8b 81       	ldd	r24, Y+3	; 0x03
    4672:	9c 81       	ldd	r25, Y+4	; 0x04
    4674:	01 97       	sbiw	r24, 0x01	; 1
    4676:	9c 83       	std	Y+4, r25	; 0x04
    4678:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = 0x33;
    467a:	eb 81       	ldd	r30, Y+3	; 0x03
    467c:	fc 81       	ldd	r31, Y+4	; 0x04
    467e:	83 e3       	ldi	r24, 0x33	; 51
    4680:	80 83       	st	Z, r24
	pxTopOfStack--;
    4682:	8b 81       	ldd	r24, Y+3	; 0x03
    4684:	9c 81       	ldd	r25, Y+4	; 0x04
    4686:	01 97       	sbiw	r24, 0x01	; 1
    4688:	9c 83       	std	Y+4, r25	; 0x04
    468a:	8b 83       	std	Y+3, r24	; 0x03

	/*lint -e950 -e611 -e923 Lint doesn't like this much - but nothing I can do about it. */

	/* The start of the task code will be popped off the stack last, so place
	it on first. */
	usAddress = ( unsigned short ) pxCode;
    468c:	8d 81       	ldd	r24, Y+5	; 0x05
    468e:	9e 81       	ldd	r25, Y+6	; 0x06
    4690:	9a 83       	std	Y+2, r25	; 0x02
    4692:	89 83       	std	Y+1, r24	; 0x01
	*pxTopOfStack = ( portSTACK_TYPE ) ( usAddress & ( unsigned short ) 0x00ff );
    4694:	89 81       	ldd	r24, Y+1	; 0x01
    4696:	eb 81       	ldd	r30, Y+3	; 0x03
    4698:	fc 81       	ldd	r31, Y+4	; 0x04
    469a:	80 83       	st	Z, r24
	pxTopOfStack--;
    469c:	8b 81       	ldd	r24, Y+3	; 0x03
    469e:	9c 81       	ldd	r25, Y+4	; 0x04
    46a0:	01 97       	sbiw	r24, 0x01	; 1
    46a2:	9c 83       	std	Y+4, r25	; 0x04
    46a4:	8b 83       	std	Y+3, r24	; 0x03

	usAddress >>= 8;
    46a6:	89 81       	ldd	r24, Y+1	; 0x01
    46a8:	9a 81       	ldd	r25, Y+2	; 0x02
    46aa:	89 2f       	mov	r24, r25
    46ac:	99 27       	eor	r25, r25
    46ae:	9a 83       	std	Y+2, r25	; 0x02
    46b0:	89 83       	std	Y+1, r24	; 0x01
	*pxTopOfStack = ( portSTACK_TYPE ) ( usAddress & ( unsigned short ) 0x00ff );
    46b2:	89 81       	ldd	r24, Y+1	; 0x01
    46b4:	eb 81       	ldd	r30, Y+3	; 0x03
    46b6:	fc 81       	ldd	r31, Y+4	; 0x04
    46b8:	80 83       	st	Z, r24
	pxTopOfStack--;
    46ba:	8b 81       	ldd	r24, Y+3	; 0x03
    46bc:	9c 81       	ldd	r25, Y+4	; 0x04
    46be:	01 97       	sbiw	r24, 0x01	; 1
    46c0:	9c 83       	std	Y+4, r25	; 0x04
    46c2:	8b 83       	std	Y+3, r24	; 0x03

	/* Next simulate the stack as if after a call to portSAVE_CONTEXT().  
	portSAVE_CONTEXT places the flags on the stack immediately after r0
	to ensure the interrupts get disabled as soon as possible, and so ensuring
	the stack use is minimal should a context switch interrupt occur. */
	*pxTopOfStack = ( portSTACK_TYPE ) 0x00;	/* R0 */
    46c4:	eb 81       	ldd	r30, Y+3	; 0x03
    46c6:	fc 81       	ldd	r31, Y+4	; 0x04
    46c8:	10 82       	st	Z, r1
	pxTopOfStack--;
    46ca:	8b 81       	ldd	r24, Y+3	; 0x03
    46cc:	9c 81       	ldd	r25, Y+4	; 0x04
    46ce:	01 97       	sbiw	r24, 0x01	; 1
    46d0:	9c 83       	std	Y+4, r25	; 0x04
    46d2:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = portFLAGS_INT_ENABLED;
    46d4:	eb 81       	ldd	r30, Y+3	; 0x03
    46d6:	fc 81       	ldd	r31, Y+4	; 0x04
    46d8:	80 e8       	ldi	r24, 0x80	; 128
    46da:	80 83       	st	Z, r24
	pxTopOfStack--;
    46dc:	8b 81       	ldd	r24, Y+3	; 0x03
    46de:	9c 81       	ldd	r25, Y+4	; 0x04
    46e0:	01 97       	sbiw	r24, 0x01	; 1
    46e2:	9c 83       	std	Y+4, r25	; 0x04
    46e4:	8b 83       	std	Y+3, r24	; 0x03


	/* Now the remaining registers.   The compiler expects R1 to be 0. */
	*pxTopOfStack = ( portSTACK_TYPE ) 0x00;	/* R1 */
    46e6:	eb 81       	ldd	r30, Y+3	; 0x03
    46e8:	fc 81       	ldd	r31, Y+4	; 0x04
    46ea:	10 82       	st	Z, r1
	pxTopOfStack--;
    46ec:	8b 81       	ldd	r24, Y+3	; 0x03
    46ee:	9c 81       	ldd	r25, Y+4	; 0x04
    46f0:	01 97       	sbiw	r24, 0x01	; 1
    46f2:	9c 83       	std	Y+4, r25	; 0x04
    46f4:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x02;	/* R2 */
    46f6:	eb 81       	ldd	r30, Y+3	; 0x03
    46f8:	fc 81       	ldd	r31, Y+4	; 0x04
    46fa:	82 e0       	ldi	r24, 0x02	; 2
    46fc:	80 83       	st	Z, r24
	pxTopOfStack--;
    46fe:	8b 81       	ldd	r24, Y+3	; 0x03
    4700:	9c 81       	ldd	r25, Y+4	; 0x04
    4702:	01 97       	sbiw	r24, 0x01	; 1
    4704:	9c 83       	std	Y+4, r25	; 0x04
    4706:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x03;	/* R3 */
    4708:	eb 81       	ldd	r30, Y+3	; 0x03
    470a:	fc 81       	ldd	r31, Y+4	; 0x04
    470c:	83 e0       	ldi	r24, 0x03	; 3
    470e:	80 83       	st	Z, r24
	pxTopOfStack--;
    4710:	8b 81       	ldd	r24, Y+3	; 0x03
    4712:	9c 81       	ldd	r25, Y+4	; 0x04
    4714:	01 97       	sbiw	r24, 0x01	; 1
    4716:	9c 83       	std	Y+4, r25	; 0x04
    4718:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x04;	/* R4 */
    471a:	eb 81       	ldd	r30, Y+3	; 0x03
    471c:	fc 81       	ldd	r31, Y+4	; 0x04
    471e:	84 e0       	ldi	r24, 0x04	; 4
    4720:	80 83       	st	Z, r24
	pxTopOfStack--;
    4722:	8b 81       	ldd	r24, Y+3	; 0x03
    4724:	9c 81       	ldd	r25, Y+4	; 0x04
    4726:	01 97       	sbiw	r24, 0x01	; 1
    4728:	9c 83       	std	Y+4, r25	; 0x04
    472a:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x05;	/* R5 */
    472c:	eb 81       	ldd	r30, Y+3	; 0x03
    472e:	fc 81       	ldd	r31, Y+4	; 0x04
    4730:	85 e0       	ldi	r24, 0x05	; 5
    4732:	80 83       	st	Z, r24
	pxTopOfStack--;
    4734:	8b 81       	ldd	r24, Y+3	; 0x03
    4736:	9c 81       	ldd	r25, Y+4	; 0x04
    4738:	01 97       	sbiw	r24, 0x01	; 1
    473a:	9c 83       	std	Y+4, r25	; 0x04
    473c:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x06;	/* R6 */
    473e:	eb 81       	ldd	r30, Y+3	; 0x03
    4740:	fc 81       	ldd	r31, Y+4	; 0x04
    4742:	86 e0       	ldi	r24, 0x06	; 6
    4744:	80 83       	st	Z, r24
	pxTopOfStack--;
    4746:	8b 81       	ldd	r24, Y+3	; 0x03
    4748:	9c 81       	ldd	r25, Y+4	; 0x04
    474a:	01 97       	sbiw	r24, 0x01	; 1
    474c:	9c 83       	std	Y+4, r25	; 0x04
    474e:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x07;	/* R7 */
    4750:	eb 81       	ldd	r30, Y+3	; 0x03
    4752:	fc 81       	ldd	r31, Y+4	; 0x04
    4754:	87 e0       	ldi	r24, 0x07	; 7
    4756:	80 83       	st	Z, r24
	pxTopOfStack--;
    4758:	8b 81       	ldd	r24, Y+3	; 0x03
    475a:	9c 81       	ldd	r25, Y+4	; 0x04
    475c:	01 97       	sbiw	r24, 0x01	; 1
    475e:	9c 83       	std	Y+4, r25	; 0x04
    4760:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x08;	/* R8 */
    4762:	eb 81       	ldd	r30, Y+3	; 0x03
    4764:	fc 81       	ldd	r31, Y+4	; 0x04
    4766:	88 e0       	ldi	r24, 0x08	; 8
    4768:	80 83       	st	Z, r24
	pxTopOfStack--;
    476a:	8b 81       	ldd	r24, Y+3	; 0x03
    476c:	9c 81       	ldd	r25, Y+4	; 0x04
    476e:	01 97       	sbiw	r24, 0x01	; 1
    4770:	9c 83       	std	Y+4, r25	; 0x04
    4772:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x09;	/* R9 */
    4774:	eb 81       	ldd	r30, Y+3	; 0x03
    4776:	fc 81       	ldd	r31, Y+4	; 0x04
    4778:	89 e0       	ldi	r24, 0x09	; 9
    477a:	80 83       	st	Z, r24
	pxTopOfStack--;
    477c:	8b 81       	ldd	r24, Y+3	; 0x03
    477e:	9c 81       	ldd	r25, Y+4	; 0x04
    4780:	01 97       	sbiw	r24, 0x01	; 1
    4782:	9c 83       	std	Y+4, r25	; 0x04
    4784:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x10;	/* R10 */
    4786:	eb 81       	ldd	r30, Y+3	; 0x03
    4788:	fc 81       	ldd	r31, Y+4	; 0x04
    478a:	80 e1       	ldi	r24, 0x10	; 16
    478c:	80 83       	st	Z, r24
	pxTopOfStack--;
    478e:	8b 81       	ldd	r24, Y+3	; 0x03
    4790:	9c 81       	ldd	r25, Y+4	; 0x04
    4792:	01 97       	sbiw	r24, 0x01	; 1
    4794:	9c 83       	std	Y+4, r25	; 0x04
    4796:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x11;	/* R11 */
    4798:	eb 81       	ldd	r30, Y+3	; 0x03
    479a:	fc 81       	ldd	r31, Y+4	; 0x04
    479c:	81 e1       	ldi	r24, 0x11	; 17
    479e:	80 83       	st	Z, r24
	pxTopOfStack--;
    47a0:	8b 81       	ldd	r24, Y+3	; 0x03
    47a2:	9c 81       	ldd	r25, Y+4	; 0x04
    47a4:	01 97       	sbiw	r24, 0x01	; 1
    47a6:	9c 83       	std	Y+4, r25	; 0x04
    47a8:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x12;	/* R12 */
    47aa:	eb 81       	ldd	r30, Y+3	; 0x03
    47ac:	fc 81       	ldd	r31, Y+4	; 0x04
    47ae:	82 e1       	ldi	r24, 0x12	; 18
    47b0:	80 83       	st	Z, r24
	pxTopOfStack--;
    47b2:	8b 81       	ldd	r24, Y+3	; 0x03
    47b4:	9c 81       	ldd	r25, Y+4	; 0x04
    47b6:	01 97       	sbiw	r24, 0x01	; 1
    47b8:	9c 83       	std	Y+4, r25	; 0x04
    47ba:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x13;	/* R13 */
    47bc:	eb 81       	ldd	r30, Y+3	; 0x03
    47be:	fc 81       	ldd	r31, Y+4	; 0x04
    47c0:	83 e1       	ldi	r24, 0x13	; 19
    47c2:	80 83       	st	Z, r24
	pxTopOfStack--;
    47c4:	8b 81       	ldd	r24, Y+3	; 0x03
    47c6:	9c 81       	ldd	r25, Y+4	; 0x04
    47c8:	01 97       	sbiw	r24, 0x01	; 1
    47ca:	9c 83       	std	Y+4, r25	; 0x04
    47cc:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x14;	/* R14 */
    47ce:	eb 81       	ldd	r30, Y+3	; 0x03
    47d0:	fc 81       	ldd	r31, Y+4	; 0x04
    47d2:	84 e1       	ldi	r24, 0x14	; 20
    47d4:	80 83       	st	Z, r24
	pxTopOfStack--;
    47d6:	8b 81       	ldd	r24, Y+3	; 0x03
    47d8:	9c 81       	ldd	r25, Y+4	; 0x04
    47da:	01 97       	sbiw	r24, 0x01	; 1
    47dc:	9c 83       	std	Y+4, r25	; 0x04
    47de:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x15;	/* R15 */
    47e0:	eb 81       	ldd	r30, Y+3	; 0x03
    47e2:	fc 81       	ldd	r31, Y+4	; 0x04
    47e4:	85 e1       	ldi	r24, 0x15	; 21
    47e6:	80 83       	st	Z, r24
	pxTopOfStack--;
    47e8:	8b 81       	ldd	r24, Y+3	; 0x03
    47ea:	9c 81       	ldd	r25, Y+4	; 0x04
    47ec:	01 97       	sbiw	r24, 0x01	; 1
    47ee:	9c 83       	std	Y+4, r25	; 0x04
    47f0:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x16;	/* R16 */
    47f2:	eb 81       	ldd	r30, Y+3	; 0x03
    47f4:	fc 81       	ldd	r31, Y+4	; 0x04
    47f6:	86 e1       	ldi	r24, 0x16	; 22
    47f8:	80 83       	st	Z, r24
	pxTopOfStack--;
    47fa:	8b 81       	ldd	r24, Y+3	; 0x03
    47fc:	9c 81       	ldd	r25, Y+4	; 0x04
    47fe:	01 97       	sbiw	r24, 0x01	; 1
    4800:	9c 83       	std	Y+4, r25	; 0x04
    4802:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x17;	/* R17 */
    4804:	eb 81       	ldd	r30, Y+3	; 0x03
    4806:	fc 81       	ldd	r31, Y+4	; 0x04
    4808:	87 e1       	ldi	r24, 0x17	; 23
    480a:	80 83       	st	Z, r24
	pxTopOfStack--;
    480c:	8b 81       	ldd	r24, Y+3	; 0x03
    480e:	9c 81       	ldd	r25, Y+4	; 0x04
    4810:	01 97       	sbiw	r24, 0x01	; 1
    4812:	9c 83       	std	Y+4, r25	; 0x04
    4814:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x18;	/* R18 */
    4816:	eb 81       	ldd	r30, Y+3	; 0x03
    4818:	fc 81       	ldd	r31, Y+4	; 0x04
    481a:	88 e1       	ldi	r24, 0x18	; 24
    481c:	80 83       	st	Z, r24
	pxTopOfStack--;
    481e:	8b 81       	ldd	r24, Y+3	; 0x03
    4820:	9c 81       	ldd	r25, Y+4	; 0x04
    4822:	01 97       	sbiw	r24, 0x01	; 1
    4824:	9c 83       	std	Y+4, r25	; 0x04
    4826:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x19;	/* R19 */
    4828:	eb 81       	ldd	r30, Y+3	; 0x03
    482a:	fc 81       	ldd	r31, Y+4	; 0x04
    482c:	89 e1       	ldi	r24, 0x19	; 25
    482e:	80 83       	st	Z, r24
	pxTopOfStack--;
    4830:	8b 81       	ldd	r24, Y+3	; 0x03
    4832:	9c 81       	ldd	r25, Y+4	; 0x04
    4834:	01 97       	sbiw	r24, 0x01	; 1
    4836:	9c 83       	std	Y+4, r25	; 0x04
    4838:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x20;	/* R20 */
    483a:	eb 81       	ldd	r30, Y+3	; 0x03
    483c:	fc 81       	ldd	r31, Y+4	; 0x04
    483e:	80 e2       	ldi	r24, 0x20	; 32
    4840:	80 83       	st	Z, r24
	pxTopOfStack--;
    4842:	8b 81       	ldd	r24, Y+3	; 0x03
    4844:	9c 81       	ldd	r25, Y+4	; 0x04
    4846:	01 97       	sbiw	r24, 0x01	; 1
    4848:	9c 83       	std	Y+4, r25	; 0x04
    484a:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x21;	/* R21 */
    484c:	eb 81       	ldd	r30, Y+3	; 0x03
    484e:	fc 81       	ldd	r31, Y+4	; 0x04
    4850:	81 e2       	ldi	r24, 0x21	; 33
    4852:	80 83       	st	Z, r24
	pxTopOfStack--;
    4854:	8b 81       	ldd	r24, Y+3	; 0x03
    4856:	9c 81       	ldd	r25, Y+4	; 0x04
    4858:	01 97       	sbiw	r24, 0x01	; 1
    485a:	9c 83       	std	Y+4, r25	; 0x04
    485c:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x22;	/* R22 */
    485e:	eb 81       	ldd	r30, Y+3	; 0x03
    4860:	fc 81       	ldd	r31, Y+4	; 0x04
    4862:	82 e2       	ldi	r24, 0x22	; 34
    4864:	80 83       	st	Z, r24
	pxTopOfStack--;
    4866:	8b 81       	ldd	r24, Y+3	; 0x03
    4868:	9c 81       	ldd	r25, Y+4	; 0x04
    486a:	01 97       	sbiw	r24, 0x01	; 1
    486c:	9c 83       	std	Y+4, r25	; 0x04
    486e:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x23;	/* R23 */
    4870:	eb 81       	ldd	r30, Y+3	; 0x03
    4872:	fc 81       	ldd	r31, Y+4	; 0x04
    4874:	83 e2       	ldi	r24, 0x23	; 35
    4876:	80 83       	st	Z, r24
	pxTopOfStack--;
    4878:	8b 81       	ldd	r24, Y+3	; 0x03
    487a:	9c 81       	ldd	r25, Y+4	; 0x04
    487c:	01 97       	sbiw	r24, 0x01	; 1
    487e:	9c 83       	std	Y+4, r25	; 0x04
    4880:	8b 83       	std	Y+3, r24	; 0x03

	/* Place the parameter on the stack in the expected location. */
	usAddress = ( unsigned short ) pvParameters;
    4882:	8f 81       	ldd	r24, Y+7	; 0x07
    4884:	98 85       	ldd	r25, Y+8	; 0x08
    4886:	9a 83       	std	Y+2, r25	; 0x02
    4888:	89 83       	std	Y+1, r24	; 0x01
	*pxTopOfStack = ( portSTACK_TYPE ) ( usAddress & ( unsigned short ) 0x00ff );
    488a:	89 81       	ldd	r24, Y+1	; 0x01
    488c:	eb 81       	ldd	r30, Y+3	; 0x03
    488e:	fc 81       	ldd	r31, Y+4	; 0x04
    4890:	80 83       	st	Z, r24
	pxTopOfStack--;
    4892:	8b 81       	ldd	r24, Y+3	; 0x03
    4894:	9c 81       	ldd	r25, Y+4	; 0x04
    4896:	01 97       	sbiw	r24, 0x01	; 1
    4898:	9c 83       	std	Y+4, r25	; 0x04
    489a:	8b 83       	std	Y+3, r24	; 0x03

	usAddress >>= 8;
    489c:	89 81       	ldd	r24, Y+1	; 0x01
    489e:	9a 81       	ldd	r25, Y+2	; 0x02
    48a0:	89 2f       	mov	r24, r25
    48a2:	99 27       	eor	r25, r25
    48a4:	9a 83       	std	Y+2, r25	; 0x02
    48a6:	89 83       	std	Y+1, r24	; 0x01
	*pxTopOfStack = ( portSTACK_TYPE ) ( usAddress & ( unsigned short ) 0x00ff );
    48a8:	89 81       	ldd	r24, Y+1	; 0x01
    48aa:	eb 81       	ldd	r30, Y+3	; 0x03
    48ac:	fc 81       	ldd	r31, Y+4	; 0x04
    48ae:	80 83       	st	Z, r24
	pxTopOfStack--;
    48b0:	8b 81       	ldd	r24, Y+3	; 0x03
    48b2:	9c 81       	ldd	r25, Y+4	; 0x04
    48b4:	01 97       	sbiw	r24, 0x01	; 1
    48b6:	9c 83       	std	Y+4, r25	; 0x04
    48b8:	8b 83       	std	Y+3, r24	; 0x03

	*pxTopOfStack = ( portSTACK_TYPE ) 0x26;	/* R26 X */
    48ba:	eb 81       	ldd	r30, Y+3	; 0x03
    48bc:	fc 81       	ldd	r31, Y+4	; 0x04
    48be:	86 e2       	ldi	r24, 0x26	; 38
    48c0:	80 83       	st	Z, r24
	pxTopOfStack--;
    48c2:	8b 81       	ldd	r24, Y+3	; 0x03
    48c4:	9c 81       	ldd	r25, Y+4	; 0x04
    48c6:	01 97       	sbiw	r24, 0x01	; 1
    48c8:	9c 83       	std	Y+4, r25	; 0x04
    48ca:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x27;	/* R27 */
    48cc:	eb 81       	ldd	r30, Y+3	; 0x03
    48ce:	fc 81       	ldd	r31, Y+4	; 0x04
    48d0:	87 e2       	ldi	r24, 0x27	; 39
    48d2:	80 83       	st	Z, r24
	pxTopOfStack--;
    48d4:	8b 81       	ldd	r24, Y+3	; 0x03
    48d6:	9c 81       	ldd	r25, Y+4	; 0x04
    48d8:	01 97       	sbiw	r24, 0x01	; 1
    48da:	9c 83       	std	Y+4, r25	; 0x04
    48dc:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x28;	/* R28 Y */
    48de:	eb 81       	ldd	r30, Y+3	; 0x03
    48e0:	fc 81       	ldd	r31, Y+4	; 0x04
    48e2:	88 e2       	ldi	r24, 0x28	; 40
    48e4:	80 83       	st	Z, r24
	pxTopOfStack--;
    48e6:	8b 81       	ldd	r24, Y+3	; 0x03
    48e8:	9c 81       	ldd	r25, Y+4	; 0x04
    48ea:	01 97       	sbiw	r24, 0x01	; 1
    48ec:	9c 83       	std	Y+4, r25	; 0x04
    48ee:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x29;	/* R29 */
    48f0:	eb 81       	ldd	r30, Y+3	; 0x03
    48f2:	fc 81       	ldd	r31, Y+4	; 0x04
    48f4:	89 e2       	ldi	r24, 0x29	; 41
    48f6:	80 83       	st	Z, r24
	pxTopOfStack--;
    48f8:	8b 81       	ldd	r24, Y+3	; 0x03
    48fa:	9c 81       	ldd	r25, Y+4	; 0x04
    48fc:	01 97       	sbiw	r24, 0x01	; 1
    48fe:	9c 83       	std	Y+4, r25	; 0x04
    4900:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x30;	/* R30 Z */
    4902:	eb 81       	ldd	r30, Y+3	; 0x03
    4904:	fc 81       	ldd	r31, Y+4	; 0x04
    4906:	80 e3       	ldi	r24, 0x30	; 48
    4908:	80 83       	st	Z, r24
	pxTopOfStack--;
    490a:	8b 81       	ldd	r24, Y+3	; 0x03
    490c:	9c 81       	ldd	r25, Y+4	; 0x04
    490e:	01 97       	sbiw	r24, 0x01	; 1
    4910:	9c 83       	std	Y+4, r25	; 0x04
    4912:	8b 83       	std	Y+3, r24	; 0x03
	*pxTopOfStack = ( portSTACK_TYPE ) 0x031;	/* R31 */
    4914:	eb 81       	ldd	r30, Y+3	; 0x03
    4916:	fc 81       	ldd	r31, Y+4	; 0x04
    4918:	81 e3       	ldi	r24, 0x31	; 49
    491a:	80 83       	st	Z, r24
	pxTopOfStack--;
    491c:	8b 81       	ldd	r24, Y+3	; 0x03
    491e:	9c 81       	ldd	r25, Y+4	; 0x04
    4920:	01 97       	sbiw	r24, 0x01	; 1
    4922:	9c 83       	std	Y+4, r25	; 0x04
    4924:	8b 83       	std	Y+3, r24	; 0x03

	/*lint +e950 +e611 +e923 */

	return pxTopOfStack;
    4926:	8b 81       	ldd	r24, Y+3	; 0x03
    4928:	9c 81       	ldd	r25, Y+4	; 0x04
}
    492a:	28 96       	adiw	r28, 0x08	; 8
    492c:	0f b6       	in	r0, 0x3f	; 63
    492e:	f8 94       	cli
    4930:	de bf       	out	0x3e, r29	; 62
    4932:	0f be       	out	0x3f, r0	; 63
    4934:	cd bf       	out	0x3d, r28	; 61
    4936:	cf 91       	pop	r28
    4938:	df 91       	pop	r29
    493a:	08 95       	ret

0000493c <xPortStartScheduler>:
/*-----------------------------------------------------------*/

portBASE_TYPE xPortStartScheduler( void )
{
    493c:	df 93       	push	r29
    493e:	cf 93       	push	r28
    4940:	cd b7       	in	r28, 0x3d	; 61
    4942:	de b7       	in	r29, 0x3e	; 62
	/* Setup the hardware to generate the tick. */
	prvSetupTimerInterrupt();
    4944:	0e 94 8e 25 	call	0x4b1c	; 0x4b1c <prvSetupTimerInterrupt>

	/* Restore the context of the first task that is going to run. */
	portRESTORE_CONTEXT();
    4948:	a0 91 1a 07 	lds	r26, 0x071A
    494c:	b0 91 1b 07 	lds	r27, 0x071B
    4950:	cd 91       	ld	r28, X+
    4952:	cd bf       	out	0x3d, r28	; 61
    4954:	dd 91       	ld	r29, X+
    4956:	de bf       	out	0x3e, r29	; 62
    4958:	ff 91       	pop	r31
    495a:	ef 91       	pop	r30
    495c:	df 91       	pop	r29
    495e:	cf 91       	pop	r28
    4960:	bf 91       	pop	r27
    4962:	af 91       	pop	r26
    4964:	9f 91       	pop	r25
    4966:	8f 91       	pop	r24
    4968:	7f 91       	pop	r23
    496a:	6f 91       	pop	r22
    496c:	5f 91       	pop	r21
    496e:	4f 91       	pop	r20
    4970:	3f 91       	pop	r19
    4972:	2f 91       	pop	r18
    4974:	1f 91       	pop	r17
    4976:	0f 91       	pop	r16
    4978:	ff 90       	pop	r15
    497a:	ef 90       	pop	r14
    497c:	df 90       	pop	r13
    497e:	cf 90       	pop	r12
    4980:	bf 90       	pop	r11
    4982:	af 90       	pop	r10
    4984:	9f 90       	pop	r9
    4986:	8f 90       	pop	r8
    4988:	7f 90       	pop	r7
    498a:	6f 90       	pop	r6
    498c:	5f 90       	pop	r5
    498e:	4f 90       	pop	r4
    4990:	3f 90       	pop	r3
    4992:	2f 90       	pop	r2
    4994:	1f 90       	pop	r1
    4996:	0f 90       	pop	r0
    4998:	0f be       	out	0x3f, r0	; 63
    499a:	0f 90       	pop	r0

	/* Simulate a function call end as generated by the compiler.  We will now
	jump to the start of the task the context of which we have just restored. */
	asm volatile ( "ret" );
    499c:	08 95       	ret

	/* Should not get here. */
	return pdTRUE;
    499e:	81 e0       	ldi	r24, 0x01	; 1
}
    49a0:	cf 91       	pop	r28
    49a2:	df 91       	pop	r29
    49a4:	08 95       	ret

000049a6 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    49a6:	df 93       	push	r29
    49a8:	cf 93       	push	r28
    49aa:	cd b7       	in	r28, 0x3d	; 61
    49ac:	de b7       	in	r29, 0x3e	; 62
	/* It is unlikely that the AVR port will get stopped.  If required simply
	disable the tick interrupt here. */
}
    49ae:	cf 91       	pop	r28
    49b0:	df 91       	pop	r29
    49b2:	08 95       	ret

000049b4 <vPortYield>:
 * can use a naked attribute.
 */
void vPortYield( void ) __attribute__ ( ( naked ) );
void vPortYield( void )
{
	portSAVE_CONTEXT();
    49b4:	0f 92       	push	r0
    49b6:	0f b6       	in	r0, 0x3f	; 63
    49b8:	f8 94       	cli
    49ba:	0f 92       	push	r0
    49bc:	1f 92       	push	r1
    49be:	11 24       	eor	r1, r1
    49c0:	2f 92       	push	r2
    49c2:	3f 92       	push	r3
    49c4:	4f 92       	push	r4
    49c6:	5f 92       	push	r5
    49c8:	6f 92       	push	r6
    49ca:	7f 92       	push	r7
    49cc:	8f 92       	push	r8
    49ce:	9f 92       	push	r9
    49d0:	af 92       	push	r10
    49d2:	bf 92       	push	r11
    49d4:	cf 92       	push	r12
    49d6:	df 92       	push	r13
    49d8:	ef 92       	push	r14
    49da:	ff 92       	push	r15
    49dc:	0f 93       	push	r16
    49de:	1f 93       	push	r17
    49e0:	2f 93       	push	r18
    49e2:	3f 93       	push	r19
    49e4:	4f 93       	push	r20
    49e6:	5f 93       	push	r21
    49e8:	6f 93       	push	r22
    49ea:	7f 93       	push	r23
    49ec:	8f 93       	push	r24
    49ee:	9f 93       	push	r25
    49f0:	af 93       	push	r26
    49f2:	bf 93       	push	r27
    49f4:	cf 93       	push	r28
    49f6:	df 93       	push	r29
    49f8:	ef 93       	push	r30
    49fa:	ff 93       	push	r31
    49fc:	a0 91 1a 07 	lds	r26, 0x071A
    4a00:	b0 91 1b 07 	lds	r27, 0x071B
    4a04:	0d b6       	in	r0, 0x3d	; 61
    4a06:	0d 92       	st	X+, r0
    4a08:	0e b6       	in	r0, 0x3e	; 62
    4a0a:	0d 92       	st	X+, r0
	vTaskSwitchContext();
    4a0c:	0e 94 e2 2e 	call	0x5dc4	; 0x5dc4 <vTaskSwitchContext>
	portRESTORE_CONTEXT();
    4a10:	a0 91 1a 07 	lds	r26, 0x071A
    4a14:	b0 91 1b 07 	lds	r27, 0x071B
    4a18:	cd 91       	ld	r28, X+
    4a1a:	cd bf       	out	0x3d, r28	; 61
    4a1c:	dd 91       	ld	r29, X+
    4a1e:	de bf       	out	0x3e, r29	; 62
    4a20:	ff 91       	pop	r31
    4a22:	ef 91       	pop	r30
    4a24:	df 91       	pop	r29
    4a26:	cf 91       	pop	r28
    4a28:	bf 91       	pop	r27
    4a2a:	af 91       	pop	r26
    4a2c:	9f 91       	pop	r25
    4a2e:	8f 91       	pop	r24
    4a30:	7f 91       	pop	r23
    4a32:	6f 91       	pop	r22
    4a34:	5f 91       	pop	r21
    4a36:	4f 91       	pop	r20
    4a38:	3f 91       	pop	r19
    4a3a:	2f 91       	pop	r18
    4a3c:	1f 91       	pop	r17
    4a3e:	0f 91       	pop	r16
    4a40:	ff 90       	pop	r15
    4a42:	ef 90       	pop	r14
    4a44:	df 90       	pop	r13
    4a46:	cf 90       	pop	r12
    4a48:	bf 90       	pop	r11
    4a4a:	af 90       	pop	r10
    4a4c:	9f 90       	pop	r9
    4a4e:	8f 90       	pop	r8
    4a50:	7f 90       	pop	r7
    4a52:	6f 90       	pop	r6
    4a54:	5f 90       	pop	r5
    4a56:	4f 90       	pop	r4
    4a58:	3f 90       	pop	r3
    4a5a:	2f 90       	pop	r2
    4a5c:	1f 90       	pop	r1
    4a5e:	0f 90       	pop	r0
    4a60:	0f be       	out	0x3f, r0	; 63
    4a62:	0f 90       	pop	r0

	asm volatile ( "ret" );
    4a64:	08 95       	ret

00004a66 <vPortYieldFromTick>:
 * call comes from the tick ISR.
 */
void vPortYieldFromTick( void ) __attribute__ ( ( naked ) );
void vPortYieldFromTick( void )
{
	portSAVE_CONTEXT();
    4a66:	0f 92       	push	r0
    4a68:	0f b6       	in	r0, 0x3f	; 63
    4a6a:	f8 94       	cli
    4a6c:	0f 92       	push	r0
    4a6e:	1f 92       	push	r1
    4a70:	11 24       	eor	r1, r1
    4a72:	2f 92       	push	r2
    4a74:	3f 92       	push	r3
    4a76:	4f 92       	push	r4
    4a78:	5f 92       	push	r5
    4a7a:	6f 92       	push	r6
    4a7c:	7f 92       	push	r7
    4a7e:	8f 92       	push	r8
    4a80:	9f 92       	push	r9
    4a82:	af 92       	push	r10
    4a84:	bf 92       	push	r11
    4a86:	cf 92       	push	r12
    4a88:	df 92       	push	r13
    4a8a:	ef 92       	push	r14
    4a8c:	ff 92       	push	r15
    4a8e:	0f 93       	push	r16
    4a90:	1f 93       	push	r17
    4a92:	2f 93       	push	r18
    4a94:	3f 93       	push	r19
    4a96:	4f 93       	push	r20
    4a98:	5f 93       	push	r21
    4a9a:	6f 93       	push	r22
    4a9c:	7f 93       	push	r23
    4a9e:	8f 93       	push	r24
    4aa0:	9f 93       	push	r25
    4aa2:	af 93       	push	r26
    4aa4:	bf 93       	push	r27
    4aa6:	cf 93       	push	r28
    4aa8:	df 93       	push	r29
    4aaa:	ef 93       	push	r30
    4aac:	ff 93       	push	r31
    4aae:	a0 91 1a 07 	lds	r26, 0x071A
    4ab2:	b0 91 1b 07 	lds	r27, 0x071B
    4ab6:	0d b6       	in	r0, 0x3d	; 61
    4ab8:	0d 92       	st	X+, r0
    4aba:	0e b6       	in	r0, 0x3e	; 62
    4abc:	0d 92       	st	X+, r0
	vTaskIncrementTick();
    4abe:	0e 94 0d 2e 	call	0x5c1a	; 0x5c1a <vTaskIncrementTick>
	vTaskSwitchContext();
    4ac2:	0e 94 e2 2e 	call	0x5dc4	; 0x5dc4 <vTaskSwitchContext>
	portRESTORE_CONTEXT();
    4ac6:	a0 91 1a 07 	lds	r26, 0x071A
    4aca:	b0 91 1b 07 	lds	r27, 0x071B
    4ace:	cd 91       	ld	r28, X+
    4ad0:	cd bf       	out	0x3d, r28	; 61
    4ad2:	dd 91       	ld	r29, X+
    4ad4:	de bf       	out	0x3e, r29	; 62
    4ad6:	ff 91       	pop	r31
    4ad8:	ef 91       	pop	r30
    4ada:	df 91       	pop	r29
    4adc:	cf 91       	pop	r28
    4ade:	bf 91       	pop	r27
    4ae0:	af 91       	pop	r26
    4ae2:	9f 91       	pop	r25
    4ae4:	8f 91       	pop	r24
    4ae6:	7f 91       	pop	r23
    4ae8:	6f 91       	pop	r22
    4aea:	5f 91       	pop	r21
    4aec:	4f 91       	pop	r20
    4aee:	3f 91       	pop	r19
    4af0:	2f 91       	pop	r18
    4af2:	1f 91       	pop	r17
    4af4:	0f 91       	pop	r16
    4af6:	ff 90       	pop	r15
    4af8:	ef 90       	pop	r14
    4afa:	df 90       	pop	r13
    4afc:	cf 90       	pop	r12
    4afe:	bf 90       	pop	r11
    4b00:	af 90       	pop	r10
    4b02:	9f 90       	pop	r9
    4b04:	8f 90       	pop	r8
    4b06:	7f 90       	pop	r7
    4b08:	6f 90       	pop	r6
    4b0a:	5f 90       	pop	r5
    4b0c:	4f 90       	pop	r4
    4b0e:	3f 90       	pop	r3
    4b10:	2f 90       	pop	r2
    4b12:	1f 90       	pop	r1
    4b14:	0f 90       	pop	r0
    4b16:	0f be       	out	0x3f, r0	; 63
    4b18:	0f 90       	pop	r0

	asm volatile ( "ret" );
    4b1a:	08 95       	ret

00004b1c <prvSetupTimerInterrupt>:

/*
 * Setup timer 1 compare match A to generate a tick interrupt.
 */
static void prvSetupTimerInterrupt( void )
{
    4b1c:	df 93       	push	r29
    4b1e:	cf 93       	push	r28
    4b20:	00 d0       	rcall	.+0      	; 0x4b22 <prvSetupTimerInterrupt+0x6>
    4b22:	00 d0       	rcall	.+0      	; 0x4b24 <prvSetupTimerInterrupt+0x8>
    4b24:	00 d0       	rcall	.+0      	; 0x4b26 <prvSetupTimerInterrupt+0xa>
    4b26:	cd b7       	in	r28, 0x3d	; 61
    4b28:	de b7       	in	r29, 0x3e	; 62
unsigned char ucHighByte, ucLowByte;

	/* Using 16bit timer 1 to generate the tick.  Correct fuses must be
	selected for the configCPU_CLOCK_HZ clock. */

	ulCompareMatch = configCPU_CLOCK_HZ / configTICK_RATE_HZ;
    4b2a:	80 e8       	ldi	r24, 0x80	; 128
    4b2c:	9e e3       	ldi	r25, 0x3E	; 62
    4b2e:	a0 e0       	ldi	r26, 0x00	; 0
    4b30:	b0 e0       	ldi	r27, 0x00	; 0
    4b32:	8b 83       	std	Y+3, r24	; 0x03
    4b34:	9c 83       	std	Y+4, r25	; 0x04
    4b36:	ad 83       	std	Y+5, r26	; 0x05
    4b38:	be 83       	std	Y+6, r27	; 0x06

	/* We only have 16 bits so have to scale to get our required tick rate. */
	ulCompareMatch /= portCLOCK_PRESCALER;
    4b3a:	8b 81       	ldd	r24, Y+3	; 0x03
    4b3c:	9c 81       	ldd	r25, Y+4	; 0x04
    4b3e:	ad 81       	ldd	r26, Y+5	; 0x05
    4b40:	be 81       	ldd	r27, Y+6	; 0x06
    4b42:	68 94       	set
    4b44:	15 f8       	bld	r1, 5
    4b46:	b6 95       	lsr	r27
    4b48:	a7 95       	ror	r26
    4b4a:	97 95       	ror	r25
    4b4c:	87 95       	ror	r24
    4b4e:	16 94       	lsr	r1
    4b50:	d1 f7       	brne	.-12     	; 0x4b46 <prvSetupTimerInterrupt+0x2a>
    4b52:	8b 83       	std	Y+3, r24	; 0x03
    4b54:	9c 83       	std	Y+4, r25	; 0x04
    4b56:	ad 83       	std	Y+5, r26	; 0x05
    4b58:	be 83       	std	Y+6, r27	; 0x06

	/* Adjust for correct value. */
	ulCompareMatch -= ( unsigned long ) 1;
    4b5a:	8b 81       	ldd	r24, Y+3	; 0x03
    4b5c:	9c 81       	ldd	r25, Y+4	; 0x04
    4b5e:	ad 81       	ldd	r26, Y+5	; 0x05
    4b60:	be 81       	ldd	r27, Y+6	; 0x06
    4b62:	01 97       	sbiw	r24, 0x01	; 1
    4b64:	a1 09       	sbc	r26, r1
    4b66:	b1 09       	sbc	r27, r1
    4b68:	8b 83       	std	Y+3, r24	; 0x03
    4b6a:	9c 83       	std	Y+4, r25	; 0x04
    4b6c:	ad 83       	std	Y+5, r26	; 0x05
    4b6e:	be 83       	std	Y+6, r27	; 0x06

	/* Setup compare match value for compare match A.  Interrupts are disabled 
	before this is called so we need not worry here. */
	ucLowByte = ( unsigned char ) ( ulCompareMatch & ( unsigned long ) 0xff );
    4b70:	8b 81       	ldd	r24, Y+3	; 0x03
    4b72:	89 83       	std	Y+1, r24	; 0x01
	ulCompareMatch >>= 8;
    4b74:	8b 81       	ldd	r24, Y+3	; 0x03
    4b76:	9c 81       	ldd	r25, Y+4	; 0x04
    4b78:	ad 81       	ldd	r26, Y+5	; 0x05
    4b7a:	be 81       	ldd	r27, Y+6	; 0x06
    4b7c:	89 2f       	mov	r24, r25
    4b7e:	9a 2f       	mov	r25, r26
    4b80:	ab 2f       	mov	r26, r27
    4b82:	bb 27       	eor	r27, r27
    4b84:	8b 83       	std	Y+3, r24	; 0x03
    4b86:	9c 83       	std	Y+4, r25	; 0x04
    4b88:	ad 83       	std	Y+5, r26	; 0x05
    4b8a:	be 83       	std	Y+6, r27	; 0x06
	ucHighByte = ( unsigned char ) ( ulCompareMatch & ( unsigned long ) 0xff );
    4b8c:	8b 81       	ldd	r24, Y+3	; 0x03
    4b8e:	8a 83       	std	Y+2, r24	; 0x02
	OCR1AH = ucHighByte;
    4b90:	eb e4       	ldi	r30, 0x4B	; 75
    4b92:	f0 e0       	ldi	r31, 0x00	; 0
    4b94:	8a 81       	ldd	r24, Y+2	; 0x02
    4b96:	80 83       	st	Z, r24
	OCR1AL = ucLowByte;
    4b98:	ea e4       	ldi	r30, 0x4A	; 74
    4b9a:	f0 e0       	ldi	r31, 0x00	; 0
    4b9c:	89 81       	ldd	r24, Y+1	; 0x01
    4b9e:	80 83       	st	Z, r24

	/* Setup clock source and compare match behaviour. */
	ucLowByte = portCLEAR_COUNTER_ON_MATCH | portPRESCALE_64;
    4ba0:	8b e0       	ldi	r24, 0x0B	; 11
    4ba2:	89 83       	std	Y+1, r24	; 0x01
	TCCR1B = ucLowByte;
    4ba4:	ee e4       	ldi	r30, 0x4E	; 78
    4ba6:	f0 e0       	ldi	r31, 0x00	; 0
    4ba8:	89 81       	ldd	r24, Y+1	; 0x01
    4baa:	80 83       	st	Z, r24

	/* Enable the interrupt - this is okay as interrupt are currently globally
	disabled. */
	ucLowByte = TIMSK;
    4bac:	e9 e5       	ldi	r30, 0x59	; 89
    4bae:	f0 e0       	ldi	r31, 0x00	; 0
    4bb0:	80 81       	ld	r24, Z
    4bb2:	89 83       	std	Y+1, r24	; 0x01
	ucLowByte |= portCOMPARE_MATCH_A_INTERRUPT_ENABLE;
    4bb4:	89 81       	ldd	r24, Y+1	; 0x01
    4bb6:	80 61       	ori	r24, 0x10	; 16
    4bb8:	89 83       	std	Y+1, r24	; 0x01
	TIMSK = ucLowByte;
    4bba:	e9 e5       	ldi	r30, 0x59	; 89
    4bbc:	f0 e0       	ldi	r31, 0x00	; 0
    4bbe:	89 81       	ldd	r24, Y+1	; 0x01
    4bc0:	80 83       	st	Z, r24
}
    4bc2:	26 96       	adiw	r28, 0x06	; 6
    4bc4:	0f b6       	in	r0, 0x3f	; 63
    4bc6:	f8 94       	cli
    4bc8:	de bf       	out	0x3e, r29	; 62
    4bca:	0f be       	out	0x3f, r0	; 63
    4bcc:	cd bf       	out	0x3d, r28	; 61
    4bce:	cf 91       	pop	r28
    4bd0:	df 91       	pop	r29
    4bd2:	08 95       	ret

00004bd4 <__vector_7>:
	 * count is incremented after the context is saved.
	 */
	void SIG_OUTPUT_COMPARE1A( void ) __attribute__ ( ( signal, naked ) );
	void SIG_OUTPUT_COMPARE1A( void )
	{
		vPortYieldFromTick();
    4bd4:	0e 94 33 25 	call	0x4a66	; 0x4a66 <vPortYieldFromTick>
		asm volatile ( "reti" );
    4bd8:	18 95       	reti

00004bda <xQueueCreate>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

xQueueHandle xQueueCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize )
{
    4bda:	df 93       	push	r29
    4bdc:	cf 93       	push	r28
    4bde:	cd b7       	in	r28, 0x3d	; 61
    4be0:	de b7       	in	r29, 0x3e	; 62
    4be2:	28 97       	sbiw	r28, 0x08	; 8
    4be4:	0f b6       	in	r0, 0x3f	; 63
    4be6:	f8 94       	cli
    4be8:	de bf       	out	0x3e, r29	; 62
    4bea:	0f be       	out	0x3f, r0	; 63
    4bec:	cd bf       	out	0x3d, r28	; 61
    4bee:	8f 83       	std	Y+7, r24	; 0x07
    4bf0:	68 87       	std	Y+8, r22	; 0x08
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
    4bf2:	1a 82       	std	Y+2, r1	; 0x02
    4bf4:	19 82       	std	Y+1, r1	; 0x01

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
    4bf6:	8f 81       	ldd	r24, Y+7	; 0x07
    4bf8:	88 23       	and	r24, r24
    4bfa:	09 f4       	brne	.+2      	; 0x4bfe <xQueueCreate+0x24>
    4bfc:	8c c0       	rjmp	.+280    	; 0x4d16 <xQueueCreate+0x13c>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
    4bfe:	8f e1       	ldi	r24, 0x1F	; 31
    4c00:	90 e0       	ldi	r25, 0x00	; 0
    4c02:	0e 94 74 21 	call	0x42e8	; 0x42e8 <pvPortMalloc>
    4c06:	9e 83       	std	Y+6, r25	; 0x06
    4c08:	8d 83       	std	Y+5, r24	; 0x05
		if( pxNewQueue != NULL )
    4c0a:	8d 81       	ldd	r24, Y+5	; 0x05
    4c0c:	9e 81       	ldd	r25, Y+6	; 0x06
    4c0e:	00 97       	sbiw	r24, 0x00	; 0
    4c10:	09 f4       	brne	.+2      	; 0x4c14 <xQueueCreate+0x3a>
    4c12:	81 c0       	rjmp	.+258    	; 0x4d16 <xQueueCreate+0x13c>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
    4c14:	8f 81       	ldd	r24, Y+7	; 0x07
    4c16:	28 2f       	mov	r18, r24
    4c18:	30 e0       	ldi	r19, 0x00	; 0
    4c1a:	88 85       	ldd	r24, Y+8	; 0x08
    4c1c:	88 2f       	mov	r24, r24
    4c1e:	90 e0       	ldi	r25, 0x00	; 0
    4c20:	ac 01       	movw	r20, r24
    4c22:	24 9f       	mul	r18, r20
    4c24:	c0 01       	movw	r24, r0
    4c26:	25 9f       	mul	r18, r21
    4c28:	90 0d       	add	r25, r0
    4c2a:	34 9f       	mul	r19, r20
    4c2c:	90 0d       	add	r25, r0
    4c2e:	11 24       	eor	r1, r1
    4c30:	01 96       	adiw	r24, 0x01	; 1
    4c32:	9c 83       	std	Y+4, r25	; 0x04
    4c34:	8b 83       	std	Y+3, r24	; 0x03

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
    4c36:	8b 81       	ldd	r24, Y+3	; 0x03
    4c38:	9c 81       	ldd	r25, Y+4	; 0x04
    4c3a:	0e 94 74 21 	call	0x42e8	; 0x42e8 <pvPortMalloc>
    4c3e:	ed 81       	ldd	r30, Y+5	; 0x05
    4c40:	fe 81       	ldd	r31, Y+6	; 0x06
    4c42:	91 83       	std	Z+1, r25	; 0x01
    4c44:	80 83       	st	Z, r24
			if( pxNewQueue->pcHead != NULL )
    4c46:	ed 81       	ldd	r30, Y+5	; 0x05
    4c48:	fe 81       	ldd	r31, Y+6	; 0x06
    4c4a:	80 81       	ld	r24, Z
    4c4c:	91 81       	ldd	r25, Z+1	; 0x01
    4c4e:	00 97       	sbiw	r24, 0x00	; 0
    4c50:	09 f4       	brne	.+2      	; 0x4c54 <xQueueCreate+0x7a>
    4c52:	5d c0       	rjmp	.+186    	; 0x4d0e <xQueueCreate+0x134>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
    4c54:	ed 81       	ldd	r30, Y+5	; 0x05
    4c56:	fe 81       	ldd	r31, Y+6	; 0x06
    4c58:	40 81       	ld	r20, Z
    4c5a:	51 81       	ldd	r21, Z+1	; 0x01
    4c5c:	8f 81       	ldd	r24, Y+7	; 0x07
    4c5e:	28 2f       	mov	r18, r24
    4c60:	30 e0       	ldi	r19, 0x00	; 0
    4c62:	88 85       	ldd	r24, Y+8	; 0x08
    4c64:	88 2f       	mov	r24, r24
    4c66:	90 e0       	ldi	r25, 0x00	; 0
    4c68:	bc 01       	movw	r22, r24
    4c6a:	26 9f       	mul	r18, r22
    4c6c:	c0 01       	movw	r24, r0
    4c6e:	27 9f       	mul	r18, r23
    4c70:	90 0d       	add	r25, r0
    4c72:	36 9f       	mul	r19, r22
    4c74:	90 0d       	add	r25, r0
    4c76:	11 24       	eor	r1, r1
    4c78:	84 0f       	add	r24, r20
    4c7a:	95 1f       	adc	r25, r21
    4c7c:	ed 81       	ldd	r30, Y+5	; 0x05
    4c7e:	fe 81       	ldd	r31, Y+6	; 0x06
    4c80:	93 83       	std	Z+3, r25	; 0x03
    4c82:	82 83       	std	Z+2, r24	; 0x02
				pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
    4c84:	ed 81       	ldd	r30, Y+5	; 0x05
    4c86:	fe 81       	ldd	r31, Y+6	; 0x06
    4c88:	12 8e       	std	Z+26, r1	; 0x1a
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
    4c8a:	ed 81       	ldd	r30, Y+5	; 0x05
    4c8c:	fe 81       	ldd	r31, Y+6	; 0x06
    4c8e:	80 81       	ld	r24, Z
    4c90:	91 81       	ldd	r25, Z+1	; 0x01
    4c92:	ed 81       	ldd	r30, Y+5	; 0x05
    4c94:	fe 81       	ldd	r31, Y+6	; 0x06
    4c96:	95 83       	std	Z+5, r25	; 0x05
    4c98:	84 83       	std	Z+4, r24	; 0x04
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - ( unsigned portBASE_TYPE ) 1U ) * uxItemSize );
    4c9a:	ed 81       	ldd	r30, Y+5	; 0x05
    4c9c:	fe 81       	ldd	r31, Y+6	; 0x06
    4c9e:	40 81       	ld	r20, Z
    4ca0:	51 81       	ldd	r21, Z+1	; 0x01
    4ca2:	8f 81       	ldd	r24, Y+7	; 0x07
    4ca4:	88 2f       	mov	r24, r24
    4ca6:	90 e0       	ldi	r25, 0x00	; 0
    4ca8:	9c 01       	movw	r18, r24
    4caa:	21 50       	subi	r18, 0x01	; 1
    4cac:	30 40       	sbci	r19, 0x00	; 0
    4cae:	88 85       	ldd	r24, Y+8	; 0x08
    4cb0:	88 2f       	mov	r24, r24
    4cb2:	90 e0       	ldi	r25, 0x00	; 0
    4cb4:	bc 01       	movw	r22, r24
    4cb6:	26 9f       	mul	r18, r22
    4cb8:	c0 01       	movw	r24, r0
    4cba:	27 9f       	mul	r18, r23
    4cbc:	90 0d       	add	r25, r0
    4cbe:	36 9f       	mul	r19, r22
    4cc0:	90 0d       	add	r25, r0
    4cc2:	11 24       	eor	r1, r1
    4cc4:	84 0f       	add	r24, r20
    4cc6:	95 1f       	adc	r25, r21
    4cc8:	ed 81       	ldd	r30, Y+5	; 0x05
    4cca:	fe 81       	ldd	r31, Y+6	; 0x06
    4ccc:	97 83       	std	Z+7, r25	; 0x07
    4cce:	86 83       	std	Z+6, r24	; 0x06
				pxNewQueue->uxLength = uxQueueLength;
    4cd0:	ed 81       	ldd	r30, Y+5	; 0x05
    4cd2:	fe 81       	ldd	r31, Y+6	; 0x06
    4cd4:	8f 81       	ldd	r24, Y+7	; 0x07
    4cd6:	83 8f       	std	Z+27, r24	; 0x1b
				pxNewQueue->uxItemSize = uxItemSize;
    4cd8:	ed 81       	ldd	r30, Y+5	; 0x05
    4cda:	fe 81       	ldd	r31, Y+6	; 0x06
    4cdc:	88 85       	ldd	r24, Y+8	; 0x08
    4cde:	84 8f       	std	Z+28, r24	; 0x1c
				pxNewQueue->xRxLock = queueUNLOCKED;
    4ce0:	ed 81       	ldd	r30, Y+5	; 0x05
    4ce2:	fe 81       	ldd	r31, Y+6	; 0x06
    4ce4:	8f ef       	ldi	r24, 0xFF	; 255
    4ce6:	85 8f       	std	Z+29, r24	; 0x1d
				pxNewQueue->xTxLock = queueUNLOCKED;
    4ce8:	ed 81       	ldd	r30, Y+5	; 0x05
    4cea:	fe 81       	ldd	r31, Y+6	; 0x06
    4cec:	8f ef       	ldi	r24, 0xFF	; 255
    4cee:	86 8f       	std	Z+30, r24	; 0x1e

				/* Likewise ensure the event queues start with the correct state. */
				vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    4cf0:	8d 81       	ldd	r24, Y+5	; 0x05
    4cf2:	9e 81       	ldd	r25, Y+6	; 0x06
    4cf4:	08 96       	adiw	r24, 0x08	; 8
    4cf6:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>
				vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    4cfa:	8d 81       	ldd	r24, Y+5	; 0x05
    4cfc:	9e 81       	ldd	r25, Y+6	; 0x06
    4cfe:	41 96       	adiw	r24, 0x11	; 17
    4d00:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
    4d04:	8d 81       	ldd	r24, Y+5	; 0x05
    4d06:	9e 81       	ldd	r25, Y+6	; 0x06
    4d08:	9a 83       	std	Y+2, r25	; 0x02
    4d0a:	89 83       	std	Y+1, r24	; 0x01
    4d0c:	04 c0       	rjmp	.+8      	; 0x4d16 <xQueueCreate+0x13c>
			}
			else
			{
				traceQUEUE_CREATE_FAILED();
				vPortFree( pxNewQueue );
    4d0e:	8d 81       	ldd	r24, Y+5	; 0x05
    4d10:	9e 81       	ldd	r25, Y+6	; 0x06
    4d12:	0e 94 ba 21 	call	0x4374	; 0x4374 <vPortFree>
		}
	}

	configASSERT( xReturn );

	return xReturn;
    4d16:	89 81       	ldd	r24, Y+1	; 0x01
    4d18:	9a 81       	ldd	r25, Y+2	; 0x02
}
    4d1a:	28 96       	adiw	r28, 0x08	; 8
    4d1c:	0f b6       	in	r0, 0x3f	; 63
    4d1e:	f8 94       	cli
    4d20:	de bf       	out	0x3e, r29	; 62
    4d22:	0f be       	out	0x3f, r0	; 63
    4d24:	cd bf       	out	0x3d, r28	; 61
    4d26:	cf 91       	pop	r28
    4d28:	df 91       	pop	r29
    4d2a:	08 95       	ret

00004d2c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( void )
	{
    4d2c:	df 93       	push	r29
    4d2e:	cf 93       	push	r28
    4d30:	00 d0       	rcall	.+0      	; 0x4d32 <xQueueCreateMutex+0x6>
    4d32:	cd b7       	in	r28, 0x3d	; 61
    4d34:	de b7       	in	r29, 0x3e	; 62
	xQUEUE *pxNewQueue;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
    4d36:	8f e1       	ldi	r24, 0x1F	; 31
    4d38:	90 e0       	ldi	r25, 0x00	; 0
    4d3a:	0e 94 74 21 	call	0x42e8	; 0x42e8 <pvPortMalloc>
    4d3e:	9a 83       	std	Y+2, r25	; 0x02
    4d40:	89 83       	std	Y+1, r24	; 0x01
		if( pxNewQueue != NULL )
    4d42:	89 81       	ldd	r24, Y+1	; 0x01
    4d44:	9a 81       	ldd	r25, Y+2	; 0x02
    4d46:	00 97       	sbiw	r24, 0x00	; 0
    4d48:	a9 f1       	breq	.+106    	; 0x4db4 <xQueueCreateMutex+0x88>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    4d4a:	e9 81       	ldd	r30, Y+1	; 0x01
    4d4c:	fa 81       	ldd	r31, Y+2	; 0x02
    4d4e:	13 82       	std	Z+3, r1	; 0x03
    4d50:	12 82       	std	Z+2, r1	; 0x02
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    4d52:	e9 81       	ldd	r30, Y+1	; 0x01
    4d54:	fa 81       	ldd	r31, Y+2	; 0x02
    4d56:	11 82       	std	Z+1, r1	; 0x01
    4d58:	10 82       	st	Z, r1

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    4d5a:	e9 81       	ldd	r30, Y+1	; 0x01
    4d5c:	fa 81       	ldd	r31, Y+2	; 0x02
    4d5e:	15 82       	std	Z+5, r1	; 0x05
    4d60:	14 82       	std	Z+4, r1	; 0x04
			pxNewQueue->pcReadFrom = NULL;
    4d62:	e9 81       	ldd	r30, Y+1	; 0x01
    4d64:	fa 81       	ldd	r31, Y+2	; 0x02
    4d66:	17 82       	std	Z+7, r1	; 0x07
    4d68:	16 82       	std	Z+6, r1	; 0x06

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
    4d6a:	e9 81       	ldd	r30, Y+1	; 0x01
    4d6c:	fa 81       	ldd	r31, Y+2	; 0x02
    4d6e:	12 8e       	std	Z+26, r1	; 0x1a
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
    4d70:	e9 81       	ldd	r30, Y+1	; 0x01
    4d72:	fa 81       	ldd	r31, Y+2	; 0x02
    4d74:	81 e0       	ldi	r24, 0x01	; 1
    4d76:	83 8f       	std	Z+27, r24	; 0x1b
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
    4d78:	e9 81       	ldd	r30, Y+1	; 0x01
    4d7a:	fa 81       	ldd	r31, Y+2	; 0x02
    4d7c:	14 8e       	std	Z+28, r1	; 0x1c
			pxNewQueue->xRxLock = queueUNLOCKED;
    4d7e:	e9 81       	ldd	r30, Y+1	; 0x01
    4d80:	fa 81       	ldd	r31, Y+2	; 0x02
    4d82:	8f ef       	ldi	r24, 0xFF	; 255
    4d84:	85 8f       	std	Z+29, r24	; 0x1d
			pxNewQueue->xTxLock = queueUNLOCKED;
    4d86:	e9 81       	ldd	r30, Y+1	; 0x01
    4d88:	fa 81       	ldd	r31, Y+2	; 0x02
    4d8a:	8f ef       	ldi	r24, 0xFF	; 255
    4d8c:	86 8f       	std	Z+30, r24	; 0x1e

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    4d8e:	89 81       	ldd	r24, Y+1	; 0x01
    4d90:	9a 81       	ldd	r25, Y+2	; 0x02
    4d92:	08 96       	adiw	r24, 0x08	; 8
    4d94:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    4d98:	89 81       	ldd	r24, Y+1	; 0x01
    4d9a:	9a 81       	ldd	r25, Y+2	; 0x02
    4d9c:	41 96       	adiw	r24, 0x11	; 17
    4d9e:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
    4da2:	89 81       	ldd	r24, Y+1	; 0x01
    4da4:	9a 81       	ldd	r25, Y+2	; 0x02
    4da6:	60 e0       	ldi	r22, 0x00	; 0
    4da8:	70 e0       	ldi	r23, 0x00	; 0
    4daa:	40 e0       	ldi	r20, 0x00	; 0
    4dac:	50 e0       	ldi	r21, 0x00	; 0
    4dae:	20 e0       	ldi	r18, 0x00	; 0
    4db0:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    4db4:	89 81       	ldd	r24, Y+1	; 0x01
    4db6:	9a 81       	ldd	r25, Y+2	; 0x02
	}
    4db8:	0f 90       	pop	r0
    4dba:	0f 90       	pop	r0
    4dbc:	cf 91       	pop	r28
    4dbe:	df 91       	pop	r29
    4dc0:	08 95       	ret

00004dc2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if configUSE_COUNTING_SEMAPHORES == 1

	xQueueHandle xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned portBASE_TYPE uxInitialCount )
	{
    4dc2:	df 93       	push	r29
    4dc4:	cf 93       	push	r28
    4dc6:	00 d0       	rcall	.+0      	; 0x4dc8 <xQueueCreateCountingSemaphore+0x6>
    4dc8:	00 d0       	rcall	.+0      	; 0x4dca <xQueueCreateCountingSemaphore+0x8>
    4dca:	cd b7       	in	r28, 0x3d	; 61
    4dcc:	de b7       	in	r29, 0x3e	; 62
    4dce:	8b 83       	std	Y+3, r24	; 0x03
    4dd0:	6c 83       	std	Y+4, r22	; 0x04
	xQueueHandle pxHandle;

		pxHandle = xQueueCreate( ( unsigned portBASE_TYPE ) uxCountValue, queueSEMAPHORE_QUEUE_ITEM_LENGTH );
    4dd2:	8b 81       	ldd	r24, Y+3	; 0x03
    4dd4:	60 e0       	ldi	r22, 0x00	; 0
    4dd6:	0e 94 ed 25 	call	0x4bda	; 0x4bda <xQueueCreate>
    4dda:	9a 83       	std	Y+2, r25	; 0x02
    4ddc:	89 83       	std	Y+1, r24	; 0x01

		if( pxHandle != NULL )
    4dde:	89 81       	ldd	r24, Y+1	; 0x01
    4de0:	9a 81       	ldd	r25, Y+2	; 0x02
    4de2:	00 97       	sbiw	r24, 0x00	; 0
    4de4:	21 f0       	breq	.+8      	; 0x4dee <xQueueCreateCountingSemaphore+0x2c>
		{
			pxHandle->uxMessagesWaiting = uxInitialCount;
    4de6:	e9 81       	ldd	r30, Y+1	; 0x01
    4de8:	fa 81       	ldd	r31, Y+2	; 0x02
    4dea:	8c 81       	ldd	r24, Y+4	; 0x04
    4dec:	82 8f       	std	Z+26, r24	; 0x1a
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( pxHandle );
		return pxHandle;
    4dee:	89 81       	ldd	r24, Y+1	; 0x01
    4df0:	9a 81       	ldd	r25, Y+2	; 0x02
	}
    4df2:	0f 90       	pop	r0
    4df4:	0f 90       	pop	r0
    4df6:	0f 90       	pop	r0
    4df8:	0f 90       	pop	r0
    4dfa:	cf 91       	pop	r28
    4dfc:	df 91       	pop	r29
    4dfe:	08 95       	ret

00004e00 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
    4e00:	df 93       	push	r29
    4e02:	cf 93       	push	r28
    4e04:	cd b7       	in	r28, 0x3d	; 61
    4e06:	de b7       	in	r29, 0x3e	; 62
    4e08:	2c 97       	sbiw	r28, 0x0c	; 12
    4e0a:	0f b6       	in	r0, 0x3f	; 63
    4e0c:	f8 94       	cli
    4e0e:	de bf       	out	0x3e, r29	; 62
    4e10:	0f be       	out	0x3f, r0	; 63
    4e12:	cd bf       	out	0x3d, r28	; 61
    4e14:	9e 83       	std	Y+6, r25	; 0x06
    4e16:	8d 83       	std	Y+5, r24	; 0x05
    4e18:	78 87       	std	Y+8, r23	; 0x08
    4e1a:	6f 83       	std	Y+7, r22	; 0x07
    4e1c:	5a 87       	std	Y+10, r21	; 0x0a
    4e1e:	49 87       	std	Y+9, r20	; 0x09
    4e20:	2b 87       	std	Y+11, r18	; 0x0b
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
    4e22:	19 82       	std	Y+1, r1	; 0x01
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    4e24:	0f b6       	in	r0, 0x3f	; 63
    4e26:	f8 94       	cli
    4e28:	0f 92       	push	r0
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    4e2a:	ed 81       	ldd	r30, Y+5	; 0x05
    4e2c:	fe 81       	ldd	r31, Y+6	; 0x06
    4e2e:	92 8d       	ldd	r25, Z+26	; 0x1a
    4e30:	ed 81       	ldd	r30, Y+5	; 0x05
    4e32:	fe 81       	ldd	r31, Y+6	; 0x06
    4e34:	83 8d       	ldd	r24, Z+27	; 0x1b
    4e36:	98 17       	cp	r25, r24
    4e38:	d8 f4       	brcc	.+54     	; 0x4e70 <xQueueGenericSend+0x70>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    4e3a:	8d 81       	ldd	r24, Y+5	; 0x05
    4e3c:	9e 81       	ldd	r25, Y+6	; 0x06
    4e3e:	2f 81       	ldd	r18, Y+7	; 0x07
    4e40:	38 85       	ldd	r19, Y+8	; 0x08
    4e42:	b9 01       	movw	r22, r18
    4e44:	4b 85       	ldd	r20, Y+11	; 0x0b
    4e46:	0e 94 58 29 	call	0x52b0	; 0x52b0 <prvCopyDataToQueue>

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    4e4a:	ed 81       	ldd	r30, Y+5	; 0x05
    4e4c:	fe 81       	ldd	r31, Y+6	; 0x06
    4e4e:	81 89       	ldd	r24, Z+17	; 0x11
    4e50:	88 23       	and	r24, r24
    4e52:	49 f0       	breq	.+18     	; 0x4e66 <xQueueGenericSend+0x66>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    4e54:	8d 81       	ldd	r24, Y+5	; 0x05
    4e56:	9e 81       	ldd	r25, Y+6	; 0x06
    4e58:	41 96       	adiw	r24, 0x11	; 17
    4e5a:	0e 94 7e 2f 	call	0x5efc	; 0x5efc <xTaskRemoveFromEventList>
    4e5e:	81 30       	cpi	r24, 0x01	; 1
    4e60:	11 f4       	brne	.+4      	; 0x4e66 <xQueueGenericSend+0x66>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
    4e62:	0e 94 da 24 	call	0x49b4	; 0x49b4 <vPortYield>
					}
				}

				taskEXIT_CRITICAL();
    4e66:	0f 90       	pop	r0
    4e68:	0f be       	out	0x3f, r0	; 63

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
    4e6a:	81 e0       	ldi	r24, 0x01	; 1
    4e6c:	8c 87       	std	Y+12, r24	; 0x0c
    4e6e:	5c c0       	rjmp	.+184    	; 0x4f28 <xQueueGenericSend+0x128>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
    4e70:	89 85       	ldd	r24, Y+9	; 0x09
    4e72:	9a 85       	ldd	r25, Y+10	; 0x0a
    4e74:	00 97       	sbiw	r24, 0x00	; 0
    4e76:	21 f4       	brne	.+8      	; 0x4e80 <xQueueGenericSend+0x80>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    4e78:	0f 90       	pop	r0
    4e7a:	0f be       	out	0x3f, r0	; 63

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    4e7c:	1c 86       	std	Y+12, r1	; 0x0c
    4e7e:	54 c0       	rjmp	.+168    	; 0x4f28 <xQueueGenericSend+0x128>
				}
				else if( xEntryTimeSet == pdFALSE )
    4e80:	89 81       	ldd	r24, Y+1	; 0x01
    4e82:	88 23       	and	r24, r24
    4e84:	31 f4       	brne	.+12     	; 0x4e92 <xQueueGenericSend+0x92>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    4e86:	ce 01       	movw	r24, r28
    4e88:	02 96       	adiw	r24, 0x02	; 2
    4e8a:	0e 94 e6 2f 	call	0x5fcc	; 0x5fcc <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    4e8e:	81 e0       	ldi	r24, 0x01	; 1
    4e90:	89 83       	std	Y+1, r24	; 0x01
				}
			}
		}
		taskEXIT_CRITICAL();
    4e92:	0f 90       	pop	r0
    4e94:	0f be       	out	0x3f, r0	; 63

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    4e96:	0e 94 42 2d 	call	0x5a84	; 0x5a84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    4e9a:	0f b6       	in	r0, 0x3f	; 63
    4e9c:	f8 94       	cli
    4e9e:	0f 92       	push	r0
    4ea0:	ed 81       	ldd	r30, Y+5	; 0x05
    4ea2:	fe 81       	ldd	r31, Y+6	; 0x06
    4ea4:	85 8d       	ldd	r24, Z+29	; 0x1d
    4ea6:	8f 3f       	cpi	r24, 0xFF	; 255
    4ea8:	19 f4       	brne	.+6      	; 0x4eb0 <xQueueGenericSend+0xb0>
    4eaa:	ed 81       	ldd	r30, Y+5	; 0x05
    4eac:	fe 81       	ldd	r31, Y+6	; 0x06
    4eae:	15 8e       	std	Z+29, r1	; 0x1d
    4eb0:	ed 81       	ldd	r30, Y+5	; 0x05
    4eb2:	fe 81       	ldd	r31, Y+6	; 0x06
    4eb4:	86 8d       	ldd	r24, Z+30	; 0x1e
    4eb6:	8f 3f       	cpi	r24, 0xFF	; 255
    4eb8:	19 f4       	brne	.+6      	; 0x4ec0 <xQueueGenericSend+0xc0>
    4eba:	ed 81       	ldd	r30, Y+5	; 0x05
    4ebc:	fe 81       	ldd	r31, Y+6	; 0x06
    4ebe:	16 8e       	std	Z+30, r1	; 0x1e
    4ec0:	0f 90       	pop	r0
    4ec2:	0f be       	out	0x3f, r0	; 63

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    4ec4:	ce 01       	movw	r24, r28
    4ec6:	02 96       	adiw	r24, 0x02	; 2
    4ec8:	9e 01       	movw	r18, r28
    4eca:	27 5f       	subi	r18, 0xF7	; 247
    4ecc:	3f 4f       	sbci	r19, 0xFF	; 255
    4ece:	b9 01       	movw	r22, r18
    4ed0:	0e 94 ff 2f 	call	0x5ffe	; 0x5ffe <xTaskCheckForTimeOut>
    4ed4:	88 23       	and	r24, r24
    4ed6:	09 f5       	brne	.+66     	; 0x4f1a <xQueueGenericSend+0x11a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    4ed8:	8d 81       	ldd	r24, Y+5	; 0x05
    4eda:	9e 81       	ldd	r25, Y+6	; 0x06
    4edc:	0e 94 cd 2a 	call	0x559a	; 0x559a <prvIsQueueFull>
    4ee0:	88 23       	and	r24, r24
    4ee2:	a1 f0       	breq	.+40     	; 0x4f0c <xQueueGenericSend+0x10c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    4ee4:	8d 81       	ldd	r24, Y+5	; 0x05
    4ee6:	9e 81       	ldd	r25, Y+6	; 0x06
    4ee8:	08 96       	adiw	r24, 0x08	; 8
    4eea:	29 85       	ldd	r18, Y+9	; 0x09
    4eec:	3a 85       	ldd	r19, Y+10	; 0x0a
    4eee:	b9 01       	movw	r22, r18
    4ef0:	0e 94 48 2f 	call	0x5e90	; 0x5e90 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    4ef4:	8d 81       	ldd	r24, Y+5	; 0x05
    4ef6:	9e 81       	ldd	r25, Y+6	; 0x06
    4ef8:	0e 94 46 2a 	call	0x548c	; 0x548c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    4efc:	0e 94 4e 2d 	call	0x5a9c	; 0x5a9c <xTaskResumeAll>
    4f00:	88 23       	and	r24, r24
    4f02:	09 f0       	breq	.+2      	; 0x4f06 <xQueueGenericSend+0x106>
    4f04:	8f cf       	rjmp	.-226    	; 0x4e24 <xQueueGenericSend+0x24>
				{
					portYIELD_WITHIN_API();
    4f06:	0e 94 da 24 	call	0x49b4	; 0x49b4 <vPortYield>
    4f0a:	8c cf       	rjmp	.-232    	; 0x4e24 <xQueueGenericSend+0x24>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    4f0c:	8d 81       	ldd	r24, Y+5	; 0x05
    4f0e:	9e 81       	ldd	r25, Y+6	; 0x06
    4f10:	0e 94 46 2a 	call	0x548c	; 0x548c <prvUnlockQueue>
				( void ) xTaskResumeAll();
    4f14:	0e 94 4e 2d 	call	0x5a9c	; 0x5a9c <xTaskResumeAll>
    4f18:	85 cf       	rjmp	.-246    	; 0x4e24 <xQueueGenericSend+0x24>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    4f1a:	8d 81       	ldd	r24, Y+5	; 0x05
    4f1c:	9e 81       	ldd	r25, Y+6	; 0x06
    4f1e:	0e 94 46 2a 	call	0x548c	; 0x548c <prvUnlockQueue>
			( void ) xTaskResumeAll();
    4f22:	0e 94 4e 2d 	call	0x5a9c	; 0x5a9c <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    4f26:	1c 86       	std	Y+12, r1	; 0x0c
    4f28:	8c 85       	ldd	r24, Y+12	; 0x0c
		}
	}
}
    4f2a:	2c 96       	adiw	r28, 0x0c	; 12
    4f2c:	0f b6       	in	r0, 0x3f	; 63
    4f2e:	f8 94       	cli
    4f30:	de bf       	out	0x3e, r29	; 62
    4f32:	0f be       	out	0x3f, r0	; 63
    4f34:	cd bf       	out	0x3d, r28	; 61
    4f36:	cf 91       	pop	r28
    4f38:	df 91       	pop	r29
    4f3a:	08 95       	ret

00004f3c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
    4f3c:	df 93       	push	r29
    4f3e:	cf 93       	push	r28
    4f40:	cd b7       	in	r28, 0x3d	; 61
    4f42:	de b7       	in	r29, 0x3e	; 62
    4f44:	29 97       	sbiw	r28, 0x09	; 9
    4f46:	0f b6       	in	r0, 0x3f	; 63
    4f48:	f8 94       	cli
    4f4a:	de bf       	out	0x3e, r29	; 62
    4f4c:	0f be       	out	0x3f, r0	; 63
    4f4e:	cd bf       	out	0x3d, r28	; 61
    4f50:	9c 83       	std	Y+4, r25	; 0x04
    4f52:	8b 83       	std	Y+3, r24	; 0x03
    4f54:	7e 83       	std	Y+6, r23	; 0x06
    4f56:	6d 83       	std	Y+5, r22	; 0x05
    4f58:	58 87       	std	Y+8, r21	; 0x08
    4f5a:	4f 83       	std	Y+7, r20	; 0x07
    4f5c:	29 87       	std	Y+9, r18	; 0x09
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4f5e:	19 82       	std	Y+1, r1	; 0x01
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    4f60:	eb 81       	ldd	r30, Y+3	; 0x03
    4f62:	fc 81       	ldd	r31, Y+4	; 0x04
    4f64:	92 8d       	ldd	r25, Z+26	; 0x1a
    4f66:	eb 81       	ldd	r30, Y+3	; 0x03
    4f68:	fc 81       	ldd	r31, Y+4	; 0x04
    4f6a:	83 8d       	ldd	r24, Z+27	; 0x1b
    4f6c:	98 17       	cp	r25, r24
    4f6e:	40 f5       	brcc	.+80     	; 0x4fc0 <xQueueGenericSendFromISR+0x84>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    4f70:	8b 81       	ldd	r24, Y+3	; 0x03
    4f72:	9c 81       	ldd	r25, Y+4	; 0x04
    4f74:	2d 81       	ldd	r18, Y+5	; 0x05
    4f76:	3e 81       	ldd	r19, Y+6	; 0x06
    4f78:	b9 01       	movw	r22, r18
    4f7a:	49 85       	ldd	r20, Y+9	; 0x09
    4f7c:	0e 94 58 29 	call	0x52b0	; 0x52b0 <prvCopyDataToQueue>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    4f80:	eb 81       	ldd	r30, Y+3	; 0x03
    4f82:	fc 81       	ldd	r31, Y+4	; 0x04
    4f84:	86 8d       	ldd	r24, Z+30	; 0x1e
    4f86:	8f 3f       	cpi	r24, 0xFF	; 255
    4f88:	89 f4       	brne	.+34     	; 0x4fac <xQueueGenericSendFromISR+0x70>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    4f8a:	eb 81       	ldd	r30, Y+3	; 0x03
    4f8c:	fc 81       	ldd	r31, Y+4	; 0x04
    4f8e:	81 89       	ldd	r24, Z+17	; 0x11
    4f90:	88 23       	and	r24, r24
    4f92:	99 f0       	breq	.+38     	; 0x4fba <xQueueGenericSendFromISR+0x7e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    4f94:	8b 81       	ldd	r24, Y+3	; 0x03
    4f96:	9c 81       	ldd	r25, Y+4	; 0x04
    4f98:	41 96       	adiw	r24, 0x11	; 17
    4f9a:	0e 94 7e 2f 	call	0x5efc	; 0x5efc <xTaskRemoveFromEventList>
    4f9e:	88 23       	and	r24, r24
    4fa0:	61 f0       	breq	.+24     	; 0x4fba <xQueueGenericSendFromISR+0x7e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						*pxHigherPriorityTaskWoken = pdTRUE;
    4fa2:	ef 81       	ldd	r30, Y+7	; 0x07
    4fa4:	f8 85       	ldd	r31, Y+8	; 0x08
    4fa6:	81 e0       	ldi	r24, 0x01	; 1
    4fa8:	80 83       	st	Z, r24
    4faa:	07 c0       	rjmp	.+14     	; 0x4fba <xQueueGenericSendFromISR+0x7e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    4fac:	eb 81       	ldd	r30, Y+3	; 0x03
    4fae:	fc 81       	ldd	r31, Y+4	; 0x04
    4fb0:	86 8d       	ldd	r24, Z+30	; 0x1e
    4fb2:	8f 5f       	subi	r24, 0xFF	; 255
    4fb4:	eb 81       	ldd	r30, Y+3	; 0x03
    4fb6:	fc 81       	ldd	r31, Y+4	; 0x04
    4fb8:	86 8f       	std	Z+30, r24	; 0x1e
			}

			xReturn = pdPASS;
    4fba:	81 e0       	ldi	r24, 0x01	; 1
    4fbc:	8a 83       	std	Y+2, r24	; 0x02
    4fbe:	01 c0       	rjmp	.+2      	; 0x4fc2 <xQueueGenericSendFromISR+0x86>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    4fc0:	1a 82       	std	Y+2, r1	; 0x02
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    4fc2:	8a 81       	ldd	r24, Y+2	; 0x02
}
    4fc4:	29 96       	adiw	r28, 0x09	; 9
    4fc6:	0f b6       	in	r0, 0x3f	; 63
    4fc8:	f8 94       	cli
    4fca:	de bf       	out	0x3e, r29	; 62
    4fcc:	0f be       	out	0x3f, r0	; 63
    4fce:	cd bf       	out	0x3d, r28	; 61
    4fd0:	cf 91       	pop	r28
    4fd2:	df 91       	pop	r29
    4fd4:	08 95       	ret

00004fd6 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
    4fd6:	df 93       	push	r29
    4fd8:	cf 93       	push	r28
    4fda:	cd b7       	in	r28, 0x3d	; 61
    4fdc:	de b7       	in	r29, 0x3e	; 62
    4fde:	2e 97       	sbiw	r28, 0x0e	; 14
    4fe0:	0f b6       	in	r0, 0x3f	; 63
    4fe2:	f8 94       	cli
    4fe4:	de bf       	out	0x3e, r29	; 62
    4fe6:	0f be       	out	0x3f, r0	; 63
    4fe8:	cd bf       	out	0x3d, r28	; 61
    4fea:	98 87       	std	Y+8, r25	; 0x08
    4fec:	8f 83       	std	Y+7, r24	; 0x07
    4fee:	7a 87       	std	Y+10, r23	; 0x0a
    4ff0:	69 87       	std	Y+9, r22	; 0x09
    4ff2:	5c 87       	std	Y+12, r21	; 0x0c
    4ff4:	4b 87       	std	Y+11, r20	; 0x0b
    4ff6:	2d 87       	std	Y+13, r18	; 0x0d
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
    4ff8:	1b 82       	std	Y+3, r1	; 0x03
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    4ffa:	0f b6       	in	r0, 0x3f	; 63
    4ffc:	f8 94       	cli
    4ffe:	0f 92       	push	r0
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    5000:	ef 81       	ldd	r30, Y+7	; 0x07
    5002:	f8 85       	ldd	r31, Y+8	; 0x08
    5004:	82 8d       	ldd	r24, Z+26	; 0x1a
    5006:	88 23       	and	r24, r24
    5008:	09 f4       	brne	.+2      	; 0x500c <xQueueGenericReceive+0x36>
    500a:	4b c0       	rjmp	.+150    	; 0x50a2 <xQueueGenericReceive+0xcc>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
    500c:	ef 81       	ldd	r30, Y+7	; 0x07
    500e:	f8 85       	ldd	r31, Y+8	; 0x08
    5010:	86 81       	ldd	r24, Z+6	; 0x06
    5012:	97 81       	ldd	r25, Z+7	; 0x07
    5014:	9a 83       	std	Y+2, r25	; 0x02
    5016:	89 83       	std	Y+1, r24	; 0x01

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    5018:	8f 81       	ldd	r24, Y+7	; 0x07
    501a:	98 85       	ldd	r25, Y+8	; 0x08
    501c:	29 85       	ldd	r18, Y+9	; 0x09
    501e:	3a 85       	ldd	r19, Y+10	; 0x0a
    5020:	b9 01       	movw	r22, r18
    5022:	0e 94 fe 29 	call	0x53fc	; 0x53fc <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    5026:	8d 85       	ldd	r24, Y+13	; 0x0d
    5028:	88 23       	and	r24, r24
    502a:	11 f5       	brne	.+68     	; 0x5070 <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
    502c:	ef 81       	ldd	r30, Y+7	; 0x07
    502e:	f8 85       	ldd	r31, Y+8	; 0x08
    5030:	82 8d       	ldd	r24, Z+26	; 0x1a
    5032:	81 50       	subi	r24, 0x01	; 1
    5034:	ef 81       	ldd	r30, Y+7	; 0x07
    5036:	f8 85       	ldd	r31, Y+8	; 0x08
    5038:	82 8f       	std	Z+26, r24	; 0x1a

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    503a:	ef 81       	ldd	r30, Y+7	; 0x07
    503c:	f8 85       	ldd	r31, Y+8	; 0x08
    503e:	80 81       	ld	r24, Z
    5040:	91 81       	ldd	r25, Z+1	; 0x01
    5042:	00 97       	sbiw	r24, 0x00	; 0
    5044:	31 f4       	brne	.+12     	; 0x5052 <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
    5046:	0e 94 f5 31 	call	0x63ea	; 0x63ea <xTaskGetCurrentTaskHandle>
    504a:	ef 81       	ldd	r30, Y+7	; 0x07
    504c:	f8 85       	ldd	r31, Y+8	; 0x08
    504e:	93 83       	std	Z+3, r25	; 0x03
    5050:	82 83       	std	Z+2, r24	; 0x02
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    5052:	ef 81       	ldd	r30, Y+7	; 0x07
    5054:	f8 85       	ldd	r31, Y+8	; 0x08
    5056:	80 85       	ldd	r24, Z+8	; 0x08
    5058:	88 23       	and	r24, r24
    505a:	f1 f0       	breq	.+60     	; 0x5098 <xQueueGenericReceive+0xc2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    505c:	8f 81       	ldd	r24, Y+7	; 0x07
    505e:	98 85       	ldd	r25, Y+8	; 0x08
    5060:	08 96       	adiw	r24, 0x08	; 8
    5062:	0e 94 7e 2f 	call	0x5efc	; 0x5efc <xTaskRemoveFromEventList>
    5066:	81 30       	cpi	r24, 0x01	; 1
    5068:	b9 f4       	brne	.+46     	; 0x5098 <xQueueGenericReceive+0xc2>
						{
							portYIELD_WITHIN_API();
    506a:	0e 94 da 24 	call	0x49b4	; 0x49b4 <vPortYield>
    506e:	14 c0       	rjmp	.+40     	; 0x5098 <xQueueGenericReceive+0xc2>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
    5070:	ef 81       	ldd	r30, Y+7	; 0x07
    5072:	f8 85       	ldd	r31, Y+8	; 0x08
    5074:	89 81       	ldd	r24, Y+1	; 0x01
    5076:	9a 81       	ldd	r25, Y+2	; 0x02
    5078:	97 83       	std	Z+7, r25	; 0x07
    507a:	86 83       	std	Z+6, r24	; 0x06

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    507c:	ef 81       	ldd	r30, Y+7	; 0x07
    507e:	f8 85       	ldd	r31, Y+8	; 0x08
    5080:	81 89       	ldd	r24, Z+17	; 0x11
    5082:	88 23       	and	r24, r24
    5084:	49 f0       	breq	.+18     	; 0x5098 <xQueueGenericReceive+0xc2>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    5086:	8f 81       	ldd	r24, Y+7	; 0x07
    5088:	98 85       	ldd	r25, Y+8	; 0x08
    508a:	41 96       	adiw	r24, 0x11	; 17
    508c:	0e 94 7e 2f 	call	0x5efc	; 0x5efc <xTaskRemoveFromEventList>
    5090:	88 23       	and	r24, r24
    5092:	11 f0       	breq	.+4      	; 0x5098 <xQueueGenericReceive+0xc2>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
    5094:	0e 94 da 24 	call	0x49b4	; 0x49b4 <vPortYield>
						}
					}

				}

				taskEXIT_CRITICAL();
    5098:	0f 90       	pop	r0
    509a:	0f be       	out	0x3f, r0	; 63
				return pdPASS;
    509c:	81 e0       	ldi	r24, 0x01	; 1
    509e:	8e 87       	std	Y+14, r24	; 0x0e
    50a0:	6d c0       	rjmp	.+218    	; 0x517c <xQueueGenericReceive+0x1a6>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
    50a2:	8b 85       	ldd	r24, Y+11	; 0x0b
    50a4:	9c 85       	ldd	r25, Y+12	; 0x0c
    50a6:	00 97       	sbiw	r24, 0x00	; 0
    50a8:	21 f4       	brne	.+8      	; 0x50b2 <xQueueGenericReceive+0xdc>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    50aa:	0f 90       	pop	r0
    50ac:	0f be       	out	0x3f, r0	; 63
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    50ae:	1e 86       	std	Y+14, r1	; 0x0e
    50b0:	65 c0       	rjmp	.+202    	; 0x517c <xQueueGenericReceive+0x1a6>
				}
				else if( xEntryTimeSet == pdFALSE )
    50b2:	8b 81       	ldd	r24, Y+3	; 0x03
    50b4:	88 23       	and	r24, r24
    50b6:	31 f4       	brne	.+12     	; 0x50c4 <xQueueGenericReceive+0xee>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    50b8:	ce 01       	movw	r24, r28
    50ba:	04 96       	adiw	r24, 0x04	; 4
    50bc:	0e 94 e6 2f 	call	0x5fcc	; 0x5fcc <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    50c0:	81 e0       	ldi	r24, 0x01	; 1
    50c2:	8b 83       	std	Y+3, r24	; 0x03
				}
			}
		}
		taskEXIT_CRITICAL();
    50c4:	0f 90       	pop	r0
    50c6:	0f be       	out	0x3f, r0	; 63

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    50c8:	0e 94 42 2d 	call	0x5a84	; 0x5a84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    50cc:	0f b6       	in	r0, 0x3f	; 63
    50ce:	f8 94       	cli
    50d0:	0f 92       	push	r0
    50d2:	ef 81       	ldd	r30, Y+7	; 0x07
    50d4:	f8 85       	ldd	r31, Y+8	; 0x08
    50d6:	85 8d       	ldd	r24, Z+29	; 0x1d
    50d8:	8f 3f       	cpi	r24, 0xFF	; 255
    50da:	19 f4       	brne	.+6      	; 0x50e2 <xQueueGenericReceive+0x10c>
    50dc:	ef 81       	ldd	r30, Y+7	; 0x07
    50de:	f8 85       	ldd	r31, Y+8	; 0x08
    50e0:	15 8e       	std	Z+29, r1	; 0x1d
    50e2:	ef 81       	ldd	r30, Y+7	; 0x07
    50e4:	f8 85       	ldd	r31, Y+8	; 0x08
    50e6:	86 8d       	ldd	r24, Z+30	; 0x1e
    50e8:	8f 3f       	cpi	r24, 0xFF	; 255
    50ea:	19 f4       	brne	.+6      	; 0x50f2 <xQueueGenericReceive+0x11c>
    50ec:	ef 81       	ldd	r30, Y+7	; 0x07
    50ee:	f8 85       	ldd	r31, Y+8	; 0x08
    50f0:	16 8e       	std	Z+30, r1	; 0x1e
    50f2:	0f 90       	pop	r0
    50f4:	0f be       	out	0x3f, r0	; 63

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    50f6:	ce 01       	movw	r24, r28
    50f8:	04 96       	adiw	r24, 0x04	; 4
    50fa:	9e 01       	movw	r18, r28
    50fc:	25 5f       	subi	r18, 0xF5	; 245
    50fe:	3f 4f       	sbci	r19, 0xFF	; 255
    5100:	b9 01       	movw	r22, r18
    5102:	0e 94 ff 2f 	call	0x5ffe	; 0x5ffe <xTaskCheckForTimeOut>
    5106:	88 23       	and	r24, r24
    5108:	91 f5       	brne	.+100    	; 0x516e <xQueueGenericReceive+0x198>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    510a:	8f 81       	ldd	r24, Y+7	; 0x07
    510c:	98 85       	ldd	r25, Y+8	; 0x08
    510e:	0e 94 9a 2a 	call	0x5534	; 0x5534 <prvIsQueueEmpty>
    5112:	88 23       	and	r24, r24
    5114:	29 f1       	breq	.+74     	; 0x5160 <xQueueGenericReceive+0x18a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    5116:	ef 81       	ldd	r30, Y+7	; 0x07
    5118:	f8 85       	ldd	r31, Y+8	; 0x08
    511a:	80 81       	ld	r24, Z
    511c:	91 81       	ldd	r25, Z+1	; 0x01
    511e:	00 97       	sbiw	r24, 0x00	; 0
    5120:	59 f4       	brne	.+22     	; 0x5138 <xQueueGenericReceive+0x162>
					{
						portENTER_CRITICAL();
    5122:	0f b6       	in	r0, 0x3f	; 63
    5124:	f8 94       	cli
    5126:	0f 92       	push	r0
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    5128:	ef 81       	ldd	r30, Y+7	; 0x07
    512a:	f8 85       	ldd	r31, Y+8	; 0x08
    512c:	82 81       	ldd	r24, Z+2	; 0x02
    512e:	93 81       	ldd	r25, Z+3	; 0x03
    5130:	0e 94 07 32 	call	0x640e	; 0x640e <vTaskPriorityInherit>
						}
						portEXIT_CRITICAL();
    5134:	0f 90       	pop	r0
    5136:	0f be       	out	0x3f, r0	; 63
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    5138:	8f 81       	ldd	r24, Y+7	; 0x07
    513a:	98 85       	ldd	r25, Y+8	; 0x08
    513c:	41 96       	adiw	r24, 0x11	; 17
    513e:	2b 85       	ldd	r18, Y+11	; 0x0b
    5140:	3c 85       	ldd	r19, Y+12	; 0x0c
    5142:	b9 01       	movw	r22, r18
    5144:	0e 94 48 2f 	call	0x5e90	; 0x5e90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    5148:	8f 81       	ldd	r24, Y+7	; 0x07
    514a:	98 85       	ldd	r25, Y+8	; 0x08
    514c:	0e 94 46 2a 	call	0x548c	; 0x548c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    5150:	0e 94 4e 2d 	call	0x5a9c	; 0x5a9c <xTaskResumeAll>
    5154:	88 23       	and	r24, r24
    5156:	09 f0       	breq	.+2      	; 0x515a <xQueueGenericReceive+0x184>
    5158:	50 cf       	rjmp	.-352    	; 0x4ffa <xQueueGenericReceive+0x24>
				{
					portYIELD_WITHIN_API();
    515a:	0e 94 da 24 	call	0x49b4	; 0x49b4 <vPortYield>
    515e:	4d cf       	rjmp	.-358    	; 0x4ffa <xQueueGenericReceive+0x24>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    5160:	8f 81       	ldd	r24, Y+7	; 0x07
    5162:	98 85       	ldd	r25, Y+8	; 0x08
    5164:	0e 94 46 2a 	call	0x548c	; 0x548c <prvUnlockQueue>
				( void ) xTaskResumeAll();
    5168:	0e 94 4e 2d 	call	0x5a9c	; 0x5a9c <xTaskResumeAll>
    516c:	46 cf       	rjmp	.-372    	; 0x4ffa <xQueueGenericReceive+0x24>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    516e:	8f 81       	ldd	r24, Y+7	; 0x07
    5170:	98 85       	ldd	r25, Y+8	; 0x08
    5172:	0e 94 46 2a 	call	0x548c	; 0x548c <prvUnlockQueue>
			( void ) xTaskResumeAll();
    5176:	0e 94 4e 2d 	call	0x5a9c	; 0x5a9c <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    517a:	1e 86       	std	Y+14, r1	; 0x0e
    517c:	8e 85       	ldd	r24, Y+14	; 0x0e
		}
	}
}
    517e:	2e 96       	adiw	r28, 0x0e	; 14
    5180:	0f b6       	in	r0, 0x3f	; 63
    5182:	f8 94       	cli
    5184:	de bf       	out	0x3e, r29	; 62
    5186:	0f be       	out	0x3f, r0	; 63
    5188:	cd bf       	out	0x3d, r28	; 61
    518a:	cf 91       	pop	r28
    518c:	df 91       	pop	r29
    518e:	08 95       	ret

00005190 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueReceiveFromISR( xQueueHandle pxQueue, void * const pvBuffer, signed portBASE_TYPE *pxTaskWoken )
{
    5190:	df 93       	push	r29
    5192:	cf 93       	push	r28
    5194:	cd b7       	in	r28, 0x3d	; 61
    5196:	de b7       	in	r29, 0x3e	; 62
    5198:	28 97       	sbiw	r28, 0x08	; 8
    519a:	0f b6       	in	r0, 0x3f	; 63
    519c:	f8 94       	cli
    519e:	de bf       	out	0x3e, r29	; 62
    51a0:	0f be       	out	0x3f, r0	; 63
    51a2:	cd bf       	out	0x3d, r28	; 61
    51a4:	9c 83       	std	Y+4, r25	; 0x04
    51a6:	8b 83       	std	Y+3, r24	; 0x03
    51a8:	7e 83       	std	Y+6, r23	; 0x06
    51aa:	6d 83       	std	Y+5, r22	; 0x05
    51ac:	58 87       	std	Y+8, r21	; 0x08
    51ae:	4f 83       	std	Y+7, r20	; 0x07

	configASSERT( pxQueue );
	configASSERT( pxTaskWoken );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    51b0:	19 82       	std	Y+1, r1	; 0x01
	{
		/* We cannot block from an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    51b2:	eb 81       	ldd	r30, Y+3	; 0x03
    51b4:	fc 81       	ldd	r31, Y+4	; 0x04
    51b6:	82 8d       	ldd	r24, Z+26	; 0x1a
    51b8:	88 23       	and	r24, r24
    51ba:	71 f1       	breq	.+92     	; 0x5218 <xQueueReceiveFromISR+0x88>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    51bc:	8b 81       	ldd	r24, Y+3	; 0x03
    51be:	9c 81       	ldd	r25, Y+4	; 0x04
    51c0:	2d 81       	ldd	r18, Y+5	; 0x05
    51c2:	3e 81       	ldd	r19, Y+6	; 0x06
    51c4:	b9 01       	movw	r22, r18
    51c6:	0e 94 fe 29 	call	0x53fc	; 0x53fc <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    51ca:	eb 81       	ldd	r30, Y+3	; 0x03
    51cc:	fc 81       	ldd	r31, Y+4	; 0x04
    51ce:	82 8d       	ldd	r24, Z+26	; 0x1a
    51d0:	81 50       	subi	r24, 0x01	; 1
    51d2:	eb 81       	ldd	r30, Y+3	; 0x03
    51d4:	fc 81       	ldd	r31, Y+4	; 0x04
    51d6:	82 8f       	std	Z+26, r24	; 0x1a

			/* If the queue is locked we will not modify the event list.  Instead
			we update the lock count so the task that unlocks the queue will know
			that an ISR has removed data while the queue was locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    51d8:	eb 81       	ldd	r30, Y+3	; 0x03
    51da:	fc 81       	ldd	r31, Y+4	; 0x04
    51dc:	85 8d       	ldd	r24, Z+29	; 0x1d
    51de:	8f 3f       	cpi	r24, 0xFF	; 255
    51e0:	89 f4       	brne	.+34     	; 0x5204 <xQueueReceiveFromISR+0x74>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    51e2:	eb 81       	ldd	r30, Y+3	; 0x03
    51e4:	fc 81       	ldd	r31, Y+4	; 0x04
    51e6:	80 85       	ldd	r24, Z+8	; 0x08
    51e8:	88 23       	and	r24, r24
    51ea:	99 f0       	breq	.+38     	; 0x5212 <xQueueReceiveFromISR+0x82>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    51ec:	8b 81       	ldd	r24, Y+3	; 0x03
    51ee:	9c 81       	ldd	r25, Y+4	; 0x04
    51f0:	08 96       	adiw	r24, 0x08	; 8
    51f2:	0e 94 7e 2f 	call	0x5efc	; 0x5efc <xTaskRemoveFromEventList>
    51f6:	88 23       	and	r24, r24
    51f8:	61 f0       	breq	.+24     	; 0x5212 <xQueueReceiveFromISR+0x82>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						*pxTaskWoken = pdTRUE;
    51fa:	ef 81       	ldd	r30, Y+7	; 0x07
    51fc:	f8 85       	ldd	r31, Y+8	; 0x08
    51fe:	81 e0       	ldi	r24, 0x01	; 1
    5200:	80 83       	st	Z, r24
    5202:	07 c0       	rjmp	.+14     	; 0x5212 <xQueueReceiveFromISR+0x82>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    5204:	eb 81       	ldd	r30, Y+3	; 0x03
    5206:	fc 81       	ldd	r31, Y+4	; 0x04
    5208:	85 8d       	ldd	r24, Z+29	; 0x1d
    520a:	8f 5f       	subi	r24, 0xFF	; 255
    520c:	eb 81       	ldd	r30, Y+3	; 0x03
    520e:	fc 81       	ldd	r31, Y+4	; 0x04
    5210:	85 8f       	std	Z+29, r24	; 0x1d
			}

			xReturn = pdPASS;
    5212:	81 e0       	ldi	r24, 0x01	; 1
    5214:	8a 83       	std	Y+2, r24	; 0x02
    5216:	01 c0       	rjmp	.+2      	; 0x521a <xQueueReceiveFromISR+0x8a>
		}
		else
		{
			xReturn = pdFAIL;
    5218:	1a 82       	std	Y+2, r1	; 0x02
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    521a:	8a 81       	ldd	r24, Y+2	; 0x02
}
    521c:	28 96       	adiw	r28, 0x08	; 8
    521e:	0f b6       	in	r0, 0x3f	; 63
    5220:	f8 94       	cli
    5222:	de bf       	out	0x3e, r29	; 62
    5224:	0f be       	out	0x3f, r0	; 63
    5226:	cd bf       	out	0x3d, r28	; 61
    5228:	cf 91       	pop	r28
    522a:	df 91       	pop	r29
    522c:	08 95       	ret

0000522e <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxQueueMessagesWaiting( const xQueueHandle pxQueue )
{
    522e:	df 93       	push	r29
    5230:	cf 93       	push	r28
    5232:	00 d0       	rcall	.+0      	; 0x5234 <uxQueueMessagesWaiting+0x6>
    5234:	0f 92       	push	r0
    5236:	cd b7       	in	r28, 0x3d	; 61
    5238:	de b7       	in	r29, 0x3e	; 62
    523a:	9b 83       	std	Y+3, r25	; 0x03
    523c:	8a 83       	std	Y+2, r24	; 0x02
unsigned portBASE_TYPE uxReturn;

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    523e:	0f b6       	in	r0, 0x3f	; 63
    5240:	f8 94       	cli
    5242:	0f 92       	push	r0
		uxReturn = pxQueue->uxMessagesWaiting;
    5244:	ea 81       	ldd	r30, Y+2	; 0x02
    5246:	fb 81       	ldd	r31, Y+3	; 0x03
    5248:	82 8d       	ldd	r24, Z+26	; 0x1a
    524a:	89 83       	std	Y+1, r24	; 0x01
	taskEXIT_CRITICAL();
    524c:	0f 90       	pop	r0
    524e:	0f be       	out	0x3f, r0	; 63

	return uxReturn;
    5250:	89 81       	ldd	r24, Y+1	; 0x01
}
    5252:	0f 90       	pop	r0
    5254:	0f 90       	pop	r0
    5256:	0f 90       	pop	r0
    5258:	cf 91       	pop	r28
    525a:	df 91       	pop	r29
    525c:	08 95       	ret

0000525e <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxQueueMessagesWaitingFromISR( const xQueueHandle pxQueue )
{
    525e:	df 93       	push	r29
    5260:	cf 93       	push	r28
    5262:	00 d0       	rcall	.+0      	; 0x5264 <uxQueueMessagesWaitingFromISR+0x6>
    5264:	0f 92       	push	r0
    5266:	cd b7       	in	r28, 0x3d	; 61
    5268:	de b7       	in	r29, 0x3e	; 62
    526a:	9b 83       	std	Y+3, r25	; 0x03
    526c:	8a 83       	std	Y+2, r24	; 0x02
unsigned portBASE_TYPE uxReturn;

	configASSERT( pxQueue );

	uxReturn = pxQueue->uxMessagesWaiting;
    526e:	ea 81       	ldd	r30, Y+2	; 0x02
    5270:	fb 81       	ldd	r31, Y+3	; 0x03
    5272:	82 8d       	ldd	r24, Z+26	; 0x1a
    5274:	89 83       	std	Y+1, r24	; 0x01

	return uxReturn;
    5276:	89 81       	ldd	r24, Y+1	; 0x01
}
    5278:	0f 90       	pop	r0
    527a:	0f 90       	pop	r0
    527c:	0f 90       	pop	r0
    527e:	cf 91       	pop	r28
    5280:	df 91       	pop	r29
    5282:	08 95       	ret

00005284 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( xQueueHandle pxQueue )
{
    5284:	df 93       	push	r29
    5286:	cf 93       	push	r28
    5288:	00 d0       	rcall	.+0      	; 0x528a <vQueueDelete+0x6>
    528a:	cd b7       	in	r28, 0x3d	; 61
    528c:	de b7       	in	r29, 0x3e	; 62
    528e:	9a 83       	std	Y+2, r25	; 0x02
    5290:	89 83       	std	Y+1, r24	; 0x01
	configASSERT( pxQueue );

	traceQUEUE_DELETE( pxQueue );
	vQueueUnregisterQueue( pxQueue );
	vPortFree( pxQueue->pcHead );
    5292:	e9 81       	ldd	r30, Y+1	; 0x01
    5294:	fa 81       	ldd	r31, Y+2	; 0x02
    5296:	80 81       	ld	r24, Z
    5298:	91 81       	ldd	r25, Z+1	; 0x01
    529a:	0e 94 ba 21 	call	0x4374	; 0x4374 <vPortFree>
	vPortFree( pxQueue );
    529e:	89 81       	ldd	r24, Y+1	; 0x01
    52a0:	9a 81       	ldd	r25, Y+2	; 0x02
    52a2:	0e 94 ba 21 	call	0x4374	; 0x4374 <vPortFree>
}
    52a6:	0f 90       	pop	r0
    52a8:	0f 90       	pop	r0
    52aa:	cf 91       	pop	r28
    52ac:	df 91       	pop	r29
    52ae:	08 95       	ret

000052b0 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
    52b0:	df 93       	push	r29
    52b2:	cf 93       	push	r28
    52b4:	00 d0       	rcall	.+0      	; 0x52b6 <prvCopyDataToQueue+0x6>
    52b6:	00 d0       	rcall	.+0      	; 0x52b8 <prvCopyDataToQueue+0x8>
    52b8:	0f 92       	push	r0
    52ba:	cd b7       	in	r28, 0x3d	; 61
    52bc:	de b7       	in	r29, 0x3e	; 62
    52be:	9a 83       	std	Y+2, r25	; 0x02
    52c0:	89 83       	std	Y+1, r24	; 0x01
    52c2:	7c 83       	std	Y+4, r23	; 0x04
    52c4:	6b 83       	std	Y+3, r22	; 0x03
    52c6:	4d 83       	std	Y+5, r20	; 0x05
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
    52c8:	e9 81       	ldd	r30, Y+1	; 0x01
    52ca:	fa 81       	ldd	r31, Y+2	; 0x02
    52cc:	84 8d       	ldd	r24, Z+28	; 0x1c
    52ce:	88 23       	and	r24, r24
    52d0:	91 f4       	brne	.+36     	; 0x52f6 <prvCopyDataToQueue+0x46>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    52d2:	e9 81       	ldd	r30, Y+1	; 0x01
    52d4:	fa 81       	ldd	r31, Y+2	; 0x02
    52d6:	80 81       	ld	r24, Z
    52d8:	91 81       	ldd	r25, Z+1	; 0x01
    52da:	00 97       	sbiw	r24, 0x00	; 0
    52dc:	09 f0       	breq	.+2      	; 0x52e0 <prvCopyDataToQueue+0x30>
    52de:	7f c0       	rjmp	.+254    	; 0x53de <prvCopyDataToQueue+0x12e>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    52e0:	e9 81       	ldd	r30, Y+1	; 0x01
    52e2:	fa 81       	ldd	r31, Y+2	; 0x02
    52e4:	82 81       	ldd	r24, Z+2	; 0x02
    52e6:	93 81       	ldd	r25, Z+3	; 0x03
    52e8:	0e 94 87 32 	call	0x650e	; 0x650e <vTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
    52ec:	e9 81       	ldd	r30, Y+1	; 0x01
    52ee:	fa 81       	ldd	r31, Y+2	; 0x02
    52f0:	13 82       	std	Z+3, r1	; 0x03
    52f2:	12 82       	std	Z+2, r1	; 0x02
    52f4:	74 c0       	rjmp	.+232    	; 0x53de <prvCopyDataToQueue+0x12e>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
    52f6:	8d 81       	ldd	r24, Y+5	; 0x05
    52f8:	88 23       	and	r24, r24
    52fa:	99 f5       	brne	.+102    	; 0x5362 <prvCopyDataToQueue+0xb2>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
    52fc:	e9 81       	ldd	r30, Y+1	; 0x01
    52fe:	fa 81       	ldd	r31, Y+2	; 0x02
    5300:	64 81       	ldd	r22, Z+4	; 0x04
    5302:	75 81       	ldd	r23, Z+5	; 0x05
    5304:	e9 81       	ldd	r30, Y+1	; 0x01
    5306:	fa 81       	ldd	r31, Y+2	; 0x02
    5308:	84 8d       	ldd	r24, Z+28	; 0x1c
    530a:	48 2f       	mov	r20, r24
    530c:	50 e0       	ldi	r21, 0x00	; 0
    530e:	2b 81       	ldd	r18, Y+3	; 0x03
    5310:	3c 81       	ldd	r19, Y+4	; 0x04
    5312:	cb 01       	movw	r24, r22
    5314:	b9 01       	movw	r22, r18
    5316:	0e 94 28 3a 	call	0x7450	; 0x7450 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    531a:	e9 81       	ldd	r30, Y+1	; 0x01
    531c:	fa 81       	ldd	r31, Y+2	; 0x02
    531e:	24 81       	ldd	r18, Z+4	; 0x04
    5320:	35 81       	ldd	r19, Z+5	; 0x05
    5322:	e9 81       	ldd	r30, Y+1	; 0x01
    5324:	fa 81       	ldd	r31, Y+2	; 0x02
    5326:	84 8d       	ldd	r24, Z+28	; 0x1c
    5328:	88 2f       	mov	r24, r24
    532a:	90 e0       	ldi	r25, 0x00	; 0
    532c:	82 0f       	add	r24, r18
    532e:	93 1f       	adc	r25, r19
    5330:	e9 81       	ldd	r30, Y+1	; 0x01
    5332:	fa 81       	ldd	r31, Y+2	; 0x02
    5334:	95 83       	std	Z+5, r25	; 0x05
    5336:	84 83       	std	Z+4, r24	; 0x04
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
    5338:	e9 81       	ldd	r30, Y+1	; 0x01
    533a:	fa 81       	ldd	r31, Y+2	; 0x02
    533c:	24 81       	ldd	r18, Z+4	; 0x04
    533e:	35 81       	ldd	r19, Z+5	; 0x05
    5340:	e9 81       	ldd	r30, Y+1	; 0x01
    5342:	fa 81       	ldd	r31, Y+2	; 0x02
    5344:	82 81       	ldd	r24, Z+2	; 0x02
    5346:	93 81       	ldd	r25, Z+3	; 0x03
    5348:	28 17       	cp	r18, r24
    534a:	39 07       	cpc	r19, r25
    534c:	08 f4       	brcc	.+2      	; 0x5350 <prvCopyDataToQueue+0xa0>
    534e:	47 c0       	rjmp	.+142    	; 0x53de <prvCopyDataToQueue+0x12e>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    5350:	e9 81       	ldd	r30, Y+1	; 0x01
    5352:	fa 81       	ldd	r31, Y+2	; 0x02
    5354:	80 81       	ld	r24, Z
    5356:	91 81       	ldd	r25, Z+1	; 0x01
    5358:	e9 81       	ldd	r30, Y+1	; 0x01
    535a:	fa 81       	ldd	r31, Y+2	; 0x02
    535c:	95 83       	std	Z+5, r25	; 0x05
    535e:	84 83       	std	Z+4, r24	; 0x04
    5360:	3e c0       	rjmp	.+124    	; 0x53de <prvCopyDataToQueue+0x12e>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
    5362:	e9 81       	ldd	r30, Y+1	; 0x01
    5364:	fa 81       	ldd	r31, Y+2	; 0x02
    5366:	66 81       	ldd	r22, Z+6	; 0x06
    5368:	77 81       	ldd	r23, Z+7	; 0x07
    536a:	e9 81       	ldd	r30, Y+1	; 0x01
    536c:	fa 81       	ldd	r31, Y+2	; 0x02
    536e:	84 8d       	ldd	r24, Z+28	; 0x1c
    5370:	48 2f       	mov	r20, r24
    5372:	50 e0       	ldi	r21, 0x00	; 0
    5374:	2b 81       	ldd	r18, Y+3	; 0x03
    5376:	3c 81       	ldd	r19, Y+4	; 0x04
    5378:	cb 01       	movw	r24, r22
    537a:	b9 01       	movw	r22, r18
    537c:	0e 94 28 3a 	call	0x7450	; 0x7450 <memcpy>
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
    5380:	e9 81       	ldd	r30, Y+1	; 0x01
    5382:	fa 81       	ldd	r31, Y+2	; 0x02
    5384:	26 81       	ldd	r18, Z+6	; 0x06
    5386:	37 81       	ldd	r19, Z+7	; 0x07
    5388:	e9 81       	ldd	r30, Y+1	; 0x01
    538a:	fa 81       	ldd	r31, Y+2	; 0x02
    538c:	84 8d       	ldd	r24, Z+28	; 0x1c
    538e:	88 2f       	mov	r24, r24
    5390:	90 e0       	ldi	r25, 0x00	; 0
    5392:	90 95       	com	r25
    5394:	81 95       	neg	r24
    5396:	9f 4f       	sbci	r25, 0xFF	; 255
    5398:	82 0f       	add	r24, r18
    539a:	93 1f       	adc	r25, r19
    539c:	e9 81       	ldd	r30, Y+1	; 0x01
    539e:	fa 81       	ldd	r31, Y+2	; 0x02
    53a0:	97 83       	std	Z+7, r25	; 0x07
    53a2:	86 83       	std	Z+6, r24	; 0x06
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
    53a4:	e9 81       	ldd	r30, Y+1	; 0x01
    53a6:	fa 81       	ldd	r31, Y+2	; 0x02
    53a8:	26 81       	ldd	r18, Z+6	; 0x06
    53aa:	37 81       	ldd	r19, Z+7	; 0x07
    53ac:	e9 81       	ldd	r30, Y+1	; 0x01
    53ae:	fa 81       	ldd	r31, Y+2	; 0x02
    53b0:	80 81       	ld	r24, Z
    53b2:	91 81       	ldd	r25, Z+1	; 0x01
    53b4:	28 17       	cp	r18, r24
    53b6:	39 07       	cpc	r19, r25
    53b8:	90 f4       	brcc	.+36     	; 0x53de <prvCopyDataToQueue+0x12e>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    53ba:	e9 81       	ldd	r30, Y+1	; 0x01
    53bc:	fa 81       	ldd	r31, Y+2	; 0x02
    53be:	22 81       	ldd	r18, Z+2	; 0x02
    53c0:	33 81       	ldd	r19, Z+3	; 0x03
    53c2:	e9 81       	ldd	r30, Y+1	; 0x01
    53c4:	fa 81       	ldd	r31, Y+2	; 0x02
    53c6:	84 8d       	ldd	r24, Z+28	; 0x1c
    53c8:	88 2f       	mov	r24, r24
    53ca:	90 e0       	ldi	r25, 0x00	; 0
    53cc:	90 95       	com	r25
    53ce:	81 95       	neg	r24
    53d0:	9f 4f       	sbci	r25, 0xFF	; 255
    53d2:	82 0f       	add	r24, r18
    53d4:	93 1f       	adc	r25, r19
    53d6:	e9 81       	ldd	r30, Y+1	; 0x01
    53d8:	fa 81       	ldd	r31, Y+2	; 0x02
    53da:	97 83       	std	Z+7, r25	; 0x07
    53dc:	86 83       	std	Z+6, r24	; 0x06
		}
	}

	++( pxQueue->uxMessagesWaiting );
    53de:	e9 81       	ldd	r30, Y+1	; 0x01
    53e0:	fa 81       	ldd	r31, Y+2	; 0x02
    53e2:	82 8d       	ldd	r24, Z+26	; 0x1a
    53e4:	8f 5f       	subi	r24, 0xFF	; 255
    53e6:	e9 81       	ldd	r30, Y+1	; 0x01
    53e8:	fa 81       	ldd	r31, Y+2	; 0x02
    53ea:	82 8f       	std	Z+26, r24	; 0x1a
}
    53ec:	0f 90       	pop	r0
    53ee:	0f 90       	pop	r0
    53f0:	0f 90       	pop	r0
    53f2:	0f 90       	pop	r0
    53f4:	0f 90       	pop	r0
    53f6:	cf 91       	pop	r28
    53f8:	df 91       	pop	r29
    53fa:	08 95       	ret

000053fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
    53fc:	df 93       	push	r29
    53fe:	cf 93       	push	r28
    5400:	00 d0       	rcall	.+0      	; 0x5402 <prvCopyDataFromQueue+0x6>
    5402:	00 d0       	rcall	.+0      	; 0x5404 <prvCopyDataFromQueue+0x8>
    5404:	cd b7       	in	r28, 0x3d	; 61
    5406:	de b7       	in	r29, 0x3e	; 62
    5408:	9a 83       	std	Y+2, r25	; 0x02
    540a:	89 83       	std	Y+1, r24	; 0x01
    540c:	7c 83       	std	Y+4, r23	; 0x04
    540e:	6b 83       	std	Y+3, r22	; 0x03
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
    5410:	e9 81       	ldd	r30, Y+1	; 0x01
    5412:	fa 81       	ldd	r31, Y+2	; 0x02
    5414:	80 81       	ld	r24, Z
    5416:	91 81       	ldd	r25, Z+1	; 0x01
    5418:	00 97       	sbiw	r24, 0x00	; 0
    541a:	89 f1       	breq	.+98     	; 0x547e <prvCopyDataFromQueue+0x82>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
    541c:	e9 81       	ldd	r30, Y+1	; 0x01
    541e:	fa 81       	ldd	r31, Y+2	; 0x02
    5420:	26 81       	ldd	r18, Z+6	; 0x06
    5422:	37 81       	ldd	r19, Z+7	; 0x07
    5424:	e9 81       	ldd	r30, Y+1	; 0x01
    5426:	fa 81       	ldd	r31, Y+2	; 0x02
    5428:	84 8d       	ldd	r24, Z+28	; 0x1c
    542a:	88 2f       	mov	r24, r24
    542c:	90 e0       	ldi	r25, 0x00	; 0
    542e:	82 0f       	add	r24, r18
    5430:	93 1f       	adc	r25, r19
    5432:	e9 81       	ldd	r30, Y+1	; 0x01
    5434:	fa 81       	ldd	r31, Y+2	; 0x02
    5436:	97 83       	std	Z+7, r25	; 0x07
    5438:	86 83       	std	Z+6, r24	; 0x06
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
    543a:	e9 81       	ldd	r30, Y+1	; 0x01
    543c:	fa 81       	ldd	r31, Y+2	; 0x02
    543e:	26 81       	ldd	r18, Z+6	; 0x06
    5440:	37 81       	ldd	r19, Z+7	; 0x07
    5442:	e9 81       	ldd	r30, Y+1	; 0x01
    5444:	fa 81       	ldd	r31, Y+2	; 0x02
    5446:	82 81       	ldd	r24, Z+2	; 0x02
    5448:	93 81       	ldd	r25, Z+3	; 0x03
    544a:	28 17       	cp	r18, r24
    544c:	39 07       	cpc	r19, r25
    544e:	40 f0       	brcs	.+16     	; 0x5460 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
    5450:	e9 81       	ldd	r30, Y+1	; 0x01
    5452:	fa 81       	ldd	r31, Y+2	; 0x02
    5454:	80 81       	ld	r24, Z
    5456:	91 81       	ldd	r25, Z+1	; 0x01
    5458:	e9 81       	ldd	r30, Y+1	; 0x01
    545a:	fa 81       	ldd	r31, Y+2	; 0x02
    545c:	97 83       	std	Z+7, r25	; 0x07
    545e:	86 83       	std	Z+6, r24	; 0x06
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
    5460:	e9 81       	ldd	r30, Y+1	; 0x01
    5462:	fa 81       	ldd	r31, Y+2	; 0x02
    5464:	46 81       	ldd	r20, Z+6	; 0x06
    5466:	57 81       	ldd	r21, Z+7	; 0x07
    5468:	e9 81       	ldd	r30, Y+1	; 0x01
    546a:	fa 81       	ldd	r31, Y+2	; 0x02
    546c:	84 8d       	ldd	r24, Z+28	; 0x1c
    546e:	28 2f       	mov	r18, r24
    5470:	30 e0       	ldi	r19, 0x00	; 0
    5472:	8b 81       	ldd	r24, Y+3	; 0x03
    5474:	9c 81       	ldd	r25, Y+4	; 0x04
    5476:	ba 01       	movw	r22, r20
    5478:	a9 01       	movw	r20, r18
    547a:	0e 94 28 3a 	call	0x7450	; 0x7450 <memcpy>
	}
}
    547e:	0f 90       	pop	r0
    5480:	0f 90       	pop	r0
    5482:	0f 90       	pop	r0
    5484:	0f 90       	pop	r0
    5486:	cf 91       	pop	r28
    5488:	df 91       	pop	r29
    548a:	08 95       	ret

0000548c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
    548c:	df 93       	push	r29
    548e:	cf 93       	push	r28
    5490:	00 d0       	rcall	.+0      	; 0x5492 <prvUnlockQueue+0x6>
    5492:	cd b7       	in	r28, 0x3d	; 61
    5494:	de b7       	in	r29, 0x3e	; 62
    5496:	9a 83       	std	Y+2, r25	; 0x02
    5498:	89 83       	std	Y+1, r24	; 0x01

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    549a:	0f b6       	in	r0, 0x3f	; 63
    549c:	f8 94       	cli
    549e:	0f 92       	push	r0
    54a0:	15 c0       	rjmp	.+42     	; 0x54cc <prvUnlockQueue+0x40>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    54a2:	e9 81       	ldd	r30, Y+1	; 0x01
    54a4:	fa 81       	ldd	r31, Y+2	; 0x02
    54a6:	81 89       	ldd	r24, Z+17	; 0x11
    54a8:	88 23       	and	r24, r24
    54aa:	a9 f0       	breq	.+42     	; 0x54d6 <prvUnlockQueue+0x4a>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    54ac:	89 81       	ldd	r24, Y+1	; 0x01
    54ae:	9a 81       	ldd	r25, Y+2	; 0x02
    54b0:	41 96       	adiw	r24, 0x11	; 17
    54b2:	0e 94 7e 2f 	call	0x5efc	; 0x5efc <xTaskRemoveFromEventList>
    54b6:	88 23       	and	r24, r24
    54b8:	11 f0       	breq	.+4      	; 0x54be <prvUnlockQueue+0x32>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
    54ba:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <vTaskMissedYield>
				}

				--( pxQueue->xTxLock );
    54be:	e9 81       	ldd	r30, Y+1	; 0x01
    54c0:	fa 81       	ldd	r31, Y+2	; 0x02
    54c2:	86 8d       	ldd	r24, Z+30	; 0x1e
    54c4:	81 50       	subi	r24, 0x01	; 1
    54c6:	e9 81       	ldd	r30, Y+1	; 0x01
    54c8:	fa 81       	ldd	r31, Y+2	; 0x02
    54ca:	86 8f       	std	Z+30, r24	; 0x1e
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    54cc:	e9 81       	ldd	r30, Y+1	; 0x01
    54ce:	fa 81       	ldd	r31, Y+2	; 0x02
    54d0:	86 8d       	ldd	r24, Z+30	; 0x1e
    54d2:	18 16       	cp	r1, r24
    54d4:	34 f3       	brlt	.-52     	; 0x54a2 <prvUnlockQueue+0x16>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
    54d6:	e9 81       	ldd	r30, Y+1	; 0x01
    54d8:	fa 81       	ldd	r31, Y+2	; 0x02
    54da:	8f ef       	ldi	r24, 0xFF	; 255
    54dc:	86 8f       	std	Z+30, r24	; 0x1e
	}
	taskEXIT_CRITICAL();
    54de:	0f 90       	pop	r0
    54e0:	0f be       	out	0x3f, r0	; 63

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    54e2:	0f b6       	in	r0, 0x3f	; 63
    54e4:	f8 94       	cli
    54e6:	0f 92       	push	r0
    54e8:	15 c0       	rjmp	.+42     	; 0x5514 <prvUnlockQueue+0x88>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    54ea:	e9 81       	ldd	r30, Y+1	; 0x01
    54ec:	fa 81       	ldd	r31, Y+2	; 0x02
    54ee:	80 85       	ldd	r24, Z+8	; 0x08
    54f0:	88 23       	and	r24, r24
    54f2:	a9 f0       	breq	.+42     	; 0x551e <prvUnlockQueue+0x92>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    54f4:	89 81       	ldd	r24, Y+1	; 0x01
    54f6:	9a 81       	ldd	r25, Y+2	; 0x02
    54f8:	08 96       	adiw	r24, 0x08	; 8
    54fa:	0e 94 7e 2f 	call	0x5efc	; 0x5efc <xTaskRemoveFromEventList>
    54fe:	88 23       	and	r24, r24
    5500:	11 f0       	breq	.+4      	; 0x5506 <prvUnlockQueue+0x7a>
				{
					vTaskMissedYield();
    5502:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <vTaskMissedYield>
				}

				--( pxQueue->xRxLock );
    5506:	e9 81       	ldd	r30, Y+1	; 0x01
    5508:	fa 81       	ldd	r31, Y+2	; 0x02
    550a:	85 8d       	ldd	r24, Z+29	; 0x1d
    550c:	81 50       	subi	r24, 0x01	; 1
    550e:	e9 81       	ldd	r30, Y+1	; 0x01
    5510:	fa 81       	ldd	r31, Y+2	; 0x02
    5512:	85 8f       	std	Z+29, r24	; 0x1d
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    5514:	e9 81       	ldd	r30, Y+1	; 0x01
    5516:	fa 81       	ldd	r31, Y+2	; 0x02
    5518:	85 8d       	ldd	r24, Z+29	; 0x1d
    551a:	18 16       	cp	r1, r24
    551c:	34 f3       	brlt	.-52     	; 0x54ea <prvUnlockQueue+0x5e>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    551e:	e9 81       	ldd	r30, Y+1	; 0x01
    5520:	fa 81       	ldd	r31, Y+2	; 0x02
    5522:	8f ef       	ldi	r24, 0xFF	; 255
    5524:	85 8f       	std	Z+29, r24	; 0x1d
	}
	taskEXIT_CRITICAL();
    5526:	0f 90       	pop	r0
    5528:	0f be       	out	0x3f, r0	; 63
}
    552a:	0f 90       	pop	r0
    552c:	0f 90       	pop	r0
    552e:	cf 91       	pop	r28
    5530:	df 91       	pop	r29
    5532:	08 95       	ret

00005534 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
    5534:	df 93       	push	r29
    5536:	cf 93       	push	r28
    5538:	00 d0       	rcall	.+0      	; 0x553a <prvIsQueueEmpty+0x6>
    553a:	0f 92       	push	r0
    553c:	cd b7       	in	r28, 0x3d	; 61
    553e:	de b7       	in	r29, 0x3e	; 62
    5540:	9b 83       	std	Y+3, r25	; 0x03
    5542:	8a 83       	std	Y+2, r24	; 0x02
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
    5544:	0f b6       	in	r0, 0x3f	; 63
    5546:	f8 94       	cli
    5548:	0f 92       	push	r0
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
    554a:	ea 81       	ldd	r30, Y+2	; 0x02
    554c:	fb 81       	ldd	r31, Y+3	; 0x03
    554e:	82 8d       	ldd	r24, Z+26	; 0x1a
    5550:	19 82       	std	Y+1, r1	; 0x01
    5552:	88 23       	and	r24, r24
    5554:	11 f4       	brne	.+4      	; 0x555a <prvIsQueueEmpty+0x26>
    5556:	81 e0       	ldi	r24, 0x01	; 1
    5558:	89 83       	std	Y+1, r24	; 0x01
	taskEXIT_CRITICAL();
    555a:	0f 90       	pop	r0
    555c:	0f be       	out	0x3f, r0	; 63

	return xReturn;
    555e:	89 81       	ldd	r24, Y+1	; 0x01
}
    5560:	0f 90       	pop	r0
    5562:	0f 90       	pop	r0
    5564:	0f 90       	pop	r0
    5566:	cf 91       	pop	r28
    5568:	df 91       	pop	r29
    556a:	08 95       	ret

0000556c <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueIsQueueEmptyFromISR( const xQueueHandle pxQueue )
{
    556c:	df 93       	push	r29
    556e:	cf 93       	push	r28
    5570:	00 d0       	rcall	.+0      	; 0x5572 <xQueueIsQueueEmptyFromISR+0x6>
    5572:	0f 92       	push	r0
    5574:	cd b7       	in	r28, 0x3d	; 61
    5576:	de b7       	in	r29, 0x3e	; 62
    5578:	9b 83       	std	Y+3, r25	; 0x03
    557a:	8a 83       	std	Y+2, r24	; 0x02
signed portBASE_TYPE xReturn;

	configASSERT( pxQueue );
	xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
    557c:	ea 81       	ldd	r30, Y+2	; 0x02
    557e:	fb 81       	ldd	r31, Y+3	; 0x03
    5580:	82 8d       	ldd	r24, Z+26	; 0x1a
    5582:	19 82       	std	Y+1, r1	; 0x01
    5584:	88 23       	and	r24, r24
    5586:	11 f4       	brne	.+4      	; 0x558c <xQueueIsQueueEmptyFromISR+0x20>
    5588:	81 e0       	ldi	r24, 0x01	; 1
    558a:	89 83       	std	Y+1, r24	; 0x01

	return xReturn;
    558c:	89 81       	ldd	r24, Y+1	; 0x01
}
    558e:	0f 90       	pop	r0
    5590:	0f 90       	pop	r0
    5592:	0f 90       	pop	r0
    5594:	cf 91       	pop	r28
    5596:	df 91       	pop	r29
    5598:	08 95       	ret

0000559a <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
    559a:	df 93       	push	r29
    559c:	cf 93       	push	r28
    559e:	00 d0       	rcall	.+0      	; 0x55a0 <prvIsQueueFull+0x6>
    55a0:	0f 92       	push	r0
    55a2:	cd b7       	in	r28, 0x3d	; 61
    55a4:	de b7       	in	r29, 0x3e	; 62
    55a6:	9b 83       	std	Y+3, r25	; 0x03
    55a8:	8a 83       	std	Y+2, r24	; 0x02
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
    55aa:	0f b6       	in	r0, 0x3f	; 63
    55ac:	f8 94       	cli
    55ae:	0f 92       	push	r0
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
    55b0:	ea 81       	ldd	r30, Y+2	; 0x02
    55b2:	fb 81       	ldd	r31, Y+3	; 0x03
    55b4:	92 8d       	ldd	r25, Z+26	; 0x1a
    55b6:	ea 81       	ldd	r30, Y+2	; 0x02
    55b8:	fb 81       	ldd	r31, Y+3	; 0x03
    55ba:	83 8d       	ldd	r24, Z+27	; 0x1b
    55bc:	19 82       	std	Y+1, r1	; 0x01
    55be:	98 17       	cp	r25, r24
    55c0:	11 f4       	brne	.+4      	; 0x55c6 <prvIsQueueFull+0x2c>
    55c2:	81 e0       	ldi	r24, 0x01	; 1
    55c4:	89 83       	std	Y+1, r24	; 0x01
	taskEXIT_CRITICAL();
    55c6:	0f 90       	pop	r0
    55c8:	0f be       	out	0x3f, r0	; 63

	return xReturn;
    55ca:	89 81       	ldd	r24, Y+1	; 0x01
}
    55cc:	0f 90       	pop	r0
    55ce:	0f 90       	pop	r0
    55d0:	0f 90       	pop	r0
    55d2:	cf 91       	pop	r28
    55d4:	df 91       	pop	r29
    55d6:	08 95       	ret

000055d8 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueIsQueueFullFromISR( const xQueueHandle pxQueue )
{
    55d8:	df 93       	push	r29
    55da:	cf 93       	push	r28
    55dc:	00 d0       	rcall	.+0      	; 0x55de <xQueueIsQueueFullFromISR+0x6>
    55de:	0f 92       	push	r0
    55e0:	cd b7       	in	r28, 0x3d	; 61
    55e2:	de b7       	in	r29, 0x3e	; 62
    55e4:	9b 83       	std	Y+3, r25	; 0x03
    55e6:	8a 83       	std	Y+2, r24	; 0x02
signed portBASE_TYPE xReturn;

	configASSERT( pxQueue );
	xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
    55e8:	ea 81       	ldd	r30, Y+2	; 0x02
    55ea:	fb 81       	ldd	r31, Y+3	; 0x03
    55ec:	92 8d       	ldd	r25, Z+26	; 0x1a
    55ee:	ea 81       	ldd	r30, Y+2	; 0x02
    55f0:	fb 81       	ldd	r31, Y+3	; 0x03
    55f2:	83 8d       	ldd	r24, Z+27	; 0x1b
    55f4:	19 82       	std	Y+1, r1	; 0x01
    55f6:	98 17       	cp	r25, r24
    55f8:	11 f4       	brne	.+4      	; 0x55fe <xQueueIsQueueFullFromISR+0x26>
    55fa:	81 e0       	ldi	r24, 0x01	; 1
    55fc:	89 83       	std	Y+1, r24	; 0x01

	return xReturn;
    55fe:	89 81       	ldd	r24, Y+1	; 0x01
}
    5600:	0f 90       	pop	r0
    5602:	0f 90       	pop	r0
    5604:	0f 90       	pop	r0
    5606:	cf 91       	pop	r28
    5608:	df 91       	pop	r29
    560a:	08 95       	ret

0000560c <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
    560c:	af 92       	push	r10
    560e:	bf 92       	push	r11
    5610:	cf 92       	push	r12
    5612:	df 92       	push	r13
    5614:	ef 92       	push	r14
    5616:	ff 92       	push	r15
    5618:	0f 93       	push	r16
    561a:	1f 93       	push	r17
    561c:	df 93       	push	r29
    561e:	cf 93       	push	r28
    5620:	cd b7       	in	r28, 0x3d	; 61
    5622:	de b7       	in	r29, 0x3e	; 62
    5624:	64 97       	sbiw	r28, 0x14	; 20
    5626:	0f b6       	in	r0, 0x3f	; 63
    5628:	f8 94       	cli
    562a:	de bf       	out	0x3e, r29	; 62
    562c:	0f be       	out	0x3f, r0	; 63
    562e:	cd bf       	out	0x3d, r28	; 61
    5630:	9f 83       	std	Y+7, r25	; 0x07
    5632:	8e 83       	std	Y+6, r24	; 0x06
    5634:	79 87       	std	Y+9, r23	; 0x09
    5636:	68 87       	std	Y+8, r22	; 0x08
    5638:	5b 87       	std	Y+11, r21	; 0x0b
    563a:	4a 87       	std	Y+10, r20	; 0x0a
    563c:	3d 87       	std	Y+13, r19	; 0x0d
    563e:	2c 87       	std	Y+12, r18	; 0x0c
    5640:	0e 87       	std	Y+14, r16	; 0x0e
    5642:	f8 8a       	std	Y+16, r15	; 0x10
    5644:	ef 86       	std	Y+15, r14	; 0x0f
    5646:	da 8a       	std	Y+18, r13	; 0x12
    5648:	c9 8a       	std	Y+17, r12	; 0x11
    564a:	bc 8a       	std	Y+20, r11	; 0x14
    564c:	ab 8a       	std	Y+19, r10	; 0x13
	configASSERT( pxTaskCode );
	configASSERT( ( uxPriority < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    564e:	8a 85       	ldd	r24, Y+10	; 0x0a
    5650:	9b 85       	ldd	r25, Y+11	; 0x0b
    5652:	29 89       	ldd	r18, Y+17	; 0x11
    5654:	3a 89       	ldd	r19, Y+18	; 0x12
    5656:	b9 01       	movw	r22, r18
    5658:	0e 94 8f 31 	call	0x631e	; 0x631e <prvAllocateTCBAndStack>
    565c:	9c 83       	std	Y+4, r25	; 0x04
    565e:	8b 83       	std	Y+3, r24	; 0x03

	if( pxNewTCB != NULL )
    5660:	8b 81       	ldd	r24, Y+3	; 0x03
    5662:	9c 81       	ldd	r25, Y+4	; 0x04
    5664:	00 97       	sbiw	r24, 0x00	; 0
    5666:	09 f4       	brne	.+2      	; 0x566a <xTaskGenericCreate+0x5e>
    5668:	99 c0       	rjmp	.+306    	; 0x579c <xTaskGenericCreate+0x190>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
    566a:	eb 81       	ldd	r30, Y+3	; 0x03
    566c:	fc 81       	ldd	r31, Y+4	; 0x04
    566e:	27 89       	ldd	r18, Z+23	; 0x17
    5670:	30 8d       	ldd	r19, Z+24	; 0x18
    5672:	8a 85       	ldd	r24, Y+10	; 0x0a
    5674:	9b 85       	ldd	r25, Y+11	; 0x0b
    5676:	01 97       	sbiw	r24, 0x01	; 1
    5678:	82 0f       	add	r24, r18
    567a:	93 1f       	adc	r25, r19
    567c:	9a 83       	std	Y+2, r25	; 0x02
    567e:	89 83       	std	Y+1, r24	; 0x01
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    5680:	8b 81       	ldd	r24, Y+3	; 0x03
    5682:	9c 81       	ldd	r25, Y+4	; 0x04
    5684:	28 85       	ldd	r18, Y+8	; 0x08
    5686:	39 85       	ldd	r19, Y+9	; 0x09
    5688:	eb 89       	ldd	r30, Y+19	; 0x13
    568a:	fc 89       	ldd	r31, Y+20	; 0x14
    568c:	aa 85       	ldd	r26, Y+10	; 0x0a
    568e:	bb 85       	ldd	r27, Y+11	; 0x0b
    5690:	b9 01       	movw	r22, r18
    5692:	4e 85       	ldd	r20, Y+14	; 0x0e
    5694:	9f 01       	movw	r18, r30
    5696:	8d 01       	movw	r16, r26
    5698:	0e 94 70 30 	call	0x60e0	; 0x60e0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    569c:	89 81       	ldd	r24, Y+1	; 0x01
    569e:	9a 81       	ldd	r25, Y+2	; 0x02
    56a0:	2e 81       	ldd	r18, Y+6	; 0x06
    56a2:	3f 81       	ldd	r19, Y+7	; 0x07
    56a4:	4c 85       	ldd	r20, Y+12	; 0x0c
    56a6:	5d 85       	ldd	r21, Y+13	; 0x0d
    56a8:	b9 01       	movw	r22, r18
    56aa:	0e 94 1b 23 	call	0x4636	; 0x4636 <pxPortInitialiseStack>
    56ae:	eb 81       	ldd	r30, Y+3	; 0x03
    56b0:	fc 81       	ldd	r31, Y+4	; 0x04
    56b2:	91 83       	std	Z+1, r25	; 0x01
    56b4:	80 83       	st	Z, r24
		#endif

		/* Check the alignment of the initialised stack. */
		configASSERT( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
    56b6:	8f 85       	ldd	r24, Y+15	; 0x0f
    56b8:	98 89       	ldd	r25, Y+16	; 0x10
    56ba:	00 97       	sbiw	r24, 0x00	; 0
    56bc:	31 f0       	breq	.+12     	; 0x56ca <xTaskGenericCreate+0xbe>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
    56be:	ef 85       	ldd	r30, Y+15	; 0x0f
    56c0:	f8 89       	ldd	r31, Y+16	; 0x10
    56c2:	8b 81       	ldd	r24, Y+3	; 0x03
    56c4:	9c 81       	ldd	r25, Y+4	; 0x04
    56c6:	91 83       	std	Z+1, r25	; 0x01
    56c8:	80 83       	st	Z, r24
		}
		
		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
    56ca:	0f b6       	in	r0, 0x3f	; 63
    56cc:	f8 94       	cli
    56ce:	0f 92       	push	r0
		{
			uxCurrentNumberOfTasks++;
    56d0:	80 91 1d 07 	lds	r24, 0x071D
    56d4:	8f 5f       	subi	r24, 0xFF	; 255
    56d6:	80 93 1d 07 	sts	0x071D, r24
			if( pxCurrentTCB == NULL )
    56da:	80 91 1a 07 	lds	r24, 0x071A
    56de:	90 91 1b 07 	lds	r25, 0x071B
    56e2:	00 97       	sbiw	r24, 0x00	; 0
    56e4:	69 f4       	brne	.+26     	; 0x5700 <xTaskGenericCreate+0xf4>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    56e6:	8b 81       	ldd	r24, Y+3	; 0x03
    56e8:	9c 81       	ldd	r25, Y+4	; 0x04
    56ea:	90 93 1b 07 	sts	0x071B, r25
    56ee:	80 93 1a 07 	sts	0x071A, r24

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
    56f2:	80 91 1d 07 	lds	r24, 0x071D
    56f6:	81 30       	cpi	r24, 0x01	; 1
    56f8:	a9 f4       	brne	.+42     	; 0x5724 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    56fa:	0e 94 cb 30 	call	0x6196	; 0x6196 <prvInitialiseTaskLists>
    56fe:	12 c0       	rjmp	.+36     	; 0x5724 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    5700:	80 91 22 07 	lds	r24, 0x0722
    5704:	88 23       	and	r24, r24
    5706:	71 f4       	brne	.+28     	; 0x5724 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    5708:	e0 91 1a 07 	lds	r30, 0x071A
    570c:	f0 91 1b 07 	lds	r31, 0x071B
    5710:	96 89       	ldd	r25, Z+22	; 0x16
    5712:	8e 85       	ldd	r24, Y+14	; 0x0e
    5714:	89 17       	cp	r24, r25
    5716:	30 f0       	brcs	.+12     	; 0x5724 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    5718:	8b 81       	ldd	r24, Y+3	; 0x03
    571a:	9c 81       	ldd	r25, Y+4	; 0x04
    571c:	90 93 1b 07 	sts	0x071B, r25
    5720:	80 93 1a 07 	sts	0x071A, r24
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
    5724:	eb 81       	ldd	r30, Y+3	; 0x03
    5726:	fc 81       	ldd	r31, Y+4	; 0x04
    5728:	96 89       	ldd	r25, Z+22	; 0x16
    572a:	80 91 20 07 	lds	r24, 0x0720
    572e:	89 17       	cp	r24, r25
    5730:	28 f4       	brcc	.+10     	; 0x573c <xTaskGenericCreate+0x130>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
    5732:	eb 81       	ldd	r30, Y+3	; 0x03
    5734:	fc 81       	ldd	r31, Y+4	; 0x04
    5736:	86 89       	ldd	r24, Z+22	; 0x16
    5738:	80 93 20 07 	sts	0x0720, r24
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
    573c:	80 91 27 07 	lds	r24, 0x0727
    5740:	8f 5f       	subi	r24, 0xFF	; 255
    5742:	80 93 27 07 	sts	0x0727, r24

			prvAddTaskToReadyQueue( pxNewTCB );
    5746:	eb 81       	ldd	r30, Y+3	; 0x03
    5748:	fc 81       	ldd	r31, Y+4	; 0x04
    574a:	96 89       	ldd	r25, Z+22	; 0x16
    574c:	80 91 21 07 	lds	r24, 0x0721
    5750:	89 17       	cp	r24, r25
    5752:	28 f4       	brcc	.+10     	; 0x575e <xTaskGenericCreate+0x152>
    5754:	eb 81       	ldd	r30, Y+3	; 0x03
    5756:	fc 81       	ldd	r31, Y+4	; 0x04
    5758:	86 89       	ldd	r24, Z+22	; 0x16
    575a:	80 93 21 07 	sts	0x0721, r24
    575e:	eb 81       	ldd	r30, Y+3	; 0x03
    5760:	fc 81       	ldd	r31, Y+4	; 0x04
    5762:	86 89       	ldd	r24, Z+22	; 0x16
    5764:	28 2f       	mov	r18, r24
    5766:	30 e0       	ldi	r19, 0x00	; 0
    5768:	c9 01       	movw	r24, r18
    576a:	88 0f       	add	r24, r24
    576c:	99 1f       	adc	r25, r25
    576e:	88 0f       	add	r24, r24
    5770:	99 1f       	adc	r25, r25
    5772:	88 0f       	add	r24, r24
    5774:	99 1f       	adc	r25, r25
    5776:	82 0f       	add	r24, r18
    5778:	93 1f       	adc	r25, r19
    577a:	ac 01       	movw	r20, r24
    577c:	48 5d       	subi	r20, 0xD8	; 216
    577e:	58 4f       	sbci	r21, 0xF8	; 248
    5780:	8b 81       	ldd	r24, Y+3	; 0x03
    5782:	9c 81       	ldd	r25, Y+4	; 0x04
    5784:	9c 01       	movw	r18, r24
    5786:	2e 5f       	subi	r18, 0xFE	; 254
    5788:	3f 4f       	sbci	r19, 0xFF	; 255
    578a:	ca 01       	movw	r24, r20
    578c:	b9 01       	movw	r22, r18
    578e:	0e 94 1a 22 	call	0x4434	; 0x4434 <vListInsertEnd>

			xReturn = pdPASS;
    5792:	81 e0       	ldi	r24, 0x01	; 1
    5794:	8d 83       	std	Y+5, r24	; 0x05
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    5796:	0f 90       	pop	r0
    5798:	0f be       	out	0x3f, r0	; 63
    579a:	02 c0       	rjmp	.+4      	; 0x57a0 <xTaskGenericCreate+0x194>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    579c:	8f ef       	ldi	r24, 0xFF	; 255
    579e:	8d 83       	std	Y+5, r24	; 0x05
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    57a0:	8d 81       	ldd	r24, Y+5	; 0x05
    57a2:	81 30       	cpi	r24, 0x01	; 1
    57a4:	71 f4       	brne	.+28     	; 0x57c2 <xTaskGenericCreate+0x1b6>
	{
		if( xSchedulerRunning != pdFALSE )
    57a6:	80 91 22 07 	lds	r24, 0x0722
    57aa:	88 23       	and	r24, r24
    57ac:	51 f0       	breq	.+20     	; 0x57c2 <xTaskGenericCreate+0x1b6>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    57ae:	e0 91 1a 07 	lds	r30, 0x071A
    57b2:	f0 91 1b 07 	lds	r31, 0x071B
    57b6:	96 89       	ldd	r25, Z+22	; 0x16
    57b8:	8e 85       	ldd	r24, Y+14	; 0x0e
    57ba:	98 17       	cp	r25, r24
    57bc:	10 f4       	brcc	.+4      	; 0x57c2 <xTaskGenericCreate+0x1b6>
			{
				portYIELD_WITHIN_API();
    57be:	0e 94 da 24 	call	0x49b4	; 0x49b4 <vPortYield>
			}
		}
	}

	return xReturn;
    57c2:	8d 81       	ldd	r24, Y+5	; 0x05
}
    57c4:	64 96       	adiw	r28, 0x14	; 20
    57c6:	0f b6       	in	r0, 0x3f	; 63
    57c8:	f8 94       	cli
    57ca:	de bf       	out	0x3e, r29	; 62
    57cc:	0f be       	out	0x3f, r0	; 63
    57ce:	cd bf       	out	0x3d, r28	; 61
    57d0:	cf 91       	pop	r28
    57d2:	df 91       	pop	r29
    57d4:	1f 91       	pop	r17
    57d6:	0f 91       	pop	r16
    57d8:	ff 90       	pop	r15
    57da:	ef 90       	pop	r14
    57dc:	df 90       	pop	r13
    57de:	cf 90       	pop	r12
    57e0:	bf 90       	pop	r11
    57e2:	af 90       	pop	r10
    57e4:	08 95       	ret

000057e6 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
    57e6:	df 93       	push	r29
    57e8:	cf 93       	push	r28
    57ea:	00 d0       	rcall	.+0      	; 0x57ec <vTaskDelete+0x6>
    57ec:	00 d0       	rcall	.+0      	; 0x57ee <vTaskDelete+0x8>
    57ee:	00 d0       	rcall	.+0      	; 0x57f0 <vTaskDelete+0xa>
    57f0:	cd b7       	in	r28, 0x3d	; 61
    57f2:	de b7       	in	r29, 0x3e	; 62
    57f4:	9c 83       	std	Y+4, r25	; 0x04
    57f6:	8b 83       	std	Y+3, r24	; 0x03
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
    57f8:	0f b6       	in	r0, 0x3f	; 63
    57fa:	f8 94       	cli
    57fc:	0f 92       	push	r0
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
    57fe:	20 91 1a 07 	lds	r18, 0x071A
    5802:	30 91 1b 07 	lds	r19, 0x071B
    5806:	8b 81       	ldd	r24, Y+3	; 0x03
    5808:	9c 81       	ldd	r25, Y+4	; 0x04
    580a:	82 17       	cp	r24, r18
    580c:	93 07       	cpc	r25, r19
    580e:	11 f4       	brne	.+4      	; 0x5814 <vTaskDelete+0x2e>
			{
				pxTaskToDelete = NULL;
    5810:	1c 82       	std	Y+4, r1	; 0x04
    5812:	1b 82       	std	Y+3, r1	; 0x03
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
    5814:	8b 81       	ldd	r24, Y+3	; 0x03
    5816:	9c 81       	ldd	r25, Y+4	; 0x04
    5818:	00 97       	sbiw	r24, 0x00	; 0
    581a:	39 f4       	brne	.+14     	; 0x582a <vTaskDelete+0x44>
    581c:	80 91 1a 07 	lds	r24, 0x071A
    5820:	90 91 1b 07 	lds	r25, 0x071B
    5824:	9e 83       	std	Y+6, r25	; 0x06
    5826:	8d 83       	std	Y+5, r24	; 0x05
    5828:	04 c0       	rjmp	.+8      	; 0x5832 <vTaskDelete+0x4c>
    582a:	8b 81       	ldd	r24, Y+3	; 0x03
    582c:	9c 81       	ldd	r25, Y+4	; 0x04
    582e:	9e 83       	std	Y+6, r25	; 0x06
    5830:	8d 83       	std	Y+5, r24	; 0x05
    5832:	8d 81       	ldd	r24, Y+5	; 0x05
    5834:	9e 81       	ldd	r25, Y+6	; 0x06
    5836:	9a 83       	std	Y+2, r25	; 0x02
    5838:	89 83       	std	Y+1, r24	; 0x01

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			vListRemove( &( pxTCB->xGenericListItem ) );
    583a:	89 81       	ldd	r24, Y+1	; 0x01
    583c:	9a 81       	ldd	r25, Y+2	; 0x02
    583e:	02 96       	adiw	r24, 0x02	; 2
    5840:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
    5844:	e9 81       	ldd	r30, Y+1	; 0x01
    5846:	fa 81       	ldd	r31, Y+2	; 0x02
    5848:	84 89       	ldd	r24, Z+20	; 0x14
    584a:	95 89       	ldd	r25, Z+21	; 0x15
    584c:	00 97       	sbiw	r24, 0x00	; 0
    584e:	29 f0       	breq	.+10     	; 0x585a <vTaskDelete+0x74>
			{
				vListRemove( &( pxTCB->xEventListItem ) );
    5850:	89 81       	ldd	r24, Y+1	; 0x01
    5852:	9a 81       	ldd	r25, Y+2	; 0x02
    5854:	0c 96       	adiw	r24, 0x0c	; 12
    5856:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    585a:	89 81       	ldd	r24, Y+1	; 0x01
    585c:	9a 81       	ldd	r25, Y+2	; 0x02
    585e:	9c 01       	movw	r18, r24
    5860:	2e 5f       	subi	r18, 0xFE	; 254
    5862:	3f 4f       	sbci	r19, 0xFF	; 255
    5864:	81 ea       	ldi	r24, 0xA1	; 161
    5866:	97 e0       	ldi	r25, 0x07	; 7
    5868:	b9 01       	movw	r22, r18
    586a:	0e 94 1a 22 	call	0x4434	; 0x4434 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    586e:	80 91 1c 07 	lds	r24, 0x071C
    5872:	8f 5f       	subi	r24, 0xFF	; 255
    5874:	80 93 1c 07 	sts	0x071C, r24

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    5878:	80 91 27 07 	lds	r24, 0x0727
    587c:	8f 5f       	subi	r24, 0xFF	; 255
    587e:	80 93 27 07 	sts	0x0727, r24

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    5882:	0f 90       	pop	r0
    5884:	0f be       	out	0x3f, r0	; 63

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
    5886:	80 91 22 07 	lds	r24, 0x0722
    588a:	88 23       	and	r24, r24
    588c:	31 f0       	breq	.+12     	; 0x589a <vTaskDelete+0xb4>
		{
			if( ( void * ) pxTaskToDelete == NULL )
    588e:	8b 81       	ldd	r24, Y+3	; 0x03
    5890:	9c 81       	ldd	r25, Y+4	; 0x04
    5892:	00 97       	sbiw	r24, 0x00	; 0
    5894:	11 f4       	brne	.+4      	; 0x589a <vTaskDelete+0xb4>
			{
				portYIELD_WITHIN_API();
    5896:	0e 94 da 24 	call	0x49b4	; 0x49b4 <vPortYield>
			}
		}
	}
    589a:	26 96       	adiw	r28, 0x06	; 6
    589c:	0f b6       	in	r0, 0x3f	; 63
    589e:	f8 94       	cli
    58a0:	de bf       	out	0x3e, r29	; 62
    58a2:	0f be       	out	0x3f, r0	; 63
    58a4:	cd bf       	out	0x3d, r28	; 61
    58a6:	cf 91       	pop	r28
    58a8:	df 91       	pop	r29
    58aa:	08 95       	ret

000058ac <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
    58ac:	df 93       	push	r29
    58ae:	cf 93       	push	r28
    58b0:	cd b7       	in	r28, 0x3d	; 61
    58b2:	de b7       	in	r29, 0x3e	; 62
    58b4:	28 97       	sbiw	r28, 0x08	; 8
    58b6:	0f b6       	in	r0, 0x3f	; 63
    58b8:	f8 94       	cli
    58ba:	de bf       	out	0x3e, r29	; 62
    58bc:	0f be       	out	0x3f, r0	; 63
    58be:	cd bf       	out	0x3d, r28	; 61
    58c0:	9e 83       	std	Y+6, r25	; 0x06
    58c2:	8d 83       	std	Y+5, r24	; 0x05
    58c4:	78 87       	std	Y+8, r23	; 0x08
    58c6:	6f 83       	std	Y+7, r22	; 0x07
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;
    58c8:	19 82       	std	Y+1, r1	; 0x01

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );

		vTaskSuspendAll();
    58ca:	0e 94 42 2d 	call	0x5a84	; 0x5a84 <vTaskSuspendAll>
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    58ce:	ed 81       	ldd	r30, Y+5	; 0x05
    58d0:	fe 81       	ldd	r31, Y+6	; 0x06
    58d2:	20 81       	ld	r18, Z
    58d4:	31 81       	ldd	r19, Z+1	; 0x01
    58d6:	8f 81       	ldd	r24, Y+7	; 0x07
    58d8:	98 85       	ldd	r25, Y+8	; 0x08
    58da:	82 0f       	add	r24, r18
    58dc:	93 1f       	adc	r25, r19
    58de:	9c 83       	std	Y+4, r25	; 0x04
    58e0:	8b 83       	std	Y+3, r24	; 0x03

			if( xTickCount < *pxPreviousWakeTime )
    58e2:	ed 81       	ldd	r30, Y+5	; 0x05
    58e4:	fe 81       	ldd	r31, Y+6	; 0x06
    58e6:	20 81       	ld	r18, Z
    58e8:	31 81       	ldd	r19, Z+1	; 0x01
    58ea:	80 91 1e 07 	lds	r24, 0x071E
    58ee:	90 91 1f 07 	lds	r25, 0x071F
    58f2:	82 17       	cp	r24, r18
    58f4:	93 07       	cpc	r25, r19
    58f6:	a8 f4       	brcc	.+42     	; 0x5922 <vTaskDelayUntil+0x76>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
    58f8:	ed 81       	ldd	r30, Y+5	; 0x05
    58fa:	fe 81       	ldd	r31, Y+6	; 0x06
    58fc:	20 81       	ld	r18, Z
    58fe:	31 81       	ldd	r19, Z+1	; 0x01
    5900:	8b 81       	ldd	r24, Y+3	; 0x03
    5902:	9c 81       	ldd	r25, Y+4	; 0x04
    5904:	82 17       	cp	r24, r18
    5906:	93 07       	cpc	r25, r19
    5908:	00 f5       	brcc	.+64     	; 0x594a <vTaskDelayUntil+0x9e>
    590a:	20 91 1e 07 	lds	r18, 0x071E
    590e:	30 91 1f 07 	lds	r19, 0x071F
    5912:	8b 81       	ldd	r24, Y+3	; 0x03
    5914:	9c 81       	ldd	r25, Y+4	; 0x04
    5916:	28 17       	cp	r18, r24
    5918:	39 07       	cpc	r19, r25
    591a:	b8 f4       	brcc	.+46     	; 0x594a <vTaskDelayUntil+0x9e>
				{
					xShouldDelay = pdTRUE;
    591c:	81 e0       	ldi	r24, 0x01	; 1
    591e:	89 83       	std	Y+1, r24	; 0x01
    5920:	14 c0       	rjmp	.+40     	; 0x594a <vTaskDelayUntil+0x9e>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
    5922:	ed 81       	ldd	r30, Y+5	; 0x05
    5924:	fe 81       	ldd	r31, Y+6	; 0x06
    5926:	20 81       	ld	r18, Z
    5928:	31 81       	ldd	r19, Z+1	; 0x01
    592a:	8b 81       	ldd	r24, Y+3	; 0x03
    592c:	9c 81       	ldd	r25, Y+4	; 0x04
    592e:	82 17       	cp	r24, r18
    5930:	93 07       	cpc	r25, r19
    5932:	48 f0       	brcs	.+18     	; 0x5946 <vTaskDelayUntil+0x9a>
    5934:	20 91 1e 07 	lds	r18, 0x071E
    5938:	30 91 1f 07 	lds	r19, 0x071F
    593c:	8b 81       	ldd	r24, Y+3	; 0x03
    593e:	9c 81       	ldd	r25, Y+4	; 0x04
    5940:	28 17       	cp	r18, r24
    5942:	39 07       	cpc	r19, r25
    5944:	10 f4       	brcc	.+4      	; 0x594a <vTaskDelayUntil+0x9e>
				{
					xShouldDelay = pdTRUE;
    5946:	81 e0       	ldi	r24, 0x01	; 1
    5948:	89 83       	std	Y+1, r24	; 0x01
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    594a:	ed 81       	ldd	r30, Y+5	; 0x05
    594c:	fe 81       	ldd	r31, Y+6	; 0x06
    594e:	8b 81       	ldd	r24, Y+3	; 0x03
    5950:	9c 81       	ldd	r25, Y+4	; 0x04
    5952:	91 83       	std	Z+1, r25	; 0x01
    5954:	80 83       	st	Z, r24

			if( xShouldDelay != pdFALSE )
    5956:	89 81       	ldd	r24, Y+1	; 0x01
    5958:	88 23       	and	r24, r24
    595a:	59 f0       	breq	.+22     	; 0x5972 <vTaskDelayUntil+0xc6>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    595c:	80 91 1a 07 	lds	r24, 0x071A
    5960:	90 91 1b 07 	lds	r25, 0x071B
    5964:	02 96       	adiw	r24, 0x02	; 2
    5966:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    596a:	8b 81       	ldd	r24, Y+3	; 0x03
    596c:	9c 81       	ldd	r25, Y+4	; 0x04
    596e:	0e 94 46 31 	call	0x628c	; 0x628c <prvAddCurrentTaskToDelayedList>
			}
		}
		xAlreadyYielded = xTaskResumeAll();
    5972:	0e 94 4e 2d 	call	0x5a9c	; 0x5a9c <xTaskResumeAll>
    5976:	8a 83       	std	Y+2, r24	; 0x02

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    5978:	8a 81       	ldd	r24, Y+2	; 0x02
    597a:	88 23       	and	r24, r24
    597c:	11 f4       	brne	.+4      	; 0x5982 <vTaskDelayUntil+0xd6>
		{
			portYIELD_WITHIN_API();
    597e:	0e 94 da 24 	call	0x49b4	; 0x49b4 <vPortYield>
		}
	}
    5982:	28 96       	adiw	r28, 0x08	; 8
    5984:	0f b6       	in	r0, 0x3f	; 63
    5986:	f8 94       	cli
    5988:	de bf       	out	0x3e, r29	; 62
    598a:	0f be       	out	0x3f, r0	; 63
    598c:	cd bf       	out	0x3d, r28	; 61
    598e:	cf 91       	pop	r28
    5990:	df 91       	pop	r29
    5992:	08 95       	ret

00005994 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
    5994:	df 93       	push	r29
    5996:	cf 93       	push	r28
    5998:	00 d0       	rcall	.+0      	; 0x599a <vTaskDelay+0x6>
    599a:	00 d0       	rcall	.+0      	; 0x599c <vTaskDelay+0x8>
    599c:	0f 92       	push	r0
    599e:	cd b7       	in	r28, 0x3d	; 61
    59a0:	de b7       	in	r29, 0x3e	; 62
    59a2:	9d 83       	std	Y+5, r25	; 0x05
    59a4:	8c 83       	std	Y+4, r24	; 0x04
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
    59a6:	19 82       	std	Y+1, r1	; 0x01

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
    59a8:	8c 81       	ldd	r24, Y+4	; 0x04
    59aa:	9d 81       	ldd	r25, Y+5	; 0x05
    59ac:	00 97       	sbiw	r24, 0x00	; 0
    59ae:	d1 f0       	breq	.+52     	; 0x59e4 <vTaskDelay+0x50>
		{
			vTaskSuspendAll();
    59b0:	0e 94 42 2d 	call	0x5a84	; 0x5a84 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    59b4:	20 91 1e 07 	lds	r18, 0x071E
    59b8:	30 91 1f 07 	lds	r19, 0x071F
    59bc:	8c 81       	ldd	r24, Y+4	; 0x04
    59be:	9d 81       	ldd	r25, Y+5	; 0x05
    59c0:	82 0f       	add	r24, r18
    59c2:	93 1f       	adc	r25, r19
    59c4:	9b 83       	std	Y+3, r25	; 0x03
    59c6:	8a 83       	std	Y+2, r24	; 0x02

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    59c8:	80 91 1a 07 	lds	r24, 0x071A
    59cc:	90 91 1b 07 	lds	r25, 0x071B
    59d0:	02 96       	adiw	r24, 0x02	; 2
    59d2:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    59d6:	8a 81       	ldd	r24, Y+2	; 0x02
    59d8:	9b 81       	ldd	r25, Y+3	; 0x03
    59da:	0e 94 46 31 	call	0x628c	; 0x628c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    59de:	0e 94 4e 2d 	call	0x5a9c	; 0x5a9c <xTaskResumeAll>
    59e2:	89 83       	std	Y+1, r24	; 0x01
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    59e4:	89 81       	ldd	r24, Y+1	; 0x01
    59e6:	88 23       	and	r24, r24
    59e8:	11 f4       	brne	.+4      	; 0x59ee <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
    59ea:	0e 94 da 24 	call	0x49b4	; 0x49b4 <vPortYield>
		}
	}
    59ee:	0f 90       	pop	r0
    59f0:	0f 90       	pop	r0
    59f2:	0f 90       	pop	r0
    59f4:	0f 90       	pop	r0
    59f6:	0f 90       	pop	r0
    59f8:	cf 91       	pop	r28
    59fa:	df 91       	pop	r29
    59fc:	08 95       	ret

000059fe <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
    59fe:	af 92       	push	r10
    5a00:	bf 92       	push	r11
    5a02:	cf 92       	push	r12
    5a04:	df 92       	push	r13
    5a06:	ef 92       	push	r14
    5a08:	ff 92       	push	r15
    5a0a:	0f 93       	push	r16
    5a0c:	df 93       	push	r29
    5a0e:	cf 93       	push	r28
    5a10:	0f 92       	push	r0
    5a12:	cd b7       	in	r28, 0x3d	; 61
    5a14:	de b7       	in	r29, 0x3e	; 62
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
    5a16:	20 e6       	ldi	r18, 0x60	; 96
    5a18:	30 e0       	ldi	r19, 0x00	; 0
    5a1a:	86 e6       	ldi	r24, 0x66	; 102
    5a1c:	90 e3       	ldi	r25, 0x30	; 48
    5a1e:	b9 01       	movw	r22, r18
    5a20:	44 e6       	ldi	r20, 0x64	; 100
    5a22:	50 e0       	ldi	r21, 0x00	; 0
    5a24:	20 e0       	ldi	r18, 0x00	; 0
    5a26:	30 e0       	ldi	r19, 0x00	; 0
    5a28:	00 e0       	ldi	r16, 0x00	; 0
    5a2a:	ee 24       	eor	r14, r14
    5a2c:	ff 24       	eor	r15, r15
    5a2e:	cc 24       	eor	r12, r12
    5a30:	dd 24       	eor	r13, r13
    5a32:	aa 24       	eor	r10, r10
    5a34:	bb 24       	eor	r11, r11
    5a36:	0e 94 06 2b 	call	0x560c	; 0x560c <xTaskGenericCreate>
    5a3a:	89 83       	std	Y+1, r24	; 0x01
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif

	if( xReturn == pdPASS )
    5a3c:	89 81       	ldd	r24, Y+1	; 0x01
    5a3e:	81 30       	cpi	r24, 0x01	; 1
    5a40:	51 f4       	brne	.+20     	; 0x5a56 <vTaskStartScheduler+0x58>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
    5a42:	f8 94       	cli

		xSchedulerRunning = pdTRUE;
    5a44:	81 e0       	ldi	r24, 0x01	; 1
    5a46:	80 93 22 07 	sts	0x0722, r24
		xTickCount = ( portTickType ) 0U;
    5a4a:	10 92 1f 07 	sts	0x071F, r1
    5a4e:	10 92 1e 07 	sts	0x071E, r1
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
		
		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    5a52:	0e 94 9e 24 	call	0x493c	; 0x493c <xPortStartScheduler>
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
}
    5a56:	0f 90       	pop	r0
    5a58:	cf 91       	pop	r28
    5a5a:	df 91       	pop	r29
    5a5c:	0f 91       	pop	r16
    5a5e:	ff 90       	pop	r15
    5a60:	ef 90       	pop	r14
    5a62:	df 90       	pop	r13
    5a64:	cf 90       	pop	r12
    5a66:	bf 90       	pop	r11
    5a68:	af 90       	pop	r10
    5a6a:	08 95       	ret

00005a6c <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    5a6c:	df 93       	push	r29
    5a6e:	cf 93       	push	r28
    5a70:	cd b7       	in	r28, 0x3d	; 61
    5a72:	de b7       	in	r29, 0x3e	; 62
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
    5a74:	f8 94       	cli
	xSchedulerRunning = pdFALSE;
    5a76:	10 92 22 07 	sts	0x0722, r1
	vPortEndScheduler();
    5a7a:	0e 94 d3 24 	call	0x49a6	; 0x49a6 <vPortEndScheduler>
}
    5a7e:	cf 91       	pop	r28
    5a80:	df 91       	pop	r29
    5a82:	08 95       	ret

00005a84 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    5a84:	df 93       	push	r29
    5a86:	cf 93       	push	r28
    5a88:	cd b7       	in	r28, 0x3d	; 61
    5a8a:	de b7       	in	r29, 0x3e	; 62
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    5a8c:	80 91 23 07 	lds	r24, 0x0723
    5a90:	8f 5f       	subi	r24, 0xFF	; 255
    5a92:	80 93 23 07 	sts	0x0723, r24
}
    5a96:	cf 91       	pop	r28
    5a98:	df 91       	pop	r29
    5a9a:	08 95       	ret

00005a9c <xTaskResumeAll>:
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
    5a9c:	df 93       	push	r29
    5a9e:	cf 93       	push	r28
    5aa0:	00 d0       	rcall	.+0      	; 0x5aa2 <xTaskResumeAll+0x6>
    5aa2:	00 d0       	rcall	.+0      	; 0x5aa4 <xTaskResumeAll+0x8>
    5aa4:	cd b7       	in	r28, 0x3d	; 61
    5aa6:	de b7       	in	r29, 0x3e	; 62
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
    5aa8:	1a 82       	std	Y+2, r1	; 0x02
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    5aaa:	0f b6       	in	r0, 0x3f	; 63
    5aac:	f8 94       	cli
    5aae:	0f 92       	push	r0
	{
		--uxSchedulerSuspended;
    5ab0:	80 91 23 07 	lds	r24, 0x0723
    5ab4:	81 50       	subi	r24, 0x01	; 1
    5ab6:	80 93 23 07 	sts	0x0723, r24

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    5aba:	80 91 23 07 	lds	r24, 0x0723
    5abe:	88 23       	and	r24, r24
    5ac0:	09 f0       	breq	.+2      	; 0x5ac4 <xTaskResumeAll+0x28>
    5ac2:	6c c0       	rjmp	.+216    	; 0x5b9c <xTaskResumeAll+0x100>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
    5ac4:	80 91 1d 07 	lds	r24, 0x071D
    5ac8:	88 23       	and	r24, r24
    5aca:	09 f4       	brne	.+2      	; 0x5ace <xTaskResumeAll+0x32>
    5acc:	67 c0       	rjmp	.+206    	; 0x5b9c <xTaskResumeAll+0x100>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
    5ace:	19 82       	std	Y+1, r1	; 0x01
    5ad0:	41 c0       	rjmp	.+130    	; 0x5b54 <xTaskResumeAll+0xb8>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
    5ad2:	e0 91 9d 07 	lds	r30, 0x079D
    5ad6:	f0 91 9e 07 	lds	r31, 0x079E
    5ada:	86 81       	ldd	r24, Z+6	; 0x06
    5adc:	97 81       	ldd	r25, Z+7	; 0x07
    5ade:	9c 83       	std	Y+4, r25	; 0x04
    5ae0:	8b 83       	std	Y+3, r24	; 0x03
					vListRemove( &( pxTCB->xEventListItem ) );
    5ae2:	8b 81       	ldd	r24, Y+3	; 0x03
    5ae4:	9c 81       	ldd	r25, Y+4	; 0x04
    5ae6:	0c 96       	adiw	r24, 0x0c	; 12
    5ae8:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
					vListRemove( &( pxTCB->xGenericListItem ) );
    5aec:	8b 81       	ldd	r24, Y+3	; 0x03
    5aee:	9c 81       	ldd	r25, Y+4	; 0x04
    5af0:	02 96       	adiw	r24, 0x02	; 2
    5af2:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
    5af6:	eb 81       	ldd	r30, Y+3	; 0x03
    5af8:	fc 81       	ldd	r31, Y+4	; 0x04
    5afa:	96 89       	ldd	r25, Z+22	; 0x16
    5afc:	80 91 21 07 	lds	r24, 0x0721
    5b00:	89 17       	cp	r24, r25
    5b02:	28 f4       	brcc	.+10     	; 0x5b0e <xTaskResumeAll+0x72>
    5b04:	eb 81       	ldd	r30, Y+3	; 0x03
    5b06:	fc 81       	ldd	r31, Y+4	; 0x04
    5b08:	86 89       	ldd	r24, Z+22	; 0x16
    5b0a:	80 93 21 07 	sts	0x0721, r24
    5b0e:	eb 81       	ldd	r30, Y+3	; 0x03
    5b10:	fc 81       	ldd	r31, Y+4	; 0x04
    5b12:	86 89       	ldd	r24, Z+22	; 0x16
    5b14:	28 2f       	mov	r18, r24
    5b16:	30 e0       	ldi	r19, 0x00	; 0
    5b18:	c9 01       	movw	r24, r18
    5b1a:	88 0f       	add	r24, r24
    5b1c:	99 1f       	adc	r25, r25
    5b1e:	88 0f       	add	r24, r24
    5b20:	99 1f       	adc	r25, r25
    5b22:	88 0f       	add	r24, r24
    5b24:	99 1f       	adc	r25, r25
    5b26:	82 0f       	add	r24, r18
    5b28:	93 1f       	adc	r25, r19
    5b2a:	88 5d       	subi	r24, 0xD8	; 216
    5b2c:	98 4f       	sbci	r25, 0xF8	; 248
    5b2e:	2b 81       	ldd	r18, Y+3	; 0x03
    5b30:	3c 81       	ldd	r19, Y+4	; 0x04
    5b32:	2e 5f       	subi	r18, 0xFE	; 254
    5b34:	3f 4f       	sbci	r19, 0xFF	; 255
    5b36:	b9 01       	movw	r22, r18
    5b38:	0e 94 1a 22 	call	0x4434	; 0x4434 <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    5b3c:	eb 81       	ldd	r30, Y+3	; 0x03
    5b3e:	fc 81       	ldd	r31, Y+4	; 0x04
    5b40:	96 89       	ldd	r25, Z+22	; 0x16
    5b42:	e0 91 1a 07 	lds	r30, 0x071A
    5b46:	f0 91 1b 07 	lds	r31, 0x071B
    5b4a:	86 89       	ldd	r24, Z+22	; 0x16
    5b4c:	98 17       	cp	r25, r24
    5b4e:	10 f0       	brcs	.+4      	; 0x5b54 <xTaskResumeAll+0xb8>
					{
						xYieldRequired = pdTRUE;
    5b50:	81 e0       	ldi	r24, 0x01	; 1
    5b52:	89 83       	std	Y+1, r24	; 0x01
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
    5b54:	80 91 98 07 	lds	r24, 0x0798
    5b58:	88 23       	and	r24, r24
    5b5a:	09 f0       	breq	.+2      	; 0x5b5e <xTaskResumeAll+0xc2>
    5b5c:	ba cf       	rjmp	.-140    	; 0x5ad2 <xTaskResumeAll+0x36>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
    5b5e:	80 91 24 07 	lds	r24, 0x0724
    5b62:	88 23       	and	r24, r24
    5b64:	71 f0       	breq	.+28     	; 0x5b82 <xTaskResumeAll+0xe6>
    5b66:	07 c0       	rjmp	.+14     	; 0x5b76 <xTaskResumeAll+0xda>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
    5b68:	0e 94 0d 2e 	call	0x5c1a	; 0x5c1a <vTaskIncrementTick>
						--uxMissedTicks;
    5b6c:	80 91 24 07 	lds	r24, 0x0724
    5b70:	81 50       	subi	r24, 0x01	; 1
    5b72:	80 93 24 07 	sts	0x0724, r24
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
    5b76:	80 91 24 07 	lds	r24, 0x0724
    5b7a:	88 23       	and	r24, r24
    5b7c:	a9 f7       	brne	.-22     	; 0x5b68 <xTaskResumeAll+0xcc>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
    5b7e:	81 e0       	ldi	r24, 0x01	; 1
    5b80:	89 83       	std	Y+1, r24	; 0x01
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
    5b82:	89 81       	ldd	r24, Y+1	; 0x01
    5b84:	81 30       	cpi	r24, 0x01	; 1
    5b86:	21 f0       	breq	.+8      	; 0x5b90 <xTaskResumeAll+0xf4>
    5b88:	80 91 25 07 	lds	r24, 0x0725
    5b8c:	81 30       	cpi	r24, 0x01	; 1
    5b8e:	31 f4       	brne	.+12     	; 0x5b9c <xTaskResumeAll+0x100>
				{
					xAlreadyYielded = pdTRUE;
    5b90:	81 e0       	ldi	r24, 0x01	; 1
    5b92:	8a 83       	std	Y+2, r24	; 0x02
					xMissedYield = pdFALSE;
    5b94:	10 92 25 07 	sts	0x0725, r1
					portYIELD_WITHIN_API();
    5b98:	0e 94 da 24 	call	0x49b4	; 0x49b4 <vPortYield>
				}
			}
		}
	}
	taskEXIT_CRITICAL();
    5b9c:	0f 90       	pop	r0
    5b9e:	0f be       	out	0x3f, r0	; 63

	return xAlreadyYielded;
    5ba0:	8a 81       	ldd	r24, Y+2	; 0x02
}
    5ba2:	0f 90       	pop	r0
    5ba4:	0f 90       	pop	r0
    5ba6:	0f 90       	pop	r0
    5ba8:	0f 90       	pop	r0
    5baa:	cf 91       	pop	r28
    5bac:	df 91       	pop	r29
    5bae:	08 95       	ret

00005bb0 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
    5bb0:	df 93       	push	r29
    5bb2:	cf 93       	push	r28
    5bb4:	00 d0       	rcall	.+0      	; 0x5bb6 <xTaskGetTickCount+0x6>
    5bb6:	cd b7       	in	r28, 0x3d	; 61
    5bb8:	de b7       	in	r29, 0x3e	; 62
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
    5bba:	0f b6       	in	r0, 0x3f	; 63
    5bbc:	f8 94       	cli
    5bbe:	0f 92       	push	r0
	{
		xTicks = xTickCount;
    5bc0:	80 91 1e 07 	lds	r24, 0x071E
    5bc4:	90 91 1f 07 	lds	r25, 0x071F
    5bc8:	9a 83       	std	Y+2, r25	; 0x02
    5bca:	89 83       	std	Y+1, r24	; 0x01
	}
	taskEXIT_CRITICAL();
    5bcc:	0f 90       	pop	r0
    5bce:	0f be       	out	0x3f, r0	; 63

	return xTicks;
    5bd0:	89 81       	ldd	r24, Y+1	; 0x01
    5bd2:	9a 81       	ldd	r25, Y+2	; 0x02
}
    5bd4:	0f 90       	pop	r0
    5bd6:	0f 90       	pop	r0
    5bd8:	cf 91       	pop	r28
    5bda:	df 91       	pop	r29
    5bdc:	08 95       	ret

00005bde <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCountFromISR( void )
{
    5bde:	df 93       	push	r29
    5be0:	cf 93       	push	r28
    5be2:	00 d0       	rcall	.+0      	; 0x5be4 <xTaskGetTickCountFromISR+0x6>
    5be4:	0f 92       	push	r0
    5be6:	cd b7       	in	r28, 0x3d	; 61
    5be8:	de b7       	in	r29, 0x3e	; 62
portTickType xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    5bea:	19 82       	std	Y+1, r1	; 0x01
	xReturn = xTickCount;
    5bec:	80 91 1e 07 	lds	r24, 0x071E
    5bf0:	90 91 1f 07 	lds	r25, 0x071F
    5bf4:	9b 83       	std	Y+3, r25	; 0x03
    5bf6:	8a 83       	std	Y+2, r24	; 0x02
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    5bf8:	8a 81       	ldd	r24, Y+2	; 0x02
    5bfa:	9b 81       	ldd	r25, Y+3	; 0x03
}
    5bfc:	0f 90       	pop	r0
    5bfe:	0f 90       	pop	r0
    5c00:	0f 90       	pop	r0
    5c02:	cf 91       	pop	r28
    5c04:	df 91       	pop	r29
    5c06:	08 95       	ret

00005c08 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxTaskGetNumberOfTasks( void )
{
    5c08:	df 93       	push	r29
    5c0a:	cf 93       	push	r28
    5c0c:	cd b7       	in	r28, 0x3d	; 61
    5c0e:	de b7       	in	r29, 0x3e	; 62
	/* A critical section is not required because the variables are of type
	portBASE_TYPE. */
	return uxCurrentNumberOfTasks;
    5c10:	80 91 1d 07 	lds	r24, 0x071D
}
    5c14:	cf 91       	pop	r28
    5c16:	df 91       	pop	r29
    5c18:	08 95       	ret

00005c1a <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
    5c1a:	df 93       	push	r29
    5c1c:	cf 93       	push	r28
    5c1e:	00 d0       	rcall	.+0      	; 0x5c20 <vTaskIncrementTick+0x6>
    5c20:	00 d0       	rcall	.+0      	; 0x5c22 <vTaskIncrementTick+0x8>
    5c22:	00 d0       	rcall	.+0      	; 0x5c24 <vTaskIncrementTick+0xa>
    5c24:	cd b7       	in	r28, 0x3d	; 61
    5c26:	de b7       	in	r29, 0x3e	; 62
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    5c28:	80 91 23 07 	lds	r24, 0x0723
    5c2c:	88 23       	and	r24, r24
    5c2e:	09 f0       	breq	.+2      	; 0x5c32 <vTaskIncrementTick+0x18>
    5c30:	bb c0       	rjmp	.+374    	; 0x5da8 <vTaskIncrementTick+0x18e>
	{
		++xTickCount;
    5c32:	80 91 1e 07 	lds	r24, 0x071E
    5c36:	90 91 1f 07 	lds	r25, 0x071F
    5c3a:	01 96       	adiw	r24, 0x01	; 1
    5c3c:	90 93 1f 07 	sts	0x071F, r25
    5c40:	80 93 1e 07 	sts	0x071E, r24
		if( xTickCount == ( portTickType ) 0U )
    5c44:	80 91 1e 07 	lds	r24, 0x071E
    5c48:	90 91 1f 07 	lds	r25, 0x071F
    5c4c:	00 97       	sbiw	r24, 0x00	; 0
    5c4e:	d1 f5       	brne	.+116    	; 0x5cc4 <vTaskIncrementTick+0xaa>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
			
			pxTemp = pxDelayedTaskList;
    5c50:	80 91 94 07 	lds	r24, 0x0794
    5c54:	90 91 95 07 	lds	r25, 0x0795
    5c58:	9c 83       	std	Y+4, r25	; 0x04
    5c5a:	8b 83       	std	Y+3, r24	; 0x03
			pxDelayedTaskList = pxOverflowDelayedTaskList;
    5c5c:	80 91 96 07 	lds	r24, 0x0796
    5c60:	90 91 97 07 	lds	r25, 0x0797
    5c64:	90 93 95 07 	sts	0x0795, r25
    5c68:	80 93 94 07 	sts	0x0794, r24
			pxOverflowDelayedTaskList = pxTemp;
    5c6c:	8b 81       	ldd	r24, Y+3	; 0x03
    5c6e:	9c 81       	ldd	r25, Y+4	; 0x04
    5c70:	90 93 97 07 	sts	0x0797, r25
    5c74:	80 93 96 07 	sts	0x0796, r24
			xNumOfOverflows++;
    5c78:	80 91 26 07 	lds	r24, 0x0726
    5c7c:	8f 5f       	subi	r24, 0xFF	; 255
    5c7e:	80 93 26 07 	sts	0x0726, r24
	
			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    5c82:	e0 91 94 07 	lds	r30, 0x0794
    5c86:	f0 91 95 07 	lds	r31, 0x0795
    5c8a:	80 81       	ld	r24, Z
    5c8c:	88 23       	and	r24, r24
    5c8e:	39 f4       	brne	.+14     	; 0x5c9e <vTaskIncrementTick+0x84>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the	
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
    5c90:	8f ef       	ldi	r24, 0xFF	; 255
    5c92:	9f ef       	ldi	r25, 0xFF	; 255
    5c94:	90 93 6e 00 	sts	0x006E, r25
    5c98:	80 93 6d 00 	sts	0x006D, r24
    5c9c:	13 c0       	rjmp	.+38     	; 0x5cc4 <vTaskIncrementTick+0xaa>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    5c9e:	e0 91 94 07 	lds	r30, 0x0794
    5ca2:	f0 91 95 07 	lds	r31, 0x0795
    5ca6:	05 80       	ldd	r0, Z+5	; 0x05
    5ca8:	f6 81       	ldd	r31, Z+6	; 0x06
    5caa:	e0 2d       	mov	r30, r0
    5cac:	86 81       	ldd	r24, Z+6	; 0x06
    5cae:	97 81       	ldd	r25, Z+7	; 0x07
    5cb0:	9e 83       	std	Y+6, r25	; 0x06
    5cb2:	8d 83       	std	Y+5, r24	; 0x05
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    5cb4:	ed 81       	ldd	r30, Y+5	; 0x05
    5cb6:	fe 81       	ldd	r31, Y+6	; 0x06
    5cb8:	82 81       	ldd	r24, Z+2	; 0x02
    5cba:	93 81       	ldd	r25, Z+3	; 0x03
    5cbc:	90 93 6e 00 	sts	0x006E, r25
    5cc0:	80 93 6d 00 	sts	0x006D, r24
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
    5cc4:	20 91 1e 07 	lds	r18, 0x071E
    5cc8:	30 91 1f 07 	lds	r19, 0x071F
    5ccc:	80 91 6d 00 	lds	r24, 0x006D
    5cd0:	90 91 6e 00 	lds	r25, 0x006E
    5cd4:	28 17       	cp	r18, r24
    5cd6:	39 07       	cpc	r19, r25
    5cd8:	08 f4       	brcc	.+2      	; 0x5cdc <vTaskIncrementTick+0xc2>
    5cda:	6b c0       	rjmp	.+214    	; 0x5db2 <vTaskIncrementTick+0x198>
    5cdc:	e0 91 94 07 	lds	r30, 0x0794
    5ce0:	f0 91 95 07 	lds	r31, 0x0795
    5ce4:	80 81       	ld	r24, Z
    5ce6:	88 23       	and	r24, r24
    5ce8:	39 f4       	brne	.+14     	; 0x5cf8 <vTaskIncrementTick+0xde>
    5cea:	8f ef       	ldi	r24, 0xFF	; 255
    5cec:	9f ef       	ldi	r25, 0xFF	; 255
    5cee:	90 93 6e 00 	sts	0x006E, r25
    5cf2:	80 93 6d 00 	sts	0x006D, r24
    5cf6:	5d c0       	rjmp	.+186    	; 0x5db2 <vTaskIncrementTick+0x198>
    5cf8:	e0 91 94 07 	lds	r30, 0x0794
    5cfc:	f0 91 95 07 	lds	r31, 0x0795
    5d00:	05 80       	ldd	r0, Z+5	; 0x05
    5d02:	f6 81       	ldd	r31, Z+6	; 0x06
    5d04:	e0 2d       	mov	r30, r0
    5d06:	86 81       	ldd	r24, Z+6	; 0x06
    5d08:	97 81       	ldd	r25, Z+7	; 0x07
    5d0a:	9e 83       	std	Y+6, r25	; 0x06
    5d0c:	8d 83       	std	Y+5, r24	; 0x05
    5d0e:	ed 81       	ldd	r30, Y+5	; 0x05
    5d10:	fe 81       	ldd	r31, Y+6	; 0x06
    5d12:	82 81       	ldd	r24, Z+2	; 0x02
    5d14:	93 81       	ldd	r25, Z+3	; 0x03
    5d16:	9a 83       	std	Y+2, r25	; 0x02
    5d18:	89 83       	std	Y+1, r24	; 0x01
    5d1a:	20 91 1e 07 	lds	r18, 0x071E
    5d1e:	30 91 1f 07 	lds	r19, 0x071F
    5d22:	89 81       	ldd	r24, Y+1	; 0x01
    5d24:	9a 81       	ldd	r25, Y+2	; 0x02
    5d26:	28 17       	cp	r18, r24
    5d28:	39 07       	cpc	r19, r25
    5d2a:	38 f4       	brcc	.+14     	; 0x5d3a <vTaskIncrementTick+0x120>
    5d2c:	89 81       	ldd	r24, Y+1	; 0x01
    5d2e:	9a 81       	ldd	r25, Y+2	; 0x02
    5d30:	90 93 6e 00 	sts	0x006E, r25
    5d34:	80 93 6d 00 	sts	0x006D, r24
    5d38:	3c c0       	rjmp	.+120    	; 0x5db2 <vTaskIncrementTick+0x198>
    5d3a:	8d 81       	ldd	r24, Y+5	; 0x05
    5d3c:	9e 81       	ldd	r25, Y+6	; 0x06
    5d3e:	02 96       	adiw	r24, 0x02	; 2
    5d40:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
    5d44:	ed 81       	ldd	r30, Y+5	; 0x05
    5d46:	fe 81       	ldd	r31, Y+6	; 0x06
    5d48:	84 89       	ldd	r24, Z+20	; 0x14
    5d4a:	95 89       	ldd	r25, Z+21	; 0x15
    5d4c:	00 97       	sbiw	r24, 0x00	; 0
    5d4e:	29 f0       	breq	.+10     	; 0x5d5a <vTaskIncrementTick+0x140>
    5d50:	8d 81       	ldd	r24, Y+5	; 0x05
    5d52:	9e 81       	ldd	r25, Y+6	; 0x06
    5d54:	0c 96       	adiw	r24, 0x0c	; 12
    5d56:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
    5d5a:	ed 81       	ldd	r30, Y+5	; 0x05
    5d5c:	fe 81       	ldd	r31, Y+6	; 0x06
    5d5e:	96 89       	ldd	r25, Z+22	; 0x16
    5d60:	80 91 21 07 	lds	r24, 0x0721
    5d64:	89 17       	cp	r24, r25
    5d66:	28 f4       	brcc	.+10     	; 0x5d72 <vTaskIncrementTick+0x158>
    5d68:	ed 81       	ldd	r30, Y+5	; 0x05
    5d6a:	fe 81       	ldd	r31, Y+6	; 0x06
    5d6c:	86 89       	ldd	r24, Z+22	; 0x16
    5d6e:	80 93 21 07 	sts	0x0721, r24
    5d72:	ed 81       	ldd	r30, Y+5	; 0x05
    5d74:	fe 81       	ldd	r31, Y+6	; 0x06
    5d76:	86 89       	ldd	r24, Z+22	; 0x16
    5d78:	28 2f       	mov	r18, r24
    5d7a:	30 e0       	ldi	r19, 0x00	; 0
    5d7c:	c9 01       	movw	r24, r18
    5d7e:	88 0f       	add	r24, r24
    5d80:	99 1f       	adc	r25, r25
    5d82:	88 0f       	add	r24, r24
    5d84:	99 1f       	adc	r25, r25
    5d86:	88 0f       	add	r24, r24
    5d88:	99 1f       	adc	r25, r25
    5d8a:	82 0f       	add	r24, r18
    5d8c:	93 1f       	adc	r25, r19
    5d8e:	ac 01       	movw	r20, r24
    5d90:	48 5d       	subi	r20, 0xD8	; 216
    5d92:	58 4f       	sbci	r21, 0xF8	; 248
    5d94:	8d 81       	ldd	r24, Y+5	; 0x05
    5d96:	9e 81       	ldd	r25, Y+6	; 0x06
    5d98:	9c 01       	movw	r18, r24
    5d9a:	2e 5f       	subi	r18, 0xFE	; 254
    5d9c:	3f 4f       	sbci	r19, 0xFF	; 255
    5d9e:	ca 01       	movw	r24, r20
    5da0:	b9 01       	movw	r22, r18
    5da2:	0e 94 1a 22 	call	0x4434	; 0x4434 <vListInsertEnd>
    5da6:	9a cf       	rjmp	.-204    	; 0x5cdc <vTaskIncrementTick+0xc2>
	}
	else
	{
		++uxMissedTicks;
    5da8:	80 91 24 07 	lds	r24, 0x0724
    5dac:	8f 5f       	subi	r24, 0xFF	; 255
    5dae:	80 93 24 07 	sts	0x0724, r24
		}
	}
	#endif

	traceTASK_INCREMENT_TICK( xTickCount );
}
    5db2:	26 96       	adiw	r28, 0x06	; 6
    5db4:	0f b6       	in	r0, 0x3f	; 63
    5db6:	f8 94       	cli
    5db8:	de bf       	out	0x3e, r29	; 62
    5dba:	0f be       	out	0x3f, r0	; 63
    5dbc:	cd bf       	out	0x3d, r28	; 61
    5dbe:	cf 91       	pop	r28
    5dc0:	df 91       	pop	r29
    5dc2:	08 95       	ret

00005dc4 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    5dc4:	df 93       	push	r29
    5dc6:	cf 93       	push	r28
    5dc8:	00 d0       	rcall	.+0      	; 0x5dca <vTaskSwitchContext+0x6>
    5dca:	cd b7       	in	r28, 0x3d	; 61
    5dcc:	de b7       	in	r29, 0x3e	; 62
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
    5dce:	80 91 23 07 	lds	r24, 0x0723
    5dd2:	88 23       	and	r24, r24
    5dd4:	49 f0       	breq	.+18     	; 0x5de8 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
    5dd6:	81 e0       	ldi	r24, 0x01	; 1
    5dd8:	80 93 25 07 	sts	0x0725, r24
    5ddc:	54 c0       	rjmp	.+168    	; 0x5e86 <vTaskSwitchContext+0xc2>
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
    5dde:	80 91 21 07 	lds	r24, 0x0721
    5de2:	81 50       	subi	r24, 0x01	; 1
    5de4:	80 93 21 07 	sts	0x0721, r24
	
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
    5de8:	80 91 21 07 	lds	r24, 0x0721
    5dec:	28 2f       	mov	r18, r24
    5dee:	30 e0       	ldi	r19, 0x00	; 0
    5df0:	c9 01       	movw	r24, r18
    5df2:	88 0f       	add	r24, r24
    5df4:	99 1f       	adc	r25, r25
    5df6:	88 0f       	add	r24, r24
    5df8:	99 1f       	adc	r25, r25
    5dfa:	88 0f       	add	r24, r24
    5dfc:	99 1f       	adc	r25, r25
    5dfe:	82 0f       	add	r24, r18
    5e00:	93 1f       	adc	r25, r19
    5e02:	fc 01       	movw	r30, r24
    5e04:	e8 5d       	subi	r30, 0xD8	; 216
    5e06:	f8 4f       	sbci	r31, 0xF8	; 248
    5e08:	80 81       	ld	r24, Z
    5e0a:	88 23       	and	r24, r24
    5e0c:	41 f3       	breq	.-48     	; 0x5dde <vTaskSwitchContext+0x1a>
			--uxTopReadyPriority;
		}
	
		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
    5e0e:	80 91 21 07 	lds	r24, 0x0721
    5e12:	28 2f       	mov	r18, r24
    5e14:	30 e0       	ldi	r19, 0x00	; 0
    5e16:	c9 01       	movw	r24, r18
    5e18:	88 0f       	add	r24, r24
    5e1a:	99 1f       	adc	r25, r25
    5e1c:	88 0f       	add	r24, r24
    5e1e:	99 1f       	adc	r25, r25
    5e20:	88 0f       	add	r24, r24
    5e22:	99 1f       	adc	r25, r25
    5e24:	82 0f       	add	r24, r18
    5e26:	93 1f       	adc	r25, r19
    5e28:	88 5d       	subi	r24, 0xD8	; 216
    5e2a:	98 4f       	sbci	r25, 0xF8	; 248
    5e2c:	9a 83       	std	Y+2, r25	; 0x02
    5e2e:	89 83       	std	Y+1, r24	; 0x01
    5e30:	e9 81       	ldd	r30, Y+1	; 0x01
    5e32:	fa 81       	ldd	r31, Y+2	; 0x02
    5e34:	01 80       	ldd	r0, Z+1	; 0x01
    5e36:	f2 81       	ldd	r31, Z+2	; 0x02
    5e38:	e0 2d       	mov	r30, r0
    5e3a:	82 81       	ldd	r24, Z+2	; 0x02
    5e3c:	93 81       	ldd	r25, Z+3	; 0x03
    5e3e:	e9 81       	ldd	r30, Y+1	; 0x01
    5e40:	fa 81       	ldd	r31, Y+2	; 0x02
    5e42:	92 83       	std	Z+2, r25	; 0x02
    5e44:	81 83       	std	Z+1, r24	; 0x01
    5e46:	e9 81       	ldd	r30, Y+1	; 0x01
    5e48:	fa 81       	ldd	r31, Y+2	; 0x02
    5e4a:	21 81       	ldd	r18, Z+1	; 0x01
    5e4c:	32 81       	ldd	r19, Z+2	; 0x02
    5e4e:	89 81       	ldd	r24, Y+1	; 0x01
    5e50:	9a 81       	ldd	r25, Y+2	; 0x02
    5e52:	03 96       	adiw	r24, 0x03	; 3
    5e54:	28 17       	cp	r18, r24
    5e56:	39 07       	cpc	r19, r25
    5e58:	59 f4       	brne	.+22     	; 0x5e70 <vTaskSwitchContext+0xac>
    5e5a:	e9 81       	ldd	r30, Y+1	; 0x01
    5e5c:	fa 81       	ldd	r31, Y+2	; 0x02
    5e5e:	01 80       	ldd	r0, Z+1	; 0x01
    5e60:	f2 81       	ldd	r31, Z+2	; 0x02
    5e62:	e0 2d       	mov	r30, r0
    5e64:	82 81       	ldd	r24, Z+2	; 0x02
    5e66:	93 81       	ldd	r25, Z+3	; 0x03
    5e68:	e9 81       	ldd	r30, Y+1	; 0x01
    5e6a:	fa 81       	ldd	r31, Y+2	; 0x02
    5e6c:	92 83       	std	Z+2, r25	; 0x02
    5e6e:	81 83       	std	Z+1, r24	; 0x01
    5e70:	e9 81       	ldd	r30, Y+1	; 0x01
    5e72:	fa 81       	ldd	r31, Y+2	; 0x02
    5e74:	01 80       	ldd	r0, Z+1	; 0x01
    5e76:	f2 81       	ldd	r31, Z+2	; 0x02
    5e78:	e0 2d       	mov	r30, r0
    5e7a:	86 81       	ldd	r24, Z+6	; 0x06
    5e7c:	97 81       	ldd	r25, Z+7	; 0x07
    5e7e:	90 93 1b 07 	sts	0x071B, r25
    5e82:	80 93 1a 07 	sts	0x071A, r24
	
		traceTASK_SWITCHED_IN();
		vWriteTraceToBuffer();
	}
}
    5e86:	0f 90       	pop	r0
    5e88:	0f 90       	pop	r0
    5e8a:	cf 91       	pop	r28
    5e8c:	df 91       	pop	r29
    5e8e:	08 95       	ret

00005e90 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
    5e90:	df 93       	push	r29
    5e92:	cf 93       	push	r28
    5e94:	00 d0       	rcall	.+0      	; 0x5e96 <vTaskPlaceOnEventList+0x6>
    5e96:	00 d0       	rcall	.+0      	; 0x5e98 <vTaskPlaceOnEventList+0x8>
    5e98:	00 d0       	rcall	.+0      	; 0x5e9a <vTaskPlaceOnEventList+0xa>
    5e9a:	cd b7       	in	r28, 0x3d	; 61
    5e9c:	de b7       	in	r29, 0x3e	; 62
    5e9e:	9c 83       	std	Y+4, r25	; 0x04
    5ea0:	8b 83       	std	Y+3, r24	; 0x03
    5ea2:	7e 83       	std	Y+6, r23	; 0x06
    5ea4:	6d 83       	std	Y+5, r22	; 0x05
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
    5ea6:	4b 81       	ldd	r20, Y+3	; 0x03
    5ea8:	5c 81       	ldd	r21, Y+4	; 0x04
    5eaa:	80 91 1a 07 	lds	r24, 0x071A
    5eae:	90 91 1b 07 	lds	r25, 0x071B
    5eb2:	9c 01       	movw	r18, r24
    5eb4:	24 5f       	subi	r18, 0xF4	; 244
    5eb6:	3f 4f       	sbci	r19, 0xFF	; 255
    5eb8:	ca 01       	movw	r24, r20
    5eba:	b9 01       	movw	r22, r18
    5ebc:	0e 94 66 22 	call	0x44cc	; 0x44cc <vListInsert>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    5ec0:	80 91 1a 07 	lds	r24, 0x071A
    5ec4:	90 91 1b 07 	lds	r25, 0x071B
    5ec8:	02 96       	adiw	r24, 0x02	; 2
    5eca:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
	}
	#else
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
    5ece:	20 91 1e 07 	lds	r18, 0x071E
    5ed2:	30 91 1f 07 	lds	r19, 0x071F
    5ed6:	8d 81       	ldd	r24, Y+5	; 0x05
    5ed8:	9e 81       	ldd	r25, Y+6	; 0x06
    5eda:	82 0f       	add	r24, r18
    5edc:	93 1f       	adc	r25, r19
    5ede:	9a 83       	std	Y+2, r25	; 0x02
    5ee0:	89 83       	std	Y+1, r24	; 0x01
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    5ee2:	89 81       	ldd	r24, Y+1	; 0x01
    5ee4:	9a 81       	ldd	r25, Y+2	; 0x02
    5ee6:	0e 94 46 31 	call	0x628c	; 0x628c <prvAddCurrentTaskToDelayedList>
	}
	#endif
}
    5eea:	26 96       	adiw	r28, 0x06	; 6
    5eec:	0f b6       	in	r0, 0x3f	; 63
    5eee:	f8 94       	cli
    5ef0:	de bf       	out	0x3e, r29	; 62
    5ef2:	0f be       	out	0x3f, r0	; 63
    5ef4:	cd bf       	out	0x3d, r28	; 61
    5ef6:	cf 91       	pop	r28
    5ef8:	df 91       	pop	r29
    5efa:	08 95       	ret

00005efc <xTaskRemoveFromEventList>:
	
#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
    5efc:	df 93       	push	r29
    5efe:	cf 93       	push	r28
    5f00:	00 d0       	rcall	.+0      	; 0x5f02 <xTaskRemoveFromEventList+0x6>
    5f02:	00 d0       	rcall	.+0      	; 0x5f04 <xTaskRemoveFromEventList+0x8>
    5f04:	0f 92       	push	r0
    5f06:	cd b7       	in	r28, 0x3d	; 61
    5f08:	de b7       	in	r29, 0x3e	; 62
    5f0a:	9d 83       	std	Y+5, r25	; 0x05
    5f0c:	8c 83       	std	Y+4, r24	; 0x04
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.
	
	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    5f0e:	ec 81       	ldd	r30, Y+4	; 0x04
    5f10:	fd 81       	ldd	r31, Y+5	; 0x05
    5f12:	05 80       	ldd	r0, Z+5	; 0x05
    5f14:	f6 81       	ldd	r31, Z+6	; 0x06
    5f16:	e0 2d       	mov	r30, r0
    5f18:	86 81       	ldd	r24, Z+6	; 0x06
    5f1a:	97 81       	ldd	r25, Z+7	; 0x07
    5f1c:	9b 83       	std	Y+3, r25	; 0x03
    5f1e:	8a 83       	std	Y+2, r24	; 0x02
	configASSERT( pxUnblockedTCB );
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
    5f20:	8a 81       	ldd	r24, Y+2	; 0x02
    5f22:	9b 81       	ldd	r25, Y+3	; 0x03
    5f24:	0c 96       	adiw	r24, 0x0c	; 12
    5f26:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    5f2a:	80 91 23 07 	lds	r24, 0x0723
    5f2e:	88 23       	and	r24, r24
    5f30:	61 f5       	brne	.+88     	; 0x5f8a <xTaskRemoveFromEventList+0x8e>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    5f32:	8a 81       	ldd	r24, Y+2	; 0x02
    5f34:	9b 81       	ldd	r25, Y+3	; 0x03
    5f36:	02 96       	adiw	r24, 0x02	; 2
    5f38:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
		prvAddTaskToReadyQueue( pxUnblockedTCB );
    5f3c:	ea 81       	ldd	r30, Y+2	; 0x02
    5f3e:	fb 81       	ldd	r31, Y+3	; 0x03
    5f40:	96 89       	ldd	r25, Z+22	; 0x16
    5f42:	80 91 21 07 	lds	r24, 0x0721
    5f46:	89 17       	cp	r24, r25
    5f48:	28 f4       	brcc	.+10     	; 0x5f54 <xTaskRemoveFromEventList+0x58>
    5f4a:	ea 81       	ldd	r30, Y+2	; 0x02
    5f4c:	fb 81       	ldd	r31, Y+3	; 0x03
    5f4e:	86 89       	ldd	r24, Z+22	; 0x16
    5f50:	80 93 21 07 	sts	0x0721, r24
    5f54:	ea 81       	ldd	r30, Y+2	; 0x02
    5f56:	fb 81       	ldd	r31, Y+3	; 0x03
    5f58:	86 89       	ldd	r24, Z+22	; 0x16
    5f5a:	28 2f       	mov	r18, r24
    5f5c:	30 e0       	ldi	r19, 0x00	; 0
    5f5e:	c9 01       	movw	r24, r18
    5f60:	88 0f       	add	r24, r24
    5f62:	99 1f       	adc	r25, r25
    5f64:	88 0f       	add	r24, r24
    5f66:	99 1f       	adc	r25, r25
    5f68:	88 0f       	add	r24, r24
    5f6a:	99 1f       	adc	r25, r25
    5f6c:	82 0f       	add	r24, r18
    5f6e:	93 1f       	adc	r25, r19
    5f70:	ac 01       	movw	r20, r24
    5f72:	48 5d       	subi	r20, 0xD8	; 216
    5f74:	58 4f       	sbci	r21, 0xF8	; 248
    5f76:	8a 81       	ldd	r24, Y+2	; 0x02
    5f78:	9b 81       	ldd	r25, Y+3	; 0x03
    5f7a:	9c 01       	movw	r18, r24
    5f7c:	2e 5f       	subi	r18, 0xFE	; 254
    5f7e:	3f 4f       	sbci	r19, 0xFF	; 255
    5f80:	ca 01       	movw	r24, r20
    5f82:	b9 01       	movw	r22, r18
    5f84:	0e 94 1a 22 	call	0x4434	; 0x4434 <vListInsertEnd>
    5f88:	0a c0       	rjmp	.+20     	; 0x5f9e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    5f8a:	8a 81       	ldd	r24, Y+2	; 0x02
    5f8c:	9b 81       	ldd	r25, Y+3	; 0x03
    5f8e:	9c 01       	movw	r18, r24
    5f90:	24 5f       	subi	r18, 0xF4	; 244
    5f92:	3f 4f       	sbci	r19, 0xFF	; 255
    5f94:	88 e9       	ldi	r24, 0x98	; 152
    5f96:	97 e0       	ldi	r25, 0x07	; 7
    5f98:	b9 01       	movw	r22, r18
    5f9a:	0e 94 1a 22 	call	0x4434	; 0x4434 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
    5f9e:	ea 81       	ldd	r30, Y+2	; 0x02
    5fa0:	fb 81       	ldd	r31, Y+3	; 0x03
    5fa2:	96 89       	ldd	r25, Z+22	; 0x16
    5fa4:	e0 91 1a 07 	lds	r30, 0x071A
    5fa8:	f0 91 1b 07 	lds	r31, 0x071B
    5fac:	86 89       	ldd	r24, Z+22	; 0x16
    5fae:	98 17       	cp	r25, r24
    5fb0:	18 f0       	brcs	.+6      	; 0x5fb8 <xTaskRemoveFromEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    5fb2:	81 e0       	ldi	r24, 0x01	; 1
    5fb4:	89 83       	std	Y+1, r24	; 0x01
    5fb6:	01 c0       	rjmp	.+2      	; 0x5fba <xTaskRemoveFromEventList+0xbe>
	}
	else
	{
		xReturn = pdFALSE;
    5fb8:	19 82       	std	Y+1, r1	; 0x01
	}

	return xReturn;
    5fba:	89 81       	ldd	r24, Y+1	; 0x01
}
    5fbc:	0f 90       	pop	r0
    5fbe:	0f 90       	pop	r0
    5fc0:	0f 90       	pop	r0
    5fc2:	0f 90       	pop	r0
    5fc4:	0f 90       	pop	r0
    5fc6:	cf 91       	pop	r28
    5fc8:	df 91       	pop	r29
    5fca:	08 95       	ret

00005fcc <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
    5fcc:	df 93       	push	r29
    5fce:	cf 93       	push	r28
    5fd0:	00 d0       	rcall	.+0      	; 0x5fd2 <vTaskSetTimeOutState+0x6>
    5fd2:	cd b7       	in	r28, 0x3d	; 61
    5fd4:	de b7       	in	r29, 0x3e	; 62
    5fd6:	9a 83       	std	Y+2, r25	; 0x02
    5fd8:	89 83       	std	Y+1, r24	; 0x01
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    5fda:	80 91 26 07 	lds	r24, 0x0726
    5fde:	e9 81       	ldd	r30, Y+1	; 0x01
    5fe0:	fa 81       	ldd	r31, Y+2	; 0x02
    5fe2:	80 83       	st	Z, r24
	pxTimeOut->xTimeOnEntering = xTickCount;
    5fe4:	80 91 1e 07 	lds	r24, 0x071E
    5fe8:	90 91 1f 07 	lds	r25, 0x071F
    5fec:	e9 81       	ldd	r30, Y+1	; 0x01
    5fee:	fa 81       	ldd	r31, Y+2	; 0x02
    5ff0:	92 83       	std	Z+2, r25	; 0x02
    5ff2:	81 83       	std	Z+1, r24	; 0x01
}
    5ff4:	0f 90       	pop	r0
    5ff6:	0f 90       	pop	r0
    5ff8:	cf 91       	pop	r28
    5ffa:	df 91       	pop	r29
    5ffc:	08 95       	ret

00005ffe <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
    5ffe:	df 93       	push	r29
    6000:	cf 93       	push	r28
    6002:	00 d0       	rcall	.+0      	; 0x6004 <xTaskCheckForTimeOut+0x6>
    6004:	00 d0       	rcall	.+0      	; 0x6006 <xTaskCheckForTimeOut+0x8>
    6006:	0f 92       	push	r0
    6008:	cd b7       	in	r28, 0x3d	; 61
    600a:	de b7       	in	r29, 0x3e	; 62
    600c:	9b 83       	std	Y+3, r25	; 0x03
    600e:	8a 83       	std	Y+2, r24	; 0x02
    6010:	7d 83       	std	Y+5, r23	; 0x05
    6012:	6c 83       	std	Y+4, r22	; 0x04
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    6014:	0f b6       	in	r0, 0x3f	; 63
    6016:	f8 94       	cli
    6018:	0f 92       	push	r0
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
    601a:	ea 81       	ldd	r30, Y+2	; 0x02
    601c:	fb 81       	ldd	r31, Y+3	; 0x03
    601e:	90 81       	ld	r25, Z
    6020:	80 91 26 07 	lds	r24, 0x0726
    6024:	98 17       	cp	r25, r24
    6026:	71 f0       	breq	.+28     	; 0x6044 <xTaskCheckForTimeOut+0x46>
    6028:	ea 81       	ldd	r30, Y+2	; 0x02
    602a:	fb 81       	ldd	r31, Y+3	; 0x03
    602c:	21 81       	ldd	r18, Z+1	; 0x01
    602e:	32 81       	ldd	r19, Z+2	; 0x02
    6030:	80 91 1e 07 	lds	r24, 0x071E
    6034:	90 91 1f 07 	lds	r25, 0x071F
    6038:	82 17       	cp	r24, r18
    603a:	93 07       	cpc	r25, r19
    603c:	18 f0       	brcs	.+6      	; 0x6044 <xTaskCheckForTimeOut+0x46>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    603e:	81 e0       	ldi	r24, 0x01	; 1
    6040:	89 83       	std	Y+1, r24	; 0x01
    6042:	2f c0       	rjmp	.+94     	; 0x60a2 <xTaskCheckForTimeOut+0xa4>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
    6044:	20 91 1e 07 	lds	r18, 0x071E
    6048:	30 91 1f 07 	lds	r19, 0x071F
    604c:	ea 81       	ldd	r30, Y+2	; 0x02
    604e:	fb 81       	ldd	r31, Y+3	; 0x03
    6050:	81 81       	ldd	r24, Z+1	; 0x01
    6052:	92 81       	ldd	r25, Z+2	; 0x02
    6054:	28 1b       	sub	r18, r24
    6056:	39 0b       	sbc	r19, r25
    6058:	ec 81       	ldd	r30, Y+4	; 0x04
    605a:	fd 81       	ldd	r31, Y+5	; 0x05
    605c:	80 81       	ld	r24, Z
    605e:	91 81       	ldd	r25, Z+1	; 0x01
    6060:	28 17       	cp	r18, r24
    6062:	39 07       	cpc	r19, r25
    6064:	e0 f4       	brcc	.+56     	; 0x609e <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
    6066:	ec 81       	ldd	r30, Y+4	; 0x04
    6068:	fd 81       	ldd	r31, Y+5	; 0x05
    606a:	40 81       	ld	r20, Z
    606c:	51 81       	ldd	r21, Z+1	; 0x01
    606e:	ea 81       	ldd	r30, Y+2	; 0x02
    6070:	fb 81       	ldd	r31, Y+3	; 0x03
    6072:	21 81       	ldd	r18, Z+1	; 0x01
    6074:	32 81       	ldd	r19, Z+2	; 0x02
    6076:	80 91 1e 07 	lds	r24, 0x071E
    607a:	90 91 1f 07 	lds	r25, 0x071F
    607e:	b9 01       	movw	r22, r18
    6080:	68 1b       	sub	r22, r24
    6082:	79 0b       	sbc	r23, r25
    6084:	cb 01       	movw	r24, r22
    6086:	84 0f       	add	r24, r20
    6088:	95 1f       	adc	r25, r21
    608a:	ec 81       	ldd	r30, Y+4	; 0x04
    608c:	fd 81       	ldd	r31, Y+5	; 0x05
    608e:	91 83       	std	Z+1, r25	; 0x01
    6090:	80 83       	st	Z, r24
			vTaskSetTimeOutState( pxTimeOut );
    6092:	8a 81       	ldd	r24, Y+2	; 0x02
    6094:	9b 81       	ldd	r25, Y+3	; 0x03
    6096:	0e 94 e6 2f 	call	0x5fcc	; 0x5fcc <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    609a:	19 82       	std	Y+1, r1	; 0x01
    609c:	02 c0       	rjmp	.+4      	; 0x60a2 <xTaskCheckForTimeOut+0xa4>
		}
		else
		{
			xReturn = pdTRUE;
    609e:	81 e0       	ldi	r24, 0x01	; 1
    60a0:	89 83       	std	Y+1, r24	; 0x01
		}
	}
	taskEXIT_CRITICAL();
    60a2:	0f 90       	pop	r0
    60a4:	0f be       	out	0x3f, r0	; 63

	return xReturn;
    60a6:	89 81       	ldd	r24, Y+1	; 0x01
}
    60a8:	0f 90       	pop	r0
    60aa:	0f 90       	pop	r0
    60ac:	0f 90       	pop	r0
    60ae:	0f 90       	pop	r0
    60b0:	0f 90       	pop	r0
    60b2:	cf 91       	pop	r28
    60b4:	df 91       	pop	r29
    60b6:	08 95       	ret

000060b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    60b8:	df 93       	push	r29
    60ba:	cf 93       	push	r28
    60bc:	cd b7       	in	r28, 0x3d	; 61
    60be:	de b7       	in	r29, 0x3e	; 62
	xMissedYield = pdTRUE;
    60c0:	81 e0       	ldi	r24, 0x01	; 1
    60c2:	80 93 25 07 	sts	0x0725, r24
}
    60c6:	cf 91       	pop	r28
    60c8:	df 91       	pop	r29
    60ca:	08 95       	ret

000060cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    60cc:	df 93       	push	r29
    60ce:	cf 93       	push	r28
    60d0:	00 d0       	rcall	.+0      	; 0x60d2 <prvIdleTask+0x6>
    60d2:	cd b7       	in	r28, 0x3d	; 61
    60d4:	de b7       	in	r29, 0x3e	; 62
    60d6:	9a 83       	std	Y+2, r25	; 0x02
    60d8:	89 83       	std	Y+1, r24	; 0x01
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    60da:	0e 94 08 31 	call	0x6210	; 0x6210 <prvCheckTasksWaitingTermination>
    60de:	fd cf       	rjmp	.-6      	; 0x60da <prvIdleTask+0xe>

000060e0 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
    60e0:	0f 93       	push	r16
    60e2:	1f 93       	push	r17
    60e4:	df 93       	push	r29
    60e6:	cf 93       	push	r28
    60e8:	cd b7       	in	r28, 0x3d	; 61
    60ea:	de b7       	in	r29, 0x3e	; 62
    60ec:	29 97       	sbiw	r28, 0x09	; 9
    60ee:	0f b6       	in	r0, 0x3f	; 63
    60f0:	f8 94       	cli
    60f2:	de bf       	out	0x3e, r29	; 62
    60f4:	0f be       	out	0x3f, r0	; 63
    60f6:	cd bf       	out	0x3d, r28	; 61
    60f8:	9a 83       	std	Y+2, r25	; 0x02
    60fa:	89 83       	std	Y+1, r24	; 0x01
    60fc:	7c 83       	std	Y+4, r23	; 0x04
    60fe:	6b 83       	std	Y+3, r22	; 0x03
    6100:	4d 83       	std	Y+5, r20	; 0x05
    6102:	3f 83       	std	Y+7, r19	; 0x07
    6104:	2e 83       	std	Y+6, r18	; 0x06
    6106:	19 87       	std	Y+9, r17	; 0x09
    6108:	08 87       	std	Y+8, r16	; 0x08
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
    610a:	89 81       	ldd	r24, Y+1	; 0x01
    610c:	9a 81       	ldd	r25, Y+2	; 0x02
    610e:	49 96       	adiw	r24, 0x19	; 25
    6110:	2b 81       	ldd	r18, Y+3	; 0x03
    6112:	3c 81       	ldd	r19, Y+4	; 0x04
    6114:	b9 01       	movw	r22, r18
    6116:	48 e0       	ldi	r20, 0x08	; 8
    6118:	50 e0       	ldi	r21, 0x00	; 0
    611a:	0e 94 38 3a 	call	0x7470	; 0x7470 <strncpy>
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
    611e:	e9 81       	ldd	r30, Y+1	; 0x01
    6120:	fa 81       	ldd	r31, Y+2	; 0x02
    6122:	10 a2       	std	Z+32, r1	; 0x20

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
    6124:	8d 81       	ldd	r24, Y+5	; 0x05
    6126:	8a 30       	cpi	r24, 0x0A	; 10
    6128:	10 f0       	brcs	.+4      	; 0x612e <prvInitialiseTCBVariables+0x4e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
    612a:	89 e0       	ldi	r24, 0x09	; 9
    612c:	8d 83       	std	Y+5, r24	; 0x05
	}

	pxTCB->uxPriority = uxPriority;
    612e:	e9 81       	ldd	r30, Y+1	; 0x01
    6130:	fa 81       	ldd	r31, Y+2	; 0x02
    6132:	8d 81       	ldd	r24, Y+5	; 0x05
    6134:	86 8b       	std	Z+22, r24	; 0x16
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    6136:	e9 81       	ldd	r30, Y+1	; 0x01
    6138:	fa 81       	ldd	r31, Y+2	; 0x02
    613a:	8d 81       	ldd	r24, Y+5	; 0x05
    613c:	81 a3       	std	Z+33, r24	; 0x21
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    613e:	89 81       	ldd	r24, Y+1	; 0x01
    6140:	9a 81       	ldd	r25, Y+2	; 0x02
    6142:	02 96       	adiw	r24, 0x02	; 2
    6144:	0e 94 0a 22 	call	0x4414	; 0x4414 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    6148:	89 81       	ldd	r24, Y+1	; 0x01
    614a:	9a 81       	ldd	r25, Y+2	; 0x02
    614c:	0c 96       	adiw	r24, 0x0c	; 12
    614e:	0e 94 0a 22 	call	0x4414	; 0x4414 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    6152:	e9 81       	ldd	r30, Y+1	; 0x01
    6154:	fa 81       	ldd	r31, Y+2	; 0x02
    6156:	89 81       	ldd	r24, Y+1	; 0x01
    6158:	9a 81       	ldd	r25, Y+2	; 0x02
    615a:	91 87       	std	Z+9, r25	; 0x09
    615c:	80 87       	std	Z+8, r24	; 0x08

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
    615e:	8d 81       	ldd	r24, Y+5	; 0x05
    6160:	28 2f       	mov	r18, r24
    6162:	30 e0       	ldi	r19, 0x00	; 0
    6164:	8a e0       	ldi	r24, 0x0A	; 10
    6166:	90 e0       	ldi	r25, 0x00	; 0
    6168:	82 1b       	sub	r24, r18
    616a:	93 0b       	sbc	r25, r19
    616c:	e9 81       	ldd	r30, Y+1	; 0x01
    616e:	fa 81       	ldd	r31, Y+2	; 0x02
    6170:	95 87       	std	Z+13, r25	; 0x0d
    6172:	84 87       	std	Z+12, r24	; 0x0c
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    6174:	e9 81       	ldd	r30, Y+1	; 0x01
    6176:	fa 81       	ldd	r31, Y+2	; 0x02
    6178:	89 81       	ldd	r24, Y+1	; 0x01
    617a:	9a 81       	ldd	r25, Y+2	; 0x02
    617c:	93 8b       	std	Z+19, r25	; 0x13
    617e:	82 8b       	std	Z+18, r24	; 0x12
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
    6180:	29 96       	adiw	r28, 0x09	; 9
    6182:	0f b6       	in	r0, 0x3f	; 63
    6184:	f8 94       	cli
    6186:	de bf       	out	0x3e, r29	; 62
    6188:	0f be       	out	0x3f, r0	; 63
    618a:	cd bf       	out	0x3d, r28	; 61
    618c:	cf 91       	pop	r28
    618e:	df 91       	pop	r29
    6190:	1f 91       	pop	r17
    6192:	0f 91       	pop	r16
    6194:	08 95       	ret

00006196 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
    6196:	df 93       	push	r29
    6198:	cf 93       	push	r28
    619a:	0f 92       	push	r0
    619c:	cd b7       	in	r28, 0x3d	; 61
    619e:	de b7       	in	r29, 0x3e	; 62
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
    61a0:	19 82       	std	Y+1, r1	; 0x01
    61a2:	13 c0       	rjmp	.+38     	; 0x61ca <prvInitialiseTaskLists+0x34>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
    61a4:	89 81       	ldd	r24, Y+1	; 0x01
    61a6:	28 2f       	mov	r18, r24
    61a8:	30 e0       	ldi	r19, 0x00	; 0
    61aa:	c9 01       	movw	r24, r18
    61ac:	88 0f       	add	r24, r24
    61ae:	99 1f       	adc	r25, r25
    61b0:	88 0f       	add	r24, r24
    61b2:	99 1f       	adc	r25, r25
    61b4:	88 0f       	add	r24, r24
    61b6:	99 1f       	adc	r25, r25
    61b8:	82 0f       	add	r24, r18
    61ba:	93 1f       	adc	r25, r19
    61bc:	88 5d       	subi	r24, 0xD8	; 216
    61be:	98 4f       	sbci	r25, 0xF8	; 248
    61c0:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
    61c4:	89 81       	ldd	r24, Y+1	; 0x01
    61c6:	8f 5f       	subi	r24, 0xFF	; 255
    61c8:	89 83       	std	Y+1, r24	; 0x01
    61ca:	89 81       	ldd	r24, Y+1	; 0x01
    61cc:	8a 30       	cpi	r24, 0x0A	; 10
    61ce:	50 f3       	brcs	.-44     	; 0x61a4 <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
    61d0:	82 e8       	ldi	r24, 0x82	; 130
    61d2:	97 e0       	ldi	r25, 0x07	; 7
    61d4:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
    61d8:	8b e8       	ldi	r24, 0x8B	; 139
    61da:	97 e0       	ldi	r25, 0x07	; 7
    61dc:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyList );
    61e0:	88 e9       	ldi	r24, 0x98	; 152
    61e2:	97 e0       	ldi	r25, 0x07	; 7
    61e4:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
    61e8:	81 ea       	ldi	r24, 0xA1	; 161
    61ea:	97 e0       	ldi	r25, 0x07	; 7
    61ec:	0e 94 e0 21 	call	0x43c0	; 0x43c0 <vListInitialise>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    61f0:	82 e8       	ldi	r24, 0x82	; 130
    61f2:	97 e0       	ldi	r25, 0x07	; 7
    61f4:	90 93 95 07 	sts	0x0795, r25
    61f8:	80 93 94 07 	sts	0x0794, r24
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    61fc:	8b e8       	ldi	r24, 0x8B	; 139
    61fe:	97 e0       	ldi	r25, 0x07	; 7
    6200:	90 93 97 07 	sts	0x0797, r25
    6204:	80 93 96 07 	sts	0x0796, r24
}
    6208:	0f 90       	pop	r0
    620a:	cf 91       	pop	r28
    620c:	df 91       	pop	r29
    620e:	08 95       	ret

00006210 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    6210:	df 93       	push	r29
    6212:	cf 93       	push	r28
    6214:	00 d0       	rcall	.+0      	; 0x6216 <prvCheckTasksWaitingTermination+0x6>
    6216:	0f 92       	push	r0
    6218:	cd b7       	in	r28, 0x3d	; 61
    621a:	de b7       	in	r29, 0x3e	; 62
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
    621c:	80 91 1c 07 	lds	r24, 0x071C
    6220:	88 23       	and	r24, r24
    6222:	71 f1       	breq	.+92     	; 0x6280 <prvCheckTasksWaitingTermination+0x70>
		{
			vTaskSuspendAll();
    6224:	0e 94 42 2d 	call	0x5a84	; 0x5a84 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    6228:	80 91 a1 07 	lds	r24, 0x07A1
    622c:	1b 82       	std	Y+3, r1	; 0x03
    622e:	88 23       	and	r24, r24
    6230:	11 f4       	brne	.+4      	; 0x6236 <prvCheckTasksWaitingTermination+0x26>
    6232:	81 e0       	ldi	r24, 0x01	; 1
    6234:	8b 83       	std	Y+3, r24	; 0x03
			xTaskResumeAll();
    6236:	0e 94 4e 2d 	call	0x5a9c	; 0x5a9c <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    623a:	8b 81       	ldd	r24, Y+3	; 0x03
    623c:	88 23       	and	r24, r24
    623e:	01 f5       	brne	.+64     	; 0x6280 <prvCheckTasksWaitingTermination+0x70>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
    6240:	0f b6       	in	r0, 0x3f	; 63
    6242:	f8 94       	cli
    6244:	0f 92       	push	r0
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
    6246:	e0 91 a6 07 	lds	r30, 0x07A6
    624a:	f0 91 a7 07 	lds	r31, 0x07A7
    624e:	86 81       	ldd	r24, Z+6	; 0x06
    6250:	97 81       	ldd	r25, Z+7	; 0x07
    6252:	9a 83       	std	Y+2, r25	; 0x02
    6254:	89 83       	std	Y+1, r24	; 0x01
					vListRemove( &( pxTCB->xGenericListItem ) );
    6256:	89 81       	ldd	r24, Y+1	; 0x01
    6258:	9a 81       	ldd	r25, Y+2	; 0x02
    625a:	02 96       	adiw	r24, 0x02	; 2
    625c:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>
					--uxCurrentNumberOfTasks;
    6260:	80 91 1d 07 	lds	r24, 0x071D
    6264:	81 50       	subi	r24, 0x01	; 1
    6266:	80 93 1d 07 	sts	0x071D, r24
					--uxTasksDeleted;
    626a:	80 91 1c 07 	lds	r24, 0x071C
    626e:	81 50       	subi	r24, 0x01	; 1
    6270:	80 93 1c 07 	sts	0x071C, r24
				}
				taskEXIT_CRITICAL();
    6274:	0f 90       	pop	r0
    6276:	0f be       	out	0x3f, r0	; 63

				prvDeleteTCB( pxTCB );
    6278:	89 81       	ldd	r24, Y+1	; 0x01
    627a:	9a 81       	ldd	r25, Y+2	; 0x02
    627c:	0e 94 df 31 	call	0x63be	; 0x63be <prvDeleteTCB>
			}
		}
	}
	#endif
}
    6280:	0f 90       	pop	r0
    6282:	0f 90       	pop	r0
    6284:	0f 90       	pop	r0
    6286:	cf 91       	pop	r28
    6288:	df 91       	pop	r29
    628a:	08 95       	ret

0000628c <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
    628c:	df 93       	push	r29
    628e:	cf 93       	push	r28
    6290:	00 d0       	rcall	.+0      	; 0x6292 <prvAddCurrentTaskToDelayedList+0x6>
    6292:	cd b7       	in	r28, 0x3d	; 61
    6294:	de b7       	in	r29, 0x3e	; 62
    6296:	9a 83       	std	Y+2, r25	; 0x02
    6298:	89 83       	std	Y+1, r24	; 0x01
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    629a:	e0 91 1a 07 	lds	r30, 0x071A
    629e:	f0 91 1b 07 	lds	r31, 0x071B
    62a2:	89 81       	ldd	r24, Y+1	; 0x01
    62a4:	9a 81       	ldd	r25, Y+2	; 0x02
    62a6:	93 83       	std	Z+3, r25	; 0x03
    62a8:	82 83       	std	Z+2, r24	; 0x02

	if( xTimeToWake < xTickCount )
    62aa:	20 91 1e 07 	lds	r18, 0x071E
    62ae:	30 91 1f 07 	lds	r19, 0x071F
    62b2:	89 81       	ldd	r24, Y+1	; 0x01
    62b4:	9a 81       	ldd	r25, Y+2	; 0x02
    62b6:	82 17       	cp	r24, r18
    62b8:	93 07       	cpc	r25, r19
    62ba:	70 f4       	brcc	.+28     	; 0x62d8 <prvAddCurrentTaskToDelayedList+0x4c>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    62bc:	80 91 96 07 	lds	r24, 0x0796
    62c0:	90 91 97 07 	lds	r25, 0x0797
    62c4:	20 91 1a 07 	lds	r18, 0x071A
    62c8:	30 91 1b 07 	lds	r19, 0x071B
    62cc:	2e 5f       	subi	r18, 0xFE	; 254
    62ce:	3f 4f       	sbci	r19, 0xFF	; 255
    62d0:	b9 01       	movw	r22, r18
    62d2:	0e 94 66 22 	call	0x44cc	; 0x44cc <vListInsert>
    62d6:	1e c0       	rjmp	.+60     	; 0x6314 <prvAddCurrentTaskToDelayedList+0x88>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    62d8:	40 91 94 07 	lds	r20, 0x0794
    62dc:	50 91 95 07 	lds	r21, 0x0795
    62e0:	80 91 1a 07 	lds	r24, 0x071A
    62e4:	90 91 1b 07 	lds	r25, 0x071B
    62e8:	9c 01       	movw	r18, r24
    62ea:	2e 5f       	subi	r18, 0xFE	; 254
    62ec:	3f 4f       	sbci	r19, 0xFF	; 255
    62ee:	ca 01       	movw	r24, r20
    62f0:	b9 01       	movw	r22, r18
    62f2:	0e 94 66 22 	call	0x44cc	; 0x44cc <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    62f6:	20 91 6d 00 	lds	r18, 0x006D
    62fa:	30 91 6e 00 	lds	r19, 0x006E
    62fe:	89 81       	ldd	r24, Y+1	; 0x01
    6300:	9a 81       	ldd	r25, Y+2	; 0x02
    6302:	82 17       	cp	r24, r18
    6304:	93 07       	cpc	r25, r19
    6306:	30 f4       	brcc	.+12     	; 0x6314 <prvAddCurrentTaskToDelayedList+0x88>
		{
			xNextTaskUnblockTime = xTimeToWake;
    6308:	89 81       	ldd	r24, Y+1	; 0x01
    630a:	9a 81       	ldd	r25, Y+2	; 0x02
    630c:	90 93 6e 00 	sts	0x006E, r25
    6310:	80 93 6d 00 	sts	0x006D, r24
		}
	}
}
    6314:	0f 90       	pop	r0
    6316:	0f 90       	pop	r0
    6318:	cf 91       	pop	r28
    631a:	df 91       	pop	r29
    631c:	08 95       	ret

0000631e <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
    631e:	df 93       	push	r29
    6320:	cf 93       	push	r28
    6322:	cd b7       	in	r28, 0x3d	; 61
    6324:	de b7       	in	r29, 0x3e	; 62
    6326:	28 97       	sbiw	r28, 0x08	; 8
    6328:	0f b6       	in	r0, 0x3f	; 63
    632a:	f8 94       	cli
    632c:	de bf       	out	0x3e, r29	; 62
    632e:	0f be       	out	0x3f, r0	; 63
    6330:	cd bf       	out	0x3d, r28	; 61
    6332:	9c 83       	std	Y+4, r25	; 0x04
    6334:	8b 83       	std	Y+3, r24	; 0x03
    6336:	7e 83       	std	Y+6, r23	; 0x06
    6338:	6d 83       	std	Y+5, r22	; 0x05
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
    633a:	82 e2       	ldi	r24, 0x22	; 34
    633c:	90 e0       	ldi	r25, 0x00	; 0
    633e:	0e 94 74 21 	call	0x42e8	; 0x42e8 <pvPortMalloc>
    6342:	9a 83       	std	Y+2, r25	; 0x02
    6344:	89 83       	std	Y+1, r24	; 0x01

	if( pxNewTCB != NULL )
    6346:	89 81       	ldd	r24, Y+1	; 0x01
    6348:	9a 81       	ldd	r25, Y+2	; 0x02
    634a:	00 97       	sbiw	r24, 0x00	; 0
    634c:	69 f1       	breq	.+90     	; 0x63a8 <prvAllocateTCBAndStack+0x8a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
    634e:	8d 81       	ldd	r24, Y+5	; 0x05
    6350:	9e 81       	ldd	r25, Y+6	; 0x06
    6352:	00 97       	sbiw	r24, 0x00	; 0
    6354:	39 f4       	brne	.+14     	; 0x6364 <prvAllocateTCBAndStack+0x46>
    6356:	8b 81       	ldd	r24, Y+3	; 0x03
    6358:	9c 81       	ldd	r25, Y+4	; 0x04
    635a:	0e 94 74 21 	call	0x42e8	; 0x42e8 <pvPortMalloc>
    635e:	98 87       	std	Y+8, r25	; 0x08
    6360:	8f 83       	std	Y+7, r24	; 0x07
    6362:	04 c0       	rjmp	.+8      	; 0x636c <prvAllocateTCBAndStack+0x4e>
    6364:	8d 81       	ldd	r24, Y+5	; 0x05
    6366:	9e 81       	ldd	r25, Y+6	; 0x06
    6368:	98 87       	std	Y+8, r25	; 0x08
    636a:	8f 83       	std	Y+7, r24	; 0x07
    636c:	e9 81       	ldd	r30, Y+1	; 0x01
    636e:	fa 81       	ldd	r31, Y+2	; 0x02
    6370:	8f 81       	ldd	r24, Y+7	; 0x07
    6372:	98 85       	ldd	r25, Y+8	; 0x08
    6374:	90 8f       	std	Z+24, r25	; 0x18
    6376:	87 8b       	std	Z+23, r24	; 0x17

		if( pxNewTCB->pxStack == NULL )
    6378:	e9 81       	ldd	r30, Y+1	; 0x01
    637a:	fa 81       	ldd	r31, Y+2	; 0x02
    637c:	87 89       	ldd	r24, Z+23	; 0x17
    637e:	90 8d       	ldd	r25, Z+24	; 0x18
    6380:	00 97       	sbiw	r24, 0x00	; 0
    6382:	39 f4       	brne	.+14     	; 0x6392 <prvAllocateTCBAndStack+0x74>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
    6384:	89 81       	ldd	r24, Y+1	; 0x01
    6386:	9a 81       	ldd	r25, Y+2	; 0x02
    6388:	0e 94 ba 21 	call	0x4374	; 0x4374 <vPortFree>
			pxNewTCB = NULL;
    638c:	1a 82       	std	Y+2, r1	; 0x02
    638e:	19 82       	std	Y+1, r1	; 0x01
    6390:	0b c0       	rjmp	.+22     	; 0x63a8 <prvAllocateTCBAndStack+0x8a>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
    6392:	e9 81       	ldd	r30, Y+1	; 0x01
    6394:	fa 81       	ldd	r31, Y+2	; 0x02
    6396:	87 89       	ldd	r24, Z+23	; 0x17
    6398:	90 8d       	ldd	r25, Z+24	; 0x18
    639a:	2b 81       	ldd	r18, Y+3	; 0x03
    639c:	3c 81       	ldd	r19, Y+4	; 0x04
    639e:	65 ea       	ldi	r22, 0xA5	; 165
    63a0:	70 e0       	ldi	r23, 0x00	; 0
    63a2:	a9 01       	movw	r20, r18
    63a4:	0e 94 31 3a 	call	0x7462	; 0x7462 <memset>
		}
	}

	return pxNewTCB;
    63a8:	89 81       	ldd	r24, Y+1	; 0x01
    63aa:	9a 81       	ldd	r25, Y+2	; 0x02
}
    63ac:	28 96       	adiw	r28, 0x08	; 8
    63ae:	0f b6       	in	r0, 0x3f	; 63
    63b0:	f8 94       	cli
    63b2:	de bf       	out	0x3e, r29	; 62
    63b4:	0f be       	out	0x3f, r0	; 63
    63b6:	cd bf       	out	0x3d, r28	; 61
    63b8:	cf 91       	pop	r28
    63ba:	df 91       	pop	r29
    63bc:	08 95       	ret

000063be <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
    63be:	df 93       	push	r29
    63c0:	cf 93       	push	r28
    63c2:	00 d0       	rcall	.+0      	; 0x63c4 <prvDeleteTCB+0x6>
    63c4:	cd b7       	in	r28, 0x3d	; 61
    63c6:	de b7       	in	r29, 0x3e	; 62
    63c8:	9a 83       	std	Y+2, r25	; 0x02
    63ca:	89 83       	std	Y+1, r24	; 0x01
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
    63cc:	e9 81       	ldd	r30, Y+1	; 0x01
    63ce:	fa 81       	ldd	r31, Y+2	; 0x02
    63d0:	87 89       	ldd	r24, Z+23	; 0x17
    63d2:	90 8d       	ldd	r25, Z+24	; 0x18
    63d4:	0e 94 ba 21 	call	0x4374	; 0x4374 <vPortFree>
		vPortFree( pxTCB );
    63d8:	89 81       	ldd	r24, Y+1	; 0x01
    63da:	9a 81       	ldd	r25, Y+2	; 0x02
    63dc:	0e 94 ba 21 	call	0x4374	; 0x4374 <vPortFree>
	}
    63e0:	0f 90       	pop	r0
    63e2:	0f 90       	pop	r0
    63e4:	cf 91       	pop	r28
    63e6:	df 91       	pop	r29
    63e8:	08 95       	ret

000063ea <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
    63ea:	df 93       	push	r29
    63ec:	cf 93       	push	r28
    63ee:	00 d0       	rcall	.+0      	; 0x63f0 <xTaskGetCurrentTaskHandle+0x6>
    63f0:	cd b7       	in	r28, 0x3d	; 61
    63f2:	de b7       	in	r29, 0x3e	; 62
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    63f4:	80 91 1a 07 	lds	r24, 0x071A
    63f8:	90 91 1b 07 	lds	r25, 0x071B
    63fc:	9a 83       	std	Y+2, r25	; 0x02
    63fe:	89 83       	std	Y+1, r24	; 0x01

		return xReturn;
    6400:	89 81       	ldd	r24, Y+1	; 0x01
    6402:	9a 81       	ldd	r25, Y+2	; 0x02
	}
    6404:	0f 90       	pop	r0
    6406:	0f 90       	pop	r0
    6408:	cf 91       	pop	r28
    640a:	df 91       	pop	r29
    640c:	08 95       	ret

0000640e <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
    640e:	df 93       	push	r29
    6410:	cf 93       	push	r28
    6412:	00 d0       	rcall	.+0      	; 0x6414 <vTaskPriorityInherit+0x6>
    6414:	00 d0       	rcall	.+0      	; 0x6416 <vTaskPriorityInherit+0x8>
    6416:	cd b7       	in	r28, 0x3d	; 61
    6418:	de b7       	in	r29, 0x3e	; 62
    641a:	9c 83       	std	Y+4, r25	; 0x04
    641c:	8b 83       	std	Y+3, r24	; 0x03
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
    641e:	8b 81       	ldd	r24, Y+3	; 0x03
    6420:	9c 81       	ldd	r25, Y+4	; 0x04
    6422:	9a 83       	std	Y+2, r25	; 0x02
    6424:	89 83       	std	Y+1, r24	; 0x01

		configASSERT( pxMutexHolder );

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    6426:	e9 81       	ldd	r30, Y+1	; 0x01
    6428:	fa 81       	ldd	r31, Y+2	; 0x02
    642a:	96 89       	ldd	r25, Z+22	; 0x16
    642c:	e0 91 1a 07 	lds	r30, 0x071A
    6430:	f0 91 1b 07 	lds	r31, 0x071B
    6434:	86 89       	ldd	r24, Z+22	; 0x16
    6436:	98 17       	cp	r25, r24
    6438:	08 f0       	brcs	.+2      	; 0x643c <vTaskPriorityInherit+0x2e>
    643a:	62 c0       	rjmp	.+196    	; 0x6500 <vTaskPriorityInherit+0xf2>
		{
			/* Adjust the mutex holder state to account for its new priority. */
			listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
    643c:	e0 91 1a 07 	lds	r30, 0x071A
    6440:	f0 91 1b 07 	lds	r31, 0x071B
    6444:	86 89       	ldd	r24, Z+22	; 0x16
    6446:	28 2f       	mov	r18, r24
    6448:	30 e0       	ldi	r19, 0x00	; 0
    644a:	8a e0       	ldi	r24, 0x0A	; 10
    644c:	90 e0       	ldi	r25, 0x00	; 0
    644e:	82 1b       	sub	r24, r18
    6450:	93 0b       	sbc	r25, r19
    6452:	e9 81       	ldd	r30, Y+1	; 0x01
    6454:	fa 81       	ldd	r31, Y+2	; 0x02
    6456:	95 87       	std	Z+13, r25	; 0x0d
    6458:	84 87       	std	Z+12, r24	; 0x0c

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    645a:	e9 81       	ldd	r30, Y+1	; 0x01
    645c:	fa 81       	ldd	r31, Y+2	; 0x02
    645e:	42 85       	ldd	r20, Z+10	; 0x0a
    6460:	53 85       	ldd	r21, Z+11	; 0x0b
    6462:	e9 81       	ldd	r30, Y+1	; 0x01
    6464:	fa 81       	ldd	r31, Y+2	; 0x02
    6466:	86 89       	ldd	r24, Z+22	; 0x16
    6468:	28 2f       	mov	r18, r24
    646a:	30 e0       	ldi	r19, 0x00	; 0
    646c:	c9 01       	movw	r24, r18
    646e:	88 0f       	add	r24, r24
    6470:	99 1f       	adc	r25, r25
    6472:	88 0f       	add	r24, r24
    6474:	99 1f       	adc	r25, r25
    6476:	88 0f       	add	r24, r24
    6478:	99 1f       	adc	r25, r25
    647a:	82 0f       	add	r24, r18
    647c:	93 1f       	adc	r25, r19
    647e:	88 5d       	subi	r24, 0xD8	; 216
    6480:	98 4f       	sbci	r25, 0xF8	; 248
    6482:	48 17       	cp	r20, r24
    6484:	59 07       	cpc	r21, r25
    6486:	a1 f5       	brne	.+104    	; 0x64f0 <vTaskPriorityInherit+0xe2>
			{
				vListRemove( &( pxTCB->xGenericListItem ) );
    6488:	89 81       	ldd	r24, Y+1	; 0x01
    648a:	9a 81       	ldd	r25, Y+2	; 0x02
    648c:	02 96       	adiw	r24, 0x02	; 2
    648e:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>

				/* Inherit the priority before being moved into the new list. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    6492:	e0 91 1a 07 	lds	r30, 0x071A
    6496:	f0 91 1b 07 	lds	r31, 0x071B
    649a:	86 89       	ldd	r24, Z+22	; 0x16
    649c:	e9 81       	ldd	r30, Y+1	; 0x01
    649e:	fa 81       	ldd	r31, Y+2	; 0x02
    64a0:	86 8b       	std	Z+22, r24	; 0x16
				prvAddTaskToReadyQueue( pxTCB );
    64a2:	e9 81       	ldd	r30, Y+1	; 0x01
    64a4:	fa 81       	ldd	r31, Y+2	; 0x02
    64a6:	96 89       	ldd	r25, Z+22	; 0x16
    64a8:	80 91 21 07 	lds	r24, 0x0721
    64ac:	89 17       	cp	r24, r25
    64ae:	28 f4       	brcc	.+10     	; 0x64ba <vTaskPriorityInherit+0xac>
    64b0:	e9 81       	ldd	r30, Y+1	; 0x01
    64b2:	fa 81       	ldd	r31, Y+2	; 0x02
    64b4:	86 89       	ldd	r24, Z+22	; 0x16
    64b6:	80 93 21 07 	sts	0x0721, r24
    64ba:	e9 81       	ldd	r30, Y+1	; 0x01
    64bc:	fa 81       	ldd	r31, Y+2	; 0x02
    64be:	86 89       	ldd	r24, Z+22	; 0x16
    64c0:	28 2f       	mov	r18, r24
    64c2:	30 e0       	ldi	r19, 0x00	; 0
    64c4:	c9 01       	movw	r24, r18
    64c6:	88 0f       	add	r24, r24
    64c8:	99 1f       	adc	r25, r25
    64ca:	88 0f       	add	r24, r24
    64cc:	99 1f       	adc	r25, r25
    64ce:	88 0f       	add	r24, r24
    64d0:	99 1f       	adc	r25, r25
    64d2:	82 0f       	add	r24, r18
    64d4:	93 1f       	adc	r25, r19
    64d6:	ac 01       	movw	r20, r24
    64d8:	48 5d       	subi	r20, 0xD8	; 216
    64da:	58 4f       	sbci	r21, 0xF8	; 248
    64dc:	89 81       	ldd	r24, Y+1	; 0x01
    64de:	9a 81       	ldd	r25, Y+2	; 0x02
    64e0:	9c 01       	movw	r18, r24
    64e2:	2e 5f       	subi	r18, 0xFE	; 254
    64e4:	3f 4f       	sbci	r19, 0xFF	; 255
    64e6:	ca 01       	movw	r24, r20
    64e8:	b9 01       	movw	r22, r18
    64ea:	0e 94 1a 22 	call	0x4434	; 0x4434 <vListInsertEnd>
    64ee:	08 c0       	rjmp	.+16     	; 0x6500 <vTaskPriorityInherit+0xf2>
			}
			else
			{
				/* Just inherit the priority. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    64f0:	e0 91 1a 07 	lds	r30, 0x071A
    64f4:	f0 91 1b 07 	lds	r31, 0x071B
    64f8:	86 89       	ldd	r24, Z+22	; 0x16
    64fa:	e9 81       	ldd	r30, Y+1	; 0x01
    64fc:	fa 81       	ldd	r31, Y+2	; 0x02
    64fe:	86 8b       	std	Z+22, r24	; 0x16
			}
		}
	}
    6500:	0f 90       	pop	r0
    6502:	0f 90       	pop	r0
    6504:	0f 90       	pop	r0
    6506:	0f 90       	pop	r0
    6508:	cf 91       	pop	r28
    650a:	df 91       	pop	r29
    650c:	08 95       	ret

0000650e <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
    650e:	df 93       	push	r29
    6510:	cf 93       	push	r28
    6512:	00 d0       	rcall	.+0      	; 0x6514 <vTaskPriorityDisinherit+0x6>
    6514:	00 d0       	rcall	.+0      	; 0x6516 <vTaskPriorityDisinherit+0x8>
    6516:	cd b7       	in	r28, 0x3d	; 61
    6518:	de b7       	in	r29, 0x3e	; 62
    651a:	9c 83       	std	Y+4, r25	; 0x04
    651c:	8b 83       	std	Y+3, r24	; 0x03
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
    651e:	8b 81       	ldd	r24, Y+3	; 0x03
    6520:	9c 81       	ldd	r25, Y+4	; 0x04
    6522:	9a 83       	std	Y+2, r25	; 0x02
    6524:	89 83       	std	Y+1, r24	; 0x01

		if( pxMutexHolder != NULL )
    6526:	8b 81       	ldd	r24, Y+3	; 0x03
    6528:	9c 81       	ldd	r25, Y+4	; 0x04
    652a:	00 97       	sbiw	r24, 0x00	; 0
    652c:	09 f4       	brne	.+2      	; 0x6530 <vTaskPriorityDisinherit+0x22>
    652e:	47 c0       	rjmp	.+142    	; 0x65be <vTaskPriorityDisinherit+0xb0>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    6530:	e9 81       	ldd	r30, Y+1	; 0x01
    6532:	fa 81       	ldd	r31, Y+2	; 0x02
    6534:	96 89       	ldd	r25, Z+22	; 0x16
    6536:	e9 81       	ldd	r30, Y+1	; 0x01
    6538:	fa 81       	ldd	r31, Y+2	; 0x02
    653a:	81 a1       	ldd	r24, Z+33	; 0x21
    653c:	98 17       	cp	r25, r24
    653e:	09 f4       	brne	.+2      	; 0x6542 <vTaskPriorityDisinherit+0x34>
    6540:	3e c0       	rjmp	.+124    	; 0x65be <vTaskPriorityDisinherit+0xb0>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				vListRemove( &( pxTCB->xGenericListItem ) );
    6542:	89 81       	ldd	r24, Y+1	; 0x01
    6544:	9a 81       	ldd	r25, Y+2	; 0x02
    6546:	02 96       	adiw	r24, 0x02	; 2
    6548:	0e 94 d2 22 	call	0x45a4	; 0x45a4 <vListRemove>

				/* Disinherit the priority before adding ourselves into the new
				ready list. */
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    654c:	e9 81       	ldd	r30, Y+1	; 0x01
    654e:	fa 81       	ldd	r31, Y+2	; 0x02
    6550:	81 a1       	ldd	r24, Z+33	; 0x21
    6552:	e9 81       	ldd	r30, Y+1	; 0x01
    6554:	fa 81       	ldd	r31, Y+2	; 0x02
    6556:	86 8b       	std	Z+22, r24	; 0x16
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
    6558:	e9 81       	ldd	r30, Y+1	; 0x01
    655a:	fa 81       	ldd	r31, Y+2	; 0x02
    655c:	86 89       	ldd	r24, Z+22	; 0x16
    655e:	28 2f       	mov	r18, r24
    6560:	30 e0       	ldi	r19, 0x00	; 0
    6562:	8a e0       	ldi	r24, 0x0A	; 10
    6564:	90 e0       	ldi	r25, 0x00	; 0
    6566:	82 1b       	sub	r24, r18
    6568:	93 0b       	sbc	r25, r19
    656a:	e9 81       	ldd	r30, Y+1	; 0x01
    656c:	fa 81       	ldd	r31, Y+2	; 0x02
    656e:	95 87       	std	Z+13, r25	; 0x0d
    6570:	84 87       	std	Z+12, r24	; 0x0c
				prvAddTaskToReadyQueue( pxTCB );
    6572:	e9 81       	ldd	r30, Y+1	; 0x01
    6574:	fa 81       	ldd	r31, Y+2	; 0x02
    6576:	96 89       	ldd	r25, Z+22	; 0x16
    6578:	80 91 21 07 	lds	r24, 0x0721
    657c:	89 17       	cp	r24, r25
    657e:	28 f4       	brcc	.+10     	; 0x658a <vTaskPriorityDisinherit+0x7c>
    6580:	e9 81       	ldd	r30, Y+1	; 0x01
    6582:	fa 81       	ldd	r31, Y+2	; 0x02
    6584:	86 89       	ldd	r24, Z+22	; 0x16
    6586:	80 93 21 07 	sts	0x0721, r24
    658a:	e9 81       	ldd	r30, Y+1	; 0x01
    658c:	fa 81       	ldd	r31, Y+2	; 0x02
    658e:	86 89       	ldd	r24, Z+22	; 0x16
    6590:	28 2f       	mov	r18, r24
    6592:	30 e0       	ldi	r19, 0x00	; 0
    6594:	c9 01       	movw	r24, r18
    6596:	88 0f       	add	r24, r24
    6598:	99 1f       	adc	r25, r25
    659a:	88 0f       	add	r24, r24
    659c:	99 1f       	adc	r25, r25
    659e:	88 0f       	add	r24, r24
    65a0:	99 1f       	adc	r25, r25
    65a2:	82 0f       	add	r24, r18
    65a4:	93 1f       	adc	r25, r19
    65a6:	ac 01       	movw	r20, r24
    65a8:	48 5d       	subi	r20, 0xD8	; 216
    65aa:	58 4f       	sbci	r21, 0xF8	; 248
    65ac:	89 81       	ldd	r24, Y+1	; 0x01
    65ae:	9a 81       	ldd	r25, Y+2	; 0x02
    65b0:	9c 01       	movw	r18, r24
    65b2:	2e 5f       	subi	r18, 0xFE	; 254
    65b4:	3f 4f       	sbci	r19, 0xFF	; 255
    65b6:	ca 01       	movw	r24, r20
    65b8:	b9 01       	movw	r22, r18
    65ba:	0e 94 1a 22 	call	0x4434	; 0x4434 <vListInsertEnd>
			}
		}
	}
    65be:	0f 90       	pop	r0
    65c0:	0f 90       	pop	r0
    65c2:	0f 90       	pop	r0
    65c4:	0f 90       	pop	r0
    65c6:	cf 91       	pop	r28
    65c8:	df 91       	pop	r29
    65ca:	08 95       	ret

000065cc <main>:

/********************/
/******* Main *******/
/********************/
int main(void)
{
    65cc:	af 92       	push	r10
    65ce:	bf 92       	push	r11
    65d0:	cf 92       	push	r12
    65d2:	df 92       	push	r13
    65d4:	ef 92       	push	r14
    65d6:	ff 92       	push	r15
    65d8:	0f 93       	push	r16
    65da:	df 93       	push	r29
    65dc:	cf 93       	push	r28
    65de:	cd b7       	in	r28, 0x3d	; 61
    65e0:	de b7       	in	r29, 0x3e	; 62

	/*********************************/
	/********** DIO Init *************/
	/*********************************/
	/*LED DEBUG*/
	MDIO_Error_State_SetPinDirection(PIN5,MDIO_PORTD,PIN_OUTPUT);
    65e2:	85 e0       	ldi	r24, 0x05	; 5
    65e4:	63 e0       	ldi	r22, 0x03	; 3
    65e6:	41 e0       	ldi	r20, 0x01	; 1
    65e8:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>

	/*SSD Port*/
	MDIO_Error_State_SetPortDirection(MDIO_PORTB,PORT_OUTPUT);
    65ec:	81 e0       	ldi	r24, 0x01	; 1
    65ee:	6f ef       	ldi	r22, 0xFF	; 255
    65f0:	0e 94 9f 08 	call	0x113e	; 0x113e <MDIO_Error_State_SetPortDirection>

	/*SSD Control Pins*/
	MDIO_Error_State_SetPinDirection(PIN7,MDIO_PORTC,PIN_OUTPUT);
    65f4:	87 e0       	ldi	r24, 0x07	; 7
    65f6:	62 e0       	ldi	r22, 0x02	; 2
    65f8:	41 e0       	ldi	r20, 0x01	; 1
    65fa:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(PIN6,MDIO_PORTC,PIN_OUTPUT);
    65fe:	86 e0       	ldi	r24, 0x06	; 6
    6600:	62 e0       	ldi	r22, 0x02	; 2
    6602:	41 e0       	ldi	r20, 0x01	; 1
    6604:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(PIN5,MDIO_PORTC,PIN_OUTPUT);
    6608:	85 e0       	ldi	r24, 0x05	; 5
    660a:	62 e0       	ldi	r22, 0x02	; 2
    660c:	41 e0       	ldi	r20, 0x01	; 1
    660e:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>

	/*Servo Motor*/
	MDIO_Error_State_SetPinDirection(PIN0,MDIO_PORTD,PIN_OUTPUT);
    6612:	80 e0       	ldi	r24, 0x00	; 0
    6614:	63 e0       	ldi	r22, 0x03	; 3
    6616:	41 e0       	ldi	r20, 0x01	; 1
    6618:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>

	/*Motion Sensor*/
	MDIO_Error_State_SetPinDirection(PIN1,MDIO_PORTC,PIN_INPUT);
    661c:	81 e0       	ldi	r24, 0x01	; 1
    661e:	62 e0       	ldi	r22, 0x02	; 2
    6620:	40 e0       	ldi	r20, 0x00	; 0
    6622:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>

	/*DC Motor*/
	MDIO_Error_State_SetPinDirection(PIN3,MDIO_PORTC,PIN_OUTPUT);
    6626:	83 e0       	ldi	r24, 0x03	; 3
    6628:	62 e0       	ldi	r22, 0x02	; 2
    662a:	41 e0       	ldi	r20, 0x01	; 1
    662c:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>

	MDIO_Error_State_SetPinDirection(PIN1,MDIO_PORTD,PIN_OUTPUT);
    6630:	81 e0       	ldi	r24, 0x01	; 1
    6632:	63 e0       	ldi	r22, 0x03	; 3
    6634:	41 e0       	ldi	r20, 0x01	; 1
    6636:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(PIN2,MDIO_PORTD,PIN_OUTPUT);
    663a:	82 e0       	ldi	r24, 0x02	; 2
    663c:	63 e0       	ldi	r22, 0x03	; 3
    663e:	41 e0       	ldi	r20, 0x01	; 1
    6640:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(PIN3,MDIO_PORTD,PIN_OUTPUT);
    6644:	83 e0       	ldi	r24, 0x03	; 3
    6646:	63 e0       	ldi	r22, 0x03	; 3
    6648:	41 e0       	ldi	r20, 0x01	; 1
    664a:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(PIN4,MDIO_PORTD,PIN_OUTPUT);
    664e:	84 e0       	ldi	r24, 0x04	; 4
    6650:	63 e0       	ldi	r22, 0x03	; 3
    6652:	41 e0       	ldi	r20, 0x01	; 1
    6654:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(PIN6,MDIO_PORTD,PIN_OUTPUT);
    6658:	86 e0       	ldi	r24, 0x06	; 6
    665a:	63 e0       	ldi	r22, 0x03	; 3
    665c:	41 e0       	ldi	r20, 0x01	; 1
    665e:	0e 94 9c 07 	call	0xf38	; 0xf38 <MDIO_Error_State_SetPinDirection>

	/*********************************/
	/********** ADC Init *************/
	/*********************************/
	/*ADC ISR Set Call Back*/
	MADC_VidADC_SetCallBack(ADC_SetNotification);
    6662:	8b e1       	ldi	r24, 0x1B	; 27
    6664:	99 e3       	ldi	r25, 0x39	; 57
    6666:	0e 94 88 0e 	call	0x1d10	; 0x1d10 <MADC_VidADC_SetCallBack>
	/*ADC Init*/
	MADC_VidInit();
    666a:	0e 94 d4 0d 	call	0x1ba8	; 0x1ba8 <MADC_VidInit>
	//	MADC_u16ADCStartConversion_ISR(2);

	/**********************************/
	/****** Timer 0 Init For Servo ****/
	/**********************************/
	TIMER0_VidOverFlow_SetCallBack(Timer_ISR);
    666e:	8d e2       	ldi	r24, 0x2D	; 45
    6670:	99 e3       	ldi	r25, 0x39	; 57
    6672:	0e 94 10 06 	call	0xc20	; 0xc20 <TIMER0_VidOverFlow_SetCallBack>
	TIMER0_VidInit();
    6676:	0e 94 a3 05 	call	0xb46	; 0xb46 <TIMER0_VidInit>
	/*********************************/
	/********** Task Create **********/
	/*********************************/

	/*Buzzer Task*/
	xTaskCreate(Task_Buzzer,NULL,70,NULL,0,NULL);
    667a:	81 e0       	ldi	r24, 0x01	; 1
    667c:	95 e3       	ldi	r25, 0x35	; 53
    667e:	60 e0       	ldi	r22, 0x00	; 0
    6680:	70 e0       	ldi	r23, 0x00	; 0
    6682:	46 e4       	ldi	r20, 0x46	; 70
    6684:	50 e0       	ldi	r21, 0x00	; 0
    6686:	20 e0       	ldi	r18, 0x00	; 0
    6688:	30 e0       	ldi	r19, 0x00	; 0
    668a:	00 e0       	ldi	r16, 0x00	; 0
    668c:	ee 24       	eor	r14, r14
    668e:	ff 24       	eor	r15, r15
    6690:	cc 24       	eor	r12, r12
    6692:	dd 24       	eor	r13, r13
    6694:	aa 24       	eor	r10, r10
    6696:	bb 24       	eor	r11, r11
    6698:	0e 94 06 2b 	call	0x560c	; 0x560c <xTaskGenericCreate>

	/*SSD Task*/
	xTaskCreate(Task_SSD,NULL,100,NULL,2,NULL);
    669c:	85 e9       	ldi	r24, 0x95	; 149
    669e:	95 e3       	ldi	r25, 0x35	; 53
    66a0:	60 e0       	ldi	r22, 0x00	; 0
    66a2:	70 e0       	ldi	r23, 0x00	; 0
    66a4:	44 e6       	ldi	r20, 0x64	; 100
    66a6:	50 e0       	ldi	r21, 0x00	; 0
    66a8:	20 e0       	ldi	r18, 0x00	; 0
    66aa:	30 e0       	ldi	r19, 0x00	; 0
    66ac:	02 e0       	ldi	r16, 0x02	; 2
    66ae:	ee 24       	eor	r14, r14
    66b0:	ff 24       	eor	r15, r15
    66b2:	cc 24       	eor	r12, r12
    66b4:	dd 24       	eor	r13, r13
    66b6:	aa 24       	eor	r10, r10
    66b8:	bb 24       	eor	r11, r11
    66ba:	0e 94 06 2b 	call	0x560c	; 0x560c <xTaskGenericCreate>

	/*Water Level Task*/
	xTaskCreate(Task_Water_Read,NULL, 70, NULL, 0, NULL);
    66be:	82 e4       	ldi	r24, 0x42	; 66
    66c0:	96 e3       	ldi	r25, 0x36	; 54
    66c2:	60 e0       	ldi	r22, 0x00	; 0
    66c4:	70 e0       	ldi	r23, 0x00	; 0
    66c6:	46 e4       	ldi	r20, 0x46	; 70
    66c8:	50 e0       	ldi	r21, 0x00	; 0
    66ca:	20 e0       	ldi	r18, 0x00	; 0
    66cc:	30 e0       	ldi	r19, 0x00	; 0
    66ce:	00 e0       	ldi	r16, 0x00	; 0
    66d0:	ee 24       	eor	r14, r14
    66d2:	ff 24       	eor	r15, r15
    66d4:	cc 24       	eor	r12, r12
    66d6:	dd 24       	eor	r13, r13
    66d8:	aa 24       	eor	r10, r10
    66da:	bb 24       	eor	r11, r11
    66dc:	0e 94 06 2b 	call	0x560c	; 0x560c <xTaskGenericCreate>

	/*LDR Task*/
	xTaskCreate(Task_LDR,NULL,70,NULL,0,NULL);
    66e0:	89 eb       	ldi	r24, 0xB9	; 185
    66e2:	96 e3       	ldi	r25, 0x36	; 54
    66e4:	60 e0       	ldi	r22, 0x00	; 0
    66e6:	70 e0       	ldi	r23, 0x00	; 0
    66e8:	46 e4       	ldi	r20, 0x46	; 70
    66ea:	50 e0       	ldi	r21, 0x00	; 0
    66ec:	20 e0       	ldi	r18, 0x00	; 0
    66ee:	30 e0       	ldi	r19, 0x00	; 0
    66f0:	00 e0       	ldi	r16, 0x00	; 0
    66f2:	ee 24       	eor	r14, r14
    66f4:	ff 24       	eor	r15, r15
    66f6:	cc 24       	eor	r12, r12
    66f8:	dd 24       	eor	r13, r13
    66fa:	aa 24       	eor	r10, r10
    66fc:	bb 24       	eor	r11, r11
    66fe:	0e 94 06 2b 	call	0x560c	; 0x560c <xTaskGenericCreate>

	/*Control Task*/
	xTaskCreate(Task_Control,NULL,70,NULL,0,NULL);
    6702:	89 ee       	ldi	r24, 0xE9	; 233
    6704:	97 e3       	ldi	r25, 0x37	; 55
    6706:	60 e0       	ldi	r22, 0x00	; 0
    6708:	70 e0       	ldi	r23, 0x00	; 0
    670a:	46 e4       	ldi	r20, 0x46	; 70
    670c:	50 e0       	ldi	r21, 0x00	; 0
    670e:	20 e0       	ldi	r18, 0x00	; 0
    6710:	30 e0       	ldi	r19, 0x00	; 0
    6712:	00 e0       	ldi	r16, 0x00	; 0
    6714:	ee 24       	eor	r14, r14
    6716:	ff 24       	eor	r15, r15
    6718:	cc 24       	eor	r12, r12
    671a:	dd 24       	eor	r13, r13
    671c:	aa 24       	eor	r10, r10
    671e:	bb 24       	eor	r11, r11
    6720:	0e 94 06 2b 	call	0x560c	; 0x560c <xTaskGenericCreate>

	/*Servo Motor Task*/
	xTaskCreate(Task_Servo,NULL,70,NULL,0,NULL);
    6724:	8e ea       	ldi	r24, 0xAE	; 174
    6726:	94 e3       	ldi	r25, 0x34	; 52
    6728:	60 e0       	ldi	r22, 0x00	; 0
    672a:	70 e0       	ldi	r23, 0x00	; 0
    672c:	46 e4       	ldi	r20, 0x46	; 70
    672e:	50 e0       	ldi	r21, 0x00	; 0
    6730:	20 e0       	ldi	r18, 0x00	; 0
    6732:	30 e0       	ldi	r19, 0x00	; 0
    6734:	00 e0       	ldi	r16, 0x00	; 0
    6736:	ee 24       	eor	r14, r14
    6738:	ff 24       	eor	r15, r15
    673a:	cc 24       	eor	r12, r12
    673c:	dd 24       	eor	r13, r13
    673e:	aa 24       	eor	r10, r10
    6740:	bb 24       	eor	r11, r11
    6742:	0e 94 06 2b 	call	0x560c	; 0x560c <xTaskGenericCreate>

	/*PIR Motion Sensor Task*/
	xTaskCreate(Task_PIR_Motion,NULL,100,NULL,0,NULL);
    6746:	89 e3       	ldi	r24, 0x39	; 57
    6748:	94 e3       	ldi	r25, 0x34	; 52
    674a:	60 e0       	ldi	r22, 0x00	; 0
    674c:	70 e0       	ldi	r23, 0x00	; 0
    674e:	44 e6       	ldi	r20, 0x64	; 100
    6750:	50 e0       	ldi	r21, 0x00	; 0
    6752:	20 e0       	ldi	r18, 0x00	; 0
    6754:	30 e0       	ldi	r19, 0x00	; 0
    6756:	00 e0       	ldi	r16, 0x00	; 0
    6758:	ee 24       	eor	r14, r14
    675a:	ff 24       	eor	r15, r15
    675c:	cc 24       	eor	r12, r12
    675e:	dd 24       	eor	r13, r13
    6760:	aa 24       	eor	r10, r10
    6762:	bb 24       	eor	r11, r11
    6764:	0e 94 06 2b 	call	0x560c	; 0x560c <xTaskGenericCreate>

	/*DC Control Task*/
	xTaskCreate(DC_Control,NULL,100,NULL,0,NULL);
    6768:	86 e6       	ldi	r24, 0x66	; 102
    676a:	94 e3       	ldi	r25, 0x34	; 52
    676c:	60 e0       	ldi	r22, 0x00	; 0
    676e:	70 e0       	ldi	r23, 0x00	; 0
    6770:	44 e6       	ldi	r20, 0x64	; 100
    6772:	50 e0       	ldi	r21, 0x00	; 0
    6774:	20 e0       	ldi	r18, 0x00	; 0
    6776:	30 e0       	ldi	r19, 0x00	; 0
    6778:	00 e0       	ldi	r16, 0x00	; 0
    677a:	ee 24       	eor	r14, r14
    677c:	ff 24       	eor	r15, r15
    677e:	cc 24       	eor	r12, r12
    6780:	dd 24       	eor	r13, r13
    6782:	aa 24       	eor	r10, r10
    6784:	bb 24       	eor	r11, r11
    6786:	0e 94 06 2b 	call	0x560c	; 0x560c <xTaskGenericCreate>

	/*Temp Task*/
	xTaskCreate(Task_TEMP,NULL,100,NULL,0,NULL);
    678a:	81 e4       	ldi	r24, 0x41	; 65
    678c:	97 e3       	ldi	r25, 0x37	; 55
    678e:	60 e0       	ldi	r22, 0x00	; 0
    6790:	70 e0       	ldi	r23, 0x00	; 0
    6792:	44 e6       	ldi	r20, 0x64	; 100
    6794:	50 e0       	ldi	r21, 0x00	; 0
    6796:	20 e0       	ldi	r18, 0x00	; 0
    6798:	30 e0       	ldi	r19, 0x00	; 0
    679a:	00 e0       	ldi	r16, 0x00	; 0
    679c:	ee 24       	eor	r14, r14
    679e:	ff 24       	eor	r15, r15
    67a0:	cc 24       	eor	r12, r12
    67a2:	dd 24       	eor	r13, r13
    67a4:	aa 24       	eor	r10, r10
    67a6:	bb 24       	eor	r11, r11
    67a8:	0e 94 06 2b 	call	0x560c	; 0x560c <xTaskGenericCreate>

	/**************************************/
	/********** Semaphore Create **********/
	/**************************************/
	ADCSem = xSemaphoreCreateMutex();
    67ac:	0e 94 96 26 	call	0x4d2c	; 0x4d2c <xQueueCreateMutex>
    67b0:	90 93 cb 07 	sts	0x07CB, r25
    67b4:	80 93 ca 07 	sts	0x07CA, r24

	/**********************************/
	/********** Queue Create **********/
	/**********************************/
	Temp_Alarm_Buffer      = xQueueCreate(1,sizeof(u8));
    67b8:	81 e0       	ldi	r24, 0x01	; 1
    67ba:	61 e0       	ldi	r22, 0x01	; 1
    67bc:	0e 94 ed 25 	call	0x4bda	; 0x4bda <xQueueCreate>
    67c0:	90 93 c9 07 	sts	0x07C9, r25
    67c4:	80 93 c8 07 	sts	0x07C8, r24
	Water_Alarm_Buffer     = xQueueCreate(1,sizeof(u8));
    67c8:	81 e0       	ldi	r24, 0x01	; 1
    67ca:	61 e0       	ldi	r22, 0x01	; 1
    67cc:	0e 94 ed 25 	call	0x4bda	; 0x4bda <xQueueCreate>
    67d0:	90 93 c7 07 	sts	0x07C7, r25
    67d4:	80 93 c6 07 	sts	0x07C6, r24
	Motor_Buffer           = xQueueCreate(1,sizeof(u8));
    67d8:	81 e0       	ldi	r24, 0x01	; 1
    67da:	61 e0       	ldi	r22, 0x01	; 1
    67dc:	0e 94 ed 25 	call	0x4bda	; 0x4bda <xQueueCreate>
    67e0:	90 93 d5 07 	sts	0x07D5, r25
    67e4:	80 93 d4 07 	sts	0x07D4, r24
	Temp_Display_Buffer    = xQueueCreate(3,sizeof(u16));
    67e8:	83 e0       	ldi	r24, 0x03	; 3
    67ea:	62 e0       	ldi	r22, 0x02	; 2
    67ec:	0e 94 ed 25 	call	0x4bda	; 0x4bda <xQueueCreate>
    67f0:	90 93 d7 07 	sts	0x07D7, r25
    67f4:	80 93 d6 07 	sts	0x07D6, r24
	Motion_Buffer          = xQueueCreate(1,sizeof(u8));
    67f8:	81 e0       	ldi	r24, 0x01	; 1
    67fa:	61 e0       	ldi	r22, 0x01	; 1
    67fc:	0e 94 ed 25 	call	0x4bda	; 0x4bda <xQueueCreate>
    6800:	90 93 c5 07 	sts	0x07C5, r25
    6804:	80 93 c4 07 	sts	0x07C4, r24
	Water_Good_Buffer      = xQueueCreate(1,sizeof(u8));
    6808:	81 e0       	ldi	r24, 0x01	; 1
    680a:	61 e0       	ldi	r22, 0x01	; 1
    680c:	0e 94 ed 25 	call	0x4bda	; 0x4bda <xQueueCreate>
    6810:	90 93 c3 07 	sts	0x07C3, r25
    6814:	80 93 c2 07 	sts	0x07C2, r24
	DCBuffer               = xQueueCreate(1,sizeof(u8));
    6818:	81 e0       	ldi	r24, 0x01	; 1
    681a:	61 e0       	ldi	r22, 0x01	; 1
    681c:	0e 94 ed 25 	call	0x4bda	; 0x4bda <xQueueCreate>
    6820:	90 93 d3 07 	sts	0x07D3, r25
    6824:	80 93 d2 07 	sts	0x07D2, r24
	Motor_Start_Buffer     = xQueueCreate(1,sizeof(u8));
    6828:	81 e0       	ldi	r24, 0x01	; 1
    682a:	61 e0       	ldi	r22, 0x01	; 1
    682c:	0e 94 ed 25 	call	0x4bda	; 0x4bda <xQueueCreate>
    6830:	90 93 d1 07 	sts	0x07D1, r25
    6834:	80 93 d0 07 	sts	0x07D0, r24
	Temp_Good_Buffer       = xQueueCreate(1,sizeof(u8));
    6838:	81 e0       	ldi	r24, 0x01	; 1
    683a:	61 e0       	ldi	r22, 0x01	; 1
    683c:	0e 94 ed 25 	call	0x4bda	; 0x4bda <xQueueCreate>
    6840:	90 93 d9 07 	sts	0x07D9, r25
    6844:	80 93 d8 07 	sts	0x07D8, r24
	New_Customer_Buffer    = xQueueCreate(1,sizeof(u8));
    6848:	81 e0       	ldi	r24, 0x01	; 1
    684a:	61 e0       	ldi	r22, 0x01	; 1
    684c:	0e 94 ed 25 	call	0x4bda	; 0x4bda <xQueueCreate>
    6850:	90 93 cf 07 	sts	0x07CF, r25
    6854:	80 93 ce 07 	sts	0x07CE, r24
	Servo_Direction_Buffer = xQueueCreate(1,sizeof(u8));
    6858:	81 e0       	ldi	r24, 0x01	; 1
    685a:	61 e0       	ldi	r22, 0x01	; 1
    685c:	0e 94 ed 25 	call	0x4bda	; 0x4bda <xQueueCreate>
    6860:	90 93 cd 07 	sts	0x07CD, r25
    6864:	80 93 cc 07 	sts	0x07CC, r24


	/*********************************************/
	/********** Global Interrupt Enable **********/
	/*********************************************/
	MGIE_VidEnable();
    6868:	0e 94 80 07 	call	0xf00	; 0xf00 <MGIE_VidEnable>

	/*************************************/
	/********** Start Scheduler **********/
	/*************************************/
	vTaskStartScheduler();
    686c:	0e 94 ff 2c 	call	0x59fe	; 0x59fe <vTaskStartScheduler>
    6870:	ff cf       	rjmp	.-2      	; 0x6870 <main+0x2a4>

00006872 <Task_PIR_Motion>:
	return 0;
}

/*PIR Motion Sensor Task*/
void Task_PIR_Motion(void *pv)
{
    6872:	df 93       	push	r29
    6874:	cf 93       	push	r28
    6876:	00 d0       	rcall	.+0      	; 0x6878 <Task_PIR_Motion+0x6>
    6878:	cd b7       	in	r28, 0x3d	; 61
    687a:	de b7       	in	r29, 0x3e	; 62
    687c:	9a 83       	std	Y+2, r25	; 0x02
    687e:	89 83       	std	Y+1, r24	; 0x01
	static u8 Value = 0;
	while(1)
	{
		if(State == Motion_Detection)
    6880:	80 91 aa 07 	lds	r24, 0x07AA
    6884:	88 23       	and	r24, r24
    6886:	e9 f4       	brne	.+58     	; 0x68c2 <Task_PIR_Motion+0x50>
		{
			MDIO_Error_State_GetPinValue(PIN1,MDIO_PORTC,&Value);
    6888:	2c ea       	ldi	r18, 0xAC	; 172
    688a:	37 e0       	ldi	r19, 0x07	; 7
    688c:	81 e0       	ldi	r24, 0x01	; 1
    688e:	62 e0       	ldi	r22, 0x02	; 2
    6890:	a9 01       	movw	r20, r18
    6892:	0e 94 3a 0a 	call	0x1474	; 0x1474 <MDIO_Error_State_GetPinValue>
			if(Value == 1)
    6896:	80 91 ac 07 	lds	r24, 0x07AC
    689a:	81 30       	cpi	r24, 0x01	; 1
    689c:	91 f4       	brne	.+36     	; 0x68c2 <Task_PIR_Motion+0x50>
			{
				xQueueSend(Motion_Buffer,&Value,0);
    689e:	80 91 c4 07 	lds	r24, 0x07C4
    68a2:	90 91 c5 07 	lds	r25, 0x07C5
    68a6:	2c ea       	ldi	r18, 0xAC	; 172
    68a8:	37 e0       	ldi	r19, 0x07	; 7
    68aa:	b9 01       	movw	r22, r18
    68ac:	40 e0       	ldi	r20, 0x00	; 0
    68ae:	50 e0       	ldi	r21, 0x00	; 0
    68b0:	20 e0       	ldi	r18, 0x00	; 0
    68b2:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
				Value=0;
    68b6:	10 92 ac 07 	sts	0x07AC, r1
				vTaskDelay(1000);
    68ba:	88 ee       	ldi	r24, 0xE8	; 232
    68bc:	93 e0       	ldi	r25, 0x03	; 3
    68be:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
			}
		}
		vTaskDelay(100);
    68c2:	84 e6       	ldi	r24, 0x64	; 100
    68c4:	90 e0       	ldi	r25, 0x00	; 0
    68c6:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
    68ca:	da cf       	rjmp	.-76     	; 0x6880 <Task_PIR_Motion+0xe>

000068cc <DC_Control>:
	}
}

/*DC Control Task*/
void DC_Control(void*pv)
{
    68cc:	df 93       	push	r29
    68ce:	cf 93       	push	r28
    68d0:	00 d0       	rcall	.+0      	; 0x68d2 <DC_Control+0x6>
    68d2:	cd b7       	in	r28, 0x3d	; 61
    68d4:	de b7       	in	r29, 0x3e	; 62
    68d6:	9a 83       	std	Y+2, r25	; 0x02
    68d8:	89 83       	std	Y+1, r24	; 0x01
	static u8 DC_Counter = 0;
	static u8 Motor_Start=0;
	while(1)
	{
		if(State==LDR)
    68da:	80 91 aa 07 	lds	r24, 0x07AA
    68de:	83 30       	cpi	r24, 0x03	; 3
    68e0:	c1 f5       	brne	.+112    	; 0x6952 <DC_Control+0x86>
		{
			xQueueReceive(Motor_Start_Buffer,&Motor_Start,0);
    68e2:	80 91 d0 07 	lds	r24, 0x07D0
    68e6:	90 91 d1 07 	lds	r25, 0x07D1
    68ea:	2d ea       	ldi	r18, 0xAD	; 173
    68ec:	37 e0       	ldi	r19, 0x07	; 7
    68ee:	b9 01       	movw	r22, r18
    68f0:	40 e0       	ldi	r20, 0x00	; 0
    68f2:	50 e0       	ldi	r21, 0x00	; 0
    68f4:	20 e0       	ldi	r18, 0x00	; 0
    68f6:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
			if(Motor_Start==1)
    68fa:	80 91 ad 07 	lds	r24, 0x07AD
    68fe:	81 30       	cpi	r24, 0x01	; 1
    6900:	41 f5       	brne	.+80     	; 0x6952 <DC_Control+0x86>
			{
				if(DC_Counter < 10)
    6902:	80 91 ae 07 	lds	r24, 0x07AE
    6906:	8a 30       	cpi	r24, 0x0A	; 10
    6908:	30 f4       	brcc	.+12     	; 0x6916 <DC_Control+0x4a>
				{
					MDIO_Error_State_SetPinValue(PIN3,MDIO_PORTC,PIN_HIGH);
    690a:	83 e0       	ldi	r24, 0x03	; 3
    690c:	62 e0       	ldi	r22, 0x02	; 2
    690e:	41 e0       	ldi	r20, 0x01	; 1
    6910:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    6914:	19 c0       	rjmp	.+50     	; 0x6948 <DC_Control+0x7c>
				}
				else
				{
					MDIO_Error_State_SetPinValue(PIN3,MDIO_PORTC,PIN_LOW);
    6916:	83 e0       	ldi	r24, 0x03	; 3
    6918:	62 e0       	ldi	r22, 0x02	; 2
    691a:	40 e0       	ldi	r20, 0x00	; 0
    691c:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
					xQueueSend(Motor_Buffer,&DC_Counter,0);
    6920:	80 91 d4 07 	lds	r24, 0x07D4
    6924:	90 91 d5 07 	lds	r25, 0x07D5
    6928:	2e ea       	ldi	r18, 0xAE	; 174
    692a:	37 e0       	ldi	r19, 0x07	; 7
    692c:	b9 01       	movw	r22, r18
    692e:	40 e0       	ldi	r20, 0x00	; 0
    6930:	50 e0       	ldi	r21, 0x00	; 0
    6932:	20 e0       	ldi	r18, 0x00	; 0
    6934:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
					DC_Counter=0;
    6938:	10 92 ae 07 	sts	0x07AE, r1
					Motor_Start=0;
    693c:	10 92 ad 07 	sts	0x07AD, r1
					vTaskDelay(1000);
    6940:	88 ee       	ldi	r24, 0xE8	; 232
    6942:	93 e0       	ldi	r25, 0x03	; 3
    6944:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
				}
				DC_Counter++;
    6948:	80 91 ae 07 	lds	r24, 0x07AE
    694c:	8f 5f       	subi	r24, 0xFF	; 255
    694e:	80 93 ae 07 	sts	0x07AE, r24
			}
		}
		vTaskDelay(100);
    6952:	84 e6       	ldi	r24, 0x64	; 100
    6954:	90 e0       	ldi	r25, 0x00	; 0
    6956:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
    695a:	bf cf       	rjmp	.-130    	; 0x68da <DC_Control+0xe>

0000695c <Task_Servo>:
	}
}

/*Servo Motor Task*/
void Task_Servo(void *pv)
{
    695c:	df 93       	push	r29
    695e:	cf 93       	push	r28
    6960:	00 d0       	rcall	.+0      	; 0x6962 <Task_Servo+0x6>
    6962:	0f 92       	push	r0
    6964:	cd b7       	in	r28, 0x3d	; 61
    6966:	de b7       	in	r29, 0x3e	; 62
    6968:	9b 83       	std	Y+3, r25	; 0x03
    696a:	8a 83       	std	Y+2, r24	; 0x02
	static u8 Direction=1;
	static u8 Counter=0;
	const u8 Customer=1;
    696c:	81 e0       	ldi	r24, 0x01	; 1
    696e:	89 83       	std	Y+1, r24	; 0x01
	while(1)
	{
		if(State == Servo){
    6970:	80 91 aa 07 	lds	r24, 0x07AA
    6974:	84 30       	cpi	r24, 0x04	; 4
    6976:	09 f0       	breq	.+2      	; 0x697a <Task_Servo+0x1e>
    6978:	3f c0       	rjmp	.+126    	; 0x69f8 <Task_Servo+0x9c>
			if(Counter==0)
    697a:	80 91 af 07 	lds	r24, 0x07AF
    697e:	88 23       	and	r24, r24
    6980:	99 f4       	brne	.+38     	; 0x69a8 <Task_Servo+0x4c>
			{
				Direction=1;
    6982:	81 e0       	ldi	r24, 0x01	; 1
    6984:	80 93 83 00 	sts	0x0083, r24
				xQueueSend(Servo_Direction_Buffer,&Direction,0);
    6988:	80 91 cc 07 	lds	r24, 0x07CC
    698c:	90 91 cd 07 	lds	r25, 0x07CD
    6990:	23 e8       	ldi	r18, 0x83	; 131
    6992:	30 e0       	ldi	r19, 0x00	; 0
    6994:	b9 01       	movw	r22, r18
    6996:	40 e0       	ldi	r20, 0x00	; 0
    6998:	50 e0       	ldi	r21, 0x00	; 0
    699a:	20 e0       	ldi	r18, 0x00	; 0
    699c:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
				Counter=1;
    69a0:	81 e0       	ldi	r24, 0x01	; 1
    69a2:	80 93 af 07 	sts	0x07AF, r24
    69a6:	28 c0       	rjmp	.+80     	; 0x69f8 <Task_Servo+0x9c>
			}
			else if(Counter==1)
    69a8:	80 91 af 07 	lds	r24, 0x07AF
    69ac:	81 30       	cpi	r24, 0x01	; 1
    69ae:	21 f5       	brne	.+72     	; 0x69f8 <Task_Servo+0x9c>
			{
				Direction=0;
    69b0:	10 92 83 00 	sts	0x0083, r1
				xQueueSend(Servo_Direction_Buffer,&Direction,0);
    69b4:	80 91 cc 07 	lds	r24, 0x07CC
    69b8:	90 91 cd 07 	lds	r25, 0x07CD
    69bc:	23 e8       	ldi	r18, 0x83	; 131
    69be:	30 e0       	ldi	r19, 0x00	; 0
    69c0:	b9 01       	movw	r22, r18
    69c2:	40 e0       	ldi	r20, 0x00	; 0
    69c4:	50 e0       	ldi	r21, 0x00	; 0
    69c6:	20 e0       	ldi	r18, 0x00	; 0
    69c8:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>

				/*Finishing system*/
				xQueueSend(New_Customer_Buffer,&Customer,0);
    69cc:	80 91 ce 07 	lds	r24, 0x07CE
    69d0:	90 91 cf 07 	lds	r25, 0x07CF
    69d4:	9e 01       	movw	r18, r28
    69d6:	2f 5f       	subi	r18, 0xFF	; 255
    69d8:	3f 4f       	sbci	r19, 0xFF	; 255
    69da:	b9 01       	movw	r22, r18
    69dc:	40 e0       	ldi	r20, 0x00	; 0
    69de:	50 e0       	ldi	r21, 0x00	; 0
    69e0:	20 e0       	ldi	r18, 0x00	; 0
    69e2:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
				Counter=0;
    69e6:	10 92 af 07 	sts	0x07AF, r1
				Direction=1;
    69ea:	81 e0       	ldi	r24, 0x01	; 1
    69ec:	80 93 83 00 	sts	0x0083, r24
				vTaskDelay(1000);
    69f0:	88 ee       	ldi	r24, 0xE8	; 232
    69f2:	93 e0       	ldi	r25, 0x03	; 3
    69f4:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
			}
		}
		vTaskDelay(1000);
    69f8:	88 ee       	ldi	r24, 0xE8	; 232
    69fa:	93 e0       	ldi	r25, 0x03	; 3
    69fc:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
    6a00:	b7 cf       	rjmp	.-146    	; 0x6970 <Task_Servo+0x14>

00006a02 <Task_Buzzer>:
	}
}

/*Buzzer Task*/
void Task_Buzzer(void*pv)
{
    6a02:	df 93       	push	r29
    6a04:	cf 93       	push	r28
    6a06:	00 d0       	rcall	.+0      	; 0x6a08 <Task_Buzzer+0x6>
    6a08:	cd b7       	in	r28, 0x3d	; 61
    6a0a:	de b7       	in	r29, 0x3e	; 62
    6a0c:	9a 83       	std	Y+2, r25	; 0x02
    6a0e:	89 83       	std	Y+1, r24	; 0x01
	static u8 Temp_Data = 1;
	static u8 Water_Data = 101;

	while(1)
	{
		if(State == Water_Level)
    6a10:	80 91 aa 07 	lds	r24, 0x07AA
    6a14:	81 30       	cpi	r24, 0x01	; 1
    6a16:	e9 f5       	brne	.+122    	; 0x6a92 <Task_Buzzer+0x90>
		{
			xQueueReceive(Water_Alarm_Buffer,&Water_Data,0);
    6a18:	80 91 c6 07 	lds	r24, 0x07C6
    6a1c:	90 91 c7 07 	lds	r25, 0x07C7
    6a20:	24 e8       	ldi	r18, 0x84	; 132
    6a22:	30 e0       	ldi	r19, 0x00	; 0
    6a24:	b9 01       	movw	r22, r18
    6a26:	40 e0       	ldi	r20, 0x00	; 0
    6a28:	50 e0       	ldi	r21, 0x00	; 0
    6a2a:	20 e0       	ldi	r18, 0x00	; 0
    6a2c:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
			if(Water_Data!=101)
    6a30:	80 91 84 00 	lds	r24, 0x0084
    6a34:	85 36       	cpi	r24, 0x65	; 101
    6a36:	81 f1       	breq	.+96     	; 0x6a98 <Task_Buzzer+0x96>
			{
				if(Water_Data<101 && Water_Data>50)
    6a38:	80 91 84 00 	lds	r24, 0x0084
    6a3c:	85 36       	cpi	r24, 0x65	; 101
    6a3e:	78 f4       	brcc	.+30     	; 0x6a5e <Task_Buzzer+0x5c>
    6a40:	80 91 84 00 	lds	r24, 0x0084
    6a44:	83 33       	cpi	r24, 0x33	; 51
    6a46:	58 f0       	brcs	.+22     	; 0x6a5e <Task_Buzzer+0x5c>
				{
					MDIO_Error_State_SetPinValue(PIN0,MDIO_PORTC,PIN_HIGH);
    6a48:	80 e0       	ldi	r24, 0x00	; 0
    6a4a:	62 e0       	ldi	r22, 0x02	; 2
    6a4c:	41 e0       	ldi	r20, 0x01	; 1
    6a4e:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
					Water_Data--;
    6a52:	80 91 84 00 	lds	r24, 0x0084
    6a56:	81 50       	subi	r24, 0x01	; 1
    6a58:	80 93 84 00 	sts	0x0084, r24
    6a5c:	1d c0       	rjmp	.+58     	; 0x6a98 <Task_Buzzer+0x96>
				}
				else if(Water_Data<=50 && Water_Data>0)
    6a5e:	80 91 84 00 	lds	r24, 0x0084
    6a62:	83 33       	cpi	r24, 0x33	; 51
    6a64:	c8 f4       	brcc	.+50     	; 0x6a98 <Task_Buzzer+0x96>
    6a66:	80 91 84 00 	lds	r24, 0x0084
    6a6a:	88 23       	and	r24, r24
    6a6c:	a9 f0       	breq	.+42     	; 0x6a98 <Task_Buzzer+0x96>
				{
					MDIO_Error_State_SetPinValue(PIN0,MDIO_PORTC,PIN_LOW);
    6a6e:	80 e0       	ldi	r24, 0x00	; 0
    6a70:	62 e0       	ldi	r22, 0x02	; 2
    6a72:	40 e0       	ldi	r20, 0x00	; 0
    6a74:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
					Water_Data--;
    6a78:	80 91 84 00 	lds	r24, 0x0084
    6a7c:	81 50       	subi	r24, 0x01	; 1
    6a7e:	80 93 84 00 	sts	0x0084, r24
					if(Water_Data==0)
    6a82:	80 91 84 00 	lds	r24, 0x0084
    6a86:	88 23       	and	r24, r24
    6a88:	39 f4       	brne	.+14     	; 0x6a98 <Task_Buzzer+0x96>
					{
						Water_Data=100;
    6a8a:	84 e6       	ldi	r24, 0x64	; 100
    6a8c:	80 93 84 00 	sts	0x0084, r24
    6a90:	03 c0       	rjmp	.+6      	; 0x6a98 <Task_Buzzer+0x96>
				}
			}
		}
		else
		{
			Water_Data = 101;
    6a92:	85 e6       	ldi	r24, 0x65	; 101
    6a94:	80 93 84 00 	sts	0x0084, r24
		}
		if(State == Temp)
    6a98:	80 91 aa 07 	lds	r24, 0x07AA
    6a9c:	82 30       	cpi	r24, 0x02	; 2
    6a9e:	e9 f5       	brne	.+122    	; 0x6b1a <Task_Buzzer+0x118>
		{
			xQueueReceive(Temp_Alarm_Buffer,&Temp_Data,0);
    6aa0:	80 91 c8 07 	lds	r24, 0x07C8
    6aa4:	90 91 c9 07 	lds	r25, 0x07C9
    6aa8:	25 e8       	ldi	r18, 0x85	; 133
    6aaa:	30 e0       	ldi	r19, 0x00	; 0
    6aac:	b9 01       	movw	r22, r18
    6aae:	40 e0       	ldi	r20, 0x00	; 0
    6ab0:	50 e0       	ldi	r21, 0x00	; 0
    6ab2:	20 e0       	ldi	r18, 0x00	; 0
    6ab4:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
			if(Temp_Data!=1)
    6ab8:	80 91 85 00 	lds	r24, 0x0085
    6abc:	81 30       	cpi	r24, 0x01	; 1
    6abe:	81 f1       	breq	.+96     	; 0x6b20 <Task_Buzzer+0x11e>
			{
				if(Temp_Data<21 && Temp_Data>10)
    6ac0:	80 91 85 00 	lds	r24, 0x0085
    6ac4:	85 31       	cpi	r24, 0x15	; 21
    6ac6:	78 f4       	brcc	.+30     	; 0x6ae6 <Task_Buzzer+0xe4>
    6ac8:	80 91 85 00 	lds	r24, 0x0085
    6acc:	8b 30       	cpi	r24, 0x0B	; 11
    6ace:	58 f0       	brcs	.+22     	; 0x6ae6 <Task_Buzzer+0xe4>
				{
					MDIO_Error_State_SetPinValue(PIN0,MDIO_PORTC,PIN_HIGH);
    6ad0:	80 e0       	ldi	r24, 0x00	; 0
    6ad2:	62 e0       	ldi	r22, 0x02	; 2
    6ad4:	41 e0       	ldi	r20, 0x01	; 1
    6ad6:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
					Temp_Data--;
    6ada:	80 91 85 00 	lds	r24, 0x0085
    6ade:	81 50       	subi	r24, 0x01	; 1
    6ae0:	80 93 85 00 	sts	0x0085, r24
    6ae4:	1d c0       	rjmp	.+58     	; 0x6b20 <Task_Buzzer+0x11e>
				}
				else if(Temp_Data<=10 && Temp_Data>0)
    6ae6:	80 91 85 00 	lds	r24, 0x0085
    6aea:	8b 30       	cpi	r24, 0x0B	; 11
    6aec:	c8 f4       	brcc	.+50     	; 0x6b20 <Task_Buzzer+0x11e>
    6aee:	80 91 85 00 	lds	r24, 0x0085
    6af2:	88 23       	and	r24, r24
    6af4:	a9 f0       	breq	.+42     	; 0x6b20 <Task_Buzzer+0x11e>
				{
					MDIO_Error_State_SetPinValue(PIN0,MDIO_PORTC,PIN_LOW);
    6af6:	80 e0       	ldi	r24, 0x00	; 0
    6af8:	62 e0       	ldi	r22, 0x02	; 2
    6afa:	40 e0       	ldi	r20, 0x00	; 0
    6afc:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
					Temp_Data--;
    6b00:	80 91 85 00 	lds	r24, 0x0085
    6b04:	81 50       	subi	r24, 0x01	; 1
    6b06:	80 93 85 00 	sts	0x0085, r24
					if(Temp_Data==0)
    6b0a:	80 91 85 00 	lds	r24, 0x0085
    6b0e:	88 23       	and	r24, r24
    6b10:	39 f4       	brne	.+14     	; 0x6b20 <Task_Buzzer+0x11e>
					{
						Temp_Data=20;
    6b12:	84 e1       	ldi	r24, 0x14	; 20
    6b14:	80 93 85 00 	sts	0x0085, r24
    6b18:	03 c0       	rjmp	.+6      	; 0x6b20 <Task_Buzzer+0x11e>
				}
			}
		}
		else
		{
			Temp_Data = 1;
    6b1a:	81 e0       	ldi	r24, 0x01	; 1
    6b1c:	80 93 85 00 	sts	0x0085, r24
		}
		vTaskDelay(5);
    6b20:	85 e0       	ldi	r24, 0x05	; 5
    6b22:	90 e0       	ldi	r25, 0x00	; 0
    6b24:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
    6b28:	73 cf       	rjmp	.-282    	; 0x6a10 <Task_Buzzer+0xe>

00006b2a <Task_SSD>:
	}
}

/*SSD Task*/
void Task_SSD(void*pv)
{
    6b2a:	df 93       	push	r29
    6b2c:	cf 93       	push	r28
    6b2e:	00 d0       	rcall	.+0      	; 0x6b30 <Task_SSD+0x6>
    6b30:	cd b7       	in	r28, 0x3d	; 61
    6b32:	de b7       	in	r29, 0x3e	; 62
    6b34:	9a 83       	std	Y+2, r25	; 0x02
    6b36:	89 83       	std	Y+1, r24	; 0x01
	static u16 SSDFlag=0;
	static u16 Number = 0;

	while(1)
	{
		xQueueReceive(Temp_Display_Buffer,&Number,0);
    6b38:	80 91 d6 07 	lds	r24, 0x07D6
    6b3c:	90 91 d7 07 	lds	r25, 0x07D7
    6b40:	20 eb       	ldi	r18, 0xB0	; 176
    6b42:	37 e0       	ldi	r19, 0x07	; 7
    6b44:	b9 01       	movw	r22, r18
    6b46:	40 e0       	ldi	r20, 0x00	; 0
    6b48:	50 e0       	ldi	r21, 0x00	; 0
    6b4a:	20 e0       	ldi	r18, 0x00	; 0
    6b4c:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
		if(SSDFlag==0)
    6b50:	80 91 b2 07 	lds	r24, 0x07B2
    6b54:	90 91 b3 07 	lds	r25, 0x07B3
    6b58:	00 97       	sbiw	r24, 0x00	; 0
    6b5a:	39 f5       	brne	.+78     	; 0x6baa <Task_SSD+0x80>
		{
			MDIO_Error_State_SetPinValue(PIN5,MDIO_PORTC,PIN_LOW);
    6b5c:	85 e0       	ldi	r24, 0x05	; 5
    6b5e:	62 e0       	ldi	r22, 0x02	; 2
    6b60:	40 e0       	ldi	r20, 0x00	; 0
    6b62:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN6,MDIO_PORTC,PIN_HIGH);
    6b66:	86 e0       	ldi	r24, 0x06	; 6
    6b68:	62 e0       	ldi	r22, 0x02	; 2
    6b6a:	41 e0       	ldi	r20, 0x01	; 1
    6b6c:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN7,MDIO_PORTC,PIN_HIGH);
    6b70:	87 e0       	ldi	r24, 0x07	; 7
    6b72:	62 e0       	ldi	r22, 0x02	; 2
    6b74:	41 e0       	ldi	r20, 0x01	; 1
    6b76:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPortValue(MDIO_PORTB, (ARR_7_Seg_Display[Number%10]));
    6b7a:	80 91 b0 07 	lds	r24, 0x07B0
    6b7e:	90 91 b1 07 	lds	r25, 0x07B1
    6b82:	2a e0       	ldi	r18, 0x0A	; 10
    6b84:	30 e0       	ldi	r19, 0x00	; 0
    6b86:	b9 01       	movw	r22, r18
    6b88:	0e 94 bb 39 	call	0x7376	; 0x7376 <__udivmodhi4>
    6b8c:	fc 01       	movw	r30, r24
    6b8e:	e1 59       	subi	r30, 0x91	; 145
    6b90:	ff 4f       	sbci	r31, 0xFF	; 255
    6b92:	90 81       	ld	r25, Z
    6b94:	81 e0       	ldi	r24, 0x01	; 1
    6b96:	69 2f       	mov	r22, r25
    6b98:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <MDIO_Error_State_SetPortValue>
			SSDFlag=1;
    6b9c:	81 e0       	ldi	r24, 0x01	; 1
    6b9e:	90 e0       	ldi	r25, 0x00	; 0
    6ba0:	90 93 b3 07 	sts	0x07B3, r25
    6ba4:	80 93 b2 07 	sts	0x07B2, r24
    6ba8:	60 c0       	rjmp	.+192    	; 0x6c6a <Task_SSD+0x140>
		}
		else if(SSDFlag==1)
    6baa:	80 91 b2 07 	lds	r24, 0x07B2
    6bae:	90 91 b3 07 	lds	r25, 0x07B3
    6bb2:	81 30       	cpi	r24, 0x01	; 1
    6bb4:	91 05       	cpc	r25, r1
    6bb6:	69 f5       	brne	.+90     	; 0x6c12 <Task_SSD+0xe8>
		{
			MDIO_Error_State_SetPinValue(PIN5,MDIO_PORTC,PIN_HIGH);
    6bb8:	85 e0       	ldi	r24, 0x05	; 5
    6bba:	62 e0       	ldi	r22, 0x02	; 2
    6bbc:	41 e0       	ldi	r20, 0x01	; 1
    6bbe:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN6,MDIO_PORTC,PIN_LOW);
    6bc2:	86 e0       	ldi	r24, 0x06	; 6
    6bc4:	62 e0       	ldi	r22, 0x02	; 2
    6bc6:	40 e0       	ldi	r20, 0x00	; 0
    6bc8:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN7,MDIO_PORTC,PIN_HIGH);
    6bcc:	87 e0       	ldi	r24, 0x07	; 7
    6bce:	62 e0       	ldi	r22, 0x02	; 2
    6bd0:	41 e0       	ldi	r20, 0x01	; 1
    6bd2:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPortValue(MDIO_PORTB, (ARR_7_Seg_Display_Point[(Number%100)/10]));
    6bd6:	80 91 b0 07 	lds	r24, 0x07B0
    6bda:	90 91 b1 07 	lds	r25, 0x07B1
    6bde:	24 e6       	ldi	r18, 0x64	; 100
    6be0:	30 e0       	ldi	r19, 0x00	; 0
    6be2:	b9 01       	movw	r22, r18
    6be4:	0e 94 bb 39 	call	0x7376	; 0x7376 <__udivmodhi4>
    6be8:	2a e0       	ldi	r18, 0x0A	; 10
    6bea:	30 e0       	ldi	r19, 0x00	; 0
    6bec:	b9 01       	movw	r22, r18
    6bee:	0e 94 bb 39 	call	0x7376	; 0x7376 <__udivmodhi4>
    6bf2:	cb 01       	movw	r24, r22
    6bf4:	fc 01       	movw	r30, r24
    6bf6:	e7 58       	subi	r30, 0x87	; 135
    6bf8:	ff 4f       	sbci	r31, 0xFF	; 255
    6bfa:	90 81       	ld	r25, Z
    6bfc:	81 e0       	ldi	r24, 0x01	; 1
    6bfe:	69 2f       	mov	r22, r25
    6c00:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <MDIO_Error_State_SetPortValue>
			SSDFlag=2;
    6c04:	82 e0       	ldi	r24, 0x02	; 2
    6c06:	90 e0       	ldi	r25, 0x00	; 0
    6c08:	90 93 b3 07 	sts	0x07B3, r25
    6c0c:	80 93 b2 07 	sts	0x07B2, r24
    6c10:	2c c0       	rjmp	.+88     	; 0x6c6a <Task_SSD+0x140>
		}
		else if(SSDFlag==2)
    6c12:	80 91 b2 07 	lds	r24, 0x07B2
    6c16:	90 91 b3 07 	lds	r25, 0x07B3
    6c1a:	82 30       	cpi	r24, 0x02	; 2
    6c1c:	91 05       	cpc	r25, r1
    6c1e:	29 f5       	brne	.+74     	; 0x6c6a <Task_SSD+0x140>
		{
			MDIO_Error_State_SetPinValue(PIN5,MDIO_PORTC,PIN_HIGH);
    6c20:	85 e0       	ldi	r24, 0x05	; 5
    6c22:	62 e0       	ldi	r22, 0x02	; 2
    6c24:	41 e0       	ldi	r20, 0x01	; 1
    6c26:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN6,MDIO_PORTC,PIN_HIGH);
    6c2a:	86 e0       	ldi	r24, 0x06	; 6
    6c2c:	62 e0       	ldi	r22, 0x02	; 2
    6c2e:	41 e0       	ldi	r20, 0x01	; 1
    6c30:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN7,MDIO_PORTC,PIN_LOW);
    6c34:	87 e0       	ldi	r24, 0x07	; 7
    6c36:	62 e0       	ldi	r22, 0x02	; 2
    6c38:	40 e0       	ldi	r20, 0x00	; 0
    6c3a:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPortValue(MDIO_PORTB, (ARR_7_Seg_Display[Number/100]));
    6c3e:	80 91 b0 07 	lds	r24, 0x07B0
    6c42:	90 91 b1 07 	lds	r25, 0x07B1
    6c46:	24 e6       	ldi	r18, 0x64	; 100
    6c48:	30 e0       	ldi	r19, 0x00	; 0
    6c4a:	b9 01       	movw	r22, r18
    6c4c:	0e 94 bb 39 	call	0x7376	; 0x7376 <__udivmodhi4>
    6c50:	cb 01       	movw	r24, r22
    6c52:	fc 01       	movw	r30, r24
    6c54:	e1 59       	subi	r30, 0x91	; 145
    6c56:	ff 4f       	sbci	r31, 0xFF	; 255
    6c58:	90 81       	ld	r25, Z
    6c5a:	81 e0       	ldi	r24, 0x01	; 1
    6c5c:	69 2f       	mov	r22, r25
    6c5e:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <MDIO_Error_State_SetPortValue>
			SSDFlag=0;
    6c62:	10 92 b3 07 	sts	0x07B3, r1
    6c66:	10 92 b2 07 	sts	0x07B2, r1
		}
		if(State== Motion_Detection)
    6c6a:	80 91 aa 07 	lds	r24, 0x07AA
    6c6e:	88 23       	and	r24, r24
    6c70:	21 f4       	brne	.+8      	; 0x6c7a <Task_SSD+0x150>
		{
			Number=0;
    6c72:	10 92 b1 07 	sts	0x07B1, r1
    6c76:	10 92 b0 07 	sts	0x07B0, r1
		}
		vTaskDelay(20);
    6c7a:	84 e1       	ldi	r24, 0x14	; 20
    6c7c:	90 e0       	ldi	r25, 0x00	; 0
    6c7e:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
    6c82:	5a cf       	rjmp	.-332    	; 0x6b38 <Task_SSD+0xe>

00006c84 <Task_Water_Read>:
	}
}

/*Water Level Task*/
void Task_Water_Read(void*pv)
{
    6c84:	df 93       	push	r29
    6c86:	cf 93       	push	r28
    6c88:	00 d0       	rcall	.+0      	; 0x6c8a <Task_Water_Read+0x6>
    6c8a:	00 d0       	rcall	.+0      	; 0x6c8c <Task_Water_Read+0x8>
    6c8c:	0f 92       	push	r0
    6c8e:	cd b7       	in	r28, 0x3d	; 61
    6c90:	de b7       	in	r29, 0x3e	; 62
    6c92:	9d 83       	std	Y+5, r25	; 0x05
    6c94:	8c 83       	std	Y+4, r24	; 0x04
	u8 Loc_u8SemState  = 0;
    6c96:	19 82       	std	Y+1, r1	; 0x01
	const u8 WaterAlarm=100;
    6c98:	84 e6       	ldi	r24, 0x64	; 100
    6c9a:	8a 83       	std	Y+2, r24	; 0x02
	const u8 WaterGood=101;
    6c9c:	85 e6       	ldi	r24, 0x65	; 101
    6c9e:	8b 83       	std	Y+3, r24	; 0x03
	static u16 Digital = 0xFFFF;
	while(1)
	{
		if(State == Water_Level)
    6ca0:	80 91 aa 07 	lds	r24, 0x07AA
    6ca4:	81 30       	cpi	r24, 0x01	; 1
    6ca6:	09 f0       	breq	.+2      	; 0x6caa <Task_Water_Read+0x26>
    6ca8:	5f c0       	rjmp	.+190    	; 0x6d68 <Task_Water_Read+0xe4>
		{
			MADC_u16ADCStartConversion_ISR(0);
    6caa:	80 e0       	ldi	r24, 0x00	; 0
    6cac:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <MADC_u16ADCStartConversion_ISR>
			vTaskDelay(500);
    6cb0:	84 ef       	ldi	r24, 0xF4	; 244
    6cb2:	91 e0       	ldi	r25, 0x01	; 1
    6cb4:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
			Loc_u8SemState = xSemaphoreTake(ADCSem, 5);
    6cb8:	80 91 ca 07 	lds	r24, 0x07CA
    6cbc:	90 91 cb 07 	lds	r25, 0x07CB
    6cc0:	60 e0       	ldi	r22, 0x00	; 0
    6cc2:	70 e0       	ldi	r23, 0x00	; 0
    6cc4:	45 e0       	ldi	r20, 0x05	; 5
    6cc6:	50 e0       	ldi	r21, 0x00	; 0
    6cc8:	20 e0       	ldi	r18, 0x00	; 0
    6cca:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
    6cce:	89 83       	std	Y+1, r24	; 0x01
			if (Loc_u8SemState == pdPASS)
    6cd0:	89 81       	ldd	r24, Y+1	; 0x01
    6cd2:	81 30       	cpi	r24, 0x01	; 1
    6cd4:	09 f0       	breq	.+2      	; 0x6cd8 <Task_Water_Read+0x54>
    6cd6:	48 c0       	rjmp	.+144    	; 0x6d68 <Task_Water_Read+0xe4>
			{
				Digital = MADC_VidADC_ReturnADC();
    6cd8:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <MADC_VidADC_ReturnADC>
    6cdc:	90 93 87 00 	sts	0x0087, r25
    6ce0:	80 93 86 00 	sts	0x0086, r24
				if(Digital<300)
    6ce4:	80 91 86 00 	lds	r24, 0x0086
    6ce8:	90 91 87 00 	lds	r25, 0x0087
    6cec:	21 e0       	ldi	r18, 0x01	; 1
    6cee:	8c 32       	cpi	r24, 0x2C	; 44
    6cf0:	92 07       	cpc	r25, r18
    6cf2:	70 f4       	brcc	.+28     	; 0x6d10 <Task_Water_Read+0x8c>
				{
					xQueueSend(Water_Alarm_Buffer,&WaterAlarm,0);
    6cf4:	80 91 c6 07 	lds	r24, 0x07C6
    6cf8:	90 91 c7 07 	lds	r25, 0x07C7
    6cfc:	9e 01       	movw	r18, r28
    6cfe:	2e 5f       	subi	r18, 0xFE	; 254
    6d00:	3f 4f       	sbci	r19, 0xFF	; 255
    6d02:	b9 01       	movw	r22, r18
    6d04:	40 e0       	ldi	r20, 0x00	; 0
    6d06:	50 e0       	ldi	r21, 0x00	; 0
    6d08:	20 e0       	ldi	r18, 0x00	; 0
    6d0a:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
    6d0e:	2c c0       	rjmp	.+88     	; 0x6d68 <Task_Water_Read+0xe4>
				}
				else if(Digital==0xFFFF)
    6d10:	80 91 86 00 	lds	r24, 0x0086
    6d14:	90 91 87 00 	lds	r25, 0x0087
    6d18:	2f ef       	ldi	r18, 0xFF	; 255
    6d1a:	8f 3f       	cpi	r24, 0xFF	; 255
    6d1c:	92 07       	cpc	r25, r18
    6d1e:	21 f1       	breq	.+72     	; 0x6d68 <Task_Water_Read+0xe4>
				{
				}
				else
				{
					xQueueSend(Water_Alarm_Buffer,&WaterAlarm,0);
    6d20:	80 91 c6 07 	lds	r24, 0x07C6
    6d24:	90 91 c7 07 	lds	r25, 0x07C7
    6d28:	9e 01       	movw	r18, r28
    6d2a:	2e 5f       	subi	r18, 0xFE	; 254
    6d2c:	3f 4f       	sbci	r19, 0xFF	; 255
    6d2e:	b9 01       	movw	r22, r18
    6d30:	40 e0       	ldi	r20, 0x00	; 0
    6d32:	50 e0       	ldi	r21, 0x00	; 0
    6d34:	20 e0       	ldi	r18, 0x00	; 0
    6d36:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
					xQueueSend(Water_Good_Buffer,&WaterGood,0);
    6d3a:	80 91 c2 07 	lds	r24, 0x07C2
    6d3e:	90 91 c3 07 	lds	r25, 0x07C3
    6d42:	9e 01       	movw	r18, r28
    6d44:	2d 5f       	subi	r18, 0xFD	; 253
    6d46:	3f 4f       	sbci	r19, 0xFF	; 255
    6d48:	b9 01       	movw	r22, r18
    6d4a:	40 e0       	ldi	r20, 0x00	; 0
    6d4c:	50 e0       	ldi	r21, 0x00	; 0
    6d4e:	20 e0       	ldi	r18, 0x00	; 0
    6d50:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
					Digital = 0xFFFF;
    6d54:	8f ef       	ldi	r24, 0xFF	; 255
    6d56:	9f ef       	ldi	r25, 0xFF	; 255
    6d58:	90 93 87 00 	sts	0x0087, r25
    6d5c:	80 93 86 00 	sts	0x0086, r24
					vTaskDelay(1000);
    6d60:	88 ee       	ldi	r24, 0xE8	; 232
    6d62:	93 e0       	ldi	r25, 0x03	; 3
    6d64:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
				}
			}
		}
		vTaskDelay(50);
    6d68:	82 e3       	ldi	r24, 0x32	; 50
    6d6a:	90 e0       	ldi	r25, 0x00	; 0
    6d6c:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
    6d70:	97 cf       	rjmp	.-210    	; 0x6ca0 <Task_Water_Read+0x1c>

00006d72 <Task_LDR>:
	}
}

/*LDR Task*/
void Task_LDR(void *pv)
{
    6d72:	df 93       	push	r29
    6d74:	cf 93       	push	r28
    6d76:	00 d0       	rcall	.+0      	; 0x6d78 <Task_LDR+0x6>
    6d78:	0f 92       	push	r0
    6d7a:	cd b7       	in	r28, 0x3d	; 61
    6d7c:	de b7       	in	r29, 0x3e	; 62
    6d7e:	9b 83       	std	Y+3, r25	; 0x03
    6d80:	8a 83       	std	Y+2, r24	; 0x02
	u8 Loc_semState = 0;
    6d82:	19 82       	std	Y+1, r1	; 0x01
	static u8 LDRFlag=2;
	static u16 Digital = 0;

	while(1)
	{
		if(State==LDR)
    6d84:	80 91 aa 07 	lds	r24, 0x07AA
    6d88:	83 30       	cpi	r24, 0x03	; 3
    6d8a:	09 f0       	breq	.+2      	; 0x6d8e <Task_LDR+0x1c>
    6d8c:	75 c0       	rjmp	.+234    	; 0x6e78 <Task_LDR+0x106>
		{
			MADC_u16ADCStartConversion_ISR(1);
    6d8e:	81 e0       	ldi	r24, 0x01	; 1
    6d90:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <MADC_u16ADCStartConversion_ISR>
			vTaskDelay(500);
    6d94:	84 ef       	ldi	r24, 0xF4	; 244
    6d96:	91 e0       	ldi	r25, 0x01	; 1
    6d98:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
			Loc_semState = xSemaphoreTake(ADCSem,5);
    6d9c:	80 91 ca 07 	lds	r24, 0x07CA
    6da0:	90 91 cb 07 	lds	r25, 0x07CB
    6da4:	60 e0       	ldi	r22, 0x00	; 0
    6da6:	70 e0       	ldi	r23, 0x00	; 0
    6da8:	45 e0       	ldi	r20, 0x05	; 5
    6daa:	50 e0       	ldi	r21, 0x00	; 0
    6dac:	20 e0       	ldi	r18, 0x00	; 0
    6dae:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
    6db2:	89 83       	std	Y+1, r24	; 0x01
			if(Loc_semState == pdPASS)
    6db4:	89 81       	ldd	r24, Y+1	; 0x01
    6db6:	81 30       	cpi	r24, 0x01	; 1
    6db8:	09 f0       	breq	.+2      	; 0x6dbc <Task_LDR+0x4a>
    6dba:	5e c0       	rjmp	.+188    	; 0x6e78 <Task_LDR+0x106>
			{
				Digital = MADC_VidADC_ReturnADC();
    6dbc:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <MADC_VidADC_ReturnADC>
    6dc0:	90 93 b5 07 	sts	0x07B5, r25
    6dc4:	80 93 b4 07 	sts	0x07B4, r24
				Analog_LDR  = ((Digital * 5000UL) / 1024 )- 2500 ; /*Remember to update the calculation*/
    6dc8:	80 91 b4 07 	lds	r24, 0x07B4
    6dcc:	90 91 b5 07 	lds	r25, 0x07B5
    6dd0:	cc 01       	movw	r24, r24
    6dd2:	a0 e0       	ldi	r26, 0x00	; 0
    6dd4:	b0 e0       	ldi	r27, 0x00	; 0
    6dd6:	28 e8       	ldi	r18, 0x88	; 136
    6dd8:	33 e1       	ldi	r19, 0x13	; 19
    6dda:	40 e0       	ldi	r20, 0x00	; 0
    6ddc:	50 e0       	ldi	r21, 0x00	; 0
    6dde:	bc 01       	movw	r22, r24
    6de0:	cd 01       	movw	r24, r26
    6de2:	0e 94 9c 39 	call	0x7338	; 0x7338 <__mulsi3>
    6de6:	dc 01       	movw	r26, r24
    6de8:	cb 01       	movw	r24, r22
    6dea:	07 2e       	mov	r0, r23
    6dec:	7a e0       	ldi	r23, 0x0A	; 10
    6dee:	b6 95       	lsr	r27
    6df0:	a7 95       	ror	r26
    6df2:	97 95       	ror	r25
    6df4:	87 95       	ror	r24
    6df6:	7a 95       	dec	r23
    6df8:	d1 f7       	brne	.-12     	; 0x6dee <Task_LDR+0x7c>
    6dfa:	70 2d       	mov	r23, r0
    6dfc:	84 5c       	subi	r24, 0xC4	; 196
    6dfe:	99 40       	sbci	r25, 0x09	; 9
    6e00:	90 93 8a 00 	sts	0x008A, r25
    6e04:	80 93 89 00 	sts	0x0089, r24
				if(Analog_LDR < 400)
    6e08:	80 91 89 00 	lds	r24, 0x0089
    6e0c:	90 91 8a 00 	lds	r25, 0x008A
    6e10:	21 e0       	ldi	r18, 0x01	; 1
    6e12:	80 39       	cpi	r24, 0x90	; 144
    6e14:	92 07       	cpc	r25, r18
    6e16:	30 f5       	brcc	.+76     	; 0x6e64 <Task_LDR+0xf2>
				{
					LDRFlag = 1;
    6e18:	81 e0       	ldi	r24, 0x01	; 1
    6e1a:	80 93 88 00 	sts	0x0088, r24
					xQueueSend(Motor_Start_Buffer,&LDRFlag, 0);
    6e1e:	80 91 d0 07 	lds	r24, 0x07D0
    6e22:	90 91 d1 07 	lds	r25, 0x07D1
    6e26:	28 e8       	ldi	r18, 0x88	; 136
    6e28:	30 e0       	ldi	r19, 0x00	; 0
    6e2a:	b9 01       	movw	r22, r18
    6e2c:	40 e0       	ldi	r20, 0x00	; 0
    6e2e:	50 e0       	ldi	r21, 0x00	; 0
    6e30:	20 e0       	ldi	r18, 0x00	; 0
    6e32:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
					MDIO_Error_State_SetPinValue(PIN5,MDIO_PORTD,PIN_HIGH);
    6e36:	85 e0       	ldi	r24, 0x05	; 5
    6e38:	63 e0       	ldi	r22, 0x03	; 3
    6e3a:	41 e0       	ldi	r20, 0x01	; 1
    6e3c:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
					Analog_LDR=0xFFFF;
    6e40:	8f ef       	ldi	r24, 0xFF	; 255
    6e42:	9f ef       	ldi	r25, 0xFF	; 255
    6e44:	90 93 8a 00 	sts	0x008A, r25
    6e48:	80 93 89 00 	sts	0x0089, r24
					LDRFlag=2;
    6e4c:	82 e0       	ldi	r24, 0x02	; 2
    6e4e:	80 93 88 00 	sts	0x0088, r24
					Digital = 0;
    6e52:	10 92 b5 07 	sts	0x07B5, r1
    6e56:	10 92 b4 07 	sts	0x07B4, r1
					vTaskDelay(1000);
    6e5a:	88 ee       	ldi	r24, 0xE8	; 232
    6e5c:	93 e0       	ldi	r25, 0x03	; 3
    6e5e:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
    6e62:	0a c0       	rjmp	.+20     	; 0x6e78 <Task_LDR+0x106>
				}
				else if(Analog_LDR==0xFFFF)
    6e64:	80 91 89 00 	lds	r24, 0x0089
    6e68:	90 91 8a 00 	lds	r25, 0x008A
    6e6c:	2f ef       	ldi	r18, 0xFF	; 255
    6e6e:	8f 3f       	cpi	r24, 0xFF	; 255
    6e70:	92 07       	cpc	r25, r18
    6e72:	11 f0       	breq	.+4      	; 0x6e78 <Task_LDR+0x106>
				{

				}
				else
				{
					LDRFlag=0;
    6e74:	10 92 88 00 	sts	0x0088, r1
				}
			}
		}
		vTaskDelay(100);
    6e78:	84 e6       	ldi	r24, 0x64	; 100
    6e7a:	90 e0       	ldi	r25, 0x00	; 0
    6e7c:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
    6e80:	81 cf       	rjmp	.-254    	; 0x6d84 <Task_LDR+0x12>

00006e82 <Task_TEMP>:
	}
}

/*Temp Task*/
void Task_TEMP(void* pv)
{
    6e82:	df 93       	push	r29
    6e84:	cf 93       	push	r28
    6e86:	cd b7       	in	r28, 0x3d	; 61
    6e88:	de b7       	in	r29, 0x3e	; 62
    6e8a:	27 97       	sbiw	r28, 0x07	; 7
    6e8c:	0f b6       	in	r0, 0x3f	; 63
    6e8e:	f8 94       	cli
    6e90:	de bf       	out	0x3e, r29	; 62
    6e92:	0f be       	out	0x3f, r0	; 63
    6e94:	cd bf       	out	0x3d, r28	; 61
    6e96:	9f 83       	std	Y+7, r25	; 0x07
    6e98:	8e 83       	std	Y+6, r24	; 0x06
	u8 Loc_semState = 0;
    6e9a:	1b 82       	std	Y+3, r1	; 0x03
	u16 Digital = 0;
    6e9c:	1a 82       	std	Y+2, r1	; 0x02
    6e9e:	19 82       	std	Y+1, r1	; 0x01
	static u16 Analog_TEMP = 0xFFFF;
	const u8 Alarm = 20;
    6ea0:	84 e1       	ldi	r24, 0x14	; 20
    6ea2:	8c 83       	std	Y+4, r24	; 0x04
	const u8 Good = 1;
    6ea4:	81 e0       	ldi	r24, 0x01	; 1
    6ea6:	8d 83       	std	Y+5, r24	; 0x05

	while(1)
	{
		if(State == Temp)
    6ea8:	80 91 aa 07 	lds	r24, 0x07AA
    6eac:	82 30       	cpi	r24, 0x02	; 2
    6eae:	09 f0       	breq	.+2      	; 0x6eb2 <Task_TEMP+0x30>
    6eb0:	8b c0       	rjmp	.+278    	; 0x6fc8 <Task_TEMP+0x146>
		{
			MADC_u16ADCStartConversion_ISR(2);
    6eb2:	82 e0       	ldi	r24, 0x02	; 2
    6eb4:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <MADC_u16ADCStartConversion_ISR>
			vTaskDelay(500);
    6eb8:	84 ef       	ldi	r24, 0xF4	; 244
    6eba:	91 e0       	ldi	r25, 0x01	; 1
    6ebc:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
			Loc_semState = xSemaphoreTake(ADCSem,5);
    6ec0:	80 91 ca 07 	lds	r24, 0x07CA
    6ec4:	90 91 cb 07 	lds	r25, 0x07CB
    6ec8:	60 e0       	ldi	r22, 0x00	; 0
    6eca:	70 e0       	ldi	r23, 0x00	; 0
    6ecc:	45 e0       	ldi	r20, 0x05	; 5
    6ece:	50 e0       	ldi	r21, 0x00	; 0
    6ed0:	20 e0       	ldi	r18, 0x00	; 0
    6ed2:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
    6ed6:	8b 83       	std	Y+3, r24	; 0x03
			if(Loc_semState == pdPASS)
    6ed8:	8b 81       	ldd	r24, Y+3	; 0x03
    6eda:	81 30       	cpi	r24, 0x01	; 1
    6edc:	09 f0       	breq	.+2      	; 0x6ee0 <Task_TEMP+0x5e>
    6ede:	74 c0       	rjmp	.+232    	; 0x6fc8 <Task_TEMP+0x146>
			{
				Digital = MADC_VidADC_ReturnADC();
    6ee0:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <MADC_VidADC_ReturnADC>
    6ee4:	9a 83       	std	Y+2, r25	; 0x02
    6ee6:	89 83       	std	Y+1, r24	; 0x01
				Analog_TEMP  = ((Digital * 5000UL) / 1024);
    6ee8:	89 81       	ldd	r24, Y+1	; 0x01
    6eea:	9a 81       	ldd	r25, Y+2	; 0x02
    6eec:	cc 01       	movw	r24, r24
    6eee:	a0 e0       	ldi	r26, 0x00	; 0
    6ef0:	b0 e0       	ldi	r27, 0x00	; 0
    6ef2:	28 e8       	ldi	r18, 0x88	; 136
    6ef4:	33 e1       	ldi	r19, 0x13	; 19
    6ef6:	40 e0       	ldi	r20, 0x00	; 0
    6ef8:	50 e0       	ldi	r21, 0x00	; 0
    6efa:	bc 01       	movw	r22, r24
    6efc:	cd 01       	movw	r24, r26
    6efe:	0e 94 9c 39 	call	0x7338	; 0x7338 <__mulsi3>
    6f02:	dc 01       	movw	r26, r24
    6f04:	cb 01       	movw	r24, r22
    6f06:	07 2e       	mov	r0, r23
    6f08:	7a e0       	ldi	r23, 0x0A	; 10
    6f0a:	b6 95       	lsr	r27
    6f0c:	a7 95       	ror	r26
    6f0e:	97 95       	ror	r25
    6f10:	87 95       	ror	r24
    6f12:	7a 95       	dec	r23
    6f14:	d1 f7       	brne	.-12     	; 0x6f0a <Task_TEMP+0x88>
    6f16:	70 2d       	mov	r23, r0
    6f18:	90 93 8c 00 	sts	0x008C, r25
    6f1c:	80 93 8b 00 	sts	0x008B, r24
				xQueueSend(Temp_Display_Buffer,&Analog_TEMP,0);
    6f20:	80 91 d6 07 	lds	r24, 0x07D6
    6f24:	90 91 d7 07 	lds	r25, 0x07D7
    6f28:	2b e8       	ldi	r18, 0x8B	; 139
    6f2a:	30 e0       	ldi	r19, 0x00	; 0
    6f2c:	b9 01       	movw	r22, r18
    6f2e:	40 e0       	ldi	r20, 0x00	; 0
    6f30:	50 e0       	ldi	r21, 0x00	; 0
    6f32:	20 e0       	ldi	r18, 0x00	; 0
    6f34:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>

				if(Analog_TEMP>380)
    6f38:	80 91 8b 00 	lds	r24, 0x008B
    6f3c:	90 91 8c 00 	lds	r25, 0x008C
    6f40:	21 e0       	ldi	r18, 0x01	; 1
    6f42:	8d 37       	cpi	r24, 0x7D	; 125
    6f44:	92 07       	cpc	r25, r18
    6f46:	a0 f0       	brcs	.+40     	; 0x6f70 <Task_TEMP+0xee>
				{
					xQueueSend(Temp_Alarm_Buffer,&Alarm,0);
    6f48:	80 91 c8 07 	lds	r24, 0x07C8
    6f4c:	90 91 c9 07 	lds	r25, 0x07C9
    6f50:	9e 01       	movw	r18, r28
    6f52:	2c 5f       	subi	r18, 0xFC	; 252
    6f54:	3f 4f       	sbci	r19, 0xFF	; 255
    6f56:	b9 01       	movw	r22, r18
    6f58:	40 e0       	ldi	r20, 0x00	; 0
    6f5a:	50 e0       	ldi	r21, 0x00	; 0
    6f5c:	20 e0       	ldi	r18, 0x00	; 0
    6f5e:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
					Analog_TEMP = 0xFFFF;
    6f62:	8f ef       	ldi	r24, 0xFF	; 255
    6f64:	9f ef       	ldi	r25, 0xFF	; 255
    6f66:	90 93 8c 00 	sts	0x008C, r25
    6f6a:	80 93 8b 00 	sts	0x008B, r24
    6f6e:	2c c0       	rjmp	.+88     	; 0x6fc8 <Task_TEMP+0x146>
				}
				else if(Analog_TEMP==0xFFFF)
    6f70:	80 91 8b 00 	lds	r24, 0x008B
    6f74:	90 91 8c 00 	lds	r25, 0x008C
    6f78:	2f ef       	ldi	r18, 0xFF	; 255
    6f7a:	8f 3f       	cpi	r24, 0xFF	; 255
    6f7c:	92 07       	cpc	r25, r18
    6f7e:	21 f1       	breq	.+72     	; 0x6fc8 <Task_TEMP+0x146>

				}
				else
				{
					/*Finish Temp State*/
					xQueueSend(Temp_Alarm_Buffer,&Good,0);
    6f80:	80 91 c8 07 	lds	r24, 0x07C8
    6f84:	90 91 c9 07 	lds	r25, 0x07C9
    6f88:	9e 01       	movw	r18, r28
    6f8a:	2b 5f       	subi	r18, 0xFB	; 251
    6f8c:	3f 4f       	sbci	r19, 0xFF	; 255
    6f8e:	b9 01       	movw	r22, r18
    6f90:	40 e0       	ldi	r20, 0x00	; 0
    6f92:	50 e0       	ldi	r21, 0x00	; 0
    6f94:	20 e0       	ldi	r18, 0x00	; 0
    6f96:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
					xQueueSend(Temp_Good_Buffer,&Good,0);
    6f9a:	80 91 d8 07 	lds	r24, 0x07D8
    6f9e:	90 91 d9 07 	lds	r25, 0x07D9
    6fa2:	9e 01       	movw	r18, r28
    6fa4:	2b 5f       	subi	r18, 0xFB	; 251
    6fa6:	3f 4f       	sbci	r19, 0xFF	; 255
    6fa8:	b9 01       	movw	r22, r18
    6faa:	40 e0       	ldi	r20, 0x00	; 0
    6fac:	50 e0       	ldi	r21, 0x00	; 0
    6fae:	20 e0       	ldi	r18, 0x00	; 0
    6fb0:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
					Analog_TEMP = 0xFFFF;
    6fb4:	8f ef       	ldi	r24, 0xFF	; 255
    6fb6:	9f ef       	ldi	r25, 0xFF	; 255
    6fb8:	90 93 8c 00 	sts	0x008C, r25
    6fbc:	80 93 8b 00 	sts	0x008B, r24
					vTaskDelay(1000);
    6fc0:	88 ee       	ldi	r24, 0xE8	; 232
    6fc2:	93 e0       	ldi	r25, 0x03	; 3
    6fc4:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
				}
			}
		}
		vTaskDelay(15);
    6fc8:	8f e0       	ldi	r24, 0x0F	; 15
    6fca:	90 e0       	ldi	r25, 0x00	; 0
    6fcc:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
    6fd0:	6b cf       	rjmp	.-298    	; 0x6ea8 <Task_TEMP+0x26>

00006fd2 <Task_Control>:
	}
}

/*Control Task*/
void Task_Control(void*pv)
{
    6fd2:	df 93       	push	r29
    6fd4:	cf 93       	push	r28
    6fd6:	00 d0       	rcall	.+0      	; 0x6fd8 <Task_Control+0x6>
    6fd8:	00 d0       	rcall	.+0      	; 0x6fda <Task_Control+0x8>
    6fda:	cd b7       	in	r28, 0x3d	; 61
    6fdc:	de b7       	in	r29, 0x3e	; 62
    6fde:	9a 83       	std	Y+2, r25	; 0x02
    6fe0:	89 83       	std	Y+1, r24	; 0x01
	static u8 LDR_1 = 0;
	static u8 Temp_1 =0;
	static u8 Customer = 0;
	while(1)
	{
		switch(State)
    6fe2:	80 91 aa 07 	lds	r24, 0x07AA
    6fe6:	28 2f       	mov	r18, r24
    6fe8:	30 e0       	ldi	r19, 0x00	; 0
    6fea:	3c 83       	std	Y+4, r19	; 0x04
    6fec:	2b 83       	std	Y+3, r18	; 0x03
    6fee:	8b 81       	ldd	r24, Y+3	; 0x03
    6ff0:	9c 81       	ldd	r25, Y+4	; 0x04
    6ff2:	82 30       	cpi	r24, 0x02	; 2
    6ff4:	91 05       	cpc	r25, r1
    6ff6:	09 f4       	brne	.+2      	; 0x6ffa <Task_Control+0x28>
    6ff8:	b1 c0       	rjmp	.+354    	; 0x715c <Task_Control+0x18a>
    6ffa:	2b 81       	ldd	r18, Y+3	; 0x03
    6ffc:	3c 81       	ldd	r19, Y+4	; 0x04
    6ffe:	23 30       	cpi	r18, 0x03	; 3
    7000:	31 05       	cpc	r19, r1
    7002:	5c f4       	brge	.+22     	; 0x701a <Task_Control+0x48>
    7004:	8b 81       	ldd	r24, Y+3	; 0x03
    7006:	9c 81       	ldd	r25, Y+4	; 0x04
    7008:	00 97       	sbiw	r24, 0x00	; 0
    700a:	a1 f0       	breq	.+40     	; 0x7034 <Task_Control+0x62>
    700c:	2b 81       	ldd	r18, Y+3	; 0x03
    700e:	3c 81       	ldd	r19, Y+4	; 0x04
    7010:	21 30       	cpi	r18, 0x01	; 1
    7012:	31 05       	cpc	r19, r1
    7014:	09 f4       	brne	.+2      	; 0x7018 <Task_Control+0x46>
    7016:	41 c0       	rjmp	.+130    	; 0x709a <Task_Control+0xc8>
    7018:	09 c1       	rjmp	.+530    	; 0x722c <Task_Control+0x25a>
    701a:	8b 81       	ldd	r24, Y+3	; 0x03
    701c:	9c 81       	ldd	r25, Y+4	; 0x04
    701e:	83 30       	cpi	r24, 0x03	; 3
    7020:	91 05       	cpc	r25, r1
    7022:	09 f4       	brne	.+2      	; 0x7026 <Task_Control+0x54>
    7024:	6d c0       	rjmp	.+218    	; 0x7100 <Task_Control+0x12e>
    7026:	2b 81       	ldd	r18, Y+3	; 0x03
    7028:	3c 81       	ldd	r19, Y+4	; 0x04
    702a:	24 30       	cpi	r18, 0x04	; 4
    702c:	31 05       	cpc	r19, r1
    702e:	09 f4       	brne	.+2      	; 0x7032 <Task_Control+0x60>
    7030:	c3 c0       	rjmp	.+390    	; 0x71b8 <Task_Control+0x1e6>
    7032:	fc c0       	rjmp	.+504    	; 0x722c <Task_Control+0x25a>
		{
		case Motion_Detection:
			MDIO_Error_State_SetPinValue(PIN1,MDIO_PORTD,PIN_HIGH);
    7034:	81 e0       	ldi	r24, 0x01	; 1
    7036:	63 e0       	ldi	r22, 0x03	; 3
    7038:	41 e0       	ldi	r20, 0x01	; 1
    703a:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN2,MDIO_PORTD,PIN_LOW);
    703e:	82 e0       	ldi	r24, 0x02	; 2
    7040:	63 e0       	ldi	r22, 0x03	; 3
    7042:	40 e0       	ldi	r20, 0x00	; 0
    7044:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN3,MDIO_PORTD,PIN_LOW);
    7048:	83 e0       	ldi	r24, 0x03	; 3
    704a:	63 e0       	ldi	r22, 0x03	; 3
    704c:	40 e0       	ldi	r20, 0x00	; 0
    704e:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN4,MDIO_PORTD,PIN_LOW);
    7052:	84 e0       	ldi	r24, 0x04	; 4
    7054:	63 e0       	ldi	r22, 0x03	; 3
    7056:	40 e0       	ldi	r20, 0x00	; 0
    7058:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN6,MDIO_PORTD,PIN_LOW);
    705c:	86 e0       	ldi	r24, 0x06	; 6
    705e:	63 e0       	ldi	r22, 0x03	; 3
    7060:	40 e0       	ldi	r20, 0x00	; 0
    7062:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			xQueueReceive(Motion_Buffer,&Motion,0);
    7066:	80 91 c4 07 	lds	r24, 0x07C4
    706a:	90 91 c5 07 	lds	r25, 0x07C5
    706e:	2a eb       	ldi	r18, 0xBA	; 186
    7070:	37 e0       	ldi	r19, 0x07	; 7
    7072:	b9 01       	movw	r22, r18
    7074:	40 e0       	ldi	r20, 0x00	; 0
    7076:	50 e0       	ldi	r21, 0x00	; 0
    7078:	20 e0       	ldi	r18, 0x00	; 0
    707a:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
			if(Motion==1)
    707e:	80 91 ba 07 	lds	r24, 0x07BA
    7082:	81 30       	cpi	r24, 0x01	; 1
    7084:	09 f0       	breq	.+2      	; 0x7088 <Task_Control+0xb6>
    7086:	d2 c0       	rjmp	.+420    	; 0x722c <Task_Control+0x25a>
			{
				MDIO_Error_State_SetPinValue(PIN0,MDIO_PORTC,PIN_LOW);
    7088:	80 e0       	ldi	r24, 0x00	; 0
    708a:	62 e0       	ldi	r22, 0x02	; 2
    708c:	40 e0       	ldi	r20, 0x00	; 0
    708e:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
				State = Water_Level;
    7092:	81 e0       	ldi	r24, 0x01	; 1
    7094:	80 93 aa 07 	sts	0x07AA, r24
    7098:	c9 c0       	rjmp	.+402    	; 0x722c <Task_Control+0x25a>
			}
			break;
		case Water_Level:
			MDIO_Error_State_SetPinValue(PIN2,MDIO_PORTD,PIN_HIGH);
    709a:	82 e0       	ldi	r24, 0x02	; 2
    709c:	63 e0       	ldi	r22, 0x03	; 3
    709e:	41 e0       	ldi	r20, 0x01	; 1
    70a0:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN1,MDIO_PORTD,PIN_LOW);
    70a4:	81 e0       	ldi	r24, 0x01	; 1
    70a6:	63 e0       	ldi	r22, 0x03	; 3
    70a8:	40 e0       	ldi	r20, 0x00	; 0
    70aa:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN3,MDIO_PORTD,PIN_LOW);
    70ae:	83 e0       	ldi	r24, 0x03	; 3
    70b0:	63 e0       	ldi	r22, 0x03	; 3
    70b2:	40 e0       	ldi	r20, 0x00	; 0
    70b4:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN4,MDIO_PORTD,PIN_LOW);
    70b8:	84 e0       	ldi	r24, 0x04	; 4
    70ba:	63 e0       	ldi	r22, 0x03	; 3
    70bc:	40 e0       	ldi	r20, 0x00	; 0
    70be:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN6,MDIO_PORTD,PIN_LOW);
    70c2:	86 e0       	ldi	r24, 0x06	; 6
    70c4:	63 e0       	ldi	r22, 0x03	; 3
    70c6:	40 e0       	ldi	r20, 0x00	; 0
    70c8:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			xQueueReceive(Water_Good_Buffer,&Level,0);
    70cc:	80 91 c2 07 	lds	r24, 0x07C2
    70d0:	90 91 c3 07 	lds	r25, 0x07C3
    70d4:	29 eb       	ldi	r18, 0xB9	; 185
    70d6:	37 e0       	ldi	r19, 0x07	; 7
    70d8:	b9 01       	movw	r22, r18
    70da:	40 e0       	ldi	r20, 0x00	; 0
    70dc:	50 e0       	ldi	r21, 0x00	; 0
    70de:	20 e0       	ldi	r18, 0x00	; 0
    70e0:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
			if(Level==101)
    70e4:	80 91 b9 07 	lds	r24, 0x07B9
    70e8:	85 36       	cpi	r24, 0x65	; 101
    70ea:	09 f0       	breq	.+2      	; 0x70ee <Task_Control+0x11c>
    70ec:	9f c0       	rjmp	.+318    	; 0x722c <Task_Control+0x25a>
			{
				State = LDR;
    70ee:	83 e0       	ldi	r24, 0x03	; 3
    70f0:	80 93 aa 07 	sts	0x07AA, r24
				MDIO_Error_State_SetPinValue(PIN0,MDIO_PORTC,PIN_LOW);
    70f4:	80 e0       	ldi	r24, 0x00	; 0
    70f6:	62 e0       	ldi	r22, 0x02	; 2
    70f8:	40 e0       	ldi	r20, 0x00	; 0
    70fa:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    70fe:	96 c0       	rjmp	.+300    	; 0x722c <Task_Control+0x25a>
			}
			break;
		case LDR:
			MDIO_Error_State_SetPinValue(PIN3,MDIO_PORTD,PIN_HIGH);
    7100:	83 e0       	ldi	r24, 0x03	; 3
    7102:	63 e0       	ldi	r22, 0x03	; 3
    7104:	41 e0       	ldi	r20, 0x01	; 1
    7106:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN2,MDIO_PORTD,PIN_LOW);
    710a:	82 e0       	ldi	r24, 0x02	; 2
    710c:	63 e0       	ldi	r22, 0x03	; 3
    710e:	40 e0       	ldi	r20, 0x00	; 0
    7110:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN1,MDIO_PORTD,PIN_LOW);
    7114:	81 e0       	ldi	r24, 0x01	; 1
    7116:	63 e0       	ldi	r22, 0x03	; 3
    7118:	40 e0       	ldi	r20, 0x00	; 0
    711a:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN4,MDIO_PORTD,PIN_LOW);
    711e:	84 e0       	ldi	r24, 0x04	; 4
    7120:	63 e0       	ldi	r22, 0x03	; 3
    7122:	40 e0       	ldi	r20, 0x00	; 0
    7124:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN6,MDIO_PORTD,PIN_LOW);
    7128:	86 e0       	ldi	r24, 0x06	; 6
    712a:	63 e0       	ldi	r22, 0x03	; 3
    712c:	40 e0       	ldi	r20, 0x00	; 0
    712e:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			xQueueReceive(Motor_Buffer,&LDR_1,0);
    7132:	80 91 d4 07 	lds	r24, 0x07D4
    7136:	90 91 d5 07 	lds	r25, 0x07D5
    713a:	28 eb       	ldi	r18, 0xB8	; 184
    713c:	37 e0       	ldi	r19, 0x07	; 7
    713e:	b9 01       	movw	r22, r18
    7140:	40 e0       	ldi	r20, 0x00	; 0
    7142:	50 e0       	ldi	r21, 0x00	; 0
    7144:	20 e0       	ldi	r18, 0x00	; 0
    7146:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
			if(LDR_1==10)
    714a:	80 91 b8 07 	lds	r24, 0x07B8
    714e:	8a 30       	cpi	r24, 0x0A	; 10
    7150:	09 f0       	breq	.+2      	; 0x7154 <Task_Control+0x182>
    7152:	6c c0       	rjmp	.+216    	; 0x722c <Task_Control+0x25a>
			{
				State=Temp;
    7154:	82 e0       	ldi	r24, 0x02	; 2
    7156:	80 93 aa 07 	sts	0x07AA, r24
    715a:	68 c0       	rjmp	.+208    	; 0x722c <Task_Control+0x25a>
			}
			break;
		case Temp:
			MDIO_Error_State_SetPinValue(PIN4,MDIO_PORTD,PIN_HIGH);
    715c:	84 e0       	ldi	r24, 0x04	; 4
    715e:	63 e0       	ldi	r22, 0x03	; 3
    7160:	41 e0       	ldi	r20, 0x01	; 1
    7162:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN2,MDIO_PORTD,PIN_LOW);
    7166:	82 e0       	ldi	r24, 0x02	; 2
    7168:	63 e0       	ldi	r22, 0x03	; 3
    716a:	40 e0       	ldi	r20, 0x00	; 0
    716c:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN3,MDIO_PORTD,PIN_LOW);
    7170:	83 e0       	ldi	r24, 0x03	; 3
    7172:	63 e0       	ldi	r22, 0x03	; 3
    7174:	40 e0       	ldi	r20, 0x00	; 0
    7176:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN1,MDIO_PORTD,PIN_LOW);
    717a:	81 e0       	ldi	r24, 0x01	; 1
    717c:	63 e0       	ldi	r22, 0x03	; 3
    717e:	40 e0       	ldi	r20, 0x00	; 0
    7180:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN6,MDIO_PORTD,PIN_LOW);
    7184:	86 e0       	ldi	r24, 0x06	; 6
    7186:	63 e0       	ldi	r22, 0x03	; 3
    7188:	40 e0       	ldi	r20, 0x00	; 0
    718a:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			xQueueReceive(Temp_Good_Buffer,&Temp_1,0);
    718e:	80 91 d8 07 	lds	r24, 0x07D8
    7192:	90 91 d9 07 	lds	r25, 0x07D9
    7196:	27 eb       	ldi	r18, 0xB7	; 183
    7198:	37 e0       	ldi	r19, 0x07	; 7
    719a:	b9 01       	movw	r22, r18
    719c:	40 e0       	ldi	r20, 0x00	; 0
    719e:	50 e0       	ldi	r21, 0x00	; 0
    71a0:	20 e0       	ldi	r18, 0x00	; 0
    71a2:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
			if(Temp_1==1)
    71a6:	80 91 b7 07 	lds	r24, 0x07B7
    71aa:	81 30       	cpi	r24, 0x01	; 1
    71ac:	09 f0       	breq	.+2      	; 0x71b0 <Task_Control+0x1de>
    71ae:	3e c0       	rjmp	.+124    	; 0x722c <Task_Control+0x25a>
			{
				State = Servo;
    71b0:	84 e0       	ldi	r24, 0x04	; 4
    71b2:	80 93 aa 07 	sts	0x07AA, r24
    71b6:	3a c0       	rjmp	.+116    	; 0x722c <Task_Control+0x25a>
			}
			break;
		case Servo:
			MDIO_Error_State_SetPinValue(PIN6,MDIO_PORTD,PIN_HIGH);
    71b8:	86 e0       	ldi	r24, 0x06	; 6
    71ba:	63 e0       	ldi	r22, 0x03	; 3
    71bc:	41 e0       	ldi	r20, 0x01	; 1
    71be:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN2,MDIO_PORTD,PIN_LOW);
    71c2:	82 e0       	ldi	r24, 0x02	; 2
    71c4:	63 e0       	ldi	r22, 0x03	; 3
    71c6:	40 e0       	ldi	r20, 0x00	; 0
    71c8:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN3,MDIO_PORTD,PIN_LOW);
    71cc:	83 e0       	ldi	r24, 0x03	; 3
    71ce:	63 e0       	ldi	r22, 0x03	; 3
    71d0:	40 e0       	ldi	r20, 0x00	; 0
    71d2:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN4,MDIO_PORTD,PIN_LOW);
    71d6:	84 e0       	ldi	r24, 0x04	; 4
    71d8:	63 e0       	ldi	r22, 0x03	; 3
    71da:	40 e0       	ldi	r20, 0x00	; 0
    71dc:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			MDIO_Error_State_SetPinValue(PIN1,MDIO_PORTD,PIN_LOW);
    71e0:	81 e0       	ldi	r24, 0x01	; 1
    71e2:	63 e0       	ldi	r22, 0x03	; 3
    71e4:	40 e0       	ldi	r20, 0x00	; 0
    71e6:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
			xQueueReceive(New_Customer_Buffer,&Customer,0);
    71ea:	80 91 ce 07 	lds	r24, 0x07CE
    71ee:	90 91 cf 07 	lds	r25, 0x07CF
    71f2:	26 eb       	ldi	r18, 0xB6	; 182
    71f4:	37 e0       	ldi	r19, 0x07	; 7
    71f6:	b9 01       	movw	r22, r18
    71f8:	40 e0       	ldi	r20, 0x00	; 0
    71fa:	50 e0       	ldi	r21, 0x00	; 0
    71fc:	20 e0       	ldi	r18, 0x00	; 0
    71fe:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
			if(Customer==1)
    7202:	80 91 b6 07 	lds	r24, 0x07B6
    7206:	81 30       	cpi	r24, 0x01	; 1
    7208:	89 f4       	brne	.+34     	; 0x722c <Task_Control+0x25a>
			{
				MDIO_Error_State_SetPinValue(PIN0,MDIO_PORTC,PIN_LOW);
    720a:	80 e0       	ldi	r24, 0x00	; 0
    720c:	62 e0       	ldi	r22, 0x02	; 2
    720e:	40 e0       	ldi	r20, 0x00	; 0
    7210:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
				State = Motion_Detection;
    7214:	10 92 aa 07 	sts	0x07AA, r1
				Motion = 0;
    7218:	10 92 ba 07 	sts	0x07BA, r1
				Level = 0;
    721c:	10 92 b9 07 	sts	0x07B9, r1
				LDR_1 = 0;
    7220:	10 92 b8 07 	sts	0x07B8, r1
				Temp_1 =0;
    7224:	10 92 b7 07 	sts	0x07B7, r1
				Customer = 0;
    7228:	10 92 b6 07 	sts	0x07B6, r1
			}
			break;
		}
		vTaskDelay(10);
    722c:	8a e0       	ldi	r24, 0x0A	; 10
    722e:	90 e0       	ldi	r25, 0x00	; 0
    7230:	0e 94 ca 2c 	call	0x5994	; 0x5994 <vTaskDelay>
    7234:	d6 ce       	rjmp	.-596    	; 0x6fe2 <Task_Control+0x10>

00007236 <ADC_SetNotification>:
	}
}

/*ADC ISR*/
void ADC_SetNotification(void)
{
    7236:	df 93       	push	r29
    7238:	cf 93       	push	r28
    723a:	cd b7       	in	r28, 0x3d	; 61
    723c:	de b7       	in	r29, 0x3e	; 62
	xSemaphoreGive(ADCSem);
    723e:	80 91 ca 07 	lds	r24, 0x07CA
    7242:	90 91 cb 07 	lds	r25, 0x07CB
    7246:	60 e0       	ldi	r22, 0x00	; 0
    7248:	70 e0       	ldi	r23, 0x00	; 0
    724a:	40 e0       	ldi	r20, 0x00	; 0
    724c:	50 e0       	ldi	r21, 0x00	; 0
    724e:	20 e0       	ldi	r18, 0x00	; 0
    7250:	0e 94 00 27 	call	0x4e00	; 0x4e00 <xQueueGenericSend>
}
    7254:	cf 91       	pop	r28
    7256:	df 91       	pop	r29
    7258:	08 95       	ret

0000725a <Timer_ISR>:

/*Timer ISR*/
void Timer_ISR(void)
{
    725a:	df 93       	push	r29
    725c:	cf 93       	push	r28
    725e:	cd b7       	in	r28, 0x3d	; 61
    7260:	de b7       	in	r29, 0x3e	; 62
	static u8 Direction=0;
	TCNT0=5;
    7262:	e2 e5       	ldi	r30, 0x52	; 82
    7264:	f0 e0       	ldi	r31, 0x00	; 0
    7266:	85 e0       	ldi	r24, 0x05	; 5
    7268:	80 83       	st	Z, r24
	if(State == Servo || State == Motion_Detection)
    726a:	80 91 aa 07 	lds	r24, 0x07AA
    726e:	84 30       	cpi	r24, 0x04	; 4
    7270:	29 f0       	breq	.+10     	; 0x727c <Timer_ISR+0x22>
    7272:	80 91 aa 07 	lds	r24, 0x07AA
    7276:	88 23       	and	r24, r24
    7278:	09 f0       	breq	.+2      	; 0x727c <Timer_ISR+0x22>
    727a:	5b c0       	rjmp	.+182    	; 0x7332 <Timer_ISR+0xd8>
	{
		xQueueReceive(Servo_Direction_Buffer,&Direction,0);
    727c:	80 91 cc 07 	lds	r24, 0x07CC
    7280:	90 91 cd 07 	lds	r25, 0x07CD
    7284:	2b eb       	ldi	r18, 0xBB	; 187
    7286:	37 e0       	ldi	r19, 0x07	; 7
    7288:	b9 01       	movw	r22, r18
    728a:	40 e0       	ldi	r20, 0x00	; 0
    728c:	50 e0       	ldi	r21, 0x00	; 0
    728e:	20 e0       	ldi	r18, 0x00	; 0
    7290:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <xQueueGenericReceive>
		if(Direction==0)
    7294:	80 91 bb 07 	lds	r24, 0x07BB
    7298:	88 23       	and	r24, r24
    729a:	09 f5       	brne	.+66     	; 0x72de <Timer_ISR+0x84>
		{
			if(Servo_Counter<1)
    729c:	80 91 ab 07 	lds	r24, 0x07AB
    72a0:	18 16       	cp	r1, r24
    72a2:	34 f0       	brlt	.+12     	; 0x72b0 <Timer_ISR+0x56>
			{
				MDIO_Error_State_SetPinValue(PIN0,MDIO_PORTD,PIN_HIGH);
    72a4:	80 e0       	ldi	r24, 0x00	; 0
    72a6:	63 e0       	ldi	r22, 0x03	; 3
    72a8:	41 e0       	ldi	r20, 0x01	; 1
    72aa:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    72ae:	3c c0       	rjmp	.+120    	; 0x7328 <Timer_ISR+0xce>
			}
			else if(Servo_Counter>0 && Servo_Counter<=20)
    72b0:	80 91 ab 07 	lds	r24, 0x07AB
    72b4:	18 16       	cp	r1, r24
    72b6:	c4 f5       	brge	.+112    	; 0x7328 <Timer_ISR+0xce>
    72b8:	80 91 ab 07 	lds	r24, 0x07AB
    72bc:	85 31       	cpi	r24, 0x15	; 21
    72be:	a4 f5       	brge	.+104    	; 0x7328 <Timer_ISR+0xce>
			{
				MDIO_Error_State_SetPinValue(PIN0,MDIO_PORTD,PIN_LOW);
    72c0:	80 e0       	ldi	r24, 0x00	; 0
    72c2:	63 e0       	ldi	r22, 0x03	; 3
    72c4:	40 e0       	ldi	r20, 0x00	; 0
    72c6:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
				if(Servo_Counter==20)
    72ca:	80 91 ab 07 	lds	r24, 0x07AB
    72ce:	84 31       	cpi	r24, 0x14	; 20
    72d0:	59 f5       	brne	.+86     	; 0x7328 <Timer_ISR+0xce>
				{
					Servo_Counter=-1;
    72d2:	8f ef       	ldi	r24, 0xFF	; 255
    72d4:	80 93 ab 07 	sts	0x07AB, r24
					Direction=0;
    72d8:	10 92 bb 07 	sts	0x07BB, r1
    72dc:	25 c0       	rjmp	.+74     	; 0x7328 <Timer_ISR+0xce>
				}
			}
		}
		else if(Direction==1)
    72de:	80 91 bb 07 	lds	r24, 0x07BB
    72e2:	81 30       	cpi	r24, 0x01	; 1
    72e4:	09 f5       	brne	.+66     	; 0x7328 <Timer_ISR+0xce>
		{
			if(Servo_Counter<2)
    72e6:	80 91 ab 07 	lds	r24, 0x07AB
    72ea:	82 30       	cpi	r24, 0x02	; 2
    72ec:	34 f4       	brge	.+12     	; 0x72fa <Timer_ISR+0xa0>
			{
				MDIO_Error_State_SetPinValue(PIN0,MDIO_PORTD,PIN_HIGH);
    72ee:	80 e0       	ldi	r24, 0x00	; 0
    72f0:	63 e0       	ldi	r22, 0x03	; 3
    72f2:	41 e0       	ldi	r20, 0x01	; 1
    72f4:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
    72f8:	17 c0       	rjmp	.+46     	; 0x7328 <Timer_ISR+0xce>
			}
			else if(Servo_Counter>1 && Servo_Counter<=20)
    72fa:	80 91 ab 07 	lds	r24, 0x07AB
    72fe:	82 30       	cpi	r24, 0x02	; 2
    7300:	9c f0       	brlt	.+38     	; 0x7328 <Timer_ISR+0xce>
    7302:	80 91 ab 07 	lds	r24, 0x07AB
    7306:	85 31       	cpi	r24, 0x15	; 21
    7308:	7c f4       	brge	.+30     	; 0x7328 <Timer_ISR+0xce>
			{
				MDIO_Error_State_SetPinValue(PIN0,MDIO_PORTD,PIN_LOW);
    730a:	80 e0       	ldi	r24, 0x00	; 0
    730c:	63 e0       	ldi	r22, 0x03	; 3
    730e:	40 e0       	ldi	r20, 0x00	; 0
    7310:	0e 94 ef 08 	call	0x11de	; 0x11de <MDIO_Error_State_SetPinValue>
				if(Servo_Counter==20)
    7314:	80 91 ab 07 	lds	r24, 0x07AB
    7318:	84 31       	cpi	r24, 0x14	; 20
    731a:	31 f4       	brne	.+12     	; 0x7328 <Timer_ISR+0xce>
				{
					Servo_Counter=-1;
    731c:	8f ef       	ldi	r24, 0xFF	; 255
    731e:	80 93 ab 07 	sts	0x07AB, r24
					Direction=1;
    7322:	81 e0       	ldi	r24, 0x01	; 1
    7324:	80 93 bb 07 	sts	0x07BB, r24
				}
			}
		}
		Servo_Counter++;
    7328:	80 91 ab 07 	lds	r24, 0x07AB
    732c:	8f 5f       	subi	r24, 0xFF	; 255
    732e:	80 93 ab 07 	sts	0x07AB, r24
	}
}
    7332:	cf 91       	pop	r28
    7334:	df 91       	pop	r29
    7336:	08 95       	ret

00007338 <__mulsi3>:
    7338:	62 9f       	mul	r22, r18
    733a:	d0 01       	movw	r26, r0
    733c:	73 9f       	mul	r23, r19
    733e:	f0 01       	movw	r30, r0
    7340:	82 9f       	mul	r24, r18
    7342:	e0 0d       	add	r30, r0
    7344:	f1 1d       	adc	r31, r1
    7346:	64 9f       	mul	r22, r20
    7348:	e0 0d       	add	r30, r0
    734a:	f1 1d       	adc	r31, r1
    734c:	92 9f       	mul	r25, r18
    734e:	f0 0d       	add	r31, r0
    7350:	83 9f       	mul	r24, r19
    7352:	f0 0d       	add	r31, r0
    7354:	74 9f       	mul	r23, r20
    7356:	f0 0d       	add	r31, r0
    7358:	65 9f       	mul	r22, r21
    735a:	f0 0d       	add	r31, r0
    735c:	99 27       	eor	r25, r25
    735e:	72 9f       	mul	r23, r18
    7360:	b0 0d       	add	r27, r0
    7362:	e1 1d       	adc	r30, r1
    7364:	f9 1f       	adc	r31, r25
    7366:	63 9f       	mul	r22, r19
    7368:	b0 0d       	add	r27, r0
    736a:	e1 1d       	adc	r30, r1
    736c:	f9 1f       	adc	r31, r25
    736e:	bd 01       	movw	r22, r26
    7370:	cf 01       	movw	r24, r30
    7372:	11 24       	eor	r1, r1
    7374:	08 95       	ret

00007376 <__udivmodhi4>:
    7376:	aa 1b       	sub	r26, r26
    7378:	bb 1b       	sub	r27, r27
    737a:	51 e1       	ldi	r21, 0x11	; 17
    737c:	07 c0       	rjmp	.+14     	; 0x738c <__udivmodhi4_ep>

0000737e <__udivmodhi4_loop>:
    737e:	aa 1f       	adc	r26, r26
    7380:	bb 1f       	adc	r27, r27
    7382:	a6 17       	cp	r26, r22
    7384:	b7 07       	cpc	r27, r23
    7386:	10 f0       	brcs	.+4      	; 0x738c <__udivmodhi4_ep>
    7388:	a6 1b       	sub	r26, r22
    738a:	b7 0b       	sbc	r27, r23

0000738c <__udivmodhi4_ep>:
    738c:	88 1f       	adc	r24, r24
    738e:	99 1f       	adc	r25, r25
    7390:	5a 95       	dec	r21
    7392:	a9 f7       	brne	.-22     	; 0x737e <__udivmodhi4_loop>
    7394:	80 95       	com	r24
    7396:	90 95       	com	r25
    7398:	bc 01       	movw	r22, r24
    739a:	cd 01       	movw	r24, r26
    739c:	08 95       	ret

0000739e <__udivmodsi4>:
    739e:	a1 e2       	ldi	r26, 0x21	; 33
    73a0:	1a 2e       	mov	r1, r26
    73a2:	aa 1b       	sub	r26, r26
    73a4:	bb 1b       	sub	r27, r27
    73a6:	fd 01       	movw	r30, r26
    73a8:	0d c0       	rjmp	.+26     	; 0x73c4 <__udivmodsi4_ep>

000073aa <__udivmodsi4_loop>:
    73aa:	aa 1f       	adc	r26, r26
    73ac:	bb 1f       	adc	r27, r27
    73ae:	ee 1f       	adc	r30, r30
    73b0:	ff 1f       	adc	r31, r31
    73b2:	a2 17       	cp	r26, r18
    73b4:	b3 07       	cpc	r27, r19
    73b6:	e4 07       	cpc	r30, r20
    73b8:	f5 07       	cpc	r31, r21
    73ba:	20 f0       	brcs	.+8      	; 0x73c4 <__udivmodsi4_ep>
    73bc:	a2 1b       	sub	r26, r18
    73be:	b3 0b       	sbc	r27, r19
    73c0:	e4 0b       	sbc	r30, r20
    73c2:	f5 0b       	sbc	r31, r21

000073c4 <__udivmodsi4_ep>:
    73c4:	66 1f       	adc	r22, r22
    73c6:	77 1f       	adc	r23, r23
    73c8:	88 1f       	adc	r24, r24
    73ca:	99 1f       	adc	r25, r25
    73cc:	1a 94       	dec	r1
    73ce:	69 f7       	brne	.-38     	; 0x73aa <__udivmodsi4_loop>
    73d0:	60 95       	com	r22
    73d2:	70 95       	com	r23
    73d4:	80 95       	com	r24
    73d6:	90 95       	com	r25
    73d8:	9b 01       	movw	r18, r22
    73da:	ac 01       	movw	r20, r24
    73dc:	bd 01       	movw	r22, r26
    73de:	cf 01       	movw	r24, r30
    73e0:	08 95       	ret

000073e2 <__prologue_saves__>:
    73e2:	2f 92       	push	r2
    73e4:	3f 92       	push	r3
    73e6:	4f 92       	push	r4
    73e8:	5f 92       	push	r5
    73ea:	6f 92       	push	r6
    73ec:	7f 92       	push	r7
    73ee:	8f 92       	push	r8
    73f0:	9f 92       	push	r9
    73f2:	af 92       	push	r10
    73f4:	bf 92       	push	r11
    73f6:	cf 92       	push	r12
    73f8:	df 92       	push	r13
    73fa:	ef 92       	push	r14
    73fc:	ff 92       	push	r15
    73fe:	0f 93       	push	r16
    7400:	1f 93       	push	r17
    7402:	cf 93       	push	r28
    7404:	df 93       	push	r29
    7406:	cd b7       	in	r28, 0x3d	; 61
    7408:	de b7       	in	r29, 0x3e	; 62
    740a:	ca 1b       	sub	r28, r26
    740c:	db 0b       	sbc	r29, r27
    740e:	0f b6       	in	r0, 0x3f	; 63
    7410:	f8 94       	cli
    7412:	de bf       	out	0x3e, r29	; 62
    7414:	0f be       	out	0x3f, r0	; 63
    7416:	cd bf       	out	0x3d, r28	; 61
    7418:	09 94       	ijmp

0000741a <__epilogue_restores__>:
    741a:	2a 88       	ldd	r2, Y+18	; 0x12
    741c:	39 88       	ldd	r3, Y+17	; 0x11
    741e:	48 88       	ldd	r4, Y+16	; 0x10
    7420:	5f 84       	ldd	r5, Y+15	; 0x0f
    7422:	6e 84       	ldd	r6, Y+14	; 0x0e
    7424:	7d 84       	ldd	r7, Y+13	; 0x0d
    7426:	8c 84       	ldd	r8, Y+12	; 0x0c
    7428:	9b 84       	ldd	r9, Y+11	; 0x0b
    742a:	aa 84       	ldd	r10, Y+10	; 0x0a
    742c:	b9 84       	ldd	r11, Y+9	; 0x09
    742e:	c8 84       	ldd	r12, Y+8	; 0x08
    7430:	df 80       	ldd	r13, Y+7	; 0x07
    7432:	ee 80       	ldd	r14, Y+6	; 0x06
    7434:	fd 80       	ldd	r15, Y+5	; 0x05
    7436:	0c 81       	ldd	r16, Y+4	; 0x04
    7438:	1b 81       	ldd	r17, Y+3	; 0x03
    743a:	aa 81       	ldd	r26, Y+2	; 0x02
    743c:	b9 81       	ldd	r27, Y+1	; 0x01
    743e:	ce 0f       	add	r28, r30
    7440:	d1 1d       	adc	r29, r1
    7442:	0f b6       	in	r0, 0x3f	; 63
    7444:	f8 94       	cli
    7446:	de bf       	out	0x3e, r29	; 62
    7448:	0f be       	out	0x3f, r0	; 63
    744a:	cd bf       	out	0x3d, r28	; 61
    744c:	ed 01       	movw	r28, r26
    744e:	08 95       	ret

00007450 <memcpy>:
    7450:	fb 01       	movw	r30, r22
    7452:	dc 01       	movw	r26, r24
    7454:	02 c0       	rjmp	.+4      	; 0x745a <memcpy+0xa>
    7456:	01 90       	ld	r0, Z+
    7458:	0d 92       	st	X+, r0
    745a:	41 50       	subi	r20, 0x01	; 1
    745c:	50 40       	sbci	r21, 0x00	; 0
    745e:	d8 f7       	brcc	.-10     	; 0x7456 <memcpy+0x6>
    7460:	08 95       	ret

00007462 <memset>:
    7462:	dc 01       	movw	r26, r24
    7464:	01 c0       	rjmp	.+2      	; 0x7468 <memset+0x6>
    7466:	6d 93       	st	X+, r22
    7468:	41 50       	subi	r20, 0x01	; 1
    746a:	50 40       	sbci	r21, 0x00	; 0
    746c:	e0 f7       	brcc	.-8      	; 0x7466 <memset+0x4>
    746e:	08 95       	ret

00007470 <strncpy>:
    7470:	fb 01       	movw	r30, r22
    7472:	dc 01       	movw	r26, r24
    7474:	41 50       	subi	r20, 0x01	; 1
    7476:	50 40       	sbci	r21, 0x00	; 0
    7478:	48 f0       	brcs	.+18     	; 0x748c <strncpy+0x1c>
    747a:	01 90       	ld	r0, Z+
    747c:	0d 92       	st	X+, r0
    747e:	00 20       	and	r0, r0
    7480:	c9 f7       	brne	.-14     	; 0x7474 <strncpy+0x4>
    7482:	01 c0       	rjmp	.+2      	; 0x7486 <strncpy+0x16>
    7484:	1d 92       	st	X+, r1
    7486:	41 50       	subi	r20, 0x01	; 1
    7488:	50 40       	sbci	r21, 0x00	; 0
    748a:	e0 f7       	brcc	.-8      	; 0x7484 <strncpy+0x14>
    748c:	08 95       	ret

0000748e <_exit>:
    748e:	f8 94       	cli

00007490 <__stop_program>:
    7490:	ff cf       	rjmp	.-2      	; 0x7490 <__stop_program>
