{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607816697002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607816697017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 20:44:56 2020 " "Processing started: Sat Dec 12 20:44:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607816697017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816697017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816697017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607816697935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607816697935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/switch_debounce/switch_debouncer_all.v 1 1 " "Found 1 design units, including 1 entities, in source file files/switch_debounce/switch_debouncer_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 Switch_debouncer_all " "Found entity 1: Switch_debouncer_all" {  } { { "files/Switch_debounce/Switch_debouncer_all.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/Switch_debounce/Switch_debouncer_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/switch_debounce/switch_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file files/switch_debounce/switch_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Switch_debouncer " "Found entity 1: Switch_debouncer" {  } { { "files/Switch_debounce/Switch_debouncer.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/Switch_debounce/Switch_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file files/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "files/PWM.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/portadora.v 1 1 " "Found 1 design units, including 1 entities, in source file files/portadora.v" { { "Info" "ISGN_ENTITY_NAME" "1 portadora " "Found entity 1: portadora" {  } { { "files/portadora.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/portadora.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706810 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_115.v(59) " "Verilog HDL Module Instantiation warning at DE2_115.v(59): ignored dangling comma in List of Port Connections" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1607816706810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/top/de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file files/top/de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/top/controlador_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file files/top/controlador_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_PWM " "Found entity 1: controlador_PWM" {  } { { "files/top/controlador_PWM.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/controlador_PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706810 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 reset_init_blk.v(11) " "Verilog HDL Expression warning at reset_init_blk.v(11): truncated literal to match 8 bits" {  } { { "files/reset/reset_init_blk.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/reset/reset_init_blk.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607816706810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/reset/reset_init_blk.v 1 1 " "Found 1 design units, including 1 entities, in source file files/reset/reset_init_blk.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_init_blk " "Found entity 1: reset_init_blk" {  } { { "files/reset/reset_init_blk.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/reset/reset_init_blk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pll/pll27mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file files/pll/pll27mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL27MHz " "Found entity 1: PLL27MHz" {  } { { "files/PLL/PLL27MHz.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/PLL/PLL27MHz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/gerador_de_referencia/senoid.v 1 1 " "Found 1 design units, including 1 entities, in source file files/gerador_de_referencia/senoid.v" { { "Info" "ISGN_ENTITY_NAME" "1 senoid " "Found entity 1: senoid" {  } { { "files/gerador_de_referencia/senoid.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/senoid.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/gerador_de_referencia/pll18khz.v 1 1 " "Found 1 design units, including 1 entities, in source file files/gerador_de_referencia/pll18khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL18KHz " "Found entity 1: PLL18KHz" {  } { { "files/gerador_de_referencia/PLL18KHz.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/PLL18KHz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/gerador_de_referencia/pll_27mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file files/gerador_de_referencia/pll_27mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_27MHz " "Found entity 1: PLL_27MHz" {  } { { "files/gerador_de_referencia/PLL_27MHz.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/PLL_27MHz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/gerador_de_referencia/gerador.v 1 1 " "Found 1 design units, including 1 entities, in source file files/gerador_de_referencia/gerador.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador " "Found entity 1: gerador" {  } { { "files/gerador_de_referencia/gerador.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/gerador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/divisor_de_frequencia/clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file files/divisor_de_frequencia/clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "files/divisor_de_frequencia/clock_divisor.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/divisor_de_frequencia/clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/comparador/comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file files/comparador/comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "files/comparador/comparador.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/comparador/comparador.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816706841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816706841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_20 DE2_115.v(24) " "Verilog HDL Implicit Net warning at DE2_115.v(24): created implicit net for \"clk_20\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816706841 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Switch_debouncer_all.v(20) " "Verilog HDL Instantiation warning at Switch_debouncer_all.v(20): instance has no name" {  } { { "files/Switch_debounce/Switch_debouncer_all.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/Switch_debounce/Switch_debouncer_all.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607816706841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607816707111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switch_debouncer_all Switch_debouncer_all:Switch_debouncer_all " "Elaborating entity \"Switch_debouncer_all\" for hierarchy \"Switch_debouncer_all:Switch_debouncer_all\"" {  } { { "files/top/DE2_115.v" "Switch_debouncer_all" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switch_debouncer Switch_debouncer_all:Switch_debouncer_all\|Switch_debouncer:comb_3 " "Elaborating entity \"Switch_debouncer\" for hierarchy \"Switch_debouncer_all:Switch_debouncer_all\|Switch_debouncer:comb_3\"" {  } { { "files/Switch_debounce/Switch_debouncer_all.v" "comb_3" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/Switch_debounce/Switch_debouncer_all.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_init_blk reset_init_blk:reset_init_blk_50 " "Elaborating entity \"reset_init_blk\" for hierarchy \"reset_init_blk:reset_init_blk_50\"" {  } { { "files/top/DE2_115.v" "reset_init_blk_50" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_PWM controlador_PWM:controlador_PWM " "Elaborating entity \"controlador_PWM\" for hierarchy \"controlador_PWM:controlador_PWM\"" {  } { { "files/top/DE2_115.v" "controlador_PWM" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controlador_PWM.v(100) " "Verilog HDL assignment warning at controlador_PWM.v(100): truncated value with size 32 to match size of target (2)" {  } { { "files/top/controlador_PWM.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/controlador_PWM.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607816707265 "|controlador_PWM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controlador_PWM.v(121) " "Verilog HDL assignment warning at controlador_PWM.v(121): truncated value with size 32 to match size of target (2)" {  } { { "files/top/controlador_PWM.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/controlador_PWM.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607816707265 "|controlador_PWM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador controlador_PWM:controlador_PWM\|gerador:senoid_60hz " "Elaborating entity \"gerador\" for hierarchy \"controlador_PWM:controlador_PWM\|gerador:senoid_60hz\"" {  } { { "files/top/controlador_PWM.v" "senoid_60hz" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/controlador_PWM.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 gerador.v(43) " "Verilog HDL assignment warning at gerador.v(43): truncated value with size 32 to match size of target (9)" {  } { { "files/gerador_de_referencia/gerador.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/gerador.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607816707296 "|DE2_115|controlador_PWM:controlador_PWM|gerador:senoid_60hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_27MHz controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|PLL_27MHz:PLL27MHz " "Elaborating entity \"PLL_27MHz\" for hierarchy \"controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|PLL_27MHz:PLL27MHz\"" {  } { { "files/gerador_de_referencia/gerador.v" "PLL27MHz" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/gerador.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|PLL_27MHz:PLL27MHz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|PLL_27MHz:PLL27MHz\|altpll:altpll_component\"" {  } { { "files/gerador_de_referencia/PLL_27MHz.v" "altpll_component" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/PLL_27MHz.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|PLL_27MHz:PLL27MHz\|altpll:altpll_component " "Elaborated megafunction instantiation \"controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|PLL_27MHz:PLL27MHz\|altpll:altpll_component\"" {  } { { "files/gerador_de_referencia/PLL_27MHz.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/PLL_27MHz.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|PLL_27MHz:PLL27MHz\|altpll:altpll_component " "Instantiated megafunction \"controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|PLL_27MHz:PLL27MHz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 27 " "Parameter \"clk0_multiply_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_27MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_27MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707550 ""}  } { { "files/gerador_de_referencia/PLL_27MHz.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/PLL_27MHz.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607816707550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_27mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_27mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_27MHz_altpll " "Found entity 1: PLL_27MHz_altpll" {  } { { "db/pll_27mhz_altpll.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/db/pll_27mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816707628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816707628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_27MHz_altpll controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|PLL_27MHz:PLL27MHz\|altpll:altpll_component\|PLL_27MHz_altpll:auto_generated " "Elaborating entity \"PLL_27MHz_altpll\" for hierarchy \"controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|PLL_27MHz:PLL27MHz\|altpll:altpll_component\|PLL_27MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor " "Elaborating entity \"clock_divisor\" for hierarchy \"controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\"" {  } { { "files/gerador_de_referencia/gerador.v" "divisor" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/gerador.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 clock_divisor.v(26) " "Verilog HDL assignment warning at clock_divisor.v(26): truncated value with size 32 to match size of target (13)" {  } { { "files/divisor_de_frequencia/clock_divisor.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/divisor_de_frequencia/clock_divisor.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607816707682 "|DE2_115|controlador_PWM:controlador_PWM|gerador:senoid_60hz|clock_divisor:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senoid controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|senoid:senoid_60Hz " "Elaborating entity \"senoid\" for hierarchy \"controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|senoid:senoid_60Hz\"" {  } { { "files/gerador_de_referencia/gerador.v" "senoid_60Hz" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/gerador.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|senoid:senoid_60Hz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|senoid:senoid_60Hz\|altsyncram:altsyncram_component\"" {  } { { "files/gerador_de_referencia/senoid.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/senoid.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|senoid:senoid_60Hz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|senoid:senoid_60Hz\|altsyncram:altsyncram_component\"" {  } { { "files/gerador_de_referencia/senoid.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/senoid.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816707982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|senoid:senoid_60Hz\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|senoid:senoid_60Hz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file senoide.mif " "Parameter \"init_file\" = \"senoide.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816707982 ""}  } { { "files/gerador_de_referencia/senoid.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/gerador_de_referencia/senoid.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607816707982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ec91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ec91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ec91 " "Found entity 1: altsyncram_ec91" {  } { { "db/altsyncram_ec91.tdf" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/db/altsyncram_ec91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816708051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816708051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ec91 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|senoid:senoid_60Hz\|altsyncram:altsyncram_component\|altsyncram_ec91:auto_generated " "Elaborating entity \"altsyncram_ec91\" for hierarchy \"controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|senoid:senoid_60Hz\|altsyncram:altsyncram_component\|altsyncram_ec91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816708051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portadora controlador_PWM:controlador_PWM\|portadora:portador_triangular " "Elaborating entity \"portadora\" for hierarchy \"controlador_PWM:controlador_PWM\|portadora:portador_triangular\"" {  } { { "files/top/controlador_PWM.v" "portador_triangular" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/controlador_PWM.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816708082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 portadora.v(16) " "Verilog HDL assignment warning at portadora.v(16): truncated value with size 32 to match size of target (12)" {  } { { "files/portadora.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/portadora.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607816708113 "|DE2_115|controlador_PWM:controlador_PWM|portadora:portador_triangular"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 portadora.v(20) " "Verilog HDL assignment warning at portadora.v(20): truncated value with size 32 to match size of target (12)" {  } { { "files/portadora.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/portadora.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607816708113 "|DE2_115|controlador_PWM:controlador_PWM|portadora:portador_triangular"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 portadora.v(22) " "Verilog HDL assignment warning at portadora.v(22): truncated value with size 32 to match size of target (12)" {  } { { "files/portadora.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/portadora.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607816708113 "|DE2_115|controlador_PWM:controlador_PWM|portadora:portador_triangular"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM controlador_PWM:controlador_PWM\|PWM:PWM " "Elaborating entity \"PWM\" for hierarchy \"controlador_PWM:controlador_PWM\|PWM:PWM\"" {  } { { "files/top/controlador_PWM.v" "PWM" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/controlador_PWM.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816708113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador controlador_PWM:controlador_PWM\|PWM:PWM\|comparador:comparador " "Elaborating entity \"comparador\" for hierarchy \"controlador_PWM:controlador_PWM\|PWM:PWM\|comparador:comparador\"" {  } { { "files/PWM.v" "comparador" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/PWM.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816708151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare controlador_PWM:controlador_PWM\|PWM:PWM\|comparador:comparador\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"controlador_PWM:controlador_PWM\|PWM:PWM\|comparador:comparador\|lpm_compare:LPM_COMPARE_component\"" {  } { { "files/comparador/comparador.v" "LPM_COMPARE_component" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/comparador/comparador.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816708214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador_PWM:controlador_PWM\|PWM:PWM\|comparador:comparador\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"controlador_PWM:controlador_PWM\|PWM:PWM\|comparador:comparador\|lpm_compare:LPM_COMPARE_component\"" {  } { { "files/comparador/comparador.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/comparador/comparador.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816708230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador_PWM:controlador_PWM\|PWM:PWM\|comparador:comparador\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"controlador_PWM:controlador_PWM\|PWM:PWM\|comparador:comparador\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816708230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816708230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607816708230 ""}  } { { "files/comparador/comparador.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/comparador/comparador.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607816708230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cng " "Found entity 1: cmpr_cng" {  } { { "db/cmpr_cng.tdf" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/db/cmpr_cng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607816708283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816708283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cng controlador_PWM:controlador_PWM\|PWM:PWM\|comparador:comparador\|lpm_compare:LPM_COMPARE_component\|cmpr_cng:auto_generated " "Elaborating entity \"cmpr_cng\" for hierarchy \"controlador_PWM:controlador_PWM\|PWM:PWM\|comparador:comparador\|lpm_compare:LPM_COMPARE_component\|cmpr_cng:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816708283 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[3\] GND " "Pin \"GPIO\[3\]\" is stuck at GND" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607816709053 "|DE2_115|GPIO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607816709053 "|DE2_115|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[5\] GND " "Pin \"GPIO\[5\]\" is stuck at GND" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607816709053 "|DE2_115|GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607816709053 "|DE2_115|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607816709053 "|DE2_115|GPIO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[8\] GND " "Pin \"GPIO\[8\]\" is stuck at GND" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607816709053 "|DE2_115|GPIO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[9\] GND " "Pin \"GPIO\[9\]\" is stuck at GND" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607816709053 "|DE2_115|GPIO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[10\] GND " "Pin \"GPIO\[10\]\" is stuck at GND" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607816709053 "|DE2_115|GPIO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[11\] GND " "Pin \"GPIO\[11\]\" is stuck at GND" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607816709053 "|DE2_115|GPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[12\] GND " "Pin \"GPIO\[12\]\" is stuck at GND" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607816709053 "|DE2_115|GPIO[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607816709053 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607816709116 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607816709470 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607816710002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607816710002 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "files/top/DE2_115.v" "" { Text "D:/VITOR/UFSC/Linse/inversor_de_frequencia/DE2_115/files/top/DE2_115.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607816710256 "|DE2_115|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607816710256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607816710256 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607816710256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607816710256 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607816710256 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1607816710256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607816710256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607816710303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 20:45:10 2020 " "Processing ended: Sat Dec 12 20:45:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607816710303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607816710303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607816710303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607816710303 ""}
