name: memories_firrtl_938
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/memories/firrtl_938.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module top (
	data_a,
	addr_a,
	we_a,
	clk,
	q_a
);
	input [7:0] data_a;
	input [6:1] addr_a;
	input we_a;
	input clk;
	output reg [7:0] q_a;
	reg [511:0] ram;
	always @(posedge clk) begin
		if (we_a) begin
			ram[(addr_a * 8)+:8] <= data_a;
			q_a <= data_a;
		end
		q_a <= ram[(addr_a * 8)+:8];
	end
endmodule
