// Seed: 1658714637
module module_0 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri id_3,
    input wand id_4,
    output supply1 id_5,
    input wand id_6,
    input wire id_7,
    output tri1 id_8
    , id_21,
    input supply0 id_9,
    input supply1 id_10,
    output wand id_11,
    input supply1 id_12,
    input supply0 id_13
    , id_22,
    input wor id_14,
    input wire id_15,
    input wand id_16,
    output tri id_17,
    output wand id_18,
    output tri id_19
);
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input logic id_3,
    output logic id_4
);
  reg id_6;
  module_0(
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2
  );
  initial begin
    id_4 <= 1 == id_6;
    id_6 <= (1);
    assume #1  ("")
    else;
    id_6 <= id_3;
    id_6 <= id_6;
  end
endmodule
