Release 11.5 - xst L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file </opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "microblaze_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/aalonso/workspace/microblaze/mb-spartan1800/pcores/" "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc3sd1800afg676-4
Output File Name                   : "../implementation/microblaze_0_wrapper.ngc"

---- Source Options
Top Module Name                    : microblaze_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/microblaze_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/microblaze_types_pkg.vhd" in Library microblaze_v7_20_d.
Package <MicroBlaze_Types> compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/microblaze_types_pkg_body.vhd" in Library microblaze_v7_20_d.
Package body <MicroBlaze_Types> compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/microblaze_isa_be_pkg.vhd" in Library microblaze_v7_20_d.
Package <MicroBlaze_ISA> compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_and.vhd" in Library microblaze_v7_20_d.
Entity <carry_and> compiled.
Entity <carry_and> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/dsp_module.vhd" in Library microblaze_v7_20_d.
Entity <dsp_module> compiled.
Entity <dsp_module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/find_first_bit.vhd" in Library microblaze_v7_20_d.
Entity <find_first_bit> compiled.
Entity <find_first_bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mmu_types_pkg.vhd" in Library microblaze_v7_20_d.
Package <MMU_Types> compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_compare_mask.vhd" in Library microblaze_v7_20_d.
Entity <carry_compare_mask> compiled.
Entity <carry_compare_mask> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_compare.vhd" in Library microblaze_v7_20_d.
Entity <carry_compare> compiled.
Entity <carry_compare> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mmu_utlb_ram.vhd" in Library microblaze_v7_20_d.
Entity <MMU_UTLB_RAM> compiled.
Entity <MMU_UTLB_RAM> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_compare_const.vhd" in Library microblaze_v7_20_d.
Entity <carry_compare_const> compiled.
Entity <carry_compare_const> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/fpu_addsub.vhd" in Library microblaze_v7_20_d.
Entity <FPU_ADDSUB> compiled.
Entity <FPU_ADDSUB> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/fpu_mul.vhd" in Library microblaze_v7_20_d.
Entity <FPU_MUL> compiled.
Entity <FPU_MUL> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/fpu_div.vhd" in Library microblaze_v7_20_d.
Entity <FPU_DIV> compiled.
Entity <FPU_DIV> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/fpu_sqrt.vhd" in Library microblaze_v7_20_d.
Entity <fpu_sqrt> compiled.
Entity <fpu_sqrt> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/fpu_conv.vhd" in Library microblaze_v7_20_d.
Entity <fpu_conv> compiled.
Entity <fpu_conv> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/wb_mux_bit_gti.vhd" in Library microblaze_v7_20_d.
Entity <WB_Mux_Bit> compiled.
Entity <WB_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_equal.vhd" in Library microblaze_v7_20_d.
Entity <carry_equal> compiled.
Entity <carry_equal> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/alu_bit.vhd" in Library microblaze_v7_20_d.
Entity <ALU_Bit> compiled.
Entity <ALU_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" in Library microblaze_v7_20_d.
Entity <mux4> compiled.
Entity <mux4> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/cache_valid_bit_detect.vhd" in Library microblaze_v7_20_d.
Entity <cache_valid_bit_detect> compiled.
Entity <cache_valid_bit_detect> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/comparator.vhd" in Library microblaze_v7_20_d.
Entity <comparator> compiled.
Entity <comparator> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_or.vhd" in Library microblaze_v7_20_d.
Entity <carry_or> compiled.
Entity <carry_or> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/pc_bit.vhd" in Library microblaze_v7_20_d.
Entity <PC_Bit> compiled.
Entity <PC_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/msr_reg_bit.vhd" in Library microblaze_v7_20_d.
Entity <MSR_Reg_Bit> compiled.
Entity <MSR_Reg_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/result_mux_bit.vhd" in Library microblaze_v7_20_d.
Entity <Result_Mux_Bit> compiled.
Entity <Result_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/shift_logic_bit.vhd" in Library microblaze_v7_20_d.
Entity <Shift_Logic_Bit> compiled.
Entity <Shift_Logic_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/operand_select_bit.vhd" in Library microblaze_v7_20_d.
Entity <Operand_Select_Bit> compiled.
Entity <Operand_Select_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/register_file_bit.vhd" in Library microblaze_v7_20_d.
Entity <Register_File_Bit> compiled.
Entity <Register_File_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mmu_utlb.vhd" in Library microblaze_v7_20_d.
Entity <MMU_UTLB> compiled.
Entity <MMU_UTLB> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mmu_tlb.vhd" in Library microblaze_v7_20_d.
Entity <MMU_TLB> compiled.
Entity <MMU_TLB> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/address_hit.vhd" in Library microblaze_v7_20_d.
Entity <address_hit> compiled.
Entity <address_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/address_data_hit.vhd" in Library microblaze_v7_20_d.
Entity <address_data_hit> compiled.
Entity <address_data_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/ram_module.vhd" in Library microblaze_v7_20_d.
Entity <RAM_Module> compiled.
Entity <RAM_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/register_file_gti.vhd" in Library microblaze_v7_20_d.
Entity <Register_File_gti> compiled.
Entity <Register_File_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/operand_select_gti.vhd" in Library microblaze_v7_20_d.
Entity <Operand_Select_gti> compiled.
Entity <Operand_Select_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/alu.vhd" in Library microblaze_v7_20_d.
Entity <ALU> compiled.
Entity <ALU> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/shift_logic_gti.vhd" in Library microblaze_v7_20_d.
Entity <Shift_Logic_Module_gti> compiled.
Entity <Shift_Logic_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mul_unit.vhd" in Library microblaze_v7_20_d.
Entity <mul_unit> compiled.
Entity <mul_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/barrel_shifter_gti.vhd" in Library microblaze_v7_20_d.
Entity <Barrel_Shifter_gti> compiled.
Entity <Barrel_Shifter_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/wb_mux_gti.vhd" in Library microblaze_v7_20_d.
Entity <WB_Mux> compiled.
Entity <WB_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/zero_detect_gti.vhd" in Library microblaze_v7_20_d.
Entity <Zero_Detect_gti> compiled.
Entity <Zero_Detect_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/byte_doublet_handle_gti.vhd" in Library microblaze_v7_20_d.
Entity <Byte_Doublet_Handle_gti> compiled.
Entity <Byte_Doublet_Handle_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/data_flow_logic_gti.vhd" in Library microblaze_v7_20_d.
Entity <Data_Flow_Logic> compiled.
Entity <Data_Flow_Logic> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/msr_reg_gti.vhd" in Library microblaze_v7_20_d.
Entity <msr_reg_gti> compiled.
Entity <msr_reg_gti> (Architecture <msr_reg>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/exception_registers_gti.vhd" in Library microblaze_v7_20_d.
Entity <exception_registers_gti> compiled.
Entity <exception_registers_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/div_unit_gti.vhd" in Library microblaze_v7_20_d.
Entity <Div_unit_gti> compiled.
Entity <Div_unit_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/fpu.vhd" in Library microblaze_v7_20_d.
Entity <Fpu> compiled.
Entity <Fpu> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/pvr.vhd" in Library microblaze_v7_20_d.
Entity <PVR> compiled.
Entity <PVR> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/pc_module_gti.vhd" in Library microblaze_v7_20_d.
Entity <PC_Module_gti> compiled.
Entity <PC_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/prefetch_buffer_gti.vhd" in Library microblaze_v7_20_d.
Entity <PreFetch_Buffer_gti> compiled.
Entity <PreFetch_Buffer_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/jump_logic_gti.vhd" in Library microblaze_v7_20_d.
Entity <jump_logic> compiled.
Entity <jump_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/cachehit_detect.vhd" in Library microblaze_v7_20_d.
Entity <cachehit_detect> compiled.
Entity <cachehit_detect> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/data_read_steering.vhd" in Library microblaze_v7_20_d.
Entity <Data_Read_Steering> compiled.
Entity <Data_Read_Steering> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4_8.vhd" in Library microblaze_v7_20_d.
Entity <mux4_8> compiled.
Entity <mux4_8> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/register_file.vhd" in Library microblaze_v7_20_d.
Entity <Register_File> compiled.
Entity <Register_File> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/operand_select.vhd" in Library microblaze_v7_20_d.
Entity <Operand_Select> compiled.
Entity <Operand_Select> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/shift_logic.vhd" in Library microblaze_v7_20_d.
Entity <Shift_Logic_Module> compiled.
Entity <Shift_Logic_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/barrel_shifter.vhd" in Library microblaze_v7_20_d.
Entity <barrel_shift> compiled.
Entity <barrel_shift> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/div_unit.vhd" in Library microblaze_v7_20_d.
Entity <Div_unit> compiled.
Entity <Div_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/result_mux.vhd" in Library microblaze_v7_20_d.
Entity <Result_Mux> compiled.
Entity <Result_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/zero_detect.vhd" in Library microblaze_v7_20_d.
Entity <Zero_Detect> compiled.
Entity <Zero_Detect> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/msr_reg.vhd" in Library microblaze_v7_20_d.
Entity <MSR_Reg> compiled.
Entity <MSR_Reg> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/pc_module.vhd" in Library microblaze_v7_20_d.
Entity <PC_Module> compiled.
Entity <PC_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/prefetch_buffer.vhd" in Library microblaze_v7_20_d.
Entity <PreFetch_Buffer> compiled.
Entity <PreFetch_Buffer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/fsl_module.vhd" in Library microblaze_v7_20_d.
Entity <FSL_Module> compiled.
Entity <FSL_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/interrupt_mode_converter.vhd" in Library microblaze_v7_20_d.
Entity <interrupt_mode_converter> compiled.
Entity <interrupt_mode_converter> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/decode.vhd" in Library microblaze_v7_20_d.
Entity <Decode> compiled.
Entity <Decode> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/data_flow.vhd" in Library microblaze_v7_20_d.
Entity <Data_Flow> compiled.
Entity <Data_Flow> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/byte_doublet_handle.vhd" in Library microblaze_v7_20_d.
Entity <Byte_Doublet_Handle> compiled.
Entity <Byte_Doublet_Handle> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/dopb_interface.vhd" in Library microblaze_v7_20_d.
Entity <DOPB_Interface> compiled.
Entity <DOPB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/dplb_interface.vhd" in Library microblaze_v7_20_d.
Entity <DPLB_Interface> compiled.
Entity <DPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/iopb_interface.vhd" in Library microblaze_v7_20_d.
Entity <IOPB_Interface> compiled.
Entity <IOPB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/iplb_interface.vhd" in Library microblaze_v7_20_d.
Entity <IPLB_Interface> compiled.
Entity <IPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/debug.vhd" in Library microblaze_v7_20_d.
Entity <Debug> compiled.
Entity <Debug> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/icache.vhd" in Library microblaze_v7_20_d.
Entity <ICache> compiled.
Entity <ICache> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/dcache_wb.vhd" in Library microblaze_v7_20_d.
Entity <DCache_wb> compiled.
Entity <DCache_wb> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/dcache.vhd" in Library microblaze_v7_20_d.
Entity <DCache> compiled.
Entity <DCache> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/exception_registers.vhd" in Library microblaze_v7_20_d.
Entity <exception_registers> compiled.
Entity <exception_registers> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" in Library microblaze_v7_20_d.
Entity <instr_mux> compiled.
Entity <instr_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/decode_gti.vhd" in Library microblaze_v7_20_d.
Entity <Decode_gti> compiled.
Entity <Decode_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/data_flow_gti.vhd" in Library microblaze_v7_20_d.
Entity <Data_Flow_gti> compiled.
Entity <Data_Flow_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/read_data_mux_gti.vhd" in Library microblaze_v7_20_d.
Entity <read_data_mux> compiled.
Entity <read_data_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/dcache_gti.vhd" in Library microblaze_v7_20_d.
Entity <DCache_gti> compiled.
Entity <DCache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/icache_gti.vhd" in Library microblaze_v7_20_d.
Entity <ICache_gti> compiled.
Entity <ICache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/debug_gti.vhd" in Library microblaze_v7_20_d.
Entity <Debug_gti_fix> compiled.
Entity <Debug_gti_fix> (Architecture <IMP>) compiled.
Entity <Debug_gti> compiled.
Entity <Debug_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mmu.vhd" in Library microblaze_v7_20_d.
Entity <MMU> compiled.
Entity <MMU> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/microblaze.vhd" in Library microblaze_v7_20_d.
Entity <MicroBlaze> compiled.
WARNING:HDLParsers:3293 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/microblaze.vhd" Line 658. Constant 'C_CORE_GENERATION_INFO' C_CORE_GENERATION_INFO is not locally static.
Entity <MicroBlaze> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/aalonso/workspace/microblaze/mb-spartan1800/hdl/microblaze_0_wrapper.vhd" in Library work.
Entity <microblaze_0_wrapper> compiled.
Entity <microblaze_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <microblaze_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <microblaze> in library <microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 64
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FAMILY = "spartan3adsp"
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 64
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_SCO = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 1
	C_USE_EXT_NM_BRK = 1
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 1
	C_USE_MMU = 3
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1

Analyzing hierarchy for entity <interrupt_mode_converter> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false

Analyzing hierarchy for entity <Decode_gti> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ALLOW_DCACHE_WR = true
	C_ALLOW_ICACHE_WR = true
	C_ALLOW_LUT6 = true
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = true
	C_DETECT_DIV_OVERFLOW = true
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = false
	C_DOPB_BUS_EXCEPTION = false
	C_DPLB_BUS_EXCEPTION = false
	C_FPU_EXCEPTION = false
	C_FSL_EXCEPTION = false
	C_FSL_LINKS = 0
	C_ILL_OPCODE_EXCEPTION = false
	C_IOPB_BUS_EXCEPTION = false
	C_IPLB_BUS_EXCEPTION = false
	C_MMU_TLB_READ = true
	C_PVR = 0
	C_TARGET = "spartan3adsp"
	C_UNALIGNED_EXCEPTIONS = false
	C_USE_BARREL = false
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = true
	C_USE_EXT_NM_BRK = true
	C_USE_FPU = 0
	C_USE_ICACHE = false
	C_USE_INTERRUPT = true
	C_USE_LWX_SWX_INSTR = true
	C_USE_MMU = 3
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <Data_Flow_gti> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = 1
	C_DETECT_DIV_OVERFLOW = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00001111"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_TLB_READ = true
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3adsp"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXCEPTIONS = true
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 3
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <carry_or> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <read_data_mux> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_USE_DCACHE = false
	C_USE_D_Ext = true
	C_USE_D_LMB = true

Analyzing hierarchy for entity <DPLB_Interface> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 64
	C_OUTPUT_DFFS = false

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <instr_mux> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = true
	C_TARGET = "spartan3adsp"
	C_USE_ICACHE = false
	C_USE_I_EXT = true
	C_USE_I_LMB = true

Analyzing hierarchy for entity <IPLB_Interface> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_IPLB_DWIDTH = 64

Analyzing hierarchy for entity <Debug_gti> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_MB_VERSION = "00001111"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_TARGET = "spartan3adsp"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_MMU = 3
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1

Analyzing hierarchy for entity <MMU> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_DCACHE_USE_WRITEBACK = 0
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_READ = true
	C_MMU_TLB_WRITE = true
	C_MMU_ZONES = 16
	C_TARGET = "spartan3adsp"
	C_USE_MMU = 3

Analyzing hierarchy for entity <PC_Module_gti> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <PreFetch_Buffer_gti> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_IEXT_BUS_EXCEPTION = false
	C_TARGET = "spartan3adsp"
	C_USE_MMU = 3

Analyzing hierarchy for entity <Jump_Logic> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <Register_File_gti> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <Operand_Select_gti> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <ALU> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <Shift_Logic_Module_gti> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "spartan3adsp"
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <MUL_Unit> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false

Analyzing hierarchy for entity <Barrel_Shifter_gti> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "spartan3adsp"
	C_USE_BARREL = false

Analyzing hierarchy for entity <WB_Mux> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_FSL_EXCEPTION = false
	C_MMU_TLB_READ = true
	C_PVR = 0
	C_TARGET = "spartan3adsp"
	C_USE_EXCEPTIONS = true
	C_USE_FPU = false
	C_USE_HW_MUL = true
	C_USE_MMU = 3

Analyzing hierarchy for entity <Zero_Detect_gti> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <Byte_Doublet_Handle_gti> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <Data_Flow_Logic> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_MAX_FSL_LINKS = 16

Analyzing hierarchy for entity <msr_reg_gti> in library <Microblaze_v7_20_d> (architecture <msr_reg>) with generics.
	C_FSL_LINKS = 0
	C_PVR = 0
	C_RESET_MSR = "000000000000000"
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_D_OPB = false
	C_USE_EXCEPTIONS = true
	C_USE_ICACHE = false
	C_USE_MMU = 3

Analyzing hierarchy for entity <exception_registers_gti> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_DETECT_DIV_OVERFLOW = true
	C_DIV_ZERO_EXCEPTION = false
	C_FSL_EXCEPTION = false
	C_MAX_FSL_LINKS = 16
	C_SAVE_PC_IN_EAR = true
	C_TARGET = "spartan3adsp"
	C_USE_MMU = 3

Analyzing hierarchy for entity <FPU> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_FPU_EXCEPTION = 0
	C_TARGET = "spartan3adsp"
	C_USE_FPU = 0

Analyzing hierarchy for entity <PVR> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = false
	C_CACHE_BYTE_SIZE = 8192
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MB_VERSION = "00001111"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3adsp"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 3
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true

Analyzing hierarchy for entity <address_hit> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_FIRST = true
	C_TARGET = "spartan3adsp"
	No_Bits = 32

Analyzing hierarchy for entity <Debug_gti_fix> in library <Microblaze_v7_20_d> (architecture <IMP>).

Analyzing hierarchy for entity <MMU_UTLB> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_MMU_TLB_WRITE = true
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <MMU_TLB> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ADDR_WIDTH = 1
	C_MMU_ZONES = 16
	C_STORE_EX = true
	C_STORE_G = false
	C_STORE_TID = false
	C_STORE_W = false
	C_STORE_WR = true
	C_TARGET = "spartan3adsp"
	C_TLBHI_WIDTH = 34

Analyzing hierarchy for entity <MMU_TLB> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ADDR_WIDTH = 2
	C_MMU_ZONES = 16
	C_STORE_EX = false
	C_STORE_G = false
	C_STORE_TID = false
	C_STORE_W = false
	C_STORE_WR = true
	C_TARGET = "spartan3adsp"
	C_TLBHI_WIDTH = 34

Analyzing hierarchy for entity <mux4> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	D_Size = 32

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <carry_equal> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	Size = 8

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 0
	C_OPMODE = "0000101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "spartan3adsp"
	C_USE_PATTERN = "NO_PATDET"

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "1010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "spartan3adsp"
	C_USE_PATTERN = "NO_PATDET"

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_AB_REG = 1
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "0010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 0
	C_P_WIDTH = 48
	C_TARGET = "spartan3adsp"
	C_USE_PATTERN = "NO_PATDET"

Analyzing hierarchy for entity <WB_Mux_Bit> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_DATA_WIDTH = 7
	C_LUT_SIZE = 4
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <WB_Mux_Bit> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_DATA_WIDTH = 6
	C_LUT_SIZE = 4
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <MMU_UTLB_RAM> in library <Microblaze_v7_20_d> (architecture <IMP>).

Analyzing hierarchy for entity <carry_compare> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	Size = 8

Analyzing hierarchy for entity <carry_compare_mask> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	Size = 4

Analyzing hierarchy for entity <carry_compare_mask> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	Size = 2

Analyzing hierarchy for entity <carry_compare_mask> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	Size = 8

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <carry_compare> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	Size = 5

Analyzing hierarchy for entity <carry_compare_mask> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	Size = 10

Analyzing hierarchy for entity <carry_compare> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	Size = 3

Analyzing hierarchy for entity <carry_compare_mask> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	Size = 14

Analyzing hierarchy for entity <carry_compare> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"
	Size = 9

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v7_20_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3adsp"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <microblaze_0_wrapper> in library <work> (Architecture <STRUCTURE>).
Entity <microblaze_0_wrapper> analyzed. Unit <microblaze_0_wrapper> generated.

Analyzing generic Entity <microblaze> in library <microblaze_v7_20_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 64
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FAMILY = "spartan3adsp"
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 64
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_SCO = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 1
	C_USE_EXT_NM_BRK = 1
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 1
	C_USE_MMU = 3
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
Entity <microblaze> analyzed. Unit <microblaze> generated.

Analyzing generic Entity <interrupt_mode_converter> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false
Entity <interrupt_mode_converter> analyzed. Unit <interrupt_mode_converter> generated.

Analyzing generic Entity <Decode_gti> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_ALLOW_DCACHE_WR = true
	C_ALLOW_ICACHE_WR = true
	C_ALLOW_LUT6 = true
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = true
	C_DETECT_DIV_OVERFLOW = true
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = false
	C_DOPB_BUS_EXCEPTION = false
	C_DPLB_BUS_EXCEPTION = false
	C_FPU_EXCEPTION = false
	C_FSL_EXCEPTION = false
	C_FSL_LINKS = 0
	C_ILL_OPCODE_EXCEPTION = false
	C_IOPB_BUS_EXCEPTION = false
	C_IPLB_BUS_EXCEPTION = false
	C_MMU_TLB_READ = true
	C_PVR = 0
	C_TARGET = "spartan3adsp"
	C_UNALIGNED_EXCEPTIONS = false
	C_USE_BARREL = false
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = true
	C_USE_EXT_NM_BRK = true
	C_USE_FPU = 0
	C_USE_ICACHE = false
	C_USE_INTERRUPT = true
	C_USE_LWX_SWX_INSTR = true
	C_USE_MMU = 3
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"
    Set user-defined property "KEEP =  true" for signal <ex_valid_jump>.
INFO:Xst:2679 - Register <ex_Sel_SPR_FSR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_PVR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_PVR_Select> in unit <Decode_gti> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FSL_Will_Break> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FSL_Will_Break_No_Dbg> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FSL_Will_Dbg_Break> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_enable_sext_shift_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_start_fpu_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EX_Not_FPU_Instr> in unit <Decode_gti> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_is_fpu_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_is_bs_instr_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_is_fsl_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_start_div_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EX_Div_Unsigned> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Write_ICache> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Write_DCache_decode> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_fpu_div_op> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_fpu_cmp_op> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_is_bs_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_is_fpu_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_is_fpu_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_FSR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Div_Overflow> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_is_fsl_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Write_ICache> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Write_DCache> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_FSR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_PVR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MEM_PVR_Select> in unit <Decode_gti> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_Write_ICache_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_Write_DCache_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_PVR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Decode_gti> analyzed. Unit <Decode_gti> generated.

Analyzing generic Entity <PC_Module_gti> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	C_U_SET = "microblaze_0"
WARNING:Xst:1610 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/pc_module_gti.vhd" line 272: Width mismatch. <if_pc> has a width of 32 bits but assigned expression is 33-bit wide.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[0].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[1].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[2].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[3].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[4].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[5].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[6].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[7].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[8].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[9].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[10].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[11].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[12].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[13].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[14].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[15].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[16].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[17].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[18].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[19].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[20].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[21].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[22].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[23].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[24].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[25].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[26].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[27].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[28].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[29].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[30].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[31].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[0].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[1].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[2].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[3].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[4].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[5].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[6].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[7].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[8].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[9].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[10].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[11].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[12].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[13].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[14].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[15].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[16].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[17].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[18].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[19].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[20].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[21].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[22].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[23].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[24].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[25].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[26].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[27].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[28].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[29].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[30].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[31].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[0].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[1].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[2].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[3].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[4].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[5].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[6].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[7].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[8].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[9].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[10].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[11].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[12].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[13].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[14].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[15].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[16].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[17].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[18].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[19].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[20].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[21].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[22].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[23].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[24].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[25].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[26].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[27].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[28].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[29].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[30].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[31].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[0].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[1].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[2].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[3].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[4].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[5].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[6].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[7].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[8].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[9].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[10].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[11].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[12].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[13].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[14].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[15].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[16].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[17].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[18].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[19].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[20].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[21].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[22].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[23].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[24].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[25].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[26].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[27].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[28].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[29].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[30].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[31].PC_Buffer_FDRE> in unit <PC_Module_gti>.
Entity <PC_Module_gti> analyzed. Unit <PC_Module_gti> generated.

Analyzing generic Entity <mux4> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	D_Size = 32
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd" line 140: Instantiating black box module <MUXF5>.
Entity <mux4> analyzed. Unit <mux4> generated.

Analyzing generic Entity <PreFetch_Buffer_gti> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_IEXT_BUS_EXCEPTION = false
	C_TARGET = "spartan3adsp"
	C_USE_MMU = 3
    Set user-defined property "KEEP =  true" for signal <of_ibuf_sel>.
    Set user-defined property "KEEP =  true" for signal <of_buffer_sel_i>.
    Set user-defined property "INIT =  AACA" for instance <Using_FPGA.of_ibuf_sel_norun_lut_0> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  AACA" for instance <Using_FPGA.of_ibuf_sel_norun_lut_1> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  F066" for instance <Using_FPGA.of_ibuf_sel_piperun_lut_0> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  F066" for instance <Using_FPGA.of_ibuf_sel_piperun_lut_1> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  AACA" for instance <Using_FPGA.of_buffer_sel_norun_lut_0> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  AACA" for instance <Using_FPGA.of_buffer_sel_norun_lut_1> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  F066" for instance <Using_FPGA.of_buffer_sel_piperun_lut_0> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  F066" for instance <Using_FPGA.of_buffer_sel_piperun_lut_1> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.of_ibuf_sel_i_FDR_0> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.of_ibuf_sel_i_FDR_1> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.of_buffer_sel_i_FDR_0> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.of_buffer_sel_i_FDR_1> in unit <PreFetch_Buffer_gti>.
Entity <PreFetch_Buffer_gti> analyzed. Unit <PreFetch_Buffer_gti> generated.

Analyzing generic Entity <Jump_Logic> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
Entity <Jump_Logic> analyzed. Unit <Jump_Logic> generated.

Analyzing generic Entity <Data_Flow_gti> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = 1
	C_DETECT_DIV_OVERFLOW = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00001111"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_TLB_READ = true
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3adsp"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXCEPTIONS = true
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 3
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"
    Set property "max_fanout = 1000000" for signal <ex_op1_i>.
    Set property "max_fanout = 1000000" for signal <ex_op2>.
    Set property "max_fanout = 1000000" for signal <ex_op3>.
    Set property "ram_style = distributed" for unit <Register_File_gti>.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/data_flow_gti.vhd" line 1809: Unconnected output port 'MEM_FPU_Done' of component 'FPU'.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/data_flow_gti.vhd" line 1809: Unconnected output port 'WB_FPU_Excep' of component 'FPU'.
Entity <Data_Flow_gti> analyzed. Unit <Data_Flow_gti> generated.

Analyzing generic Entity <Register_File_gti> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	C_U_SET = "microblaze_0"
Entity <Register_File_gti> analyzed. Unit <Register_File_gti> generated.

Analyzing generic Entity <Operand_Select_gti> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "spartan3adsp"
Entity <Operand_Select_gti> analyzed. Unit <Operand_Select_gti> generated.

Analyzing generic Entity <ALU> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_TARGET = "spartan3adsp"
    Set user-defined property "INIT =  F0" for instance <FPGA_Target.Use_Carry_Decoding.FPGA_LUT4_Target.alu_carry_select_LUT> in unit <ALU>.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <ALU_Bit.1> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "spartan3adsp"
    Set user-defined property "INIT =  A678" for instance <Using_FPGA_LUT4.Not_Last_Bit.I_ALU_LUT> in unit <ALU_Bit.1>.
Entity <ALU_Bit.1> analyzed. Unit <ALU_Bit.1> generated.

Analyzing generic Entity <ALU_Bit.2> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "spartan3adsp"
    Set user-defined property "INIT =  A678" for instance <Using_FPGA_LUT4.Last_Bit.I_ALU_LUT_1> in unit <ALU_Bit.2>.
    Set user-defined property "INIT =  FA0A" for instance <Using_FPGA_LUT4.Last_Bit.I_ALU_LUT_2> in unit <ALU_Bit.2>.
Entity <ALU_Bit.2> analyzed. Unit <ALU_Bit.2> generated.

Analyzing generic Entity <Shift_Logic_Module_gti> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "spartan3adsp"
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"
    Set user-defined property "KEEP =  true" for signal <sign_0_15>.
    Set user-defined property "KEEP =  true" for signal <sign_16_23>.
    Set user-defined property "KEEP =  true" for signal <mask_0_15>.
    Set user-defined property "KEEP =  true" for signal <mask_16_23>.
    Set user-defined property "INIT =  0002" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_00_lut_0> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  00FC" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_00_lut_1> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  FF0C" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_00_lut_2> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  8000" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_10_lut> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  7FFF" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_11_lut> in unit <Shift_Logic_Module_gti>.
Entity <Shift_Logic_Module_gti> analyzed. Unit <Shift_Logic_Module_gti> generated.

Analyzing generic Entity <carry_equal> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	Size = 8
Entity <carry_equal> analyzed. Unit <carry_equal> generated.

Analyzing generic Entity <MUL_Unit> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mul_unit.vhd" line 648: Unconnected output port 'DETECT' of component 'dsp_module'.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mul_unit.vhd" line 682: Unconnected output port 'DETECT' of component 'dsp_module'.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mul_unit.vhd" line 712: Unconnected output port 'PCOUT' of component 'dsp_module'.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mul_unit.vhd" line 712: Unconnected output port 'DETECT' of component 'dsp_module'.
Entity <MUL_Unit> analyzed. Unit <MUL_Unit> generated.

Analyzing generic Entity <dsp_module.1> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 0
	C_OPMODE = "0000101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "spartan3adsp"
	C_USE_PATTERN = "NO_PATDET"
    Set user-defined property "A0REG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.1>.
    Set user-defined property "A1REG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.1>.
    Set user-defined property "B0REG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.1>.
    Set user-defined property "B1REG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.1>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.1>.
    Set user-defined property "CARRYINSEL =  OPMODE5" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.1>.
    Set user-defined property "CREG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.1>.
    Set user-defined property "DREG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.1>.
    Set user-defined property "MREG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.1>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.1>.
    Set user-defined property "PREG =  1" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.1>.
    Set user-defined property "RSTTYPE =  SYNC" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.1>.
Entity <dsp_module.1> analyzed. Unit <dsp_module.1> generated.

Analyzing generic Entity <dsp_module.2> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "1010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "spartan3adsp"
	C_USE_PATTERN = "NO_PATDET"
    Set user-defined property "A0REG =  0" for instance <Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1> in unit <dsp_module.2>.
    Set user-defined property "A1REG =  0" for instance <Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1> in unit <dsp_module.2>.
    Set user-defined property "B0REG =  0" for instance <Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1> in unit <dsp_module.2>.
    Set user-defined property "B1REG =  0" for instance <Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1> in unit <dsp_module.2>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1> in unit <dsp_module.2>.
    Set user-defined property "CARRYINSEL =  OPMODE5" for instance <Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1> in unit <dsp_module.2>.
    Set user-defined property "CREG =  0" for instance <Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1> in unit <dsp_module.2>.
    Set user-defined property "DREG =  0" for instance <Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1> in unit <dsp_module.2>.
    Set user-defined property "MREG =  1" for instance <Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1> in unit <dsp_module.2>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1> in unit <dsp_module.2>.
    Set user-defined property "PREG =  1" for instance <Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1> in unit <dsp_module.2>.
    Set user-defined property "RSTTYPE =  SYNC" for instance <Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1> in unit <dsp_module.2>.
Entity <dsp_module.2> analyzed. Unit <dsp_module.2> generated.

Analyzing generic Entity <dsp_module.3> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_AB_REG = 1
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "0010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 0
	C_P_WIDTH = 48
	C_TARGET = "spartan3adsp"
	C_USE_PATTERN = "NO_PATDET"
    Set user-defined property "A0REG =  1" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.3>.
    Set user-defined property "A1REG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.3>.
    Set user-defined property "B0REG =  1" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.3>.
    Set user-defined property "B1REG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.3>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.3>.
    Set user-defined property "CARRYINSEL =  OPMODE5" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.3>.
    Set user-defined property "CREG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.3>.
    Set user-defined property "DREG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.3>.
    Set user-defined property "MREG =  1" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.3>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.3>.
    Set user-defined property "PREG =  0" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.3>.
    Set user-defined property "RSTTYPE =  SYNC" for instance <Using_DSP48A.Normal_in_fabric.DSP48A_I1> in unit <dsp_module.3>.
Entity <dsp_module.3> analyzed. Unit <dsp_module.3> generated.

Analyzing generic Entity <Barrel_Shifter_gti> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "spartan3adsp"
	C_USE_BARREL = false
Entity <Barrel_Shifter_gti> analyzed. Unit <Barrel_Shifter_gti> generated.

Analyzing generic Entity <WB_Mux> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_FSL_EXCEPTION = false
	C_MMU_TLB_READ = true
	C_PVR = 0
	C_TARGET = "spartan3adsp"
	C_USE_EXCEPTIONS = true
	C_USE_FPU = false
	C_USE_HW_MUL = true
	C_USE_MMU = 3
Entity <WB_Mux> analyzed. Unit <WB_Mux> generated.

Analyzing generic Entity <WB_Mux_Bit.1> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_DATA_WIDTH = 7
	C_LUT_SIZE = 4
	C_TARGET = "spartan3adsp"
    Set property "BELTYPE = LUT" for signal <wb_fwd_i>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/wb_mux_bit_gti.vhd" line 322: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/wb_mux_bit_gti.vhd" line 330: Instantiating black box module <MUXF6>.
Entity <WB_Mux_Bit.1> analyzed. Unit <WB_Mux_Bit.1> generated.

Analyzing generic Entity <WB_Mux_Bit.2> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_DATA_WIDTH = 6
	C_LUT_SIZE = 4
	C_TARGET = "spartan3adsp"
    Set property "BELTYPE = LUT" for signal <wb_fwd_i>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/wb_mux_bit_gti.vhd" line 322: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/wb_mux_bit_gti.vhd" line 330: Instantiating black box module <MUXF6>.
Entity <WB_Mux_Bit.2> analyzed. Unit <WB_Mux_Bit.2> generated.

Analyzing generic Entity <Zero_Detect_gti> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
Entity <Zero_Detect_gti> analyzed. Unit <Zero_Detect_gti> generated.

Analyzing generic Entity <Byte_Doublet_Handle_gti> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	C_U_SET = "microblaze_0"
Entity <Byte_Doublet_Handle_gti> analyzed. Unit <Byte_Doublet_Handle_gti> generated.

Analyzing generic Entity <Data_Flow_Logic> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_MAX_FSL_LINKS = 16
Entity <Data_Flow_Logic> analyzed. Unit <Data_Flow_Logic> generated.

Analyzing generic Entity <msr_reg_gti> in library <Microblaze_v7_20_d> (Architecture <msr_reg>).
	C_FSL_LINKS = 0
	C_PVR = 0
	C_RESET_MSR = "000000000000000"
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_D_OPB = false
	C_USE_EXCEPTIONS = true
	C_USE_ICACHE = false
	C_USE_MMU = 3
Entity <msr_reg_gti> analyzed. Unit <msr_reg_gti> generated.

Analyzing generic Entity <exception_registers_gti> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_DETECT_DIV_OVERFLOW = true
	C_DIV_ZERO_EXCEPTION = false
	C_FSL_EXCEPTION = false
	C_MAX_FSL_LINKS = 16
	C_SAVE_PC_IN_EAR = true
	C_TARGET = "spartan3adsp"
	C_USE_MMU = 3
    Set user-defined property "INIT =  00" for instance <FPGA_Target.exception_carry_select_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[31].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[30].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[29].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[28].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[27].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[26].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[25].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[24].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[23].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[22].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[21].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[20].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[19].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[18].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[17].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[16].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[15].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[14].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[13].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[12].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[11].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[10].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[9].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[8].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[7].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[6].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[5].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[4].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[3].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[2].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[1].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[0].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
Entity <exception_registers_gti> analyzed. Unit <exception_registers_gti> generated.

Analyzing generic Entity <FPU> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_FPU_EXCEPTION = 0
	C_TARGET = "spartan3adsp"
	C_USE_FPU = 0
Entity <FPU> analyzed. Unit <FPU> generated.

Analyzing generic Entity <PVR> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = false
	C_CACHE_BYTE_SIZE = 8192
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MB_VERSION = "00001111"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3adsp"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 3
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
Entity <PVR> analyzed. Unit <PVR> generated.

Analyzing generic Entity <carry_or> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
Entity <carry_or> analyzed. Unit <carry_or> generated.

Analyzing generic Entity <read_data_mux> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_USE_DCACHE = false
	C_USE_D_Ext = true
	C_USE_D_LMB = true
Entity <read_data_mux> analyzed. Unit <read_data_mux> generated.

Analyzing generic Entity <DPLB_Interface> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 64
	C_OUTPUT_DFFS = false
Entity <DPLB_Interface> analyzed. Unit <DPLB_Interface> generated.

Analyzing generic Entity <carry_and> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
Entity <carry_and> analyzed. Unit <carry_and> generated.

Analyzing generic Entity <instr_mux> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = true
	C_TARGET = "spartan3adsp"
	C_USE_ICACHE = false
	C_USE_I_EXT = true
	C_USE_I_LMB = true
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd" line 207: Instantiating black box module <MUXF5>.
Entity <instr_mux> analyzed. Unit <instr_mux> generated.

Analyzing generic Entity <IPLB_Interface> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_IPLB_DWIDTH = 64
Entity <IPLB_Interface> analyzed. Unit <IPLB_Interface> generated.

Analyzing generic Entity <Debug_gti> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_MB_VERSION = "00001111"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_TARGET = "spartan3adsp"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_MMU = 3
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
    Set user-defined property "INIT =  001D" for instance <Use_SRL16.SRL16E_1> in unit <Debug_gti>.
    Set user-defined property "INIT =  029E" for instance <Use_SRL16.SRL16E_2> in unit <Debug_gti>.
    Set user-defined property "INIT =  FFFF" for instance <Use_SRL16.The_Cache_Addresses[1].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  3FFF" for instance <Use_SRL16.The_Cache_Addresses[2].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[4].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  FFFF" for instance <Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  3FFF" for instance <Use_SRL16.The_Cache_Addresses[6].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[8].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  0B00" for instance <Use_SRL16.SRL16E_3> in unit <Debug_gti>.
    Set user-defined property "INIT =  0F00" for instance <Use_SRL16.SRL16E_4> in unit <Debug_gti>.
WARNING:Xst:790 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/debug_gti.vhd" line 1054: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <status_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/debug_gti.vhd" line 1378: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data_read_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:821 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/debug_gti.vhd" line 1681: Loop body will iterate zero times
INFO:Xst:2679 - Register <watchpoint_brk_hold> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit_hold_i> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<1>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<2>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<3>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<4>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<5>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<6>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<7>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<8>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<9>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<10>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<11>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<12>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<13>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<14>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<15>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Debug_gti> analyzed. Unit <Debug_gti> generated.

Analyzing generic Entity <address_hit> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_FIRST = true
	C_TARGET = "spartan3adsp"
	No_Bits = 32
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[7].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[6].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[5].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[4].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[3].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[2].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[1].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[0].SRLC16E_I> in unit <address_hit>.
Entity <address_hit> analyzed. Unit <address_hit> generated.

Analyzing Entity <Debug_gti_fix> in library <Microblaze_v7_20_d> (Architecture <IMP>).
    Set user-defined property "KEEP =  SOFT" for signal <f7_0_in1>.
    Set user-defined property "KEEP =  SOFT" for signal <f7_0_in10>.
Entity <Debug_gti_fix> analyzed. Unit <Debug_gti_fix> generated.

Analyzing generic Entity <MMU> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_DCACHE_USE_WRITEBACK = 0
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_READ = true
	C_MMU_TLB_WRITE = true
	C_MMU_ZONES = 16
	C_TARGET = "spartan3adsp"
	C_USE_MMU = 3
WARNING:Xst:1610 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mmu.vhd" line 655: Width mismatch. <mem_zpr> has a width of 32 bits but assigned expression is 36-bit wide.
Entity <MMU> analyzed. Unit <MMU> generated.

Analyzing generic Entity <MMU_UTLB> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_MMU_TLB_WRITE = true
	C_TARGET = "spartan3adsp"
Entity <MMU_UTLB> analyzed. Unit <MMU_UTLB> generated.

Analyzing Entity <MMU_UTLB_RAM> in library <Microblaze_v7_20_d> (Architecture <IMP>).
Entity <MMU_UTLB_RAM> analyzed. Unit <MMU_UTLB_RAM> generated.

Analyzing generic Entity <carry_compare.1> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	Size = 8
Entity <carry_compare.1> analyzed. Unit <carry_compare.1> generated.

Analyzing generic Entity <carry_compare_mask.1> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	Size = 4
Entity <carry_compare_mask.1> analyzed. Unit <carry_compare_mask.1> generated.

Analyzing generic Entity <carry_compare_mask.2> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	Size = 2
Entity <carry_compare_mask.2> analyzed. Unit <carry_compare_mask.2> generated.

Analyzing generic Entity <carry_compare_mask.3> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	Size = 8
Entity <carry_compare_mask.3> analyzed. Unit <carry_compare_mask.3> generated.

Analyzing generic Entity <carry_compare.2> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	Size = 5
Entity <carry_compare.2> analyzed. Unit <carry_compare.2> generated.

Analyzing generic Entity <carry_compare_mask.4> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	Size = 10
Entity <carry_compare_mask.4> analyzed. Unit <carry_compare_mask.4> generated.

Analyzing generic Entity <carry_compare.3> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	Size = 3
Entity <carry_compare.3> analyzed. Unit <carry_compare.3> generated.

Analyzing generic Entity <MMU_TLB.1> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_ADDR_WIDTH = 1
	C_MMU_ZONES = 16
	C_STORE_EX = true
	C_STORE_G = false
	C_STORE_TID = false
	C_STORE_W = false
	C_STORE_WR = true
	C_TARGET = "spartan3adsp"
	C_TLBHI_WIDTH = 34
INFO:Xst:1433 - Contents of array <TLBHI> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <MMU_TLB.1> analyzed. Unit <MMU_TLB.1> generated.

Analyzing generic Entity <carry_compare_mask.5> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	Size = 14
Entity <carry_compare_mask.5> analyzed. Unit <carry_compare_mask.5> generated.

Analyzing generic Entity <carry_compare.4> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_TARGET = "spartan3adsp"
	Size = 9
Entity <carry_compare.4> analyzed. Unit <carry_compare.4> generated.

Analyzing generic Entity <MMU_TLB.2> in library <Microblaze_v7_20_d> (Architecture <IMP>).
	C_ADDR_WIDTH = 2
	C_MMU_ZONES = 16
	C_STORE_EX = false
	C_STORE_G = false
	C_STORE_TID = false
	C_STORE_W = false
	C_STORE_WR = true
	C_TARGET = "spartan3adsp"
	C_TLBHI_WIDTH = 34
INFO:Xst:1433 - Contents of array <TLBHI> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
    Set property "ram_style = distributed" for signal <TLBLO>.
INFO:Xst:1433 - Contents of array <TLBLO> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <MMU_TLB.2> analyzed. Unit <MMU_TLB.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <status_reg<21>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <interrupt_mode_converter>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/interrupt_mode_converter.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_taken> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <interrupt_mode_converter> synthesized.


Synthesizing Unit <read_data_mux>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/read_data_mux_gti.vhd".
WARNING:Xst:647 - Input <WB_DLMB_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_DCache_valid_read_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <read_data_mux> synthesized.


Synthesizing Unit <DPLB_Interface>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/dplb_interface.vhd".
WARNING:Xst:647 - Input <DPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Enable_BusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <active_access_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MEM_DPLB_Exception>.
    Found 1-bit register for signal <DPLB_M_request>.
    Found 1-bit register for signal <WB_DPLB_Data_Strobe>.
    Found 32-bit register for signal <WB_DPLB_Read_Data>.
    Found 1-bit register for signal <active_access>.
    Found 1-bit register for signal <active_access_d1>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <DPLB_Interface> synthesized.


Synthesizing Unit <IPLB_Interface>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/iplb_interface.vhd".
WARNING:Xst:647 - Input <IPLB_MRdDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IPLB_Exception>.
    Found 1-bit register for signal <IPLB_M_request>.
    Found 32-bit register for signal <IPLB_Data>.
    Found 1-bit register for signal <ib_addr_strobe_d1>.
    Found 32-bit register for signal <instr_addr>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred  68 D-type flip-flop(s).
Unit <IPLB_Interface> synthesized.


Synthesizing Unit <Register_File_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/register_file_gti.vhd".
WARNING:Xst:646 - Signal <WB_GPR_Wr_std> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32x32-bit dual-port RAM <Mram_Reg_File> for signal <Reg_File>.
    Found 32x32-bit dual-port RAM <Mram_Reg_File_ren> for signal <Reg_File>.
    Found 32x32-bit dual-port RAM <Mram_Reg_File_ren_1> for signal <Reg_File>.
    Summary:
	inferred   3 RAM(s).
Unit <Register_File_gti> synthesized.


Synthesizing Unit <Operand_Select_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/operand_select_gti.vhd".
WARNING:Xst:647 - Input <OF_Op1_Sel_SPR_MSR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <EX_Op1>.
    Found 32-bit register for signal <EX_Op2>.
    Found 32-bit register for signal <EX_Op3>.
    Found 32-bit register for signal <EX_Branch_CMP_Op1>.
    Found 16-bit register for signal <imm_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <of_branch_cmp>.
    Found 32-bit 4-to-1 multiplexer for signal <of_op2>.
    Found 32-bit 4-to-1 multiplexer for signal <of_op3>.
    Summary:
	inferred 144 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <Operand_Select_gti> synthesized.


Synthesizing Unit <Barrel_Shifter_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/barrel_shifter_gti.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Left_Shift<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_BS_Num_Bits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Arith_Shift<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Is_BS_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Barrel_Shifter_gti> synthesized.


Synthesizing Unit <Byte_Doublet_Handle_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/byte_doublet_handle_gti.vhd".
WARNING:Xst:1780 - Signal <wb_word_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_word_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <MEM_DataBus_Write_Data>.
    Found 4-bit register for signal <MEM_DataBus_Byte_Enable>.
    Found 1-bit xor3 for signal <ex_unaligned_Addr_2LSb<0>>.
    Found 1-bit xor2 for signal <ex_unaligned_Addr_2LSb<1>>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <Byte_Doublet_Handle_gti> synthesized.


Synthesizing Unit <Data_Flow_Logic>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/data_flow_logic_gti.vhd".
    Found 4-bit register for signal <WB_FSL_No>.
    Found 1-bit register for signal <MEM_Not_Mul_Op<0>>.
    Found 32-bit register for signal <MEM_EX_Result>.
    Found 32-bit register for signal <WB_MEM_Result>.
    Found 1-bit register for signal <MEM_Not_FPU_Op<0>>.
    Found 2-bit register for signal <WB_UnAlign_2LSb>.
    Found 4-bit register for signal <mem_FSL_No>.
    Found 2-bit register for signal <mem_unalign_2lsb>.
    Summary:
	inferred  78 D-type flip-flop(s).
Unit <Data_Flow_Logic> synthesized.


Synthesizing Unit <msr_reg_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/msr_reg_gti.vhd".
WARNING:Xst:647 - Input <EX_Restore_WB_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR_Load_DZ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR_Clear_EE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_MSR_i<21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_MSR_i<24:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_MSR_i<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_MSR_i<17:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_MSR_i<24:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_MSR_i<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit register for signal <ex_MSR_i>.
    Found 15-bit register for signal <mem_MSR_i>.
    Found 2-bit register for signal <of_MSR_i<22:23>>.
    Found 3-bit register for signal <of_MSR_i<28:30>>.
    Found 1-bit register for signal <wb_first_cycle<0>>.
    Found 15-bit register for signal <wb_MSR_i>.
    Summary:
	inferred  51 D-type flip-flop(s).
Unit <msr_reg_gti> synthesized.


Synthesizing Unit <FPU>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/fpu.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FPU_Cond> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_FPU_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Start_FPU<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Not_FPU_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Valid_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FPU_Op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_FSR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <FPU> synthesized.


Synthesizing Unit <PVR>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/pvr.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PVR_Select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PVR> synthesized.


Synthesizing Unit <MMU_UTLB_RAM>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mmu_utlb_ram.vhd".
    Found 512x36-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 36-bit register for signal <doa>.
    Found 36-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred  72 D-type flip-flop(s).
Unit <MMU_UTLB_RAM> synthesized.


Synthesizing Unit <carry_or>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_or.vhd".
Unit <carry_or> synthesized.


Synthesizing Unit <carry_and>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_and.vhd".
Unit <carry_and> synthesized.


Synthesizing Unit <instr_mux>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/instr_mux.vhd".
WARNING:Xst:647 - Input <ICache_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IEXT_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <instr_mux> synthesized.


Synthesizing Unit <PreFetch_Buffer_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/prefetch_buffer_gti.vhd".
WARNING:Xst:647 - Input <IB_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Fetch_In_Progress<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ib_ibuf_length_2and3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <pre_buffer_addr>.
    Found 4x1-bit ROM for signal <new_ib_ibuf_length_1_carry>.
    Found 1-bit register for signal <ex_branch_with_delayslot_i<0>>.
    Found 4-bit register for signal <ex_ibuf_en>.
    Found 2-bit register for signal <ex_ibuf_sel>.
    Found 4-bit register for signal <ib_ibuf_en>.
    Found 3-bit register for signal <ib_ibuf_length>.
    Found 184-bit register for signal <ibuffer>.
    Found 1-bit register for signal <jump_already_taken<0>>.
    Found 1-bit register for signal <jump_load_hold<0>>.
    Found 1-bit 4-to-1 multiplexer for signal <new_ib_ibuf_length<2>>.
    Found 1-bit xor3 for signal <new_ib_ibuf_length<3>>.
    Found 46-bit register for signal <of_instr_i>.
    Found 1-bit register for signal <of_Valid_I>.
    Found 5-bit register for signal <sel_input>.
    Found 2-bit adder for signal <sel_tmp$mux0000> created at line 832.
    Summary:
	inferred   1 ROM(s).
	inferred 252 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   1 Xor(s).
Unit <PreFetch_Buffer_gti> synthesized.


Synthesizing Unit <Jump_Logic>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/jump_logic_gti.vhd".
WARNING:Xst:647 - Input <OF_instr<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_instr<11:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Opcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_which_branch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ex_jump_q<0>>.
    Found 1-bit register for signal <ex_missed_fetch_on_branch_ended_hold<0>>.
    Found 1-bit register for signal <ex_op1_cmp_eq<0>>.
    Found 1-bit register for signal <ex_op1_cmp_eq_n<0>>.
    Found 1-bit register for signal <force1>.
    Found 1-bit register for signal <force2>.
    Found 1-bit register for signal <force_Val1>.
    Found 1-bit register for signal <force_Val2_N>.
    Found 1-bit register for signal <use_Reg_Neg_DI>.
    Found 1-bit register for signal <use_Reg_Neg_S>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <Jump_Logic> synthesized.


Synthesizing Unit <mux4>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mux4.vhd".
Unit <mux4> synthesized.


Synthesizing Unit <Zero_Detect_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/zero_detect_gti.vhd".
Unit <Zero_Detect_gti> synthesized.


Synthesizing Unit <exception_registers_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/exception_registers_gti.vhd".
WARNING:Xst:647 - Input <WB_Div_Overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FSL_No> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <WB_EDR>.
    Found 32-bit register for signal <WB_BTR>.
    Found 13-bit register for signal <WB_ESR>.
    Found 32-bit register for signal <WB_EAR>.
    Found 32-bit register for signal <mem_BTR>.
    Found 32-bit register for signal <mem_EAR>.
    Found 32-bit register for signal <wb_EAR_i>.
    Found 32-bit register for signal <wb_EAR_ii>.
    Found 32-bit register for signal <wb_EDR_i>.
    Found 13-bit register for signal <WB_ESR_i>.
    Summary:
	inferred 282 D-type flip-flop(s).
Unit <exception_registers_gti> synthesized.


Synthesizing Unit <ALU_Bit_1>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <EX_CMP_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_ALU_Sel_Logic> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Enable_ALU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Unsigned_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ALU_Bit_1> synthesized.


Synthesizing Unit <ALU_Bit_2>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <EX_ALU_Sel_Logic> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Enable_ALU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <maintain_sign_n$xor0000> created at line 231.
Unit <ALU_Bit_2> synthesized.


Synthesizing Unit <carry_equal>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_equal.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0001>.
Unit <carry_equal> synthesized.


Synthesizing Unit <dsp_module_1>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OpMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DETECT> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <zero5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero30> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero25> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce2_v5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce1_v5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_1> synthesized.


Synthesizing Unit <dsp_module_2>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy<31:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OpMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PCIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DETECT> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <zero5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero30> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero25> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce2_v5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce1_v5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_2> synthesized.


Synthesizing Unit <dsp_module_3>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OpMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DETECT> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <zero5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero30> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zero25> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce2_v5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce1_v5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_3> synthesized.


Synthesizing Unit <WB_Mux_Bit_1>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/wb_mux_bit_gti.vhd".
WARNING:Xst:647 - Input <Select_Bits<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <WB_Mux_Bit_1> synthesized.


Synthesizing Unit <WB_Mux_Bit_2>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/wb_mux_bit_gti.vhd".
WARNING:Xst:647 - Input <Select_Bits<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <WB_Mux_Bit_2> synthesized.


Synthesizing Unit <address_hit>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/address_hit.vhd".
WARNING:Xst:646 - Signal <SRL16_MC15<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <address_hit> synthesized.


Synthesizing Unit <Debug_gti_fix>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/debug_gti.vhd".
    Found 1-bit register for signal <ex_dbg_pc_hit_i>.
    Found 1-bit register for signal <ex_dbg_pc_hit_single_step_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Debug_gti_fix> synthesized.


Synthesizing Unit <Debug_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/debug_gti.vhd".
WARNING:Xst:647 - Input <MEM_Data_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Valid_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Write_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DReady> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Read_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_DataBus_Steered_Read_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Data_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tdo_config_word1<12:13>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <shift_datain<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_pc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_hit_hold_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control_reg<1:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control_reg<6:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Start_Dbg_Exec> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Instr_Insert_Reg_En_Clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Instr_Insert_Reg_En_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <command_reg>.
    Found 1-bit register for signal <Command_Reg_Rst>.
    Found 1-bit register for signal <continue_from_brk>.
    Found 1-bit register for signal <continue_from_brk_TClk>.
    Found 9-bit register for signal <control_reg>.
    Found 33-bit register for signal <data_rd_reg>.
    Found 33-bit register for signal <data_read_reg>.
    Found 1-bit register for signal <dbg_brki_hit<0>>.
    Found 1-bit register for signal <dbg_brki_hit_1>.
    Found 1-bit register for signal <dbg_freeze_i<0>>.
    Found 1-bit register for signal <dbg_hit<0>>.
    Found 16-bit register for signal <dbg_hit_1>.
    Found 1-bit register for signal <dbg_state_i<0>>.
    Found 1-bit register for signal <dbg_stop_1>.
    Found 1-bit register for signal <dbg_stop_i<0>>.
    Found 1-bit register for signal <Dbg_Stop_Instr_Fetch_i>.
    Found 1-bit register for signal <delay_slot_instr>.
    Found 1-bit register for signal <ex_brki_hit<0>>.
    Found 1-bit register for signal <ex_dbg_hit<0>>.
    Found 1-bit register for signal <force_stop_CMD>.
    Found 1-bit register for signal <force_stop_cmd_1>.
    Found 1-bit register for signal <force_stop_i<0>>.
    Found 1-bit register for signal <force_stop_TClk>.
    Found 1-bit register for signal <Full_32_bit>.
    Found 1-bit register for signal <Full_32_bit_1>.
    Found 1-bit register for signal <IF_Debug_Ready_i>.
    Found 1-bit register for signal <mem_brki_hit<0>>.
    Found 1-bit register for signal <mem_dbg_hit<0>>.
    Found 1-bit register for signal <New_Dbg_Instr2_CLK>.
    Found 1-bit register for signal <New_Dbg_Instr2_TCK>.
    Found 1-bit register for signal <New_Dbg_Instr_CLK>.
    Found 1-bit register for signal <New_Dbg_Instr_TCK>.
    Found 32-bit register for signal <New_Instr_Reg_TCK>.
    Found 1-bit register for signal <normal_stop_cmd>.
    Found 1-bit register for signal <normal_stop_cmd_1>.
    Found 1-bit register for signal <normal_stop_i<0>>.
    Found 1-bit register for signal <normal_stop_TClk>.
    Found 1-bit register for signal <prev>.
    Found 1-bit register for signal <prev0>.
    Found 1-bit register for signal <prev1>.
    Found 1-bit register for signal <prev2>.
    Found 2-bit register for signal <prev3>.
    Found 1-bit register for signal <prev_1>.
    Found 1-bit register for signal <prev_10>.
    Found 1-bit register for signal <prev_11>.
    Found 1-bit register for signal <prev_12>.
    Found 2-bit register for signal <prev_13>.
    Found 1-bit register for signal <read_register_MSR>.
    Found 1-bit register for signal <read_register_MSR_1>.
    Found 1-bit register for signal <read_register_PC>.
    Found 1-bit register for signal <read_register_PC_1>.
    Found 8-bit up counter for signal <shift_Count>.
    Found 31-bit register for signal <shift_datain<1:31>>.
    Found 2-bit down counter for signal <single_step_count>.
    Found 1-bit register for signal <single_Step_N>.
    Found 1-bit register for signal <single_Step_TClk>.
    Found 1-bit register for signal <start_single_cmd>.
    Found 1-bit register for signal <start_single_step>.
    Found 21-bit register for signal <status_reg<0:20>>.
    Found 2-bit register for signal <status_reg<22:23>>.
    Found 1-bit register for signal <stop_CPU_1>.
    Found 1-bit 16-to-1 multiplexer for signal <TDO_Config_Word>.
    Found 1-bit 33-to-1 multiplexer for signal <TDO_Data_Reg>.
    Found 1-bit 24-to-1 multiplexer for signal <TDO_Status_Reg>.
    Found 1-bit register for signal <wb_brki_hit<0>>.
    Found 1-bit register for signal <wb_dbg_hit<0>>.
    Summary:
	inferred   2 Counter(s).
	inferred 233 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Debug_gti> synthesized.


Synthesizing Unit <PC_Module_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/pc_module_gti.vhd".
WARNING:Xst:646 - Signal <if_pc_carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <ex_pc_i>.
    Found 32-bit register for signal <if_pc>.
    Found 32-bit register for signal <mem_pc_i>.
    Found 32-bit register for signal <wb_pc_i>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <PC_Module_gti> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/alu.vhd".
Unit <ALU> synthesized.


Synthesizing Unit <Shift_Logic_Module_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/shift_logic_gti.vhd".
WARNING:Xst:647 - Input <EX_Enable_Sext_Shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sign_bit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sext_shift_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <msb_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lsb_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lsb_2_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lsb_1_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 4-to-1 multiplexer for signal <logic_result>.
    Found 32-bit xor2 for signal <logic_result$xor0000> created at line 254.
    Summary:
	inferred  32 Multiplexer(s).
Unit <Shift_Logic_Module_gti> synthesized.


Synthesizing Unit <MUL_Unit>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mul_unit.vhd".
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhsu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_Mul_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulh_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wb_prod_BD_plus_AD_plus_BC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_BD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AD_plus_BC_high> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul64_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul32_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_bc_p<0:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_ac_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_upper48_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_BD_plus_AD_plus_BC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_BD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_BC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD_plus_BC_high_I> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD_plus_BC_I> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulhu_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulh_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mul64_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_bc_pout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_bc_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_ad_pout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_ad_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_ac_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_PipeRun_and_not_mul64_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_PipeRun_and_not_mul32_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit register for signal <WB_Mul_Result<15:31>>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <MUL_Unit> synthesized.


Synthesizing Unit <WB_Mux>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/wb_mux_gti.vhd".
WARNING:Xst:647 - Input <WB_Sel_FPU_Res<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_EDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_EDR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_FSR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FPU_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_PVR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <Data_Bits<0><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<1><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<2><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<3><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<4><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<5><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<6><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<7><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<8><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<9><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<10><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<11><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<12><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<13><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<14><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<15><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<16><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<17><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Bits<18><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <WB_Mux> synthesized.


Synthesizing Unit <carry_compare_1>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_compare.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0001>.
Unit <carry_compare_1> synthesized.


Synthesizing Unit <carry_compare_mask_1>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_compare_mask.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
Unit <carry_compare_mask_1> synthesized.


Synthesizing Unit <carry_compare_mask_2>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_compare_mask.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
Unit <carry_compare_mask_2> synthesized.


Synthesizing Unit <carry_compare_mask_3>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_compare_mask.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_4$xor0000>.
    Found 1-bit xor2 for signal <sel_5$xor0000>.
    Found 1-bit xor2 for signal <sel_6$xor0000>.
    Found 1-bit xor2 for signal <sel_7$xor0000>.
Unit <carry_compare_mask_3> synthesized.


Synthesizing Unit <carry_compare_2>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_compare.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
Unit <carry_compare_2> synthesized.


Synthesizing Unit <carry_compare_mask_4>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_compare_mask.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_4$xor0000>.
    Found 1-bit xor2 for signal <sel_5$xor0000>.
    Found 1-bit xor2 for signal <sel_6$xor0000>.
    Found 1-bit xor2 for signal <sel_7$xor0000>.
    Found 1-bit xor2 for signal <sel_8$xor0000>.
    Found 1-bit xor2 for signal <sel_9$xor0000>.
Unit <carry_compare_mask_4> synthesized.


Synthesizing Unit <carry_compare_3>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_compare.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
Unit <carry_compare_3> synthesized.


Synthesizing Unit <carry_compare_mask_5>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_compare_mask.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_10$xor0000>.
    Found 1-bit xor2 for signal <sel_11$xor0000>.
    Found 1-bit xor2 for signal <sel_12$xor0000>.
    Found 1-bit xor2 for signal <sel_13$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_4$xor0000>.
    Found 1-bit xor2 for signal <sel_5$xor0000>.
    Found 1-bit xor2 for signal <sel_6$xor0000>.
    Found 1-bit xor2 for signal <sel_7$xor0000>.
    Found 1-bit xor2 for signal <sel_8$xor0000>.
    Found 1-bit xor2 for signal <sel_9$xor0000>.
Unit <carry_compare_mask_5> synthesized.


Synthesizing Unit <carry_compare_4>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/carry_compare.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0001>.
    Found 1-bit xor2 for signal <sel_4$xor0000>.
Unit <carry_compare_4> synthesized.


Synthesizing Unit <Decode_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/decode_gti.vhd".
WARNING:Xst:647 - Input <Dbg_Want_To_Break_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Put_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Div_By_Zero<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FSL_Control_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCache_Idle<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<21:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICache_Idle<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR<0:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<0:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<23:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Div_Overflow<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_FPU_Excep<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Addr_Low_Bits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <spr_select> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_stall_reg_conflict> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_sel_fsl_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_is_branch<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_atomic> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_PipeRun_s> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_PipeRun_carry<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_wait_on_ready> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_is_fsl_instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_is_fpu_instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_FSL_Ctrl_Error<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_Exceptions_Enabled<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_mmu_mts> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_ignore_delayslot_hold<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_atomic> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fpu_div_op<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fpu_cmp_op<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_first_cycle<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_enable_sext_shift_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_enable_alu_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_alu_sel_logic_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Will_Break_No_Dbg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Will_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <WB_Word_Access>.
    Found 1-bit register for signal <EX_Arith_Shift<0>>.
    Found 1-bit register for signal <EX_Pattern_Cmp_Sel<0>>.
    Found 2-bit register for signal <EX_Sext_Op>.
    Found 1-bit register for signal <EX_Sign_Extend_Sel<0>>.
    Found 1-bit register for signal <WB_Sel_DataBus_Read_Data<0>>.
    Found 2-bit register for signal <EX_Logic_Op>.
    Found 1-bit register for signal <WB_Read_Imm_Reg_1<0>>.
    Found 3-bit register for signal <EX_FPU_Op>.
    Found 1-bit register for signal <MEM_DataBus_Write>.
    Found 1-bit register for signal <WB_SW_Instr>.
    Found 1-bit register for signal <WB_Zone_Protect>.
    Found 1-bit register for signal <WB_Sel_SPR_EAR<0>>.
    Found 1-bit register for signal <Dbg_Clean_Stop<0>>.
    Found 1-bit register for signal <WB_Sel_SPR_EDR<0>>.
    Found 1-bit register for signal <WB_Sel_SPR_BTR<0>>.
    Found 1-bit register for signal <EX_Left_Shift<0>>.
    Found 32-bit register for signal <MEM_DataBus_Addr>.
    Found 1-bit register for signal <WB_PC_Valid>.
    Found 2-bit register for signal <EX_Shift_Op>.
    Found 1-bit register for signal <WB_Sel_SPR_ESR<0>>.
    Found 1-bit register for signal <WB_Doublet_Access<0>>.
    Found 1-bit register for signal <MEM_DataBus_Access>.
    Found 1-bit register for signal <EX_Use_Carry<0>>.
    Found 2-bit register for signal <EX_ALU_Op>.
    Found 1-bit register for signal <WB_DelaySlot_Instr<0>>.
    Found 1-bit register for signal <EX_CMP_Op<0>>.
    Found 1-bit register for signal <WB_Read_Imm_Reg<0>>.
    Found 1-bit register for signal <EX_Logic_Sel<0>>.
    Found 1-bit register for signal <WB_Sel_MEM_Res<0>>.
    Found 1-bit register for signal <EX_Unsigned_Op<0>>.
    Found 1-bit register for signal <MEM_DataBus_Read>.
    Found 1-bit register for signal <WB_Quadlet_Access<0>>.
    Found 1-bit register for signal <WB_Byte_Access<0>>.
    Found 3-bit register for signal <EX_FPU_Cond>.
    Found 1-bit register for signal <Trace_WB_Jump_Taken>.
    Found 1-bit register for signal <dbg_Stop_Instr_Fetch_delay>.
    Found 1-bit register for signal <ex_atomic_Instruction_Pair<0>>.
    Found 1-bit register for signal <ex_BRALID_0x8_instr<0>>.
    Found 1-bit register for signal <ex_branch_instr<0>>.
    Found 1-bit register for signal <ex_branch_with_delayslot<0>>.
    Found 1-bit register for signal <ex_BRKI_0x8_0x18<0>>.
    Found 1-bit register for signal <ex_byte_access_i<0>>.
    Found 1-bit register for signal <ex_clear_MSR_BIP_instr<0>>.
    Found 1-bit register for signal <ex_clear_MSR_UM_VM_instr<0>>.
    Found 1-bit register for signal <ex_delayslot_Instr<0>>.
    Found 1-bit register for signal <ex_doublet_access_i<0>>.
    Found 1-bit register for signal <ex_Ext_BRK_i<0>>.
    Found 1-bit register for signal <ex_Ext_NM_BRK_i<0>>.
    Found 1-bit register for signal <ex_gpr_write<0>>.
    Found 5-bit register for signal <ex_gpr_write_addr>.
    Found 1-bit register for signal <ex_gpr_write_dbg<0>>.
    Found 32-bit register for signal <ex_instr>.
    Found 1-bit register for signal <ex_Instr_MMU_Excep_combo<0>>.
    Found 1-bit register for signal <ex_Instr_Storage_Excep<0>>.
    Found 1-bit register for signal <ex_Instr_TLB_Miss_Excep<0>>.
    Found 1-bit register for signal <ex_Instr_Zone_Protect>.
    Found 1-bit register for signal <ex_Interrupt_Brk_combo<0>>.
    Found 1-bit register for signal <ex_Interrupt_i<0>>.
    Found 1-bit register for signal <ex_is_div_instr_I<0>>.
    Found 1-bit register for signal <ex_is_load_instr<0>>.
    Found 1-bit register for signal <ex_is_lwx_instr<0>>.
    Found 1-bit register for signal <ex_is_mul_instr<0>>.
    Found 1-bit register for signal <ex_is_multi_instr2<0>>.
    Found 1-bit register for signal <ex_is_multi_or_load_instr<0>>.
    Found 1-bit register for signal <ex_is_swx_instr<0>>.
    Found 1-bit register for signal <ex_jump_hold<0>>.
    Found 1-bit register for signal <ex_jump_nodelay<0>>.
    Found 1-bit register for signal <ex_jump_occurred<0>>.
    Found 1-bit register for signal <ex_jump_occurred_already_tested<0>>.
    Found 1-bit register for signal <ex_load_alu_carry<0>>.
    Found 1-bit register for signal <ex_load_shift_carry<0>>.
    Found 1-bit register for signal <ex_load_store_instr<0>>.
    Found 1-bit register for signal <ex_mfsmsr_i<0>>.
    Found 1-bit register for signal <ex_move_to_FSR_instr<0>>.
    Found 1-bit register for signal <ex_move_to_MSR_instr<0>>.
    Found 1-bit register for signal <ex_move_to_PID_instr<0>>.
    Found 1-bit register for signal <ex_move_to_TLBHI_instr<0>>.
    Found 1-bit register for signal <ex_move_to_TLBLO_instr<0>>.
    Found 1-bit register for signal <ex_move_to_TLBSX_instr<0>>.
    Found 1-bit register for signal <ex_move_to_TLBX_instr<0>>.
    Found 1-bit register for signal <ex_move_to_ZPR_instr<0>>.
    Found 1-bit register for signal <ex_MSR_clear_decode>.
    Found 1-bit register for signal <ex_MSR_set_decode>.
    Found 1-bit register for signal <ex_not_mul_op_i<0>>.
    Found 6-bit register for signal <ex_opcode>.
    Found 1-bit register for signal <ex_potential_exception<0>>.
    Found 1-bit register for signal <ex_Priv_Instr_Excep<0>>.
    Found 1-bit register for signal <ex_read_imm_reg<0>>.
    Found 1-bit register for signal <ex_read_imm_reg_1<0>>.
    Found 1-bit register for signal <ex_reservation<0>>.
    Found 1-bit register for signal <ex_sel_alu_i<0>>.
    Found 1-bit register for signal <ex_Sel_SPR_BTR<0>>.
    Found 1-bit register for signal <ex_Sel_SPR_EAR<0>>.
    Found 1-bit register for signal <ex_Sel_SPR_EDR<0>>.
    Found 1-bit register for signal <ex_Sel_SPR_ESR<0>>.
    Found 1-bit register for signal <ex_Sel_SPR_PID<0>>.
    Found 1-bit register for signal <ex_Sel_SPR_TLBHI_l<0>>.
    Found 1-bit register for signal <ex_Sel_SPR_TLBLO_l<0>>.
    Found 1-bit register for signal <ex_Sel_SPR_TLBX<0>>.
    Found 1-bit register for signal <ex_Sel_SPR_ZPR<0>>.
    Found 1-bit register for signal <ex_set_bip<0>>.
    Found 1-bit register for signal <ex_set_MSR_EE_instr<0>>.
    Found 1-bit register for signal <ex_set_MSR_IE_instr<0>>.
    Found 1-bit register for signal <ex_Take_Intr_or_Exc<0>>.
    Found 1-bit register for signal <ex_valid<0>>.
    Found 1-bit register for signal <ex_valid_jump<0>>.
    Found 1-bit register for signal <ex_valid_keep<0>>.
    Found 3-bit register for signal <ex_which_branch>.
    Found 1-bit register for signal <ext_nm_brk_hold>.
    Found 1-bit register for signal <ib_umode_keep>.
    Found 1-bit register for signal <ib_umode_MMU_keep>.
    Found 1-bit register for signal <ib_vmode_keep>.
    Found 1-bit register for signal <ib_vmode_MMU_keep>.
    Found 1-bit register for signal <if_addr_lookup_MMU<0>>.
    Found 1-bit register for signal <if_fetch_in_progress<0>>.
    Found 1-bit register for signal <if_hold_incr_MMU_1<0>>.
    Found 1-bit register for signal <if_instr_storage_excep1>.
    Found 1-bit register for signal <if_instr_tlb_miss_excep1>.
    Found 1-bit register for signal <if_missed_fetch<0>>.
    Found 1-bit register for signal <if_missed_fetch_already_tested<0>>.
    Found 1-bit register for signal <if_valid_req_prev_i<0>>.
    Found 1-bit register for signal <keep_jump_taken_with_ds<0>>.
    Found 1-bit register for signal <mem_byte_access<0>>.
    Found 1-bit register for signal <mem_clr_ESR<0>>.
    Found 1-bit register for signal <mem_delayslot_instr<0>>.
    Found 1-bit register for signal <mem_doublet_access<0>>.
    Found 1-bit register for signal <mem_exception_from_ex<0>>.
    Found 5-bit register for signal <mem_exception_kind_i>.
    Found 1-bit register for signal <mem_gpr_write<0>>.
    Found 5-bit register for signal <mem_gpr_write_addr>.
    Found 1-bit register for signal <mem_gpr_write_dbg<0>>.
    Found 32-bit register for signal <mem_instr>.
    Found 1-bit register for signal <mem_Instr_Zone_Protect>.
    Found 1-bit register for signal <mem_is_div_instr_I<0>>.
    Found 1-bit register for signal <mem_is_load_instr<0>>.
    Found 1-bit register for signal <mem_is_msr_instr<0>>.
    Found 1-bit register for signal <mem_is_mul_instr<0>>.
    Found 1-bit register for signal <mem_is_multi_or_load_instr<0>>.
    Found 1-bit register for signal <mem_is_store_instr<0>>.
    Found 1-bit register for signal <mem_jump_taken<0>>.
    Found 1-bit register for signal <mem_load_store_access<0>>.
    Found 1-bit register for signal <mem_potential_exception_i<0>>.
    Found 1-bit register for signal <mem_read_imm_reg<0>>.
    Found 1-bit register for signal <mem_read_imm_reg_1<0>>.
    Found 1-bit register for signal <MEM_Sel_MEM_Res_I<0>>.
    Found 1-bit register for signal <mem_Sel_SPR_BTR_I<0>>.
    Found 1-bit register for signal <mem_Sel_SPR_EAR_I<0>>.
    Found 1-bit register for signal <mem_Sel_SPR_EDR_I<0>>.
    Found 1-bit register for signal <mem_Sel_SPR_ESR_I<0>>.
    Found 1-bit register for signal <mem_Sel_SPR_PID_I<0>>.
    Found 1-bit register for signal <mem_Sel_SPR_TLBHI_I<0>>.
    Found 1-bit register for signal <mem_Sel_SPR_TLBLO_I<0>>.
    Found 1-bit register for signal <mem_Sel_SPR_TLBX_I<0>>.
    Found 1-bit register for signal <mem_Sel_SPR_ZPR_I<0>>.
    Found 1-bit register for signal <mem_valid<0>>.
    Found 1-bit register for signal <mem_word_access<0>>.
    Found 1-bit register for signal <of_clear_MSR_BIP_hold<0>>.
    Found 1-bit register for signal <of_clear_MSR_UM_VM_hold<0>>.
    Found 5-bit comparator equal for signal <of_read_ex_write_op1_conflict_0$cmp_eq0000> created at line 1593.
    Found 5-bit comparator equal for signal <of_read_ex_write_op2_conflict_0$cmp_eq0000> created at line 1595.
    Found 5-bit comparator equal for signal <of_read_ex_write_op3_conflict_0$cmp_eq0000> created at line 1597.
    Found 1-bit register for signal <of_read_imm_reg_ii<0>>.
    Found 5-bit comparator equal for signal <of_read_mem_write_op1_conflict_0$cmp_eq0000> created at line 1599.
    Found 5-bit comparator equal for signal <of_read_mem_write_op2_conflict_0$cmp_eq0000> created at line 1601.
    Found 5-bit comparator equal for signal <of_read_mem_write_op3_conflict_0$cmp_eq0000> created at line 1603.
    Found 5-bit comparator equal for signal <of_read_wb_write_op1_conflict_0$cmp_eq0000> created at line 1605.
    Found 5-bit comparator equal for signal <of_read_wb_write_op2_conflict_0$cmp_eq0000> created at line 1607.
    Found 5-bit comparator equal for signal <of_read_wb_write_op3_conflict_0$cmp_eq0000> created at line 1609.
    Found 1-bit register for signal <of_set_MSR_EE_hold<0>>.
    Found 1-bit register for signal <of_set_MSR_IE_hold<0>>.
    Found 1-bit register for signal <OF_Take_Exception_hold<0>>.
    Found 1-bit register for signal <of_Take_Ext_BRK_hold<0>>.
    Found 1-bit register for signal <of_Take_Interrupt_hold<0>>.
    Found 1-bit register for signal <RTBD_RTED_RTID_decode<0>>.
    Found 1-bit register for signal <wb_clr_ESR_l<0>>.
    Found 1-bit register for signal <wb_exception_i<0>>.
    Found 5-bit register for signal <wb_exception_kind_i>.
    Found 5-bit register for signal <wb_gpr_write_addr>.
    Found 1-bit register for signal <wb_gpr_write_dbg<0>>.
    Found 1-bit register for signal <wb_gpr_write_i<0>>.
    Found 32-bit register for signal <wb_instr>.
    Found 1-bit register for signal <wb_is_mul_instr<0>>.
    Found 1-bit register for signal <wb_PipeRun_i<0>>.
    Found 1-bit register for signal <wb_valid<0>>.
    Summary:
	inferred 335 D-type flip-flop(s).
	inferred   9 Comparator(s).
Unit <Decode_gti> synthesized.


Synthesizing Unit <Data_Flow_gti>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/data_flow_gti.vhd".
WARNING:Xst:647 - Input <MEM_Sel_EX_Res<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Is_Div_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Div_Unsigned<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_Shift<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_Barrel<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_FSL<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_Div<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Start_Div<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR_Load_FSL_C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Quadlet_Access<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <mem_div_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_barrel_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_mem_ex_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_mem_div_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_mem_barrel_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Data_Flow_gti> synthesized.


Synthesizing Unit <MMU_UTLB>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mmu_utlb.vhd".
WARNING:Xst:646 - Signal <FoundNx<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EqualB_TAG2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 39                                             |
    | Inputs             | 15                                             |
    | Outputs            | 20                                             |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | directcompare                                  |
    | Power Up State     | directcompare                                  |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <AccessKind>.
    Using one-hot encoding for signal <AddrSel>.
    Found 8x14-bit ROM for signal <SizeMaskB>.
    Found 8x14-bit ROM for signal <SizeMaskA>.
    Found 1-bit register for signal <RDataBusy>.
    Found 1-bit register for signal <IDataRdy>.
    Found 1-bit register for signal <EX_MMU_Stall<0>>.
    Found 1-bit register for signal <DDataRdy>.
    Found 1-bit register for signal <RDataRdy>.
    Found 4-bit register for signal <AccessKind>.
    Found 6-bit up counter for signal <Counter>.
    Found 1-bit register for signal <data_Lookup_Wait<0>>.
    Found 1-bit register for signal <DValid_Q>.
    Found 6-bit register for signal <Index>.
    Found 22-bit register for signal <InputCmp>.
    Found 1-bit register for signal <IValid_Keep>.
    Found 8-bit register for signal <TagInvalA>.
    Found 7-bit register for signal <TagInvalB>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
Unit <MMU_UTLB> synthesized.


Synthesizing Unit <MMU_TLB_1>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mmu_tlb.vhd".
WARNING:Xst:647 - Input <TLBHI_IN<26:33>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATA_ADDR<22:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TLBLO_IN<28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TLBLO_IN<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <Size1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Masked_DATA_ADDR0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Masked_DATA_ADDR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <AddrMask0<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <AddrMask<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x14-bit ROM for signal <$mux0000> created at line 282.
    Found 8x14-bit ROM for signal <$mux0001> created at line 282.
    Found 29-bit register for signal <TLBLO0>.
    Found 29-bit register for signal <TLBLO1>.
    Summary:
	inferred   2 ROM(s).
	inferred 110 D-type flip-flop(s).
Unit <MMU_TLB_1> synthesized.


Synthesizing Unit <MMU_TLB_2>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mmu_tlb.vhd".
WARNING:Xst:647 - Input <TLBHI_IN<26:33>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATA_ADDR<22:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TLB_ADDR<30:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TLBLO_IN<22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TLBLO_IN<28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TLBLO_IN<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <Size5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Size3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Size1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Masked_DATA_ADDR2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Masked_DATA_ADDR1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Masked_DATA_ADDR0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Masked_DATA_ADDR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <AddrMask2<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <AddrMask1<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <AddrMask0<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <AddrMask<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4x28-bit dual-port RAM <Mram_TLBLO> for signal <TLBLO>.
    Found 8x14-bit ROM for signal <$mux0000> created at line 282.
    Found 8x14-bit ROM for signal <$mux0001> created at line 282.
    Found 8x14-bit ROM for signal <$mux0002> created at line 282.
    Found 8x14-bit ROM for signal <$mux0003> created at line 282.
    Found 26-bit 4-to-1 multiplexer for signal <SIZE_OUT$varindex0000> created at line 493.
    Summary:
	inferred   1 RAM(s).
	inferred   4 ROM(s).
	inferred 104 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
Unit <MMU_TLB_2> synthesized.


Synthesizing Unit <MMU>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/mmu.vhd".
WARNING:Xst:646 - Signal <itlb_Addr<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dtlb_Addr<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RegDataLowOut<1:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MaskedData<34:35>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IG> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IDATALO_OUT<28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IDATALO_OUT<30>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataHigh<26:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DDATALO_OUT<22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DDATALO_OUT<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <IB_Addr_LMB_1<22>> equivalent to <IB_Addr_1<22>> has been removed
    Register <IB_Addr_LMB_1<23>> equivalent to <IB_Addr_1<23>> has been removed
    Register <IB_Addr_LMB_1<24>> equivalent to <IB_Addr_1<24>> has been removed
    Register <IB_Addr_LMB_1<25>> equivalent to <IB_Addr_1<25>> has been removed
    Register <IB_Addr_LMB_1<26>> equivalent to <IB_Addr_1<26>> has been removed
    Register <IB_Addr_LMB_1<27>> equivalent to <IB_Addr_1<27>> has been removed
    Register <IB_Addr_LMB_1<28>> equivalent to <IB_Addr_1<28>> has been removed
    Register <IB_Addr_LMB_1<29>> equivalent to <IB_Addr_1<29>> has been removed
    Register <IB_Addr_LMB_1<30>> equivalent to <IB_Addr_1<30>> has been removed
    Register <IB_Addr_LMB_1<31>> equivalent to <IB_Addr_1<31>> has been removed
    Found 8x14-bit ROM for signal <DSizeMask_Q>.
    Found 8x14-bit ROM for signal <ISizeMask>.
    Found 1-bit register for signal <MEM_Data_Zone_Protect>.
    Found 1-bit register for signal <IF_Instr_Zone_Protect>.
    Found 1-bit register for signal <IF_Instr_TLB_Miss_Excep>.
    Found 32-bit 4-to-1 multiplexer for signal <IB_Addr_MMU>.
    Found 32-bit register for signal <WB_MMU_Result>.
    Found 1-bit register for signal <EX_Data_TLB_Miss_Excep>.
    Found 2-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 722.
    Found 2-bit 16-to-1 multiplexer for signal <$varindex0001> created at line 722.
    Found 2-bit 16-to-1 multiplexer for signal <$varindex0002> created at line 707.
    Found 2-bit 16-to-1 multiplexer for signal <$varindex0003> created at line 697.
    Found 1-bit register for signal <D_UM>.
    Found 1-bit register for signal <DataLow_EX_Q>.
    Found 1-bit register for signal <DataLow_I_Q>.
    Found 22-bit register for signal <DataLow_Q>.
    Found 1-bit register for signal <DataLow_W_Q>.
    Found 1-bit register for signal <DataLow_WR_Q>.
    Found 4-bit register for signal <DataLow_ZSEL_Q>.
    Found 1-bit register for signal <DDATA_HIT_Q>.
    Found 1-bit register for signal <DDATALO_I_Q>.
    Found 22-bit register for signal <DDATALO_OUT_Q>.
    Found 1-bit register for signal <DDATALO_W_Q>.
    Found 1-bit register for signal <DDATALO_WR_Q>.
    Found 1-bit register for signal <dDataRdy_Q>.
    Found 3-bit register for signal <DSIZE_OUT_Q>.
    Found 2-bit up counter for signal <dtlb_Addr_i>.
    Found 2-bit register for signal <DZPR_Q>.
    Found 1-bit register for signal <ex_access_allow<0>>.
    Found 1-bit register for signal <ex_access_potential_exc<0>>.
    Found 1-bit register for signal <ex_access_regs<0>>.
    Found 1-bit register for signal <ex_access_regs_hold<0>>.
    Found 24-bit register for signal <ex_databus_addr_q>.
    Found 1-bit register for signal <ex_databus_write_q>.
    Found 1-bit register for signal <ex_do_check<0>>.
    Found 1-bit register for signal <ex_done_regrd<0>>.
    Found 1-bit register for signal <ex_done_regrd_wait<0>>.
    Found 1-bit register for signal <ex_stall_cycle_q>.
    Found 1-bit register for signal <I_UM>.
    Found 32-bit register for signal <IB_Addr_1>.
    Found 22-bit register for signal <IB_Addr_LMB_1<0:21>>.
    Found 1-bit register for signal <IB_Addr_strobe_1>.
    Found 1-bit register for signal <IB_Addr_strobe_UTLB_1>.
    Found 1-bit register for signal <IB_Fetch_1>.
    Found 1-bit register for signal <ib_valid_TLB_Addr_UTLB>.
    Found 1-bit register for signal <IDATA_HIT_Q>.
    Found 1-bit register for signal <IDATALO_EX_Q>.
    Found 4-bit register for signal <IDATALO_ZSEL_Q>.
    Found 1-bit register for signal <iDataRdy_Q>.
    Found T flip-flop for signal <itlb_Addr_i<0>>.
    Found 8-bit register for signal <mem_pid_i>.
    Found 7-bit register for signal <mem_tlbx>.
    Found 32-bit register for signal <mem_zpr_value>.
    Found 14-bit register for signal <USizeMask_Q>.
    Found 1-bit register for signal <utlb_Hit_Q>.
    Found 2-bit register for signal <UZPR_Q>.
    Found 8-bit register for signal <wb_pid_i>.
    Found 1-bit register for signal <wb_Sel_MMU_Res_i<0>>.
    Summary:
	inferred   2 ROM(s).
	inferred   1 Counter(s).
	inferred   1 T-type flip-flop(s).
	inferred 271 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
Unit <MMU> synthesized.


Synthesizing Unit <microblaze>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/hdl/vhdl/microblaze.vhd".
WARNING:Xst:647 - Input <FSL1_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_MGrant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_MGrant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_errAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_errAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_Write_ICache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_Write_DCache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_pid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_icache_inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ib_valid_tlb_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ib_cache_addr_mmu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fsl_will_dbg_break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_write_dcache_tag<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_write_dcache_flush<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_write_dcache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_dcache_writethrough> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_dcache_inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Not_MB_Get_Op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_S_Read> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Exists> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_Put_No<31:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_No<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Write> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_M_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Control> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_Get_No<31:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_No<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Dbg_Inhibit_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DCACHE_Stat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <Trace_Data_Write_Value>.
    Found 1-bit register for signal <Trace_Data_Write>.
    Found 1-bit register for signal <Trace_Data_Access>.
    Found 1-bit register for signal <Trace_Data_Read>.
    Found 4-bit register for signal <Trace_Data_Byte_Enable>.
    Found 32-bit register for signal <Trace_Data_Address>.
    Found 1-bit register for signal <reset_temp>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <wb_dlmb_data_strobe>.
    Found 32-bit register for signal <wb_dlmb_valid_read_data>.
    Summary:
	inferred 106 D-type flip-flop(s).
Unit <microblaze> synthesized.


Synthesizing Unit <microblaze_0_wrapper>.
    Related source file is "/home/aalonso/workspace/microblaze/mb-spartan1800/hdl/microblaze_0_wrapper.vhd".
Unit <microblaze_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <Barrel_Shifter_I> of the block <Barrel_Shifter_gti> are unconnected in block <Data_Flow_gti>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x32-bit dual-port RAM                               : 3
 4x28-bit dual-port RAM                                : 1
 512x36-bit dual-port RAM                              : 1
# ROMs                                                 : 11
 4x1-bit ROM                                           : 1
 8x14-bit ROM                                          : 10
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 4
 2-bit down counter                                    : 1
 2-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 767
 1-bit register                                        : 663
 13-bit register                                       : 1
 14-bit register                                       : 1
 15-bit register                                       : 3
 16-bit register                                       : 2
 2-bit register                                        : 28
 22-bit register                                       : 3
 24-bit register                                       : 1
 29-bit register                                       : 2
 3-bit register                                        : 5
 32-bit register                                       : 30
 33-bit register                                       : 1
 36-bit register                                       : 2
 4-bit register                                        : 7
 46-bit register                                       : 5
 5-bit register                                        : 6
 6-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 3
 9-bit register                                        : 1
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Comparators                                          : 9
 5-bit comparator equal                                : 9
# Multiplexers                                         : 14
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 24-to-1 multiplexer                             : 1
 1-bit 33-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 16-to-1 multiplexer                             : 4
 26-bit 4-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 5
# Xors                                                 : 235
 1-bit xor2                                            : 232
 1-bit xor3                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <microblaze_0/Performance.MMU_I/Using_TLBS.UTLB_I/State/FSM> on signal <State[1:15]> with one-hot encoding.
-----------------------------------
 State          | Encoding
-----------------------------------
 directcompare  | 000000000000001
 search         | 000000010000000
 searchstart    | 000000000000010
 found          | 000000001000000
 founddone      | 000001000000000
 notfound       | 000000100000000
 writehicheck   | 000000000001000
 writehi        | 000010000000000
 writehidirecta | 001000000000000
 writehiinvala  | 000100000000000
 writehiinvalb  | 010000000000000
 writehidirectb | 100000000000000
 writelo        | 000000000000100
 readhi         | 000000000010000
 readlo         | 000000000100000
-----------------------------------

Synthesizing (advanced) Unit <MMU>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_DSizeMask_Q> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <MMU> synthesized (advanced).

Synthesizing (advanced) Unit <MMU_TLB_2>.
INFO:Xst:3028 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_TLBLO>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 28-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <TLB_ADDR>      |          |
    |     diA            | connected to signal <TLBLO_IN>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 28-bit                     |          |
    |     addrB          | connected to signal <HitAddr>       |          |
    |     doB            | connected to signal <TLBLO_Out>     |          |
    -----------------------------------------------------------------------
Unit <MMU_TLB_2> synthesized (advanced).

Synthesizing (advanced) Unit <MMU_UTLB_RAM>.
INFO:Xst:3040 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <doa> <dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     enA            | connected to signal <ena>           | high     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dia>           |          |
    |     doA            | connected to signal <doa>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clkb>          | rise     |
    |     enB            | connected to signal <enb>           | high     |
    |     weB            | connected to signal <web>           | high     |
    |     addrB          | connected to signal <addrb>         |          |
    |     diB            | connected to signal <dib>           |          |
    |     doB            | connected to signal <dob>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MMU_UTLB_RAM> synthesized (advanced).

Synthesizing (advanced) Unit <PreFetch_Buffer_gti>.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ib_ibuf_length> prevents it from being combined with the ROM <Mrom_new_ib_ibuf_length_1_carry> for implementation as read-only block RAM.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal of_ibuf_sel may hinder XST clustering optimizations.
Unit <PreFetch_Buffer_gti> synthesized (advanced).

Synthesizing (advanced) Unit <Register_File_gti>.
INFO:Xst:3028 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_Reg_File_ren>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WB_GPR_Wr>     | high     |
    |     addrA          | connected to signal <WB_GPR_Wr_Addr> |          |
    |     diA            | connected to signal <WB_Fwd>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <OF_GPR_Op2_Rd_Addr> |          |
    |     doB            | connected to signal <GPR_Op2>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3028 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_Reg_File>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WB_GPR_Wr>     | high     |
    |     addrA          | connected to signal <WB_GPR_Wr_Addr> |          |
    |     diA            | connected to signal <WB_Fwd>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <OF_GPR_Op1_Rd_Addr> |          |
    |     doB            | connected to signal <GPR_Op1>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3028 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_Reg_File_ren_1>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WB_GPR_Wr>     | high     |
    |     addrA          | connected to signal <WB_GPR_Wr_Addr> |          |
    |     diA            | connected to signal <WB_Fwd>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <OF_GPR_Op3_Rd_Addr> |          |
    |     doB            | connected to signal <GPR_Op3>       |          |
    -----------------------------------------------------------------------
Unit <Register_File_gti> synthesized (advanced).
WARNING:Xst:2677 - Node <ex_MSR_i_31> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_27> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_26> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_25> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_24> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_21> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_31> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_27> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_26> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_25> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_24> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_21> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_31> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_27> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_26> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_25> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_24> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_21> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <control_reg_7> of sequential type is unconnected in block <Debug_gti>.
WARNING:Xst:2677 - Node <control_reg_6> of sequential type is unconnected in block <Debug_gti>.
WARNING:Xst:2677 - Node <control_reg_2> of sequential type is unconnected in block <Debug_gti>.
WARNING:Xst:2677 - Node <control_reg_1> of sequential type is unconnected in block <Debug_gti>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 5
 32x32-bit dual-port distributed RAM                   : 3
 4x28-bit dual-port distributed RAM                    : 1
 512x36-bit dual-port block RAM                        : 1
# ROMs                                                 : 11
 4x1-bit ROM                                           : 1
 8x14-bit ROM                                          : 10
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 4
 2-bit down counter                                    : 1
 2-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 2385
 Flip-Flops                                            : 2385
# Comparators                                          : 9
 5-bit comparator equal                                : 9
# Multiplexers                                         : 16
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 24-to-1 multiplexer                             : 1
 1-bit 33-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 16-to-1 multiplexer                             : 4
 32-bit 4-to-1 multiplexer                             : 5
# Xors                                                 : 235
 1-bit xor2                                            : 232
 1-bit xor3                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dbg_hit_1_1> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_2> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_3> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_4> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_5> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_6> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_7> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_8> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_9> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_10> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_11> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_12> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_13> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_14> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_15> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_15> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_14> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_13> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_12> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_10> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_11> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_9> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_8> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_7> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_6> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_5> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_4> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_3> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_2> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_1> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <if_valid_req_prev_i_0> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ibuffer_0_36> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_11> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_37> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_12> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_38> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_13> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_39> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_14> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_45> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_20> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_40> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_15> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_41> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_16> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_42> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_17> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_43> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_18> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_44> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_19> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_36> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_11> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_37> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_12> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_38> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_13> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_39> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_14> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_45> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_20> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_40> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_15> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_41> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_16> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_42> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_17> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_43> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_18> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_44> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_19> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_36> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_11> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_37> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_12> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_38> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_13> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_39> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_14> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_45> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_20> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_40> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_15> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_41> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_16> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_42> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_17> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_43> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_18> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_44> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_19> 
INFO:Xst:2261 - The FF/Latch <ex_valid_0> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_valid_jump_0> 
INFO:Xst:2261 - The FF/Latch <EX_Shift_Op_1> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_FPU_Cond_26> 
INFO:Xst:2261 - The FF/Latch <WB_Quadlet_Access_0> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <WB_Word_Access> 
INFO:Xst:2261 - The FF/Latch <EX_Shift_Op_0> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_FPU_Cond_25> 
INFO:Xst:2261 - The FF/Latch <ex_which_branch_10> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_gpr_write_addr_4> 
INFO:Xst:2261 - The FF/Latch <ex_opcode_5> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_Logic_Op_1> 
INFO:Xst:2261 - The FF/Latch <ex_which_branch_9> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_gpr_write_addr_3> 
INFO:Xst:2261 - The FF/Latch <ex_opcode_4> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_Logic_Op_0> 
INFO:Xst:2261 - The FF/Latch <ex_which_branch_8> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_gpr_write_addr_2> 
INFO:Xst:2261 - The FF/Latch <EX_FPU_Op_22> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_Arith_Shift_0> 
INFO:Xst:2261 - The FF/Latch <IB_Addr_1_0> in Unit <MMU> is equivalent to the following FF/Latch, which will be removed : <DataLow_Q_0> 
INFO:Xst:2261 - The FF/Latch <IB_Addr_1_1> in Unit <MMU> is equivalent to the following FF/Latch, which will be removed : <DataLow_Q_1> 
INFO:Xst:2261 - The FF/Latch <IB_Addr_1_2> in Unit <MMU> is equivalent to the following FF/Latch, which will be removed : <DataLow_Q_2> 
INFO:Xst:2261 - The FF/Latch <IB_Addr_1_3> in Unit <MMU> is equivalent to the following FF/Latch, which will be removed : <DataLow_Q_3> 
INFO:Xst:2261 - The FF/Latch <IB_Addr_1_4> in Unit <MMU> is equivalent to the following FF/Latch, which will be removed : <DataLow_Q_4> 
INFO:Xst:2261 - The FF/Latch <IB_Addr_1_5> in Unit <MMU> is equivalent to the following FF/Latch, which will be removed : <DataLow_Q_5> 
INFO:Xst:2261 - The FF/Latch <IB_Addr_1_6> in Unit <MMU> is equivalent to the following FF/Latch, which will be removed : <DataLow_Q_6> 
INFO:Xst:2261 - The FF/Latch <IB_Addr_1_7> in Unit <MMU> is equivalent to the following FF/Latch, which will be removed : <DataLow_Q_7> 
WARNING:Xst:2677 - Node <wb_dlmb_data_strobe> of sequential type is unconnected in block <microblaze>.

Optimizing unit <microblaze_0_wrapper> ...

Optimizing unit <DPLB_Interface> ...

Optimizing unit <IPLB_Interface> ...

Optimizing unit <Operand_Select_gti> ...

Optimizing unit <Byte_Doublet_Handle_gti> ...

Optimizing unit <Data_Flow_Logic> ...

Optimizing unit <msr_reg_gti> ...

Optimizing unit <instr_mux> ...

Optimizing unit <PreFetch_Buffer_gti> ...

Optimizing unit <Jump_Logic> ...

Optimizing unit <mux4> ...

Optimizing unit <Zero_Detect_gti> ...

Optimizing unit <exception_registers_gti> ...

Optimizing unit <carry_equal> ...

Optimizing unit <address_hit> ...

Optimizing unit <Debug_gti_fix> ...

Optimizing unit <Debug_gti> ...

Optimizing unit <PC_Module_gti> ...

Optimizing unit <ALU> ...

Optimizing unit <Shift_Logic_Module_gti> ...

Optimizing unit <MUL_Unit> ...

Optimizing unit <WB_Mux> ...

Optimizing unit <carry_compare_1> ...

Optimizing unit <carry_compare_mask_1> ...

Optimizing unit <carry_compare_mask_3> ...

Optimizing unit <carry_compare_mask_4> ...

Optimizing unit <carry_compare_mask_5> ...

Optimizing unit <carry_compare_4> ...

Optimizing unit <Decode_gti> ...

Optimizing unit <Data_Flow_gti> ...

Optimizing unit <MMU_UTLB> ...

Optimizing unit <MMU_TLB_1> ...

Optimizing unit <MMU_TLB_2> ...

Optimizing unit <MMU> ...

Optimizing unit <microblaze> ...
WARNING:Xst:2677 - Node <microblaze_0/Performance.MMU_I/DataLow_W_Q> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.MMU_I/DataLow_I_Q> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.MMU_I/ib_valid_TLB_Addr_UTLB> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.MMU_I/DDATALO_W_Q> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.MMU_I/DDATALO_I_Q> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.MMU_I/Using_TLBS.ITLB_I/TLBLO1_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.MMU_I/Using_TLBS.ITLB_I/TLBLO0_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_div_instr_I_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/ex_move_to_FSR_instr_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_Sel_SPR_EDR_I_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Sel_SPR_EAR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Sel_SPR_EDR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Sel_SPR_BTR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Sel_SPR_ESR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_FPU_Op_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_FPU_Op_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_FPU_Op_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_Left_Shift_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_FPU_Cond_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Use_IOPB_or_IPLB.Using_IPLB.Iplb_Interface_I2/IPLB_Exception> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Use_DOPB_or_PLB.Using_D_PLB.DPLB_Interface_I2/MEM_DPLB_Exception> of sequential type is unconnected in block <microblaze_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.MMU_I/USizeMask_Q_11> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.MMU_I/USizeMask_Q_10> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.MMU_I/USizeMask_Q_13> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.MMU_I/USizeMask_Q_12> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.MMU_I/USizeMask_Q_21> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.MMU_I/USizeMask_Q_20> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.MMU_I/USizeMask_Q_17> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.MMU_I/USizeMask_Q_16> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.MMU_I/USizeMask_Q_19> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.MMU_I/USizeMask_Q_18> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.MMU_I/USizeMask_Q_9> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.MMU_I/USizeMask_Q_8> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.MMU_I/USizeMask_Q_15> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.MMU_I/USizeMask_Q_14> 
FlipFlop microblaze_0/Performance.Decode_I/EX_ALU_Op_0 has been replicated 2 time(s)
FlipFlop microblaze_0/Performance.Decode_I/EX_ALU_Op_1 has been replicated 1 time(s)
FlipFlop microblaze_0/Performance.MMU_I/DDATA_HIT_Q has been replicated 1 time(s)
FlipFlop microblaze_0/sync_reset has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2241
 Flip-Flops                                            : 2241

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/microblaze_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 2432

Cell Usage :
# BELS                             : 3979
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 108
#      LUT2                        : 252
#      LUT2_D                      : 14
#      LUT2_L                      : 15
#      LUT3                        : 1285
#      LUT3_D                      : 42
#      LUT3_L                      : 18
#      LUT4                        : 1144
#      LUT4_D                      : 34
#      LUT4_L                      : 66
#      MULT_AND                    : 34
#      MUXCY                       : 16
#      MUXCY_L                     : 323
#      MUXF5                       : 437
#      MUXF6                       : 54
#      MUXF7                       : 10
#      MUXF7_L                     : 4
#      MUXF8                       : 1
#      MUXF8_L                     : 2
#      VCC                         : 1
#      XORCY                       : 102
# FlipFlops/Latches                : 2241
#      FD                          : 186
#      FDCE                        : 6
#      FDE                         : 617
#      FDR                         : 188
#      FDRE                        : 1177
#      FDRS                        : 16
#      FDRSE                       : 8
#      FDS                         : 4
#      FDSE                        : 39
# RAMS                             : 220
#      RAM16X1D                    : 219
#      RAMB16BWER                  : 1
# Shift Registers                  : 20
#      SRL16E                      : 12
#      SRLC16E                     : 8
# DSPs                             : 3
#      DSP48A                      : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                     2185  out of  16640    13%  
 Number of Slice Flip Flops:           2241  out of  33280     6%  
 Number of 4 input LUTs:               3452  out of  33280    10%  
    Number used as logic:              2994
    Number used as Shift registers:      20
    Number used as RAMs:                438
 Number of IOs:                        2432
 Number of bonded IOBs:                   0  out of    519     0%  
 Number of BRAMs:                         1  out of     84     1%  
 Number of DSP48s:                        3  out of     84     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                    | Load  |
-----------------------------------+--------------------------------------------------------------------------+-------+
DCACHE_FSL_OUT_CLK                 | NONE(microblaze_0/Performance.MMU_I/IB_Addr_LMB_1_3)                     | 2336  |
DBG_CLK                            | NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK)| 137   |
DBG_UPDATE                         | NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_TClk)  | 11    |
-----------------------------------+--------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                            | Buffer(FF name)                                                               | Load  |
------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------+
microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)    | NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_0)         | 2     |
microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk:Q)| NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk)| 1     |
microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_CMD(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_CMD:Q)      | NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_TClk)       | 1     |
microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_cmd(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_cmd:Q)    | NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_TClk)      | 1     |
microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step:Q)| NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/single_Step_TClk)      | 1     |
------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 14.282ns (Maximum Frequency: 70.016MHz)
   Minimum input arrival time before clock: 9.871ns
   Maximum output required time after clock: 11.684ns
   Maximum combinational path delay: 7.879ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCACHE_FSL_OUT_CLK'
  Clock period: 14.282ns (frequency: 70.016MHz)
  Total number of paths / destination ports: 5573817 / 7446
-------------------------------------------------------------------------
Delay:               14.282ns (Levels of Logic = 38)
  Source:            microblaze_0/Performance.Decode_I/EX_ALU_Op_1_1 (FF)
  Destination:       microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_0 (FF)
  Source Clock:      DCACHE_FSL_OUT_CLK rising
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_0/Performance.Decode_I/EX_ALU_Op_1_1 to microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.591   0.882  microblaze_0/Performance.Decode_I/EX_ALU_Op_1_1 (microblaze_0/Performance.Decode_I/EX_ALU_Op_1_1)
     MULT_AND:I1->LO       0   0.654   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.Use_Carry_Decoding.FPGA_LUT4_Target.MULT_AND_I (microblaze_0/Performance.Data_Flow_I/ALU_I/ex_subtract_op)
     MUXCY_L:DI->LO        1   0.787   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.Use_Carry_Decoding.CarryIn_MUXCY (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<32>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<31>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<30>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<29>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<28>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<27>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<26>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<25>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<24>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<23>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<22>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<21>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<20>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<19>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<18>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<17>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<16>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<15>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<14>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<13>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<12>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<11>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<10>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<9>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<8>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<7>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<6>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<5>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<4>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<3>)
     XORCY:CI->O          10   0.844   0.914  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.XOR_I (microblaze_0/ex_alu_result<2>)
     LUT3:I2->O            7   0.648   0.788  microblaze_0/Performance.Decode_I/PC_Module_I/new_pc<2>1 (microblaze_0/ib_addr<2>)
     LUT4:I1->O            1   0.643   0.000  microblaze_0/Performance.MMU_I/Using_TLBS.ITLB_I/Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare/sel_1_and00001 (microblaze_0/Performance.MMU_I/Using_TLBS.ITLB_I/Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare/sel<1>)
     MUXCY_L:S->LO         1   0.632   0.000  microblaze_0/Performance.MMU_I/Using_TLBS.ITLB_I/Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare/The_Compare[1].carry_and_I1/Using_FPGA.MUXCY_I (microblaze_0/Performance.MMU_I/Using_TLBS.ITLB_I/Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare/carry<1>)
     MUXCY_L:CI->LO       89   0.269   1.423  microblaze_0/Performance.MMU_I/Using_TLBS.ITLB_I/Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare/The_Compare[0].carry_and_I1/Using_FPGA.MUXCY_I (microblaze_0/Performance.MMU_I/Using_TLBS.ITLB_I/HitAddr)
     LUT2_D:I0->O          1   0.648   0.452  microblaze_0/Performance.MMU_I/Using_TLBS.ITLB_I/Hit_0_mux00001_1 (microblaze_0/Performance.MMU_I/Using_TLBS.ITLB_I/Hit_0_mux00001)
     LUT4:I2->O           32   0.648   1.262  microblaze_0/Performance.Decode_I/if_pc_write_0_or00001 (microblaze_0/Performance.Decode_I/if_pc_write)
     FDRE:CE                   0.312          microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_31
    ----------------------------------------
    Total                     14.282ns (8.561ns logic, 5.721ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DBG_CLK'
  Clock period: 5.962ns (frequency: 167.729MHz)
  Total number of paths / destination ports: 193 / 161
-------------------------------------------------------------------------
Delay:               5.962ns (Levels of Logic = 3)
  Source:            microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_1 (FF)
  Destination:       microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      DBG_CLK rising
  Destination Clock: DBG_CLK rising

  Data Path: microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_1 to microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.591   1.263  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_1 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_1)
     LUT4:I3->O            1   0.648   0.452  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or000027 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or000027)
     LUT4:I2->O            1   0.648   0.423  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or000029_SW0 (N992)
     LUT4:I3->O            1   0.648   0.420  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or000029 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.869          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.962ns (3.404ns logic, 2.558ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 2289 / 1795
-------------------------------------------------------------------------
Offset:              9.871ns (Levels of Logic = 10)
  Source:            IREADY (PAD)
  Destination:       microblaze_0/Performance.Use_IOPB_or_IPLB.Using_IPLB.Iplb_Interface_I2/instr_addr_17 (FF)
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: IREADY to microblaze_0/Performance.Use_IOPB_or_IPLB.Using_IPLB.Iplb_Interface_I2/instr_addr_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            1   0.648   0.000  microblaze_0/Performance.Using_Debug.combined_carry_or_I/A_N1 (microblaze_0/Performance.Using_Debug.combined_carry_or_I/A_N)
     MUXCY_L:S->LO         1   0.632   0.000  microblaze_0/Performance.Using_Debug.combined_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/iside_data_strobe_combined)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Using_Debug.combined_carry_and_I2/Using_FPGA.MUXCY_I (microblaze_0/iside_data_strobe_combined2)
     MUXCY_L:CI->LO        1   0.269   0.423  microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/ib_ready)
     LUT4:I3->O           15   0.648   1.020  microblaze_0/Performance.Decode_I/ib_Ready_MMU_or00001 (microblaze_0/Performance.Decode_I/ib_Ready_MMU)
     LUT4:I3->O            5   0.648   0.665  microblaze_0/Performance.Decode_I/ib_addr_strobe_i_0_and00011_1 (microblaze_0/Performance.Decode_I/ib_addr_strobe_i_0_and00011)
     LUT3:I2->O           85   0.648   1.311  microblaze_0/Performance.Decode_I/IB_VMode1 (microblaze_0/ib_vMode)
     LUT3:I2->O            1   0.648   0.423  microblaze_0/Performance.MMU_I/Using_TLBS.ITLB_I/Hit_0_mux00001_SW1 (N857)
     LUT4_L:I3->LO         1   0.648   0.132  microblaze_0/Performance.MMU_I/Mmux_IB_Addr_MMU18_SW0 (N467)
     LUT4:I2->O            1   0.648   0.000  microblaze_0/Performance.MMU_I/Mmux_IB_Addr_MMU18 (microblaze_0/ib_addr_mmu<17>)
     FDE:D                     0.252          microblaze_0/Performance.Use_IOPB_or_IPLB.Using_IPLB.Iplb_Interface_I2/instr_addr_17
    ----------------------------------------
    Total                      9.871ns (5.897ns logic, 3.974ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBG_CLK'
  Total number of paths / destination ports: 97 / 61
-------------------------------------------------------------------------
Offset:              3.374ns (Levels of Logic = 2)
  Source:            DBG_REG_EN<2> (PAD)
  Destination:       microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I (FF)
  Destination Clock: DBG_CLK rising

  Data Path: DBG_REG_EN<2> to microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            2   0.648   0.590  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_En_cmp_eq000011 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N12)
     LUT3:I0->O            8   0.648   0.757  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/which_pc_0_mux00001 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/which_pc)
     SRLC16E:CE                0.588          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[7].SRLC16E_I
    ----------------------------------------
    Total                      3.374ns (2.027ns logic, 1.347ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBG_UPDATE'
  Total number of paths / destination ports: 55 / 11
-------------------------------------------------------------------------
Offset:              2.677ns (Levels of Logic = 2)
  Source:            DBG_REG_EN<2> (PAD)
  Destination:       microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1 (FF)
  Destination Clock: DBG_UPDATE rising

  Data Path: DBG_REG_EN<2> to microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            2   0.648   0.479  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_En_cmp_eq000011 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N12)
     LUT3:I2->O            2   0.648   0.447  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_En_cmp_eq00002 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_En)
     FDCE:CE                   0.312          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1
    ----------------------------------------
    Total                      2.677ns (1.751ns logic, 0.926ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 22020 / 448
-------------------------------------------------------------------------
Offset:              11.684ns (Levels of Logic = 9)
  Source:            microblaze_0/Performance.Decode_I/wb_exception_kind_i_28 (FF)
  Destination:       IFETCH (PAD)
  Source Clock:      DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_0/Performance.Decode_I/wb_exception_kind_i_28 to IFETCH
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.591   1.066  microblaze_0/Performance.Decode_I/wb_exception_kind_i_28 (microblaze_0/Performance.Decode_I/wb_exception_kind_i_28)
     LUT3_D:I2->LO         1   0.648   0.103  microblaze_0/Performance.Decode_I/wb_intr_exception_0_and000011 (N1218)
     LUT4:I3->O           10   0.648   0.962  microblaze_0/Performance.Decode_I/wb_dbg_exception_0_and00001_1 (microblaze_0/Performance.Decode_I/wb_dbg_exception_0_and00001)
     LUT2:I1->O            1   0.643   0.000  microblaze_0/dbg_freeze_n1 (microblaze_0/dbg_freeze_n)
     MUXCY_L:S->LO         1   0.632   0.000  microblaze_0/Performance.Using_Debug.combined_carry_and_I2/Using_FPGA.MUXCY_I (microblaze_0/iside_data_strobe_combined2)
     MUXCY_L:CI->LO        1   0.269   0.423  microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/ib_ready)
     LUT4:I3->O           15   0.648   1.020  microblaze_0/Performance.Decode_I/ib_Ready_MMU_or00001 (microblaze_0/Performance.Decode_I/ib_Ready_MMU)
     LUT4:I3->O            5   0.648   0.665  microblaze_0/Performance.Decode_I/ib_addr_strobe_i_0_and00011_1 (microblaze_0/Performance.Decode_I/ib_addr_strobe_i_0_and00011)
     LUT3:I2->O           85   0.648   1.422  microblaze_0/Performance.Decode_I/IB_VMode1 (microblaze_0/ib_vMode)
     LUT3:I0->O            0   0.648   0.000  microblaze_0/Performance.MMU_I/IB_Addr_LMB_MMU<9>1 (INSTR_ADDR<9>)
    ----------------------------------------
    Total                     11.684ns (6.023ns logic, 5.661ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DBG_CLK'
  Total number of paths / destination ports: 121 / 1
-------------------------------------------------------------------------
Offset:              9.980ns (Levels of Logic = 8)
  Source:            microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       DBG_TDO (PAD)
  Source Clock:      DBG_CLK rising

  Data Path: microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to DBG_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   3.529   0.500  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.643   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11)
     MUXF5:I0->O           2   0.276   0.590  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT3:I0->O            1   0.648   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO132 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO132)
     MUXF5:I0->O           1   0.276   0.452  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO13_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO13)
     LUT3:I2->O            1   0.648   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO56_G (N1087)
     MUXF5:I1->O           1   0.276   0.423  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO56 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO56)
     LUT4:I3->O            1   0.648   0.423  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO158_SW0 (N1024)
     LUT4:I3->O            0   0.648   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO158 (DBG_TDO)
    ----------------------------------------
    Total                      9.980ns (7.592ns logic, 2.388ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 49 / 43
-------------------------------------------------------------------------
Delay:               7.879ns (Levels of Logic = 8)
  Source:            IREADY (PAD)
  Destination:       IFETCH (PAD)

  Data Path: IREADY to IFETCH
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            1   0.648   0.000  microblaze_0/Performance.Using_Debug.combined_carry_or_I/A_N1 (microblaze_0/Performance.Using_Debug.combined_carry_or_I/A_N)
     MUXCY_L:S->LO         1   0.632   0.000  microblaze_0/Performance.Using_Debug.combined_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/iside_data_strobe_combined)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Performance.Using_Debug.combined_carry_and_I2/Using_FPGA.MUXCY_I (microblaze_0/iside_data_strobe_combined2)
     MUXCY_L:CI->LO        1   0.269   0.423  microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/ib_ready)
     LUT4:I3->O           15   0.648   1.020  microblaze_0/Performance.Decode_I/ib_Ready_MMU_or00001 (microblaze_0/Performance.Decode_I/ib_Ready_MMU)
     LUT4:I3->O            5   0.648   0.665  microblaze_0/Performance.Decode_I/ib_addr_strobe_i_0_and00011_1 (microblaze_0/Performance.Decode_I/ib_addr_strobe_i_0_and00011)
     LUT3:I2->O           85   0.648   1.422  microblaze_0/Performance.Decode_I/IB_VMode1 (microblaze_0/ib_vMode)
     LUT3:I0->O            0   0.648   0.000  microblaze_0/Performance.MMU_I/IB_Addr_LMB_MMU<9>1 (INSTR_ADDR<9>)
    ----------------------------------------
    Total                      7.879ns (4.349ns logic, 3.530ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================


Total REAL time to Xst completion: 78.00 secs
Total CPU time to Xst completion: 74.99 secs
 
--> 


Total memory usage is 620736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  686 (   0 filtered)
Number of infos    :  120 (   0 filtered)

