HelpInfo,D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.7\Synplify\bin\mbin\assistant
Implementation;Synthesis;RootName:TDR
Implementation;Synthesis|| CG133 ||@W:No assignment to data||TDR.srr(63);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/63||Adder.v(59);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/59
Implementation;Synthesis|| CG133 ||@W:No assignment to edge_counter||TDR.srr(64);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/64||Adder.v(61);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/61
Implementation;Synthesis|| CG133 ||@W:No assignment to trigger_type||TDR.srr(65);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/65||Adder.v(67);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/67
Implementation;Synthesis|| CG133 ||@W:No assignment to LV1||TDR.srr(66);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/66||Adder.v(68);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/68
Implementation;Synthesis|| CG133 ||@W:No assignment to BX||TDR.srr(67);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/67||Adder.v(69);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/69
Implementation;Synthesis|| CG133 ||@W:No assignment to FEC_ID||TDR.srr(68);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/68||Adder.v(70);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/70
Implementation;Synthesis|| CG133 ||@W:No assignment to FOV||TDR.srr(69);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/69||Adder.v(71);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/71
Implementation;Synthesis|| CG133 ||@W:No assignment to H||TDR.srr(70);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/70||Adder.v(72);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/72
Implementation;Synthesis|| CG133 ||@W:No assignment to F||TDR.srr(71);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/71||Adder.v(73);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/73
Implementation;Synthesis|| CG133 ||@W:No assignment to TRB_FOV||TDR.srr(72);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/72||Adder.v(74);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/74
Implementation;Synthesis|| CG133 ||@W:No assignment to GR1||TDR.srr(73);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/73||Adder.v(75);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/75
Implementation;Synthesis|| CG133 ||@W:No assignment to GR2||TDR.srr(74);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/74||Adder.v(76);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/76
Implementation;Synthesis|| CG133 ||@W:No assignment to full_TDC_ID||TDR.srr(75);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/75||Adder.v(78);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:No assignment to board_ID||TDR.srr(76);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/76||Adder.v(80);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/80
Implementation;Synthesis|| CG133 ||@W:No assignment to dead_time||TDR.srr(77);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/77||Adder.v(83);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/83
Implementation;Synthesis|| CG133 ||@W:No assignment to trigger_FIFO||TDR.srr(78);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/78||Adder.v(84);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/84
Implementation;Synthesis|| CG133 ||@W:No assignment to HPTDC_L1_occupancy||TDR.srr(79);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/79||Adder.v(85);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/85
Implementation;Synthesis|| CG133 ||@W:No assignment to run_type||TDR.srr(80);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/80||Adder.v(86);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:No assignment to FIFO_size||TDR.srr(81);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/81||Adder.v(88);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/88
Implementation;Synthesis|| CL169 ||@W:Pruning register TDC_ID[2:0] ||TDR.srr(82);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/82||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL169 ||@W:Pruning register event_ID[11:0] ||TDR.srr(84);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/84||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL169 ||@W:Pruning register bunch_ID[11:0] ||TDR.srr(86);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/86||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL169 ||@W:Pruning register word_count[12:0] ||TDR.srr(88);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/88||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL169 ||@W:Pruning register error_flag[11:0] ||TDR.srr(90);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/90||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit read_enable is always 0, optimizing ...||TDR.srr(92);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/92||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[0] is always 0, optimizing ...||TDR.srr(93);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/93||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[1] is always 0, optimizing ...||TDR.srr(94);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/94||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[2] is always 0, optimizing ...||TDR.srr(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/95||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[3] is always 0, optimizing ...||TDR.srr(96);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/96||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[4] is always 0, optimizing ...||TDR.srr(97);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/97||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[5] is always 0, optimizing ...||TDR.srr(98);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/98||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[6] is always 0, optimizing ...||TDR.srr(99);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/99||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[7] is always 0, optimizing ...||TDR.srr(100);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/100||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[8] is always 0, optimizing ...||TDR.srr(101);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/101||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[9] is always 0, optimizing ...||TDR.srr(102);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/102||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[10] is always 0, optimizing ...||TDR.srr(103);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/103||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[11] is always 0, optimizing ...||TDR.srr(104);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/104||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[12] is always 0, optimizing ...||TDR.srr(105);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/105||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[13] is always 0, optimizing ...||TDR.srr(106);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/106||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[14] is always 0, optimizing ...||TDR.srr(107);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/107||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[15] is always 0, optimizing ...||TDR.srr(108);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/108||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[16] is always 0, optimizing ...||TDR.srr(109);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/109||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[17] is always 0, optimizing ...||TDR.srr(110);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/110||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[18] is always 0, optimizing ...||TDR.srr(111);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/111||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[19] is always 0, optimizing ...||TDR.srr(112);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/112||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[20] is always 0, optimizing ...||TDR.srr(113);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/113||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[21] is always 0, optimizing ...||TDR.srr(114);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/114||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[22] is always 0, optimizing ...||TDR.srr(115);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/115||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[23] is always 0, optimizing ...||TDR.srr(116);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/116||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[24] is always 0, optimizing ...||TDR.srr(117);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/117||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[25] is always 0, optimizing ...||TDR.srr(118);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/118||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[26] is always 0, optimizing ...||TDR.srr(119);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/119||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[27] is always 0, optimizing ...||TDR.srr(120);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/120||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[28] is always 0, optimizing ...||TDR.srr(121);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/121||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[29] is always 0, optimizing ...||TDR.srr(122);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/122||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[30] is always 0, optimizing ...||TDR.srr(123);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/123||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[31] is always 0, optimizing ...||TDR.srr(124);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/124||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[32] is always 0, optimizing ...||TDR.srr(125);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/125||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[33] is always 0, optimizing ...||TDR.srr(126);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/126||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[34] is always 0, optimizing ...||TDR.srr(127);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/127||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[35] is always 0, optimizing ...||TDR.srr(128);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/128||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[36] is always 0, optimizing ...||TDR.srr(129);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/129||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[37] is always 0, optimizing ...||TDR.srr(130);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/130||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[38] is always 0, optimizing ...||TDR.srr(131);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/131||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[39] is always 0, optimizing ...||TDR.srr(132);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/132||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[40] is always 0, optimizing ...||TDR.srr(133);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/133||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[41] is always 0, optimizing ...||TDR.srr(134);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/134||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[42] is always 0, optimizing ...||TDR.srr(135);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/135||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[43] is always 0, optimizing ...||TDR.srr(136);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/136||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[44] is always 0, optimizing ...||TDR.srr(137);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/137||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[45] is always 0, optimizing ...||TDR.srr(138);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/138||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[46] is always 0, optimizing ...||TDR.srr(139);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/139||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[47] is always 0, optimizing ...||TDR.srr(140);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/140||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[48] is always 0, optimizing ...||TDR.srr(141);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/141||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis|| CL189 ||@W:Register bit data_out[49] is always 0, optimizing ...||TDR.srr(142);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.srr'/linenumber/142||Adder.v(95);liberoaction://cross_probe/hdl/file/'D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v'/linenumber/95
Implementation;Synthesis||(null)||Please refer to the log file for details about 1532 Warning(s)||TDR.srr;liberoaction://open_report/file/TDR.srr||(null);(null)
Implementation;Compile;RootName:TDR
Implementation;Compile||(null)||Please refer to the log file for details about 138 Warning(s) , 6 Info(s)||TDR_compile_log.log;liberoaction://open_report/file/TDR_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:TDR
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||TDR_layout_log.log;liberoaction://open_report/file/TDR_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:TDR
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||TDR_generateBitstream.log;liberoaction://open_report/file/TDR_generateBitstream.log||(null);(null)
