set moduleName linear_forward_no_mu
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {linear_forward_no_mu}
set C_modelType { void 0 }
set C_modelArgList {
	{ input_0_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_0_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_0_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_0_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_1_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_1_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_1_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_1_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_2_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_2_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_2_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_2_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_3_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_3_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_3_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_3_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_4_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_4_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_4_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_4_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_5_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_5_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_5_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_5_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_6_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_6_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_6_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_6_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_7_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_7_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_7_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_7_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_8_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_8_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_8_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_8_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_9_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_9_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_9_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_9_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_10_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_10_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_10_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_10_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_11_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_11_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_11_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_11_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_12_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_12_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_12_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_12_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_13_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_13_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_13_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_13_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_14_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_14_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_14_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_14_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_15_0_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_15_1_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_15_2_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ input_15_3_0_V int 8 regular {array 6 { 1 3 } 1 1 }  }
	{ output_0_V int 38 regular {array 384 { 2 3 } 1 1 }  }
	{ scales_0_V_read int 38 regular  }
	{ packed_weights_0 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_1 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_2 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_3 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_4 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_5 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_6 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_7 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_8 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_9 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_10 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_11 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_12 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_13 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_14 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ packed_weights_15 int 8 regular {array 2304 { 1 3 } 1 1 }  }
	{ w_scale_V int 26 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "input_0_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_0_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_0_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_0_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_2_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_2_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_2_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_2_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_3_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_3_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_3_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_3_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_4_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_4_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_4_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_4_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_5_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_5_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_5_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_5_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_6_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_6_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_6_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_6_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_7_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_7_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_7_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_7_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_8_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_8_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_8_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_8_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_9_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_9_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_9_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_9_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_10_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_10_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_10_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_10_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_11_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_11_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_11_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_11_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_12_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_12_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_12_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_12_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_13_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_13_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_13_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_13_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_14_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_14_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_14_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_14_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_15_0_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_15_1_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_15_2_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "input_15_3_0_V", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "output_0_V", "interface" : "memory", "bitwidth" : 38, "direction" : "READWRITE"} , 
 	{ "Name" : "scales_0_V_read", "interface" : "wire", "bitwidth" : 38, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_0", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_7", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_8", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_9", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_10", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_11", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_12", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_13", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_14", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "packed_weights_15", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "w_scale_V", "interface" : "wire", "bitwidth" : 26, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 253
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ input_0_0_0_V_address0 sc_out sc_lv 3 signal 0 } 
	{ input_0_0_0_V_ce0 sc_out sc_logic 1 signal 0 } 
	{ input_0_0_0_V_q0 sc_in sc_lv 8 signal 0 } 
	{ input_0_1_0_V_address0 sc_out sc_lv 3 signal 1 } 
	{ input_0_1_0_V_ce0 sc_out sc_logic 1 signal 1 } 
	{ input_0_1_0_V_q0 sc_in sc_lv 8 signal 1 } 
	{ input_0_2_0_V_address0 sc_out sc_lv 3 signal 2 } 
	{ input_0_2_0_V_ce0 sc_out sc_logic 1 signal 2 } 
	{ input_0_2_0_V_q0 sc_in sc_lv 8 signal 2 } 
	{ input_0_3_0_V_address0 sc_out sc_lv 3 signal 3 } 
	{ input_0_3_0_V_ce0 sc_out sc_logic 1 signal 3 } 
	{ input_0_3_0_V_q0 sc_in sc_lv 8 signal 3 } 
	{ input_1_0_0_V_address0 sc_out sc_lv 3 signal 4 } 
	{ input_1_0_0_V_ce0 sc_out sc_logic 1 signal 4 } 
	{ input_1_0_0_V_q0 sc_in sc_lv 8 signal 4 } 
	{ input_1_1_0_V_address0 sc_out sc_lv 3 signal 5 } 
	{ input_1_1_0_V_ce0 sc_out sc_logic 1 signal 5 } 
	{ input_1_1_0_V_q0 sc_in sc_lv 8 signal 5 } 
	{ input_1_2_0_V_address0 sc_out sc_lv 3 signal 6 } 
	{ input_1_2_0_V_ce0 sc_out sc_logic 1 signal 6 } 
	{ input_1_2_0_V_q0 sc_in sc_lv 8 signal 6 } 
	{ input_1_3_0_V_address0 sc_out sc_lv 3 signal 7 } 
	{ input_1_3_0_V_ce0 sc_out sc_logic 1 signal 7 } 
	{ input_1_3_0_V_q0 sc_in sc_lv 8 signal 7 } 
	{ input_2_0_0_V_address0 sc_out sc_lv 3 signal 8 } 
	{ input_2_0_0_V_ce0 sc_out sc_logic 1 signal 8 } 
	{ input_2_0_0_V_q0 sc_in sc_lv 8 signal 8 } 
	{ input_2_1_0_V_address0 sc_out sc_lv 3 signal 9 } 
	{ input_2_1_0_V_ce0 sc_out sc_logic 1 signal 9 } 
	{ input_2_1_0_V_q0 sc_in sc_lv 8 signal 9 } 
	{ input_2_2_0_V_address0 sc_out sc_lv 3 signal 10 } 
	{ input_2_2_0_V_ce0 sc_out sc_logic 1 signal 10 } 
	{ input_2_2_0_V_q0 sc_in sc_lv 8 signal 10 } 
	{ input_2_3_0_V_address0 sc_out sc_lv 3 signal 11 } 
	{ input_2_3_0_V_ce0 sc_out sc_logic 1 signal 11 } 
	{ input_2_3_0_V_q0 sc_in sc_lv 8 signal 11 } 
	{ input_3_0_0_V_address0 sc_out sc_lv 3 signal 12 } 
	{ input_3_0_0_V_ce0 sc_out sc_logic 1 signal 12 } 
	{ input_3_0_0_V_q0 sc_in sc_lv 8 signal 12 } 
	{ input_3_1_0_V_address0 sc_out sc_lv 3 signal 13 } 
	{ input_3_1_0_V_ce0 sc_out sc_logic 1 signal 13 } 
	{ input_3_1_0_V_q0 sc_in sc_lv 8 signal 13 } 
	{ input_3_2_0_V_address0 sc_out sc_lv 3 signal 14 } 
	{ input_3_2_0_V_ce0 sc_out sc_logic 1 signal 14 } 
	{ input_3_2_0_V_q0 sc_in sc_lv 8 signal 14 } 
	{ input_3_3_0_V_address0 sc_out sc_lv 3 signal 15 } 
	{ input_3_3_0_V_ce0 sc_out sc_logic 1 signal 15 } 
	{ input_3_3_0_V_q0 sc_in sc_lv 8 signal 15 } 
	{ input_4_0_0_V_address0 sc_out sc_lv 3 signal 16 } 
	{ input_4_0_0_V_ce0 sc_out sc_logic 1 signal 16 } 
	{ input_4_0_0_V_q0 sc_in sc_lv 8 signal 16 } 
	{ input_4_1_0_V_address0 sc_out sc_lv 3 signal 17 } 
	{ input_4_1_0_V_ce0 sc_out sc_logic 1 signal 17 } 
	{ input_4_1_0_V_q0 sc_in sc_lv 8 signal 17 } 
	{ input_4_2_0_V_address0 sc_out sc_lv 3 signal 18 } 
	{ input_4_2_0_V_ce0 sc_out sc_logic 1 signal 18 } 
	{ input_4_2_0_V_q0 sc_in sc_lv 8 signal 18 } 
	{ input_4_3_0_V_address0 sc_out sc_lv 3 signal 19 } 
	{ input_4_3_0_V_ce0 sc_out sc_logic 1 signal 19 } 
	{ input_4_3_0_V_q0 sc_in sc_lv 8 signal 19 } 
	{ input_5_0_0_V_address0 sc_out sc_lv 3 signal 20 } 
	{ input_5_0_0_V_ce0 sc_out sc_logic 1 signal 20 } 
	{ input_5_0_0_V_q0 sc_in sc_lv 8 signal 20 } 
	{ input_5_1_0_V_address0 sc_out sc_lv 3 signal 21 } 
	{ input_5_1_0_V_ce0 sc_out sc_logic 1 signal 21 } 
	{ input_5_1_0_V_q0 sc_in sc_lv 8 signal 21 } 
	{ input_5_2_0_V_address0 sc_out sc_lv 3 signal 22 } 
	{ input_5_2_0_V_ce0 sc_out sc_logic 1 signal 22 } 
	{ input_5_2_0_V_q0 sc_in sc_lv 8 signal 22 } 
	{ input_5_3_0_V_address0 sc_out sc_lv 3 signal 23 } 
	{ input_5_3_0_V_ce0 sc_out sc_logic 1 signal 23 } 
	{ input_5_3_0_V_q0 sc_in sc_lv 8 signal 23 } 
	{ input_6_0_0_V_address0 sc_out sc_lv 3 signal 24 } 
	{ input_6_0_0_V_ce0 sc_out sc_logic 1 signal 24 } 
	{ input_6_0_0_V_q0 sc_in sc_lv 8 signal 24 } 
	{ input_6_1_0_V_address0 sc_out sc_lv 3 signal 25 } 
	{ input_6_1_0_V_ce0 sc_out sc_logic 1 signal 25 } 
	{ input_6_1_0_V_q0 sc_in sc_lv 8 signal 25 } 
	{ input_6_2_0_V_address0 sc_out sc_lv 3 signal 26 } 
	{ input_6_2_0_V_ce0 sc_out sc_logic 1 signal 26 } 
	{ input_6_2_0_V_q0 sc_in sc_lv 8 signal 26 } 
	{ input_6_3_0_V_address0 sc_out sc_lv 3 signal 27 } 
	{ input_6_3_0_V_ce0 sc_out sc_logic 1 signal 27 } 
	{ input_6_3_0_V_q0 sc_in sc_lv 8 signal 27 } 
	{ input_7_0_0_V_address0 sc_out sc_lv 3 signal 28 } 
	{ input_7_0_0_V_ce0 sc_out sc_logic 1 signal 28 } 
	{ input_7_0_0_V_q0 sc_in sc_lv 8 signal 28 } 
	{ input_7_1_0_V_address0 sc_out sc_lv 3 signal 29 } 
	{ input_7_1_0_V_ce0 sc_out sc_logic 1 signal 29 } 
	{ input_7_1_0_V_q0 sc_in sc_lv 8 signal 29 } 
	{ input_7_2_0_V_address0 sc_out sc_lv 3 signal 30 } 
	{ input_7_2_0_V_ce0 sc_out sc_logic 1 signal 30 } 
	{ input_7_2_0_V_q0 sc_in sc_lv 8 signal 30 } 
	{ input_7_3_0_V_address0 sc_out sc_lv 3 signal 31 } 
	{ input_7_3_0_V_ce0 sc_out sc_logic 1 signal 31 } 
	{ input_7_3_0_V_q0 sc_in sc_lv 8 signal 31 } 
	{ input_8_0_0_V_address0 sc_out sc_lv 3 signal 32 } 
	{ input_8_0_0_V_ce0 sc_out sc_logic 1 signal 32 } 
	{ input_8_0_0_V_q0 sc_in sc_lv 8 signal 32 } 
	{ input_8_1_0_V_address0 sc_out sc_lv 3 signal 33 } 
	{ input_8_1_0_V_ce0 sc_out sc_logic 1 signal 33 } 
	{ input_8_1_0_V_q0 sc_in sc_lv 8 signal 33 } 
	{ input_8_2_0_V_address0 sc_out sc_lv 3 signal 34 } 
	{ input_8_2_0_V_ce0 sc_out sc_logic 1 signal 34 } 
	{ input_8_2_0_V_q0 sc_in sc_lv 8 signal 34 } 
	{ input_8_3_0_V_address0 sc_out sc_lv 3 signal 35 } 
	{ input_8_3_0_V_ce0 sc_out sc_logic 1 signal 35 } 
	{ input_8_3_0_V_q0 sc_in sc_lv 8 signal 35 } 
	{ input_9_0_0_V_address0 sc_out sc_lv 3 signal 36 } 
	{ input_9_0_0_V_ce0 sc_out sc_logic 1 signal 36 } 
	{ input_9_0_0_V_q0 sc_in sc_lv 8 signal 36 } 
	{ input_9_1_0_V_address0 sc_out sc_lv 3 signal 37 } 
	{ input_9_1_0_V_ce0 sc_out sc_logic 1 signal 37 } 
	{ input_9_1_0_V_q0 sc_in sc_lv 8 signal 37 } 
	{ input_9_2_0_V_address0 sc_out sc_lv 3 signal 38 } 
	{ input_9_2_0_V_ce0 sc_out sc_logic 1 signal 38 } 
	{ input_9_2_0_V_q0 sc_in sc_lv 8 signal 38 } 
	{ input_9_3_0_V_address0 sc_out sc_lv 3 signal 39 } 
	{ input_9_3_0_V_ce0 sc_out sc_logic 1 signal 39 } 
	{ input_9_3_0_V_q0 sc_in sc_lv 8 signal 39 } 
	{ input_10_0_0_V_address0 sc_out sc_lv 3 signal 40 } 
	{ input_10_0_0_V_ce0 sc_out sc_logic 1 signal 40 } 
	{ input_10_0_0_V_q0 sc_in sc_lv 8 signal 40 } 
	{ input_10_1_0_V_address0 sc_out sc_lv 3 signal 41 } 
	{ input_10_1_0_V_ce0 sc_out sc_logic 1 signal 41 } 
	{ input_10_1_0_V_q0 sc_in sc_lv 8 signal 41 } 
	{ input_10_2_0_V_address0 sc_out sc_lv 3 signal 42 } 
	{ input_10_2_0_V_ce0 sc_out sc_logic 1 signal 42 } 
	{ input_10_2_0_V_q0 sc_in sc_lv 8 signal 42 } 
	{ input_10_3_0_V_address0 sc_out sc_lv 3 signal 43 } 
	{ input_10_3_0_V_ce0 sc_out sc_logic 1 signal 43 } 
	{ input_10_3_0_V_q0 sc_in sc_lv 8 signal 43 } 
	{ input_11_0_0_V_address0 sc_out sc_lv 3 signal 44 } 
	{ input_11_0_0_V_ce0 sc_out sc_logic 1 signal 44 } 
	{ input_11_0_0_V_q0 sc_in sc_lv 8 signal 44 } 
	{ input_11_1_0_V_address0 sc_out sc_lv 3 signal 45 } 
	{ input_11_1_0_V_ce0 sc_out sc_logic 1 signal 45 } 
	{ input_11_1_0_V_q0 sc_in sc_lv 8 signal 45 } 
	{ input_11_2_0_V_address0 sc_out sc_lv 3 signal 46 } 
	{ input_11_2_0_V_ce0 sc_out sc_logic 1 signal 46 } 
	{ input_11_2_0_V_q0 sc_in sc_lv 8 signal 46 } 
	{ input_11_3_0_V_address0 sc_out sc_lv 3 signal 47 } 
	{ input_11_3_0_V_ce0 sc_out sc_logic 1 signal 47 } 
	{ input_11_3_0_V_q0 sc_in sc_lv 8 signal 47 } 
	{ input_12_0_0_V_address0 sc_out sc_lv 3 signal 48 } 
	{ input_12_0_0_V_ce0 sc_out sc_logic 1 signal 48 } 
	{ input_12_0_0_V_q0 sc_in sc_lv 8 signal 48 } 
	{ input_12_1_0_V_address0 sc_out sc_lv 3 signal 49 } 
	{ input_12_1_0_V_ce0 sc_out sc_logic 1 signal 49 } 
	{ input_12_1_0_V_q0 sc_in sc_lv 8 signal 49 } 
	{ input_12_2_0_V_address0 sc_out sc_lv 3 signal 50 } 
	{ input_12_2_0_V_ce0 sc_out sc_logic 1 signal 50 } 
	{ input_12_2_0_V_q0 sc_in sc_lv 8 signal 50 } 
	{ input_12_3_0_V_address0 sc_out sc_lv 3 signal 51 } 
	{ input_12_3_0_V_ce0 sc_out sc_logic 1 signal 51 } 
	{ input_12_3_0_V_q0 sc_in sc_lv 8 signal 51 } 
	{ input_13_0_0_V_address0 sc_out sc_lv 3 signal 52 } 
	{ input_13_0_0_V_ce0 sc_out sc_logic 1 signal 52 } 
	{ input_13_0_0_V_q0 sc_in sc_lv 8 signal 52 } 
	{ input_13_1_0_V_address0 sc_out sc_lv 3 signal 53 } 
	{ input_13_1_0_V_ce0 sc_out sc_logic 1 signal 53 } 
	{ input_13_1_0_V_q0 sc_in sc_lv 8 signal 53 } 
	{ input_13_2_0_V_address0 sc_out sc_lv 3 signal 54 } 
	{ input_13_2_0_V_ce0 sc_out sc_logic 1 signal 54 } 
	{ input_13_2_0_V_q0 sc_in sc_lv 8 signal 54 } 
	{ input_13_3_0_V_address0 sc_out sc_lv 3 signal 55 } 
	{ input_13_3_0_V_ce0 sc_out sc_logic 1 signal 55 } 
	{ input_13_3_0_V_q0 sc_in sc_lv 8 signal 55 } 
	{ input_14_0_0_V_address0 sc_out sc_lv 3 signal 56 } 
	{ input_14_0_0_V_ce0 sc_out sc_logic 1 signal 56 } 
	{ input_14_0_0_V_q0 sc_in sc_lv 8 signal 56 } 
	{ input_14_1_0_V_address0 sc_out sc_lv 3 signal 57 } 
	{ input_14_1_0_V_ce0 sc_out sc_logic 1 signal 57 } 
	{ input_14_1_0_V_q0 sc_in sc_lv 8 signal 57 } 
	{ input_14_2_0_V_address0 sc_out sc_lv 3 signal 58 } 
	{ input_14_2_0_V_ce0 sc_out sc_logic 1 signal 58 } 
	{ input_14_2_0_V_q0 sc_in sc_lv 8 signal 58 } 
	{ input_14_3_0_V_address0 sc_out sc_lv 3 signal 59 } 
	{ input_14_3_0_V_ce0 sc_out sc_logic 1 signal 59 } 
	{ input_14_3_0_V_q0 sc_in sc_lv 8 signal 59 } 
	{ input_15_0_0_V_address0 sc_out sc_lv 3 signal 60 } 
	{ input_15_0_0_V_ce0 sc_out sc_logic 1 signal 60 } 
	{ input_15_0_0_V_q0 sc_in sc_lv 8 signal 60 } 
	{ input_15_1_0_V_address0 sc_out sc_lv 3 signal 61 } 
	{ input_15_1_0_V_ce0 sc_out sc_logic 1 signal 61 } 
	{ input_15_1_0_V_q0 sc_in sc_lv 8 signal 61 } 
	{ input_15_2_0_V_address0 sc_out sc_lv 3 signal 62 } 
	{ input_15_2_0_V_ce0 sc_out sc_logic 1 signal 62 } 
	{ input_15_2_0_V_q0 sc_in sc_lv 8 signal 62 } 
	{ input_15_3_0_V_address0 sc_out sc_lv 3 signal 63 } 
	{ input_15_3_0_V_ce0 sc_out sc_logic 1 signal 63 } 
	{ input_15_3_0_V_q0 sc_in sc_lv 8 signal 63 } 
	{ output_0_V_address0 sc_out sc_lv 9 signal 64 } 
	{ output_0_V_ce0 sc_out sc_logic 1 signal 64 } 
	{ output_0_V_we0 sc_out sc_logic 1 signal 64 } 
	{ output_0_V_d0 sc_out sc_lv 38 signal 64 } 
	{ output_0_V_q0 sc_in sc_lv 38 signal 64 } 
	{ scales_0_V_read sc_in sc_lv 38 signal 65 } 
	{ packed_weights_0_address0 sc_out sc_lv 12 signal 66 } 
	{ packed_weights_0_ce0 sc_out sc_logic 1 signal 66 } 
	{ packed_weights_0_q0 sc_in sc_lv 8 signal 66 } 
	{ packed_weights_1_address0 sc_out sc_lv 12 signal 67 } 
	{ packed_weights_1_ce0 sc_out sc_logic 1 signal 67 } 
	{ packed_weights_1_q0 sc_in sc_lv 8 signal 67 } 
	{ packed_weights_2_address0 sc_out sc_lv 12 signal 68 } 
	{ packed_weights_2_ce0 sc_out sc_logic 1 signal 68 } 
	{ packed_weights_2_q0 sc_in sc_lv 8 signal 68 } 
	{ packed_weights_3_address0 sc_out sc_lv 12 signal 69 } 
	{ packed_weights_3_ce0 sc_out sc_logic 1 signal 69 } 
	{ packed_weights_3_q0 sc_in sc_lv 8 signal 69 } 
	{ packed_weights_4_address0 sc_out sc_lv 12 signal 70 } 
	{ packed_weights_4_ce0 sc_out sc_logic 1 signal 70 } 
	{ packed_weights_4_q0 sc_in sc_lv 8 signal 70 } 
	{ packed_weights_5_address0 sc_out sc_lv 12 signal 71 } 
	{ packed_weights_5_ce0 sc_out sc_logic 1 signal 71 } 
	{ packed_weights_5_q0 sc_in sc_lv 8 signal 71 } 
	{ packed_weights_6_address0 sc_out sc_lv 12 signal 72 } 
	{ packed_weights_6_ce0 sc_out sc_logic 1 signal 72 } 
	{ packed_weights_6_q0 sc_in sc_lv 8 signal 72 } 
	{ packed_weights_7_address0 sc_out sc_lv 12 signal 73 } 
	{ packed_weights_7_ce0 sc_out sc_logic 1 signal 73 } 
	{ packed_weights_7_q0 sc_in sc_lv 8 signal 73 } 
	{ packed_weights_8_address0 sc_out sc_lv 12 signal 74 } 
	{ packed_weights_8_ce0 sc_out sc_logic 1 signal 74 } 
	{ packed_weights_8_q0 sc_in sc_lv 8 signal 74 } 
	{ packed_weights_9_address0 sc_out sc_lv 12 signal 75 } 
	{ packed_weights_9_ce0 sc_out sc_logic 1 signal 75 } 
	{ packed_weights_9_q0 sc_in sc_lv 8 signal 75 } 
	{ packed_weights_10_address0 sc_out sc_lv 12 signal 76 } 
	{ packed_weights_10_ce0 sc_out sc_logic 1 signal 76 } 
	{ packed_weights_10_q0 sc_in sc_lv 8 signal 76 } 
	{ packed_weights_11_address0 sc_out sc_lv 12 signal 77 } 
	{ packed_weights_11_ce0 sc_out sc_logic 1 signal 77 } 
	{ packed_weights_11_q0 sc_in sc_lv 8 signal 77 } 
	{ packed_weights_12_address0 sc_out sc_lv 12 signal 78 } 
	{ packed_weights_12_ce0 sc_out sc_logic 1 signal 78 } 
	{ packed_weights_12_q0 sc_in sc_lv 8 signal 78 } 
	{ packed_weights_13_address0 sc_out sc_lv 12 signal 79 } 
	{ packed_weights_13_ce0 sc_out sc_logic 1 signal 79 } 
	{ packed_weights_13_q0 sc_in sc_lv 8 signal 79 } 
	{ packed_weights_14_address0 sc_out sc_lv 12 signal 80 } 
	{ packed_weights_14_ce0 sc_out sc_logic 1 signal 80 } 
	{ packed_weights_14_q0 sc_in sc_lv 8 signal 80 } 
	{ packed_weights_15_address0 sc_out sc_lv 12 signal 81 } 
	{ packed_weights_15_ce0 sc_out sc_logic 1 signal 81 } 
	{ packed_weights_15_q0 sc_in sc_lv 8 signal 81 } 
	{ w_scale_V sc_in sc_lv 26 signal 82 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "input_0_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_0_0_0_V", "role": "address0" }} , 
 	{ "name": "input_0_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_0_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_0_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_0_0_0_V", "role": "q0" }} , 
 	{ "name": "input_0_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_0_1_0_V", "role": "address0" }} , 
 	{ "name": "input_0_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_0_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_0_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_0_1_0_V", "role": "q0" }} , 
 	{ "name": "input_0_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_0_2_0_V", "role": "address0" }} , 
 	{ "name": "input_0_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_0_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_0_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_0_2_0_V", "role": "q0" }} , 
 	{ "name": "input_0_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_0_3_0_V", "role": "address0" }} , 
 	{ "name": "input_0_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_0_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_0_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_0_3_0_V", "role": "q0" }} , 
 	{ "name": "input_1_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_1_0_0_V", "role": "address0" }} , 
 	{ "name": "input_1_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_1_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_1_0_0_V", "role": "q0" }} , 
 	{ "name": "input_1_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_1_1_0_V", "role": "address0" }} , 
 	{ "name": "input_1_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_1_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_1_1_0_V", "role": "q0" }} , 
 	{ "name": "input_1_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_1_2_0_V", "role": "address0" }} , 
 	{ "name": "input_1_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_1_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_1_2_0_V", "role": "q0" }} , 
 	{ "name": "input_1_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_1_3_0_V", "role": "address0" }} , 
 	{ "name": "input_1_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_1_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_1_3_0_V", "role": "q0" }} , 
 	{ "name": "input_2_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_2_0_0_V", "role": "address0" }} , 
 	{ "name": "input_2_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_2_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_2_0_0_V", "role": "q0" }} , 
 	{ "name": "input_2_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_2_1_0_V", "role": "address0" }} , 
 	{ "name": "input_2_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_2_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_2_1_0_V", "role": "q0" }} , 
 	{ "name": "input_2_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_2_2_0_V", "role": "address0" }} , 
 	{ "name": "input_2_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_2_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_2_2_0_V", "role": "q0" }} , 
 	{ "name": "input_2_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_2_3_0_V", "role": "address0" }} , 
 	{ "name": "input_2_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_2_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_2_3_0_V", "role": "q0" }} , 
 	{ "name": "input_3_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_3_0_0_V", "role": "address0" }} , 
 	{ "name": "input_3_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_3_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_3_0_0_V", "role": "q0" }} , 
 	{ "name": "input_3_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_3_1_0_V", "role": "address0" }} , 
 	{ "name": "input_3_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_3_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_3_1_0_V", "role": "q0" }} , 
 	{ "name": "input_3_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_3_2_0_V", "role": "address0" }} , 
 	{ "name": "input_3_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_3_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_3_2_0_V", "role": "q0" }} , 
 	{ "name": "input_3_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_3_3_0_V", "role": "address0" }} , 
 	{ "name": "input_3_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_3_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_3_3_0_V", "role": "q0" }} , 
 	{ "name": "input_4_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_4_0_0_V", "role": "address0" }} , 
 	{ "name": "input_4_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_4_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_4_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_4_0_0_V", "role": "q0" }} , 
 	{ "name": "input_4_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_4_1_0_V", "role": "address0" }} , 
 	{ "name": "input_4_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_4_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_4_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_4_1_0_V", "role": "q0" }} , 
 	{ "name": "input_4_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_4_2_0_V", "role": "address0" }} , 
 	{ "name": "input_4_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_4_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_4_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_4_2_0_V", "role": "q0" }} , 
 	{ "name": "input_4_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_4_3_0_V", "role": "address0" }} , 
 	{ "name": "input_4_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_4_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_4_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_4_3_0_V", "role": "q0" }} , 
 	{ "name": "input_5_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_5_0_0_V", "role": "address0" }} , 
 	{ "name": "input_5_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_5_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_5_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_5_0_0_V", "role": "q0" }} , 
 	{ "name": "input_5_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_5_1_0_V", "role": "address0" }} , 
 	{ "name": "input_5_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_5_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_5_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_5_1_0_V", "role": "q0" }} , 
 	{ "name": "input_5_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_5_2_0_V", "role": "address0" }} , 
 	{ "name": "input_5_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_5_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_5_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_5_2_0_V", "role": "q0" }} , 
 	{ "name": "input_5_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_5_3_0_V", "role": "address0" }} , 
 	{ "name": "input_5_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_5_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_5_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_5_3_0_V", "role": "q0" }} , 
 	{ "name": "input_6_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_6_0_0_V", "role": "address0" }} , 
 	{ "name": "input_6_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_6_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_6_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_6_0_0_V", "role": "q0" }} , 
 	{ "name": "input_6_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_6_1_0_V", "role": "address0" }} , 
 	{ "name": "input_6_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_6_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_6_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_6_1_0_V", "role": "q0" }} , 
 	{ "name": "input_6_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_6_2_0_V", "role": "address0" }} , 
 	{ "name": "input_6_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_6_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_6_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_6_2_0_V", "role": "q0" }} , 
 	{ "name": "input_6_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_6_3_0_V", "role": "address0" }} , 
 	{ "name": "input_6_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_6_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_6_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_6_3_0_V", "role": "q0" }} , 
 	{ "name": "input_7_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_7_0_0_V", "role": "address0" }} , 
 	{ "name": "input_7_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_7_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_7_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_7_0_0_V", "role": "q0" }} , 
 	{ "name": "input_7_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_7_1_0_V", "role": "address0" }} , 
 	{ "name": "input_7_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_7_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_7_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_7_1_0_V", "role": "q0" }} , 
 	{ "name": "input_7_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_7_2_0_V", "role": "address0" }} , 
 	{ "name": "input_7_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_7_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_7_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_7_2_0_V", "role": "q0" }} , 
 	{ "name": "input_7_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_7_3_0_V", "role": "address0" }} , 
 	{ "name": "input_7_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_7_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_7_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_7_3_0_V", "role": "q0" }} , 
 	{ "name": "input_8_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_8_0_0_V", "role": "address0" }} , 
 	{ "name": "input_8_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_8_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_8_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_8_0_0_V", "role": "q0" }} , 
 	{ "name": "input_8_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_8_1_0_V", "role": "address0" }} , 
 	{ "name": "input_8_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_8_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_8_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_8_1_0_V", "role": "q0" }} , 
 	{ "name": "input_8_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_8_2_0_V", "role": "address0" }} , 
 	{ "name": "input_8_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_8_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_8_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_8_2_0_V", "role": "q0" }} , 
 	{ "name": "input_8_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_8_3_0_V", "role": "address0" }} , 
 	{ "name": "input_8_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_8_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_8_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_8_3_0_V", "role": "q0" }} , 
 	{ "name": "input_9_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_9_0_0_V", "role": "address0" }} , 
 	{ "name": "input_9_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_9_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_9_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_9_0_0_V", "role": "q0" }} , 
 	{ "name": "input_9_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_9_1_0_V", "role": "address0" }} , 
 	{ "name": "input_9_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_9_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_9_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_9_1_0_V", "role": "q0" }} , 
 	{ "name": "input_9_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_9_2_0_V", "role": "address0" }} , 
 	{ "name": "input_9_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_9_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_9_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_9_2_0_V", "role": "q0" }} , 
 	{ "name": "input_9_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_9_3_0_V", "role": "address0" }} , 
 	{ "name": "input_9_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_9_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_9_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_9_3_0_V", "role": "q0" }} , 
 	{ "name": "input_10_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_10_0_0_V", "role": "address0" }} , 
 	{ "name": "input_10_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_10_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_10_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_10_0_0_V", "role": "q0" }} , 
 	{ "name": "input_10_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_10_1_0_V", "role": "address0" }} , 
 	{ "name": "input_10_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_10_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_10_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_10_1_0_V", "role": "q0" }} , 
 	{ "name": "input_10_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_10_2_0_V", "role": "address0" }} , 
 	{ "name": "input_10_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_10_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_10_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_10_2_0_V", "role": "q0" }} , 
 	{ "name": "input_10_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_10_3_0_V", "role": "address0" }} , 
 	{ "name": "input_10_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_10_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_10_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_10_3_0_V", "role": "q0" }} , 
 	{ "name": "input_11_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_11_0_0_V", "role": "address0" }} , 
 	{ "name": "input_11_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_11_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_11_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_11_0_0_V", "role": "q0" }} , 
 	{ "name": "input_11_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_11_1_0_V", "role": "address0" }} , 
 	{ "name": "input_11_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_11_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_11_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_11_1_0_V", "role": "q0" }} , 
 	{ "name": "input_11_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_11_2_0_V", "role": "address0" }} , 
 	{ "name": "input_11_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_11_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_11_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_11_2_0_V", "role": "q0" }} , 
 	{ "name": "input_11_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_11_3_0_V", "role": "address0" }} , 
 	{ "name": "input_11_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_11_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_11_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_11_3_0_V", "role": "q0" }} , 
 	{ "name": "input_12_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_12_0_0_V", "role": "address0" }} , 
 	{ "name": "input_12_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_12_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_12_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_12_0_0_V", "role": "q0" }} , 
 	{ "name": "input_12_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_12_1_0_V", "role": "address0" }} , 
 	{ "name": "input_12_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_12_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_12_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_12_1_0_V", "role": "q0" }} , 
 	{ "name": "input_12_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_12_2_0_V", "role": "address0" }} , 
 	{ "name": "input_12_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_12_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_12_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_12_2_0_V", "role": "q0" }} , 
 	{ "name": "input_12_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_12_3_0_V", "role": "address0" }} , 
 	{ "name": "input_12_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_12_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_12_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_12_3_0_V", "role": "q0" }} , 
 	{ "name": "input_13_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_13_0_0_V", "role": "address0" }} , 
 	{ "name": "input_13_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_13_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_13_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_13_0_0_V", "role": "q0" }} , 
 	{ "name": "input_13_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_13_1_0_V", "role": "address0" }} , 
 	{ "name": "input_13_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_13_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_13_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_13_1_0_V", "role": "q0" }} , 
 	{ "name": "input_13_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_13_2_0_V", "role": "address0" }} , 
 	{ "name": "input_13_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_13_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_13_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_13_2_0_V", "role": "q0" }} , 
 	{ "name": "input_13_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_13_3_0_V", "role": "address0" }} , 
 	{ "name": "input_13_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_13_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_13_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_13_3_0_V", "role": "q0" }} , 
 	{ "name": "input_14_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_14_0_0_V", "role": "address0" }} , 
 	{ "name": "input_14_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_14_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_14_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_14_0_0_V", "role": "q0" }} , 
 	{ "name": "input_14_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_14_1_0_V", "role": "address0" }} , 
 	{ "name": "input_14_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_14_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_14_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_14_1_0_V", "role": "q0" }} , 
 	{ "name": "input_14_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_14_2_0_V", "role": "address0" }} , 
 	{ "name": "input_14_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_14_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_14_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_14_2_0_V", "role": "q0" }} , 
 	{ "name": "input_14_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_14_3_0_V", "role": "address0" }} , 
 	{ "name": "input_14_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_14_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_14_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_14_3_0_V", "role": "q0" }} , 
 	{ "name": "input_15_0_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_15_0_0_V", "role": "address0" }} , 
 	{ "name": "input_15_0_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_15_0_0_V", "role": "ce0" }} , 
 	{ "name": "input_15_0_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_15_0_0_V", "role": "q0" }} , 
 	{ "name": "input_15_1_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_15_1_0_V", "role": "address0" }} , 
 	{ "name": "input_15_1_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_15_1_0_V", "role": "ce0" }} , 
 	{ "name": "input_15_1_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_15_1_0_V", "role": "q0" }} , 
 	{ "name": "input_15_2_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_15_2_0_V", "role": "address0" }} , 
 	{ "name": "input_15_2_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_15_2_0_V", "role": "ce0" }} , 
 	{ "name": "input_15_2_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_15_2_0_V", "role": "q0" }} , 
 	{ "name": "input_15_3_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "input_15_3_0_V", "role": "address0" }} , 
 	{ "name": "input_15_3_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_15_3_0_V", "role": "ce0" }} , 
 	{ "name": "input_15_3_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_15_3_0_V", "role": "q0" }} , 
 	{ "name": "output_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "output_0_V", "role": "address0" }} , 
 	{ "name": "output_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_0_V", "role": "ce0" }} , 
 	{ "name": "output_0_V_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_0_V", "role": "we0" }} , 
 	{ "name": "output_0_V_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":38, "type": "signal", "bundle":{"name": "output_0_V", "role": "d0" }} , 
 	{ "name": "output_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":38, "type": "signal", "bundle":{"name": "output_0_V", "role": "q0" }} , 
 	{ "name": "scales_0_V_read", "direction": "in", "datatype": "sc_lv", "bitwidth":38, "type": "signal", "bundle":{"name": "scales_0_V_read", "role": "default" }} , 
 	{ "name": "packed_weights_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_0", "role": "address0" }} , 
 	{ "name": "packed_weights_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_0", "role": "ce0" }} , 
 	{ "name": "packed_weights_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_0", "role": "q0" }} , 
 	{ "name": "packed_weights_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_1", "role": "address0" }} , 
 	{ "name": "packed_weights_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_1", "role": "ce0" }} , 
 	{ "name": "packed_weights_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_1", "role": "q0" }} , 
 	{ "name": "packed_weights_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_2", "role": "address0" }} , 
 	{ "name": "packed_weights_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_2", "role": "ce0" }} , 
 	{ "name": "packed_weights_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_2", "role": "q0" }} , 
 	{ "name": "packed_weights_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_3", "role": "address0" }} , 
 	{ "name": "packed_weights_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_3", "role": "ce0" }} , 
 	{ "name": "packed_weights_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_3", "role": "q0" }} , 
 	{ "name": "packed_weights_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_4", "role": "address0" }} , 
 	{ "name": "packed_weights_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_4", "role": "ce0" }} , 
 	{ "name": "packed_weights_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_4", "role": "q0" }} , 
 	{ "name": "packed_weights_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_5", "role": "address0" }} , 
 	{ "name": "packed_weights_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_5", "role": "ce0" }} , 
 	{ "name": "packed_weights_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_5", "role": "q0" }} , 
 	{ "name": "packed_weights_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_6", "role": "address0" }} , 
 	{ "name": "packed_weights_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_6", "role": "ce0" }} , 
 	{ "name": "packed_weights_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_6", "role": "q0" }} , 
 	{ "name": "packed_weights_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_7", "role": "address0" }} , 
 	{ "name": "packed_weights_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_7", "role": "ce0" }} , 
 	{ "name": "packed_weights_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_7", "role": "q0" }} , 
 	{ "name": "packed_weights_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_8", "role": "address0" }} , 
 	{ "name": "packed_weights_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_8", "role": "ce0" }} , 
 	{ "name": "packed_weights_8_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_8", "role": "q0" }} , 
 	{ "name": "packed_weights_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_9", "role": "address0" }} , 
 	{ "name": "packed_weights_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_9", "role": "ce0" }} , 
 	{ "name": "packed_weights_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_9", "role": "q0" }} , 
 	{ "name": "packed_weights_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_10", "role": "address0" }} , 
 	{ "name": "packed_weights_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_10", "role": "ce0" }} , 
 	{ "name": "packed_weights_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_10", "role": "q0" }} , 
 	{ "name": "packed_weights_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_11", "role": "address0" }} , 
 	{ "name": "packed_weights_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_11", "role": "ce0" }} , 
 	{ "name": "packed_weights_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_11", "role": "q0" }} , 
 	{ "name": "packed_weights_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_12", "role": "address0" }} , 
 	{ "name": "packed_weights_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_12", "role": "ce0" }} , 
 	{ "name": "packed_weights_12_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_12", "role": "q0" }} , 
 	{ "name": "packed_weights_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_13", "role": "address0" }} , 
 	{ "name": "packed_weights_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_13", "role": "ce0" }} , 
 	{ "name": "packed_weights_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_13", "role": "q0" }} , 
 	{ "name": "packed_weights_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_14", "role": "address0" }} , 
 	{ "name": "packed_weights_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_14", "role": "ce0" }} , 
 	{ "name": "packed_weights_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_14", "role": "q0" }} , 
 	{ "name": "packed_weights_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":12, "type": "signal", "bundle":{"name": "packed_weights_15", "role": "address0" }} , 
 	{ "name": "packed_weights_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "packed_weights_15", "role": "ce0" }} , 
 	{ "name": "packed_weights_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "packed_weights_15", "role": "q0" }} , 
 	{ "name": "w_scale_V", "direction": "in", "datatype": "sc_lv", "bitwidth":26, "type": "signal", "bundle":{"name": "w_scale_V", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1"],
		"CDFG" : "linear_forward_no_mu",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "9301", "EstimateLatencyMax" : "9301",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "input_0_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_0_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_0_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_0_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_1_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_1_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_1_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_1_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_2_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_2_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_2_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_2_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_3_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_3_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_3_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_3_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_4_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_4_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_4_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_4_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_5_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_5_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_5_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_5_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_6_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_6_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_6_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_6_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_7_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_7_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_7_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_7_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_8_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_8_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_8_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_8_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_9_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_9_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_9_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_9_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_10_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_10_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_10_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_10_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_11_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_11_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_11_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_11_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_12_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_12_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_12_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_12_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_13_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_13_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_13_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_13_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_14_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_14_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_14_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_14_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_15_0_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_15_1_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_15_2_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_15_3_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_0_V", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "scales_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "packed_weights_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_7", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_8", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_9", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_10", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_11", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_12", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_13", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_14", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "packed_weights_15", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "w_scale_V", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.dut_sdiv_78ns_63seOg_U76", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	linear_forward_no_mu {
		input_0_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_0_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_0_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_0_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_1_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_1_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_1_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_1_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_2_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_2_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_2_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_2_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_3_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_3_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_3_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_3_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_4_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_4_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_4_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_4_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_5_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_5_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_5_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_5_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_6_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_6_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_6_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_6_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_7_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_7_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_7_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_7_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_8_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_8_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_8_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_8_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_9_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_9_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_9_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_9_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_10_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_10_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_10_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_10_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_11_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_11_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_11_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_11_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_12_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_12_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_12_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_12_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_13_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_13_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_13_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_13_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_14_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_14_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_14_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_14_3_0_V {Type I LastRead 1 FirstWrite -1}
		input_15_0_0_V {Type I LastRead 1 FirstWrite -1}
		input_15_1_0_V {Type I LastRead 1 FirstWrite -1}
		input_15_2_0_V {Type I LastRead 1 FirstWrite -1}
		input_15_3_0_V {Type I LastRead 1 FirstWrite -1}
		output_0_V {Type IO LastRead 3 FirstWrite 6}
		scales_0_V_read {Type I LastRead 0 FirstWrite -1}
		packed_weights_0 {Type I LastRead 2 FirstWrite -1}
		packed_weights_1 {Type I LastRead 2 FirstWrite -1}
		packed_weights_2 {Type I LastRead 2 FirstWrite -1}
		packed_weights_3 {Type I LastRead 2 FirstWrite -1}
		packed_weights_4 {Type I LastRead 2 FirstWrite -1}
		packed_weights_5 {Type I LastRead 2 FirstWrite -1}
		packed_weights_6 {Type I LastRead 2 FirstWrite -1}
		packed_weights_7 {Type I LastRead 2 FirstWrite -1}
		packed_weights_8 {Type I LastRead 2 FirstWrite -1}
		packed_weights_9 {Type I LastRead 2 FirstWrite -1}
		packed_weights_10 {Type I LastRead 2 FirstWrite -1}
		packed_weights_11 {Type I LastRead 2 FirstWrite -1}
		packed_weights_12 {Type I LastRead 2 FirstWrite -1}
		packed_weights_13 {Type I LastRead 2 FirstWrite -1}
		packed_weights_14 {Type I LastRead 2 FirstWrite -1}
		packed_weights_15 {Type I LastRead 2 FirstWrite -1}
		w_scale_V {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "9301", "Max" : "9301"}
	, {"Name" : "Interval", "Min" : "9301", "Max" : "9301"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	input_0_0_0_V { ap_memory {  { input_0_0_0_V_address0 mem_address 1 3 }  { input_0_0_0_V_ce0 mem_ce 1 1 }  { input_0_0_0_V_q0 mem_dout 0 8 } } }
	input_0_1_0_V { ap_memory {  { input_0_1_0_V_address0 mem_address 1 3 }  { input_0_1_0_V_ce0 mem_ce 1 1 }  { input_0_1_0_V_q0 mem_dout 0 8 } } }
	input_0_2_0_V { ap_memory {  { input_0_2_0_V_address0 mem_address 1 3 }  { input_0_2_0_V_ce0 mem_ce 1 1 }  { input_0_2_0_V_q0 mem_dout 0 8 } } }
	input_0_3_0_V { ap_memory {  { input_0_3_0_V_address0 mem_address 1 3 }  { input_0_3_0_V_ce0 mem_ce 1 1 }  { input_0_3_0_V_q0 mem_dout 0 8 } } }
	input_1_0_0_V { ap_memory {  { input_1_0_0_V_address0 mem_address 1 3 }  { input_1_0_0_V_ce0 mem_ce 1 1 }  { input_1_0_0_V_q0 mem_dout 0 8 } } }
	input_1_1_0_V { ap_memory {  { input_1_1_0_V_address0 mem_address 1 3 }  { input_1_1_0_V_ce0 mem_ce 1 1 }  { input_1_1_0_V_q0 mem_dout 0 8 } } }
	input_1_2_0_V { ap_memory {  { input_1_2_0_V_address0 mem_address 1 3 }  { input_1_2_0_V_ce0 mem_ce 1 1 }  { input_1_2_0_V_q0 mem_dout 0 8 } } }
	input_1_3_0_V { ap_memory {  { input_1_3_0_V_address0 mem_address 1 3 }  { input_1_3_0_V_ce0 mem_ce 1 1 }  { input_1_3_0_V_q0 mem_dout 0 8 } } }
	input_2_0_0_V { ap_memory {  { input_2_0_0_V_address0 mem_address 1 3 }  { input_2_0_0_V_ce0 mem_ce 1 1 }  { input_2_0_0_V_q0 mem_dout 0 8 } } }
	input_2_1_0_V { ap_memory {  { input_2_1_0_V_address0 mem_address 1 3 }  { input_2_1_0_V_ce0 mem_ce 1 1 }  { input_2_1_0_V_q0 mem_dout 0 8 } } }
	input_2_2_0_V { ap_memory {  { input_2_2_0_V_address0 mem_address 1 3 }  { input_2_2_0_V_ce0 mem_ce 1 1 }  { input_2_2_0_V_q0 mem_dout 0 8 } } }
	input_2_3_0_V { ap_memory {  { input_2_3_0_V_address0 mem_address 1 3 }  { input_2_3_0_V_ce0 mem_ce 1 1 }  { input_2_3_0_V_q0 mem_dout 0 8 } } }
	input_3_0_0_V { ap_memory {  { input_3_0_0_V_address0 mem_address 1 3 }  { input_3_0_0_V_ce0 mem_ce 1 1 }  { input_3_0_0_V_q0 mem_dout 0 8 } } }
	input_3_1_0_V { ap_memory {  { input_3_1_0_V_address0 mem_address 1 3 }  { input_3_1_0_V_ce0 mem_ce 1 1 }  { input_3_1_0_V_q0 mem_dout 0 8 } } }
	input_3_2_0_V { ap_memory {  { input_3_2_0_V_address0 mem_address 1 3 }  { input_3_2_0_V_ce0 mem_ce 1 1 }  { input_3_2_0_V_q0 mem_dout 0 8 } } }
	input_3_3_0_V { ap_memory {  { input_3_3_0_V_address0 mem_address 1 3 }  { input_3_3_0_V_ce0 mem_ce 1 1 }  { input_3_3_0_V_q0 mem_dout 0 8 } } }
	input_4_0_0_V { ap_memory {  { input_4_0_0_V_address0 mem_address 1 3 }  { input_4_0_0_V_ce0 mem_ce 1 1 }  { input_4_0_0_V_q0 mem_dout 0 8 } } }
	input_4_1_0_V { ap_memory {  { input_4_1_0_V_address0 mem_address 1 3 }  { input_4_1_0_V_ce0 mem_ce 1 1 }  { input_4_1_0_V_q0 mem_dout 0 8 } } }
	input_4_2_0_V { ap_memory {  { input_4_2_0_V_address0 mem_address 1 3 }  { input_4_2_0_V_ce0 mem_ce 1 1 }  { input_4_2_0_V_q0 mem_dout 0 8 } } }
	input_4_3_0_V { ap_memory {  { input_4_3_0_V_address0 mem_address 1 3 }  { input_4_3_0_V_ce0 mem_ce 1 1 }  { input_4_3_0_V_q0 mem_dout 0 8 } } }
	input_5_0_0_V { ap_memory {  { input_5_0_0_V_address0 mem_address 1 3 }  { input_5_0_0_V_ce0 mem_ce 1 1 }  { input_5_0_0_V_q0 mem_dout 0 8 } } }
	input_5_1_0_V { ap_memory {  { input_5_1_0_V_address0 mem_address 1 3 }  { input_5_1_0_V_ce0 mem_ce 1 1 }  { input_5_1_0_V_q0 mem_dout 0 8 } } }
	input_5_2_0_V { ap_memory {  { input_5_2_0_V_address0 mem_address 1 3 }  { input_5_2_0_V_ce0 mem_ce 1 1 }  { input_5_2_0_V_q0 mem_dout 0 8 } } }
	input_5_3_0_V { ap_memory {  { input_5_3_0_V_address0 mem_address 1 3 }  { input_5_3_0_V_ce0 mem_ce 1 1 }  { input_5_3_0_V_q0 mem_dout 0 8 } } }
	input_6_0_0_V { ap_memory {  { input_6_0_0_V_address0 mem_address 1 3 }  { input_6_0_0_V_ce0 mem_ce 1 1 }  { input_6_0_0_V_q0 mem_dout 0 8 } } }
	input_6_1_0_V { ap_memory {  { input_6_1_0_V_address0 mem_address 1 3 }  { input_6_1_0_V_ce0 mem_ce 1 1 }  { input_6_1_0_V_q0 mem_dout 0 8 } } }
	input_6_2_0_V { ap_memory {  { input_6_2_0_V_address0 mem_address 1 3 }  { input_6_2_0_V_ce0 mem_ce 1 1 }  { input_6_2_0_V_q0 mem_dout 0 8 } } }
	input_6_3_0_V { ap_memory {  { input_6_3_0_V_address0 mem_address 1 3 }  { input_6_3_0_V_ce0 mem_ce 1 1 }  { input_6_3_0_V_q0 mem_dout 0 8 } } }
	input_7_0_0_V { ap_memory {  { input_7_0_0_V_address0 mem_address 1 3 }  { input_7_0_0_V_ce0 mem_ce 1 1 }  { input_7_0_0_V_q0 mem_dout 0 8 } } }
	input_7_1_0_V { ap_memory {  { input_7_1_0_V_address0 mem_address 1 3 }  { input_7_1_0_V_ce0 mem_ce 1 1 }  { input_7_1_0_V_q0 mem_dout 0 8 } } }
	input_7_2_0_V { ap_memory {  { input_7_2_0_V_address0 mem_address 1 3 }  { input_7_2_0_V_ce0 mem_ce 1 1 }  { input_7_2_0_V_q0 mem_dout 0 8 } } }
	input_7_3_0_V { ap_memory {  { input_7_3_0_V_address0 mem_address 1 3 }  { input_7_3_0_V_ce0 mem_ce 1 1 }  { input_7_3_0_V_q0 mem_dout 0 8 } } }
	input_8_0_0_V { ap_memory {  { input_8_0_0_V_address0 mem_address 1 3 }  { input_8_0_0_V_ce0 mem_ce 1 1 }  { input_8_0_0_V_q0 mem_dout 0 8 } } }
	input_8_1_0_V { ap_memory {  { input_8_1_0_V_address0 mem_address 1 3 }  { input_8_1_0_V_ce0 mem_ce 1 1 }  { input_8_1_0_V_q0 mem_dout 0 8 } } }
	input_8_2_0_V { ap_memory {  { input_8_2_0_V_address0 mem_address 1 3 }  { input_8_2_0_V_ce0 mem_ce 1 1 }  { input_8_2_0_V_q0 mem_dout 0 8 } } }
	input_8_3_0_V { ap_memory {  { input_8_3_0_V_address0 mem_address 1 3 }  { input_8_3_0_V_ce0 mem_ce 1 1 }  { input_8_3_0_V_q0 mem_dout 0 8 } } }
	input_9_0_0_V { ap_memory {  { input_9_0_0_V_address0 mem_address 1 3 }  { input_9_0_0_V_ce0 mem_ce 1 1 }  { input_9_0_0_V_q0 mem_dout 0 8 } } }
	input_9_1_0_V { ap_memory {  { input_9_1_0_V_address0 mem_address 1 3 }  { input_9_1_0_V_ce0 mem_ce 1 1 }  { input_9_1_0_V_q0 mem_dout 0 8 } } }
	input_9_2_0_V { ap_memory {  { input_9_2_0_V_address0 mem_address 1 3 }  { input_9_2_0_V_ce0 mem_ce 1 1 }  { input_9_2_0_V_q0 mem_dout 0 8 } } }
	input_9_3_0_V { ap_memory {  { input_9_3_0_V_address0 mem_address 1 3 }  { input_9_3_0_V_ce0 mem_ce 1 1 }  { input_9_3_0_V_q0 mem_dout 0 8 } } }
	input_10_0_0_V { ap_memory {  { input_10_0_0_V_address0 mem_address 1 3 }  { input_10_0_0_V_ce0 mem_ce 1 1 }  { input_10_0_0_V_q0 mem_dout 0 8 } } }
	input_10_1_0_V { ap_memory {  { input_10_1_0_V_address0 mem_address 1 3 }  { input_10_1_0_V_ce0 mem_ce 1 1 }  { input_10_1_0_V_q0 mem_dout 0 8 } } }
	input_10_2_0_V { ap_memory {  { input_10_2_0_V_address0 mem_address 1 3 }  { input_10_2_0_V_ce0 mem_ce 1 1 }  { input_10_2_0_V_q0 mem_dout 0 8 } } }
	input_10_3_0_V { ap_memory {  { input_10_3_0_V_address0 mem_address 1 3 }  { input_10_3_0_V_ce0 mem_ce 1 1 }  { input_10_3_0_V_q0 mem_dout 0 8 } } }
	input_11_0_0_V { ap_memory {  { input_11_0_0_V_address0 mem_address 1 3 }  { input_11_0_0_V_ce0 mem_ce 1 1 }  { input_11_0_0_V_q0 mem_dout 0 8 } } }
	input_11_1_0_V { ap_memory {  { input_11_1_0_V_address0 mem_address 1 3 }  { input_11_1_0_V_ce0 mem_ce 1 1 }  { input_11_1_0_V_q0 mem_dout 0 8 } } }
	input_11_2_0_V { ap_memory {  { input_11_2_0_V_address0 mem_address 1 3 }  { input_11_2_0_V_ce0 mem_ce 1 1 }  { input_11_2_0_V_q0 mem_dout 0 8 } } }
	input_11_3_0_V { ap_memory {  { input_11_3_0_V_address0 mem_address 1 3 }  { input_11_3_0_V_ce0 mem_ce 1 1 }  { input_11_3_0_V_q0 mem_dout 0 8 } } }
	input_12_0_0_V { ap_memory {  { input_12_0_0_V_address0 mem_address 1 3 }  { input_12_0_0_V_ce0 mem_ce 1 1 }  { input_12_0_0_V_q0 mem_dout 0 8 } } }
	input_12_1_0_V { ap_memory {  { input_12_1_0_V_address0 mem_address 1 3 }  { input_12_1_0_V_ce0 mem_ce 1 1 }  { input_12_1_0_V_q0 mem_dout 0 8 } } }
	input_12_2_0_V { ap_memory {  { input_12_2_0_V_address0 mem_address 1 3 }  { input_12_2_0_V_ce0 mem_ce 1 1 }  { input_12_2_0_V_q0 mem_dout 0 8 } } }
	input_12_3_0_V { ap_memory {  { input_12_3_0_V_address0 mem_address 1 3 }  { input_12_3_0_V_ce0 mem_ce 1 1 }  { input_12_3_0_V_q0 mem_dout 0 8 } } }
	input_13_0_0_V { ap_memory {  { input_13_0_0_V_address0 mem_address 1 3 }  { input_13_0_0_V_ce0 mem_ce 1 1 }  { input_13_0_0_V_q0 mem_dout 0 8 } } }
	input_13_1_0_V { ap_memory {  { input_13_1_0_V_address0 mem_address 1 3 }  { input_13_1_0_V_ce0 mem_ce 1 1 }  { input_13_1_0_V_q0 mem_dout 0 8 } } }
	input_13_2_0_V { ap_memory {  { input_13_2_0_V_address0 mem_address 1 3 }  { input_13_2_0_V_ce0 mem_ce 1 1 }  { input_13_2_0_V_q0 mem_dout 0 8 } } }
	input_13_3_0_V { ap_memory {  { input_13_3_0_V_address0 mem_address 1 3 }  { input_13_3_0_V_ce0 mem_ce 1 1 }  { input_13_3_0_V_q0 mem_dout 0 8 } } }
	input_14_0_0_V { ap_memory {  { input_14_0_0_V_address0 mem_address 1 3 }  { input_14_0_0_V_ce0 mem_ce 1 1 }  { input_14_0_0_V_q0 mem_dout 0 8 } } }
	input_14_1_0_V { ap_memory {  { input_14_1_0_V_address0 mem_address 1 3 }  { input_14_1_0_V_ce0 mem_ce 1 1 }  { input_14_1_0_V_q0 mem_dout 0 8 } } }
	input_14_2_0_V { ap_memory {  { input_14_2_0_V_address0 mem_address 1 3 }  { input_14_2_0_V_ce0 mem_ce 1 1 }  { input_14_2_0_V_q0 mem_dout 0 8 } } }
	input_14_3_0_V { ap_memory {  { input_14_3_0_V_address0 mem_address 1 3 }  { input_14_3_0_V_ce0 mem_ce 1 1 }  { input_14_3_0_V_q0 mem_dout 0 8 } } }
	input_15_0_0_V { ap_memory {  { input_15_0_0_V_address0 mem_address 1 3 }  { input_15_0_0_V_ce0 mem_ce 1 1 }  { input_15_0_0_V_q0 mem_dout 0 8 } } }
	input_15_1_0_V { ap_memory {  { input_15_1_0_V_address0 mem_address 1 3 }  { input_15_1_0_V_ce0 mem_ce 1 1 }  { input_15_1_0_V_q0 mem_dout 0 8 } } }
	input_15_2_0_V { ap_memory {  { input_15_2_0_V_address0 mem_address 1 3 }  { input_15_2_0_V_ce0 mem_ce 1 1 }  { input_15_2_0_V_q0 mem_dout 0 8 } } }
	input_15_3_0_V { ap_memory {  { input_15_3_0_V_address0 mem_address 1 3 }  { input_15_3_0_V_ce0 mem_ce 1 1 }  { input_15_3_0_V_q0 mem_dout 0 8 } } }
	output_0_V { ap_memory {  { output_0_V_address0 mem_address 1 9 }  { output_0_V_ce0 mem_ce 1 1 }  { output_0_V_we0 mem_we 1 1 }  { output_0_V_d0 mem_din 1 38 }  { output_0_V_q0 mem_dout 0 38 } } }
	scales_0_V_read { ap_none {  { scales_0_V_read in_data 0 38 } } }
	packed_weights_0 { ap_memory {  { packed_weights_0_address0 mem_address 1 12 }  { packed_weights_0_ce0 mem_ce 1 1 }  { packed_weights_0_q0 mem_dout 0 8 } } }
	packed_weights_1 { ap_memory {  { packed_weights_1_address0 mem_address 1 12 }  { packed_weights_1_ce0 mem_ce 1 1 }  { packed_weights_1_q0 mem_dout 0 8 } } }
	packed_weights_2 { ap_memory {  { packed_weights_2_address0 mem_address 1 12 }  { packed_weights_2_ce0 mem_ce 1 1 }  { packed_weights_2_q0 mem_dout 0 8 } } }
	packed_weights_3 { ap_memory {  { packed_weights_3_address0 mem_address 1 12 }  { packed_weights_3_ce0 mem_ce 1 1 }  { packed_weights_3_q0 mem_dout 0 8 } } }
	packed_weights_4 { ap_memory {  { packed_weights_4_address0 mem_address 1 12 }  { packed_weights_4_ce0 mem_ce 1 1 }  { packed_weights_4_q0 mem_dout 0 8 } } }
	packed_weights_5 { ap_memory {  { packed_weights_5_address0 mem_address 1 12 }  { packed_weights_5_ce0 mem_ce 1 1 }  { packed_weights_5_q0 mem_dout 0 8 } } }
	packed_weights_6 { ap_memory {  { packed_weights_6_address0 mem_address 1 12 }  { packed_weights_6_ce0 mem_ce 1 1 }  { packed_weights_6_q0 mem_dout 0 8 } } }
	packed_weights_7 { ap_memory {  { packed_weights_7_address0 mem_address 1 12 }  { packed_weights_7_ce0 mem_ce 1 1 }  { packed_weights_7_q0 mem_dout 0 8 } } }
	packed_weights_8 { ap_memory {  { packed_weights_8_address0 mem_address 1 12 }  { packed_weights_8_ce0 mem_ce 1 1 }  { packed_weights_8_q0 mem_dout 0 8 } } }
	packed_weights_9 { ap_memory {  { packed_weights_9_address0 mem_address 1 12 }  { packed_weights_9_ce0 mem_ce 1 1 }  { packed_weights_9_q0 mem_dout 0 8 } } }
	packed_weights_10 { ap_memory {  { packed_weights_10_address0 mem_address 1 12 }  { packed_weights_10_ce0 mem_ce 1 1 }  { packed_weights_10_q0 mem_dout 0 8 } } }
	packed_weights_11 { ap_memory {  { packed_weights_11_address0 mem_address 1 12 }  { packed_weights_11_ce0 mem_ce 1 1 }  { packed_weights_11_q0 mem_dout 0 8 } } }
	packed_weights_12 { ap_memory {  { packed_weights_12_address0 mem_address 1 12 }  { packed_weights_12_ce0 mem_ce 1 1 }  { packed_weights_12_q0 mem_dout 0 8 } } }
	packed_weights_13 { ap_memory {  { packed_weights_13_address0 mem_address 1 12 }  { packed_weights_13_ce0 mem_ce 1 1 }  { packed_weights_13_q0 mem_dout 0 8 } } }
	packed_weights_14 { ap_memory {  { packed_weights_14_address0 mem_address 1 12 }  { packed_weights_14_ce0 mem_ce 1 1 }  { packed_weights_14_q0 mem_dout 0 8 } } }
	packed_weights_15 { ap_memory {  { packed_weights_15_address0 mem_address 1 12 }  { packed_weights_15_ce0 mem_ce 1 1 }  { packed_weights_15_q0 mem_dout 0 8 } } }
	w_scale_V { ap_none {  { w_scale_V in_data 0 26 } } }
}
