verilog xil_defaultlib --include "../../../../pong_2.gen/sources_1/bd/design_1/ipshared/4e49" --include "../../../../pong_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pong_2.gen/sources_1/bd/design_1/ip/design_1_hud_gen_0_0/drivers/hud_gen_v1_0/src" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_seven_segment_0_0/sim/design_1_seven_segment_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_v_tpg_0_0/sim/design_1_v_tpg_0_0.v" \
"../../../bd/design_1/ip/design_1_v_mix_0_0/sim/design_1_v_mix_0_0.v" \
"../../../../pong_2.gen/sources_1/bd/design_1/ipshared/1647/hdl/verilog/hud_gen_AXILiteS_s_axi.v" \
"../../../../pong_2.gen/sources_1/bd/design_1/ipshared/1647/hdl/verilog/hud_gen.v" \
"../../../bd/design_1/ip/design_1_hud_gen_0_0/sim/design_1_hud_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_2_0/sim/design_1_xlslice_2_0.v" \
"../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" \
"../../../bd/design_1/ip/design_1_auto_cc_1/sim/design_1_auto_cc_1.v" \
"../../../bd/design_1/ip/design_1_auto_cc_2/sim/design_1_auto_cc_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
