Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Dec 20 14:23:26 2018
| Host         : Vivado running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.724        0.000                      0                    2        0.231        0.000                      0                    2        9.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk50  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50              18.724        0.000                      0                    2        0.231        0.000                      0                    2        9.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :            0  Failing Endpoints,  Worst Slack       18.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.724ns  (required time - arrival time)
  Source:                 hostDirn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hostDirn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.604ns (46.110%)  route 0.706ns (53.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 23.775 - 20.000 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    D14                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    clkIn
    D14                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  clkIn_IBUF_inst/O
                         net (fo=1, routed)           1.687     2.589    clkIn_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.670 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438     4.108    clkIn_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  hostDirn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.348     4.456 r  hostDirn_reg[0]/Q
                         net (fo=2, routed)           0.706     5.162    hostDirn_OBUF[0]
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.256     5.418 r  hostDirn[0]_i_1/O
                         net (fo=1, routed)           0.000     5.418    hostDirn[0]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  hostDirn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    D14                                               0.000    20.000 r  clkIn (IN)
                         net (fo=0)                   0.000    20.000    clkIn
    D14                  IBUF (Prop_ibuf_I_O)         0.772    20.772 r  clkIn_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.371    clkIn_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.448 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.328    23.775    clkIn_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  hostDirn_reg[0]/C
                         clock pessimism              0.333    24.108    
                         clock uncertainty           -0.035    24.073    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)        0.069    24.142    hostDirn_reg[0]
  -------------------------------------------------------------------
                         required time                         24.142    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                 18.724    

Slack (MET) :             19.115ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.484ns (55.035%)  route 0.395ns (44.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 23.775 - 20.000 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    D14                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    clkIn
    D14                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  clkIn_IBUF_inst/O
                         net (fo=1, routed)           1.687     2.589    clkIn_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.670 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438     4.108    clkIn_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.379     4.487 f  count_reg[0]/Q
                         net (fo=2, routed)           0.395     4.882    count_reg[0]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.105     4.987 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.987    p_0_in[0]
    SLICE_X41Y49         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    D14                                               0.000    20.000 r  clkIn (IN)
                         net (fo=0)                   0.000    20.000    clkIn
    D14                  IBUF (Prop_ibuf_I_O)         0.772    20.772 r  clkIn_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.371    clkIn_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.448 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.328    23.775    clkIn_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.333    24.108    
                         clock uncertainty           -0.035    24.073    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)        0.030    24.103    count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.103    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                 19.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hostDirn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.183ns (54.071%)  route 0.155ns (45.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    D14                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    clkIn
    D14                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clkIn_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.830    clkIn_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.594     1.450    clkIn_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  count_reg[0]/Q
                         net (fo=2, routed)           0.155     1.746    count_reg[0]
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.042     1.788 r  hostDirn[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    hostDirn[0]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  hostDirn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    D14                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    clkIn
    D14                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clkIn_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.073    clkIn_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.865     1.966    clkIn_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  hostDirn_reg[0]/C
                         clock pessimism             -0.517     1.450    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.107     1.557    hostDirn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    D14                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    clkIn
    D14                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clkIn_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.830    clkIn_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.594     1.450    clkIn_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  count_reg[0]/Q
                         net (fo=2, routed)           0.155     1.746    count_reg[0]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.791 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    p_0_in[0]
    SLICE_X41Y49         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    D14                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    clkIn
    D14                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clkIn_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.073    clkIn_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.865     1.966    clkIn_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.517     1.450    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091     1.541    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clkIn_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y49   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y49   hostDirn_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49   hostDirn_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49   hostDirn_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49   hostDirn_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49   hostDirn_reg[0]/C



