//the register base address
define REG_BASE 0x1ff80000

//only define id sequence in register list
//if change, should synchronize with fw
define global_id 0
define dram_id 1
define nfc_id 2
define sdc_id 3
define clock_id 4

//include register setting script files
//include "\hwinit\dram\DramDDR3_533A0_VT6739A_16bit_DDR1066_1RANK_init_TP_Patch128.cfg"
include "\hwinit\dram\DramDDR3_533A0_VT6739A_16bit_DDR1066_1RANK_init_TP.cfg"
//include "\hwinit\dram\DramDDR3_533A0_VT6739A_16bit_DDR800_1RANK_init_TP.cfg"
//include "\hwinit\global\GLB_533A0_HCLK300_init.cfg"
//include "\hwinit\global\GLB_533A0_HCLK300_init_Patch128.cfg"
include "\hwinit\global\GLB_533A0_HCLK337_init.cfg"
include "\hwinit\nfc\Nfc_PCIE533A0_ASIC_L85_L95_Intel_3D_NVDDR400_init_TP.cfg"
//include "\hwinit\nfc\Nfc_PCIE533A0_ASIC_L85_L95_Intel_3D_NVDDR375_init_TP.cfg"
//include "\hwinit\nfc\Nfc_PCIE533A0_ASIC_L85_L95_Intel_3D_NVDDR300_init_TP.cfg"
include "\hwinit\pcie\PCIE_EPHY_533A0_ASIC_init.cfg"
//include "\hwinit\clockgating\clockgating_dummy.cfg"
include "\hwinit\clockgating\clockgating_NVME.cfg"

//include ptable file
include "\VT6734-INTEL_512GB1L4P_NVME_INTEL_3D_TLC\ptable.cfg"

end
