C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\RG\Documents\MicroController\synthesis   -part M2S010  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Users\RG\Documents\MicroController\synthesis\synlog\report\sb_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.sb  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\RG\Documents\MicroController\synthesis\scratchproject.prs  -multisrs  -ovm  C:\Users\RG\Documents\MicroController\synthesis\sb.vm   -freq 100.000   -tcl  C:\Users\RG\Documents\MicroController\designer\sb\synthesis.fdc  C:\Users\RG\Documents\MicroController\synthesis\synwork\sb_prem.srd  -sap  C:\Users\RG\Documents\MicroController\synthesis\sb.sap  -otap  C:\Users\RG\Documents\MicroController\synthesis\sb.tap  -omap  C:\Users\RG\Documents\MicroController\synthesis\sb.map  -devicelib  C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Users\RG\Documents\MicroController\synthesis\syntmp\sb.plg  -osyn  C:\Users\RG\Documents\MicroController\synthesis\sb.srm  -prjdir  C:\Users\RG\Documents\MicroController\synthesis\  -prjname  sb_syn  -log  C:\Users\RG\Documents\MicroController\synthesis\synlog\sb_fpga_mapper.srr  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\sb_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.sb -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\sb.vm -freq 100.000 -tcl ..\..\designer\sb\synthesis.fdc ..\synwork\sb_prem.srd -sap ..\sb.sap -otap ..\sb.tap -omap ..\sb.map -devicelib ..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.v -ologparam sb.plg -osyn ..\sb.srm -prjdir ..\ -prjname sb_syn -log ..\synlog\sb_fpga_mapper.srr -sn 2021.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:27
file:..\scratchproject.prs|io:o|time:1640510468|size:4242|exec:0|csum:
file:..\sb.vm|io:o|time:1640510508|size:1982697|exec:0|csum:
file:..\..\designer\sb\synthesis.fdc|io:i|time:1640510466|size:54|exec:0|csum:9861458D4B7856601AF271025B5B4D1E
file:..\synwork\sb_prem.srd|io:i|time:1640510481|size:182751|exec:0|csum:A6A04B5F254B9225164E1313C3BEE2E1
file:..\sb.sap|io:o|time:1640510482|size:8384|exec:0|csum:
file:..\sb.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\sb.map|io:o|time:1640510509|size:28|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1626183375|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:sb.plg|io:o|time:1640510509|size:742|exec:0|csum:
file:..\sb.srm|io:o|time:1640510507|size:21875|exec:0|csum:
file:..\synlog\sb_fpga_mapper.srr|io:o|time:1640510509|size:152863|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1626183374|size:46232064|exec:1|csum:410C32F9F01D2C2C08FB0890F610FDCA
