// Seed: 3178243307
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wand id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout reg id_5;
  inout supply1 id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_2,
      id_4,
      id_4
  );
  output reg id_1;
  initial begin : LABEL_0
    for (id_4 = -1; 1; id_5 = -1) begin : LABEL_1
      if (1) begin : LABEL_2
        id_5 = id_3;
        id_5 <= id_3;
      end else #1;
    end
    id_1 <= 1 == 1;
  end
endmodule
