{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460915031122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460915031122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 02:43:50 2016 " "Processing started: Mon Apr 18 02:43:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460915031122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460915031122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off msxslotreader -c msxslotreader " "Command: quartus_map --read_settings_files=on --write_settings_files=off msxslotreader -c msxslotreader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460915031122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1460915031652 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "plltest.qsys " "Elaborating Qsys system entity \"plltest.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915031736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.18.02:43:52 Progress: Loading msxbus/plltest.qsys " "2016.04.18.02:43:52 Progress: Loading msxbus/plltest.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1460915032862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.18.02:43:53 Progress: Reading input file " "2016.04.18.02:43:53 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1460915033143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.18.02:43:53 Progress: Adding clk_0 \[clock_source 13.1\] " "2016.04.18.02:43:53 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1460915033177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.18.02:43:53 Progress: Parameterizing module clk_0 " "2016.04.18.02:43:53 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1460915033421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.18.02:43:53 Progress: Building connections " "2016.04.18.02:43:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1460915033421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.18.02:43:53 Progress: Parameterizing connections " "2016.04.18.02:43:53 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1460915033421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.18.02:43:53 Progress: Validating " "2016.04.18.02:43:53 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1460915033421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.18.02:43:53 Progress: Done reading input file " "2016.04.18.02:43:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1460915033472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Plltest: Generating plltest \"plltest\" for QUARTUS_SYNTH " "Plltest: Generating plltest \"plltest\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1460915034944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections " "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1460915035062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1460915035072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Plltest: Done \"plltest\" with 1 modules, 1 files, 323 bytes " "Plltest: Done \"plltest\" with 1 modules, 1 files, 323 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1460915035162 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "plltest.qsys " "Finished elaborating Qsys system entity \"plltest.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035832 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 msxbus.v(57) " "Verilog HDL Expression warning at msxbus.v(57): truncated literal to match 1 bits" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1460915035851 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 msxbus.v(58) " "Verilog HDL Expression warning at msxbus.v(58): truncated literal to match 1 bits" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1460915035851 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 msxbus.v(59) " "Verilog HDL Expression warning at msxbus.v(59): truncated literal to match 1 bits" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1460915035852 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus.v(100) " "Verilog HDL warning at msxbus.v(100): extended using \"x\" or \"z\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460915035852 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "msxbus.v(110) " "Verilog HDL information at msxbus.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1460915035852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxbus.v 1 1 " "Found 1 design units, including 1 entities, in source file msxbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 msxbus " "Found entity 1: msxbus" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460915035852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460915035852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_to_msx_test.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_to_msx_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_to_MSX_test " "Found entity 1: SPI_to_MSX_test" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460915035852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460915035852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/plltest/plltest.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/plltest/plltest.v" { { "Info" "ISGN_ENTITY_NAME" "1 plltest " "Found entity 1: plltest" {  } { { "db/ip/plltest/plltest.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/db/ip/plltest/plltest.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460915035870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460915035870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"address\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_bus SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"data_bus\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"rd\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"wr\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iorq SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"iorq\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "merq SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"merq\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs1 SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"cs1\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs2 SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"cs2\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs12 SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"cs12\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sltsl SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"sltsl\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m1 SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"m1\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"reset\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rfsh SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"rfsh\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "msx_clk SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"msx_clk\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nwait SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"nwait\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busdir SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"busdir\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "interrupt SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"interrupt\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw1 SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"sw1\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw2 SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"sw2\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "swout SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"swout\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"clk\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915035872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "msxbus " "Elaborating entity \"msxbus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460915035919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 msxbus.v(118) " "Verilog HDL assignment warning at msxbus.v(118): truncated value with size 32 to match size of target (6)" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460915035951 "|msxbus"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "md\[0\] " "Inserted always-enabled tri-state buffer between \"md\[0\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460915036391 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "md\[1\] " "Inserted always-enabled tri-state buffer between \"md\[1\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460915036391 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "md\[2\] " "Inserted always-enabled tri-state buffer between \"md\[2\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460915036391 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "md\[3\] " "Inserted always-enabled tri-state buffer between \"md\[3\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460915036391 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "md\[4\] " "Inserted always-enabled tri-state buffer between \"md\[4\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460915036391 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "md\[5\] " "Inserted always-enabled tri-state buffer between \"md\[5\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460915036391 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "md\[6\] " "Inserted always-enabled tri-state buffer between \"md\[6\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460915036391 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "md\[7\] " "Inserted always-enabled tri-state buffer between \"md\[7\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460915036391 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1460915036391 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "md\[8\] " "Bidir \"md\[8\]\" has no driver" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460915036392 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "md\[9\] " "Bidir \"md\[9\]\" has no driver" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460915036392 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "md\[10\] " "Bidir \"md\[10\]\" has no driver" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460915036392 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "md\[11\] " "Bidir \"md\[11\]\" has no driver" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460915036392 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "md\[12\] " "Bidir \"md\[12\]\" has no driver" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460915036392 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "md\[13\] " "Bidir \"md\[13\]\" has no driver" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460915036392 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "md\[14\] " "Bidir \"md\[14\]\" has no driver" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460915036392 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "md\[15\] " "Bidir \"md\[15\]\" has no driver" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460915036392 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1460915036392 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "md\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"md\[0\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1460915036396 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "md\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"md\[1\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1460915036396 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "md\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"md\[2\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1460915036396 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "md\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"md\[3\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1460915036396 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "md\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"md\[4\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1460915036396 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "md\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"md\[5\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1460915036396 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "md\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"md\[6\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1460915036396 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "md\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"md\[7\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1460915036396 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1460915036396 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "md\[0\]~synth " "Node \"md\[0\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915036438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "md\[1\]~synth " "Node \"md\[1\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915036438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "md\[2\]~synth " "Node \"md\[2\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915036438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "md\[3\]~synth " "Node \"md\[3\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915036438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "md\[4\]~synth " "Node \"md\[4\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915036438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "md\[5\]~synth " "Node \"md\[5\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915036438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "md\[6\]~synth " "Node \"md\[6\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915036438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "md\[7\]~synth " "Node \"md\[7\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915036438 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1460915036438 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mswout VCC " "Pin \"mswout\" is stuck at VCC" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460915036439 "|msxbus|mswout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460915036439 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode " "No output dependent on input pin \"mode\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460915036470 "|msxbus|mode"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1460915036470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460915036471 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460915036471 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1460915036471 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460915036471 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460915036471 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "plltest " "Ignored assignments for entity \"plltest\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1460915036491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1460915036491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1460915036491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME plltest HAS_SOPCINFO 1 GENERATION_ID 1460915033\" -entity plltest -library plltest " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME plltest HAS_SOPCINFO 1 GENERATION_ID 1460915033\" -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1460915036491 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1460915036491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/output_files/msxslotreader.map.smsg " "Generated suppressed messages file C:/msys64/home/Miso Kim/msx-cartridge/msxbus/output_files/msxslotreader.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1460915036559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460915036648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 02:43:56 2016 " "Processing ended: Mon Apr 18 02:43:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460915036648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460915036648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460915036648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460915036648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460915039687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460915039688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 02:43:58 2016 " "Processing started: Mon Apr 18 02:43:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460915039688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1460915039688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off msxslotreader -c msxslotreader " "Command: quartus_fit --read_settings_files=off --write_settings_files=off msxslotreader -c msxslotreader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1460915039688 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1460915039837 ""}
{ "Info" "0" "" "Project  = msxslotreader" {  } {  } 0 0 "Project  = msxslotreader" 0 0 "Fitter" 0 0 1460915039838 ""}
{ "Info" "0" "" "Revision = msxslotreader" {  } {  } 0 0 "Revision = msxslotreader" 0 0 "Fitter" 0 0 1460915039838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1460915039942 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "msxslotreader EPM240T100C5 " "Selected device EPM240T100C5 for design \"msxslotreader\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1460915039942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460915040036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460915040036 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1460915040096 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1460915040113 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460915040272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460915040272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460915040272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460915040272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460915040272 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1460915040272 ""}
{ "Error" "EFIOMGR_RESERVE_PIN_NAME_EXISTS_DIFFERENT_DIRECTION" "maddr\[0\] " "Can't reserve pin \"maddr\[0\]\" because its name already exists with a different direction" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { maddr[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "maddr\[0\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { maddr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169139 "Can't reserve pin \"%1!s!\" because its name already exists with a different direction" 0 0 "Fitter" 0 -1 1460915040272 ""}
{ "Error" "EFIOMGR_RESERVE_PIN_NAME_EXISTS_DIFFERENT_DIRECTION" "maddr\[1\] " "Can't reserve pin \"maddr\[1\]\" because its name already exists with a different direction" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { maddr[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "maddr\[1\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { maddr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169139 "Can't reserve pin \"%1!s!\" because its name already exists with a different direction" 0 0 "Fitter" 0 -1 1460915040272 ""}
{ "Error" "EFIOMGR_RESERVE_PIN_NAME_EXISTS_DIFFERENT_DIRECTION" "maddr\[2\] " "Can't reserve pin \"maddr\[2\]\" because its name already exists with a different direction" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { maddr[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "maddr\[2\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { maddr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169139 "Can't reserve pin \"%1!s!\" because its name already exists with a different direction" 0 0 "Fitter" 0 -1 1460915040272 ""}
{ "Error" "EFIOMGR_RESERVE_PIN_NAME_EXISTS_DIFFERENT_DIRECTION" "maddr\[3\] " "Can't reserve pin \"maddr\[3\]\" because its name already exists with a different direction" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { maddr[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "maddr\[3\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { maddr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169139 "Can't reserve pin \"%1!s!\" because its name already exists with a different direction" 0 0 "Fitter" 0 -1 1460915040272 ""}
{ "Error" "EFIOMGR_RESERVE_PIN_NAME_EXISTS_DIFFERENT_DIRECTION" "maddr\[4\] " "Can't reserve pin \"maddr\[4\]\" because its name already exists with a different direction" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { maddr[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "maddr\[4\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { maddr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169139 "Can't reserve pin \"%1!s!\" because its name already exists with a different direction" 0 0 "Fitter" 0 -1 1460915040272 ""}
{ "Error" "EFIOMGR_RESERVE_PIN_NAME_EXISTS_DIFFERENT_DIRECTION" "maddr\[5\] " "Can't reserve pin \"maddr\[5\]\" because its name already exists with a different direction" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { maddr[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "maddr\[5\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { maddr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169139 "Can't reserve pin \"%1!s!\" because its name already exists with a different direction" 0 0 "Fitter" 0 -1 1460915040272 ""}
{ "Error" "EFIOMGR_RESERVE_PIN_NAME_EXISTS_DIFFERENT_DIRECTION" "maddr\[6\] " "Can't reserve pin \"maddr\[6\]\" because its name already exists with a different direction" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { maddr[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "maddr\[6\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { maddr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169139 "Can't reserve pin \"%1!s!\" because its name already exists with a different direction" 0 0 "Fitter" 0 -1 1460915040272 ""}
{ "Error" "EFIOMGR_RESERVE_PIN_NAME_EXISTS_DIFFERENT_DIRECTION" "maddr\[7\] " "Can't reserve pin \"maddr\[7\]\" because its name already exists with a different direction" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { maddr[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "maddr\[7\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { maddr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169139 "Can't reserve pin \"%1!s!\" because its name already exists with a different direction" 0 0 "Fitter" 0 -1 1460915040272 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 68 " "No exact pin location assignment(s) for 1 pins of 68 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdata\[0\] " "Pin mdata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[0] } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1460915040303 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1460915040303 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460915040320 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1460915040382 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[0\] a permanently enabled " "Pin md\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[0\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[1\] a permanently enabled " "Pin md\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[1\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[2\] a permanently enabled " "Pin md\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[2\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[3\] a permanently enabled " "Pin md\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[3\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[4\] a permanently enabled " "Pin md\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[4\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[5\] a permanently enabled " "Pin md\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[5\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[6\] a permanently enabled " "Pin md\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[6\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[7\] a permanently enabled " "Pin md\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[7\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[8\] a permanently disabled " "Pin md\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[8\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[9\] a permanently disabled " "Pin md\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[9\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[10\] a permanently disabled " "Pin md\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[10\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[11\] a permanently disabled " "Pin md\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[11\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[12\] a permanently disabled " "Pin md\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[12\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[13\] a permanently disabled " "Pin md\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[13\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[14\] a permanently disabled " "Pin md\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[14\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "md\[15\] a permanently disabled " "Pin md\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[15\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1460915040386 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1460915040386 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "mswout VCC " "Pin mswout has VCC driving its datain port" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mswout } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mswout" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 39 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mswout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1460915040389 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "md\[8\] VCC " "Pin md\[8\] has VCC driving its datain port" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[8\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1460915040389 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "md\[9\] VCC " "Pin md\[9\] has VCC driving its datain port" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[9\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1460915040389 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "md\[10\] VCC " "Pin md\[10\] has VCC driving its datain port" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[10\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1460915040389 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "md\[11\] VCC " "Pin md\[11\] has VCC driving its datain port" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[11\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1460915040389 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "md\[12\] VCC " "Pin md\[12\] has VCC driving its datain port" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[12\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1460915040389 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "md\[13\] VCC " "Pin md\[13\] has VCC driving its datain port" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[13\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1460915040389 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "md\[14\] VCC " "Pin md\[14\] has VCC driving its datain port" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[14\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1460915040389 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "md\[15\] VCC " "Pin md\[15\] has VCC driving its datain port" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { md[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "md\[15\]" } } } } { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { md[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1460915040389 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1460915040389 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1460915040391 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 9 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 9 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460915040533 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 18 02:44:00 2016 " "Processing ended: Mon Apr 18 02:44:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460915040533 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460915040533 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460915040533 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1460915040533 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 66 s " "Quartus II Full Compilation was unsuccessful. 11 errors, 66 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1460915041219 ""}
