Analysis & Synthesis report for adc
Tue Sep 28 19:17:40 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |ad|top:u_top|cs
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Top-level Entity: |ad
 15. Source assignments for ram:u_ram|altsyncram:altsyncram_component|altsyncram_0sg1:auto_generated
 16. Source assignments for top:u_top|shifter:u3
 17. Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: ram:u_ram|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: top:u_top
 20. Partition Dependent Files
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Source assignments for sld_signaltap:auto_signaltap_0
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Port Connectivity Checks: "ram:u_ram"
 25. Signal Tap Logic Analyzer Settings
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 28 19:17:40 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; adc                                             ;
; Top-level Entity Name              ; ad                                              ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; ad                 ; adc                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; ad.v                                                               ; yes             ; User Verilog HDL File              ; C:/Users/98782/Desktop/SPI/AD/ad.v                                                               ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File         ; C:/Users/98782/Desktop/SPI/AD/pll.v                                                              ;             ;
; ram.v                                                              ; yes             ; User Wizard-Generated File         ; C:/Users/98782/Desktop/SPI/AD/ram.v                                                              ;             ;
; top.v                                                              ; yes             ; User Verilog HDL File              ; C:/Users/98782/Desktop/SPI/AD/top.v                                                              ;             ;
; shifter.v                                                          ; yes             ; User Verilog HDL File              ; C:/Users/98782/Desktop/SPI/AD/shifter.v                                                          ;             ;
; count.v                                                            ; yes             ; User Verilog HDL File              ; C:/Users/98782/Desktop/SPI/AD/count.v                                                            ;             ;
; sck.v                                                              ; yes             ; User Verilog HDL File              ; C:/Users/98782/Desktop/SPI/AD/sck.v                                                              ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/altpll.tdf                                        ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/aglobal181.inc                                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/stratix_pll.inc                                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                 ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/98782/Desktop/SPI/AD/db/pll_altpll.v                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/lpm_mux.inc                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/lpm_decode.inc                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/altrom.inc                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/altram.inc                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/altdpram.inc                                      ;             ;
; db/altsyncram_0sg1.tdf                                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/98782/Desktop/SPI/AD/db/altsyncram_0sg1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction             ; d:/quartus18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction             ; d:/quartus18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/lpm_constant.inc                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/dffeea.inc                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction             ; d:/quartus18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction             ; d:/quartus18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction             ; d:/quartus18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                            ;             ;
; db/altsyncram_ob24.tdf                                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/98782/Desktop/SPI/AD/db/altsyncram_ob24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/altdpram.tdf                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/others/maxplus2/memmodes.inc                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/a_hdffe.inc                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.inc                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/muxlut.inc                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/bypassff.inc                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/altshift.inc                                      ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/98782/Desktop/SPI/AD/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/declut.inc                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/lpm_compare.inc                                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/98782/Desktop/SPI/AD/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/cmpconst.inc                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/lpm_counter.inc                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                       ; d:/quartus18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                           ;             ;
; db/cntr_0hi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/98782/Desktop/SPI/AD/db/cntr_0hi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/98782/Desktop/SPI/AD/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/98782/Desktop/SPI/AD/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/98782/Desktop/SPI/AD/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/98782/Desktop/SPI/AD/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/98782/Desktop/SPI/AD/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/98782/Desktop/SPI/AD/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction             ; d:/quartus18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction             ; d:/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction             ; d:/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction             ; d:/quartus18.1/quartus/libraries/megafunctions/sld_hub.vhd                                       ; altera_sld  ;
; db/ip/sld08cb0afb/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File           ; C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File           ; C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File           ; C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File           ; C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File           ; C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction             ; d:/quartus18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                  ;             ;
+--------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ad|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ad|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ad|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ad|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ad|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |ad|pll:u_pll                                                                                                                                                                                                                                                           ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ad|ram:u_ram                                                                                                                                                                                                                                                           ; ram.v           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; sld_hub:auto_hub               ; no          ; No relevant changes     ;
; Top                            ; yes         ; Dependent files changed ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes     ;
+--------------------------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                   ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; |         ; ad.v      ; Project Directory ; Checksum ; fdd128a2f0199c41bc66ade3d8ca4832 ; ac6e52f09ae92528b6d377a376573a3a ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                          ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+-----------------+--------------+
; |ad                                       ; 94 (54)             ; 44 (15)                   ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad                                                                          ; ad              ; work         ;
;    |pll:u_pll|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad|pll:u_pll                                                                ; pll             ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad|pll:u_pll|altpll:altpll_component                                        ; altpll          ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated              ; pll_altpll      ; work         ;
;    |ram:u_ram|                            ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad|ram:u_ram                                                                ; ram             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad|ram:u_ram|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_0sg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad|ram:u_ram|altsyncram:altsyncram_component|altsyncram_0sg1:auto_generated ; altsyncram_0sg1 ; work         ;
;    |top:u_top|                            ; 40 (16)             ; 29 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad|top:u_top                                                                ; top             ; work         ;
;       |count:u1|                          ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad|top:u_top|count:u1                                                       ; count           ; work         ;
;       |sck:u2|                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad|top:u_top|sck:u2                                                         ; sck             ; work         ;
;       |shifter:u3|                        ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad|top:u_top|shifter:u3                                                     ; shifter         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |ad|top:u_top|cs                                      ;
+-----------+-----------+-------+-------+-------+-------+-------+-------+
; Name      ; cs.000000 ; cs.s5 ; cs.s4 ; cs.s3 ; cs.s2 ; cs.s1 ; cs.s0 ;
+-----------+-----------+-------+-------+-------+-------+-------+-------+
; cs.s0     ; 0         ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; cs.000000 ; 1         ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; cs.s1     ; 0         ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; cs.s2     ; 0         ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; cs.s3     ; 0         ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; cs.s4     ; 0         ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; cs.s5     ; 0         ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-----------+-----------+-------+-------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; tend                                      ; yes                                                              ; yes                                        ;
; start                                     ; yes                                                              ; yes                                        ;
; rden                                      ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[1]              ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[2]              ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[3]              ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[4]              ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[5]              ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[6]              ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[7]              ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[8]              ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[9]              ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[10]             ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[11]             ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[12]             ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[13]             ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[14]             ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[15]             ; yes                                                              ; yes                                        ;
; top:u_top|shifter:u3|data[0]              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 19 ;                                                                  ;                                            ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; top:u_top|cs.000000                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ad|top:u_top|shifter:u3|data[15] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ad|top:u_top|shifter:u3|data[1]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ad|top:u_top|count:u1|i[0]       ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |ad|address[0]                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+-----------------------------------------------------+
; Source assignments for Top-level Entity: |ad        ;
+------------------------------+-------+------+-------+
; Assignment                   ; Value ; From ; To    ;
+------------------------------+-------+------+-------+
; PRESERVE_REGISTER            ; on    ; -    ; tend  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; tend  ;
; PRESERVE_REGISTER            ; on    ; -    ; start ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; start ;
; PRESERVE_REGISTER            ; on    ; -    ; rden  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rden  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q[0]  ;
+------------------------------+-------+------+-------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ram:u_ram|altsyncram:altsyncram_component|altsyncram_0sg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------+
; Source assignments for top:u_top|shifter:u3         ;
+---------------------------+-------+------+----------+
; Assignment                ; Value ; From ; To       ;
+---------------------------+-------+------+----------+
; PRESERVE_REGISTER         ; on    ; -    ; data[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; data[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; data[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; data[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; data[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; data[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; data[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; data[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; data[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; data[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; data[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; data[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; data[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; data[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; data[14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; data[15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data[15] ;
+---------------------------+-------+------+----------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 100                   ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:u_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 12                   ; Signed Integer             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer             ;
; NUMWORDS_A                         ; 513                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_0sg1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u_top              ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; s0             ; 00000000000000000000000000000001 ; Unsigned Binary ;
; s1             ; 00000000000000000000000000000010 ; Unsigned Binary ;
; s2             ; 00000000000000000000000000000100 ; Unsigned Binary ;
; s3             ; 00000000000000000000000000001000 ; Unsigned Binary ;
; s4             ; 00000000000000000000000000010000 ; Unsigned Binary ;
; s5             ; 00000000000000000000000000100000 ; Unsigned Binary ;
; s6             ; 00000000000000000000000001000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; ad.v                                          ; Project Directory     ; work    ; ac6e52f09ae92528b6d377a376573a3a ;
; count.v                                       ; Project Directory     ; work    ; 5dac644a7312c122af3a5c2b25f20697 ;
; db/altsyncram_0sg1.tdf                        ; Project Directory     ; work    ; 12ddbb9d57cc5b13e4eaf4c156bdbfbb ;
; db/pll_altpll.v                               ; Project Directory     ; work    ; 535d72525a5402e74913f484bf741d7e ;
; pll.v                                         ; Project Directory     ; work    ; e8f2cdb6fc8cc5b72a1489ef9dc50e36 ;
; ram.v                                         ; Project Directory     ; work    ; c2e4966eb45435b8015f7085d4a40601 ;
; sck.v                                         ; Project Directory     ; work    ; 04b532163d335383a09f50f3e3f1486d ;
; shifter.v                                     ; Project Directory     ; work    ; 5ceab96166d146919d4840d10414f940 ;
; top.v                                         ; Project Directory     ; work    ; 9420943a362ec6d3fc91848366c550a5 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal181.inc        ; Quartus Prime Install ; work    ; 5e51ccbc7a52298c3a01f3b5bfb59350 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; 229c034d72d6c571b2f9af0f2aa5d997 ;
; libraries/megafunctions/altpll.tdf            ; Quartus Prime Install ; work    ; aa98bacc177fec4e0c987adf93460f0d ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; 48fbb9e7300eb083732aeb85f77fd8a1 ;
; libraries/megafunctions/cycloneii_pll.inc     ; Quartus Prime Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_pll.inc       ; Quartus Prime Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; libraries/megafunctions/stratixii_pll.inc     ; Quartus Prime Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 60                          ;
; cycloneiii_ff         ; 44                          ;
;     CLR               ; 17                          ;
;     ENA               ; 15                          ;
;     ENA CLR           ; 2                           ;
;     SCLR              ; 6                           ;
;     SLD               ; 1                           ;
;     plain             ; 3                           ;
; cycloneiii_lcell_comb ; 94                          ;
;     arith             ; 13                          ;
;         2 data inputs ; 13                          ;
;     normal            ; 81                          ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 34                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.52                        ;
+-----------------------+-----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 71                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 71                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 239                                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 71                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:u_ram"                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "address[9..9]" will be connected to GND. ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 71                  ; 71               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Sep 28 19:17:13 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adc -c adc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10885): Verilog HDL Attribute warning at ad.v(16): synthesis attribute "noprune" with value "1" has no object and is ignored File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 16
Warning (10885): Verilog HDL Attribute warning at ad.v(17): synthesis attribute "noprune" with value "1" has no object and is ignored File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 17
Warning (10885): Verilog HDL Attribute warning at ad.v(24): synthesis attribute "noprune" with value "1" has no object and is ignored File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file ad.v
    Info (12023): Found entity 1: ad File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/98782/Desktop/SPI/AD/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/98782/Desktop/SPI/AD/ram.v Line: 39
Warning (10885): Verilog HDL Attribute warning at top.v(13): synthesis attribute "noprune" with value "1" has no object and is ignored File: C:/Users/98782/Desktop/SPI/AD/top.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/98782/Desktop/SPI/AD/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: shifter File: C:/Users/98782/Desktop/SPI/AD/shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file count.v
    Info (12023): Found entity 1: count File: C:/Users/98782/Desktop/SPI/AD/count.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sck.v
    Info (12023): Found entity 1: sck File: C:/Users/98782/Desktop/SPI/AD/sck.v Line: 1
Info (12127): Elaborating entity "ad" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ad.v(69): truncated value with size 32 to match size of target (9) File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 69
Warning (10230): Verilog HDL assignment warning at ad.v(92): truncated value with size 32 to match size of target (9) File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 92
Info (12128): Elaborating entity "pll" for hierarchy "pll:u_pll" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 22
Info (12128): Elaborating entity "altpll" for hierarchy "pll:u_pll|altpll:altpll_component" File: C:/Users/98782/Desktop/SPI/AD/pll.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll:u_pll|altpll:altpll_component" File: C:/Users/98782/Desktop/SPI/AD/pll.v Line: 94
Info (12133): Instantiated megafunction "pll:u_pll|altpll:altpll_component" with the following parameter: File: C:/Users/98782/Desktop/SPI/AD/pll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "100"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/98782/Desktop/SPI/AD/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated" File: d:/quartus18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "ram" for hierarchy "ram:u_ram" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:u_ram|altsyncram:altsyncram_component" File: C:/Users/98782/Desktop/SPI/AD/ram.v Line: 88
Info (12130): Elaborated megafunction instantiation "ram:u_ram|altsyncram:altsyncram_component" File: C:/Users/98782/Desktop/SPI/AD/ram.v Line: 88
Info (12133): Instantiated megafunction "ram:u_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/98782/Desktop/SPI/AD/ram.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "513"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0sg1.tdf
    Info (12023): Found entity 1: altsyncram_0sg1 File: C:/Users/98782/Desktop/SPI/AD/db/altsyncram_0sg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0sg1" for hierarchy "ram:u_ram|altsyncram:altsyncram_component|altsyncram_0sg1:auto_generated" File: d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top" for hierarchy "top:u_top" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 45
Info (10264): Verilog HDL Case Statement information at top.v(38): all case item expressions in this case statement are onehot File: C:/Users/98782/Desktop/SPI/AD/top.v Line: 38
Warning (10272): Verilog HDL Case Statement warning at top.v(139): case item expression covers a value already covered by a previous case item File: C:/Users/98782/Desktop/SPI/AD/top.v Line: 139
Info (10264): Verilog HDL Case Statement information at top.v(93): all case item expressions in this case statement are onehot File: C:/Users/98782/Desktop/SPI/AD/top.v Line: 93
Info (12128): Elaborating entity "count" for hierarchy "top:u_top|count:u1" File: C:/Users/98782/Desktop/SPI/AD/top.v Line: 166
Warning (10230): Verilog HDL assignment warning at count.v(15): truncated value with size 32 to match size of target (6) File: C:/Users/98782/Desktop/SPI/AD/count.v Line: 15
Info (12128): Elaborating entity "sck" for hierarchy "top:u_top|sck:u2" File: C:/Users/98782/Desktop/SPI/AD/top.v Line: 172
Info (12128): Elaborating entity "shifter" for hierarchy "top:u_top|shifter:u3" File: C:/Users/98782/Desktop/SPI/AD/top.v Line: 179
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ob24.tdf
    Info (12023): Found entity 1: altsyncram_ob24 File: C:/Users/98782/Desktop/SPI/AD/db/altsyncram_ob24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: C:/Users/98782/Desktop/SPI/AD/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/98782/Desktop/SPI/AD/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0hi.tdf
    Info (12023): Found entity 1: cntr_0hi File: C:/Users/98782/Desktop/SPI/AD/db/cntr_0hi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/98782/Desktop/SPI/AD/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: C:/Users/98782/Desktop/SPI/AD/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: C:/Users/98782/Desktop/SPI/AD/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/98782/Desktop/SPI/AD/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/98782/Desktop/SPI/AD/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/98782/Desktop/SPI/AD/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.09.28.19:17:30 Progress: Loading sld08cb0afb/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/98782/Desktop/SPI/AD/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12208): 2 design partitions do not require synthesis
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 16
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "ram:u_ram|altsyncram:altsyncram_component|altsyncram_0sg1:auto_generated|ALTSYNCRAM" File: C:/Users/98782/Desktop/SPI/AD/db/altsyncram_0sg1.tdf Line: 32
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "q[0]" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 23
    Info (17048): Logic cell "q[10]" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 23
    Info (17048): Logic cell "q[11]" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 23
    Info (17048): Logic cell "q[1]" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 23
    Info (17048): Logic cell "q[2]" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 23
    Info (17048): Logic cell "q[3]" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 23
    Info (17048): Logic cell "q[4]" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 23
    Info (17048): Logic cell "q[5]" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 23
    Info (17048): Logic cell "q[6]" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 23
    Info (17048): Logic cell "q[7]" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 23
    Info (17048): Logic cell "q[8]" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 23
    Info (17048): Logic cell "q[9]" File: C:/Users/98782/Desktop/SPI/AD/ad.v Line: 23
Info (21057): Implemented 167 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 94 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 1 PLLs
Info (144001): Generated suppressed messages file C:/Users/98782/Desktop/SPI/AD/output_files/adc.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4850 megabytes
    Info: Processing ended: Tue Sep 28 19:17:41 2021
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/98782/Desktop/SPI/AD/output_files/adc.map.smsg.


