#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5e9b5ebf79c0 .scope module, "cla_tb" "cla_tb" 2 1;
 .timescale 0 0;
v0x5e9b5ec35c90_0 .var "A", 3 0;
v0x5e9b5ec35d70_0 .var "B", 3 0;
v0x5e9b5ec35e10_0 .net "C", 4 0, L_0x5e9b5ec3c3d0;  1 drivers
v0x5e9b5ec35eb0_0 .var "Cin", 0 0;
v0x5e9b5ec35f50_0 .net "S", 3 0, L_0x5e9b5ec3d6a0;  1 drivers
S_0x5e9b5ec0cd60 .scope module, "uut" "cla" 2 13, 3 1 0, S_0x5e9b5ebf79c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 5 "C";
L_0x5e9b5ec37bb0 .functor BUFZ 1, v0x5e9b5ec35eb0_0, C4<0>, C4<0>, C4<0>;
v0x5e9b5ec34b10_0 .net "A", 3 0, v0x5e9b5ec35c90_0;  1 drivers
v0x5e9b5ec34bf0_0 .net "B", 3 0, v0x5e9b5ec35d70_0;  1 drivers
v0x5e9b5ec34cd0_0 .net "C", 4 0, L_0x5e9b5ec3c3d0;  alias, 1 drivers
v0x5e9b5ec34dc0_0 .net "Cin", 0 0, v0x5e9b5ec35eb0_0;  1 drivers
v0x5e9b5ec34e80_0 .net "G", 3 0, L_0x5e9b5ec36ad0;  1 drivers
v0x5e9b5ec34fb0_0 .net "P", 3 0, L_0x5e9b5ec37930;  1 drivers
v0x5e9b5ec35090_0 .net "P0C0", 0 0, L_0x5e9b5ec37c70;  1 drivers
v0x5e9b5ec35180_0 .net "P1G0", 0 0, L_0x5e9b5ec380d0;  1 drivers
v0x5e9b5ec35270_0 .net "P1P0C0", 0 0, L_0x5e9b5ec38450;  1 drivers
v0x5e9b5ec353a0_0 .net "P2G1", 0 0, L_0x5e9b5ec38be0;  1 drivers
v0x5e9b5ec35490_0 .net "P2P1G0", 0 0, L_0x5e9b5ec38f40;  1 drivers
v0x5e9b5ec35580_0 .net "P2P1P0C0", 0 0, L_0x5e9b5ec39720;  1 drivers
v0x5e9b5ec35670_0 .net "P3G2", 0 0, L_0x5e9b5ec3a090;  1 drivers
v0x5e9b5ec35760_0 .net "P3P2G1", 0 0, L_0x5e9b5ec3a440;  1 drivers
v0x5e9b5ec35850_0 .net "P3P2P1G0", 0 0, L_0x5e9b5ec3abb0;  1 drivers
v0x5e9b5ec35940_0 .net "P3P2P1P0C0", 0 0, L_0x5e9b5ec3b510;  1 drivers
v0x5e9b5ec35a30_0 .net "S", 3 0, L_0x5e9b5ec3d6a0;  alias, 1 drivers
v0x5e9b5ec35b10_0 .net *"_ivl_53", 0 0, L_0x5e9b5ec37bb0;  1 drivers
L_0x5e9b5ec360b0 .part v0x5e9b5ec35c90_0, 0, 1;
L_0x5e9b5ec361f0 .part v0x5e9b5ec35d70_0, 0, 1;
L_0x5e9b5ec363a0 .part v0x5e9b5ec35c90_0, 1, 1;
L_0x5e9b5ec36490 .part v0x5e9b5ec35d70_0, 1, 1;
L_0x5e9b5ec36620 .part v0x5e9b5ec35c90_0, 2, 1;
L_0x5e9b5ec36710 .part v0x5e9b5ec35d70_0, 2, 1;
L_0x5e9b5ec368f0 .part v0x5e9b5ec35c90_0, 3, 1;
L_0x5e9b5ec36990 .part v0x5e9b5ec35d70_0, 3, 1;
L_0x5e9b5ec36ad0 .concat8 [ 1 1 1 1], L_0x5e9b5ec36040, L_0x5e9b5ec36330, L_0x5e9b5ec365b0, L_0x5e9b5ec36880;
L_0x5e9b5ec36d20 .part v0x5e9b5ec35c90_0, 0, 1;
L_0x5e9b5ec36e70 .part v0x5e9b5ec35d70_0, 0, 1;
L_0x5e9b5ec36f80 .part v0x5e9b5ec35c90_0, 1, 1;
L_0x5e9b5ec370e0 .part v0x5e9b5ec35d70_0, 1, 1;
L_0x5e9b5ec37240 .part v0x5e9b5ec35c90_0, 2, 1;
L_0x5e9b5ec374c0 .part v0x5e9b5ec35d70_0, 2, 1;
L_0x5e9b5ec376c0 .part v0x5e9b5ec35c90_0, 3, 1;
L_0x5e9b5ec37840 .part v0x5e9b5ec35d70_0, 3, 1;
L_0x5e9b5ec37930 .concat8 [ 1 1 1 1], L_0x5e9b5ec36cb0, L_0x5e9b5ec36f10, L_0x5e9b5ec371d0, L_0x5e9b5ec37070;
L_0x5e9b5ec37ce0 .part L_0x5e9b5ec37930, 0, 1;
L_0x5e9b5ec37e20 .part L_0x5e9b5ec3c3d0, 0, 1;
L_0x5e9b5ec37b10 .part L_0x5e9b5ec36ad0, 0, 1;
L_0x5e9b5ec38140 .part L_0x5e9b5ec37930, 1, 1;
L_0x5e9b5ec382f0 .part L_0x5e9b5ec36ad0, 0, 1;
L_0x5e9b5ec38510 .part L_0x5e9b5ec37930, 1, 1;
L_0x5e9b5ec386d0 .part L_0x5e9b5ec37930, 0, 1;
L_0x5e9b5ec38770 .part L_0x5e9b5ec3c3d0, 0, 1;
L_0x5e9b5ec38ab0 .part L_0x5e9b5ec36ad0, 1, 1;
L_0x5e9b5ec38c50 .part L_0x5e9b5ec37930, 2, 1;
L_0x5e9b5ec38de0 .part L_0x5e9b5ec36ad0, 1, 1;
L_0x5e9b5ec39000 .part L_0x5e9b5ec37930, 2, 1;
L_0x5e9b5ec391f0 .part L_0x5e9b5ec37930, 1, 1;
L_0x5e9b5ec393f0 .part L_0x5e9b5ec36ad0, 0, 1;
L_0x5e9b5ec397e0 .part L_0x5e9b5ec37930, 2, 1;
L_0x5e9b5ec398d0 .part L_0x5e9b5ec37930, 1, 1;
L_0x5e9b5ec39ae0 .part L_0x5e9b5ec37930, 0, 1;
L_0x5e9b5ec39bd0 .part L_0x5e9b5ec3c3d0, 0, 1;
L_0x5e9b5ec39ff0 .part L_0x5e9b5ec36ad0, 2, 1;
L_0x5e9b5ec3a100 .part L_0x5e9b5ec37930, 3, 1;
L_0x5e9b5ec3a2e0 .part L_0x5e9b5ec36ad0, 2, 1;
L_0x5e9b5ec3a500 .part L_0x5e9b5ec37930, 3, 1;
L_0x5e9b5ec3a740 .part L_0x5e9b5ec37930, 2, 1;
L_0x5e9b5ec3a830 .part L_0x5e9b5ec36ad0, 1, 1;
L_0x5e9b5ec3ac70 .part L_0x5e9b5ec37930, 3, 1;
L_0x5e9b5ec3ad60 .part L_0x5e9b5ec37930, 2, 1;
L_0x5e9b5ec3afc0 .part L_0x5e9b5ec37930, 1, 1;
L_0x5e9b5ec3b0b0 .part L_0x5e9b5ec36ad0, 0, 1;
L_0x5e9b5ec3b600 .part L_0x5e9b5ec37930, 3, 1;
L_0x5e9b5ec3b6f0 .part L_0x5e9b5ec37930, 2, 1;
L_0x5e9b5ec3b970 .part L_0x5e9b5ec37930, 1, 1;
L_0x5e9b5ec3ba60 .part L_0x5e9b5ec37930, 0, 1;
L_0x5e9b5ec3bcf0 .part L_0x5e9b5ec3c3d0, 0, 1;
L_0x5e9b5ec3c180 .part L_0x5e9b5ec36ad0, 3, 1;
LS_0x5e9b5ec3c3d0_0_0 .concat8 [ 1 1 1 1], L_0x5e9b5ec37bb0, L_0x5e9b5ec38010, L_0x5e9b5ec389b0, L_0x5e9b5ec39ef0;
LS_0x5e9b5ec3c3d0_0_4 .concat8 [ 1 0 0 0], L_0x5e9b5ec3c050;
L_0x5e9b5ec3c3d0 .concat8 [ 4 1 0 0], LS_0x5e9b5ec3c3d0_0_0, LS_0x5e9b5ec3c3d0_0_4;
L_0x5e9b5ec3c670 .part L_0x5e9b5ec37930, 0, 1;
L_0x5e9b5ec3c920 .part L_0x5e9b5ec3c3d0, 0, 1;
L_0x5e9b5ec3ca80 .part L_0x5e9b5ec37930, 1, 1;
L_0x5e9b5ec3cd40 .part L_0x5e9b5ec3c3d0, 1, 1;
L_0x5e9b5ec3cea0 .part L_0x5e9b5ec37930, 2, 1;
L_0x5e9b5ec3d170 .part L_0x5e9b5ec3c3d0, 2, 1;
L_0x5e9b5ec3d2d0 .part L_0x5e9b5ec37930, 3, 1;
L_0x5e9b5ec3d5b0 .part L_0x5e9b5ec3c3d0, 3, 1;
L_0x5e9b5ec3d6a0 .concat8 [ 1 1 1 1], L_0x5e9b5ec3c600, L_0x5e9b5ec3ca10, L_0x5e9b5ec3ce30, L_0x5e9b5ec3d260;
S_0x5e9b5ec10070 .scope module, "and0" "AND_gate" 3 10, 4 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec36040 .functor AND 1, L_0x5e9b5ec360b0, L_0x5e9b5ec361f0, C4<1>, C4<1>;
v0x5e9b5ec14770_0 .net "a", 0 0, L_0x5e9b5ec360b0;  1 drivers
v0x5e9b5ec13780_0 .net "b", 0 0, L_0x5e9b5ec361f0;  1 drivers
v0x5e9b5ec12790_0 .net "y", 0 0, L_0x5e9b5ec36040;  1 drivers
S_0x5e9b5ec2afd0 .scope module, "and1" "AND_gate" 3 11, 4 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec36330 .functor AND 1, L_0x5e9b5ec363a0, L_0x5e9b5ec36490, C4<1>, C4<1>;
v0x5e9b5ec00ab0_0 .net "a", 0 0, L_0x5e9b5ec363a0;  1 drivers
v0x5e9b5ec2b240_0 .net "b", 0 0, L_0x5e9b5ec36490;  1 drivers
v0x5e9b5ec2b300_0 .net "y", 0 0, L_0x5e9b5ec36330;  1 drivers
S_0x5e9b5ec2b420 .scope module, "and10" "AND_gate" 3 37, 4 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec3a090 .functor AND 1, L_0x5e9b5ec3a100, L_0x5e9b5ec3a2e0, C4<1>, C4<1>;
v0x5e9b5ec2b650_0 .net "a", 0 0, L_0x5e9b5ec3a100;  1 drivers
v0x5e9b5ec2b710_0 .net "b", 0 0, L_0x5e9b5ec3a2e0;  1 drivers
v0x5e9b5ec2b7d0_0 .net "y", 0 0, L_0x5e9b5ec3a090;  alias, 1 drivers
S_0x5e9b5ec2b8f0 .scope module, "and11" "AND3_gate" 3 38, 5 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x5e9b5ec3a3d0 .functor AND 1, L_0x5e9b5ec3a500, L_0x5e9b5ec3a740, C4<1>, C4<1>;
L_0x5e9b5ec3a440 .functor AND 1, L_0x5e9b5ec3a3d0, L_0x5e9b5ec3a830, C4<1>, C4<1>;
v0x5e9b5ec2bb40_0 .net *"_ivl_0", 0 0, L_0x5e9b5ec3a3d0;  1 drivers
v0x5e9b5ec2bc20_0 .net "a", 0 0, L_0x5e9b5ec3a500;  1 drivers
v0x5e9b5ec2bce0_0 .net "b", 0 0, L_0x5e9b5ec3a740;  1 drivers
v0x5e9b5ec2bd80_0 .net "c", 0 0, L_0x5e9b5ec3a830;  1 drivers
v0x5e9b5ec2be40_0 .net "y", 0 0, L_0x5e9b5ec3a440;  alias, 1 drivers
S_0x5e9b5ec2bfd0 .scope module, "and12" "AND4_gate" 3 39, 6 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5e9b5ec3aa80 .functor AND 1, L_0x5e9b5ec3ac70, L_0x5e9b5ec3ad60, C4<1>, C4<1>;
L_0x5e9b5ec3aaf0 .functor AND 1, L_0x5e9b5ec3aa80, L_0x5e9b5ec3afc0, C4<1>, C4<1>;
L_0x5e9b5ec3abb0 .functor AND 1, L_0x5e9b5ec3aaf0, L_0x5e9b5ec3b0b0, C4<1>, C4<1>;
v0x5e9b5ec2c200_0 .net *"_ivl_0", 0 0, L_0x5e9b5ec3aa80;  1 drivers
v0x5e9b5ec2c300_0 .net *"_ivl_2", 0 0, L_0x5e9b5ec3aaf0;  1 drivers
v0x5e9b5ec2c3e0_0 .net "a", 0 0, L_0x5e9b5ec3ac70;  1 drivers
v0x5e9b5ec2c480_0 .net "b", 0 0, L_0x5e9b5ec3ad60;  1 drivers
v0x5e9b5ec2c540_0 .net "c", 0 0, L_0x5e9b5ec3afc0;  1 drivers
v0x5e9b5ec2c650_0 .net "d", 0 0, L_0x5e9b5ec3b0b0;  1 drivers
v0x5e9b5ec2c710_0 .net "y", 0 0, L_0x5e9b5ec3abb0;  alias, 1 drivers
S_0x5e9b5ec2c870 .scope module, "and13" "AND5_gate" 3 40, 7 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 1 "y";
L_0x5e9b5ec3b320 .functor AND 1, L_0x5e9b5ec3b600, L_0x5e9b5ec3b6f0, C4<1>, C4<1>;
L_0x5e9b5ec3b390 .functor AND 1, L_0x5e9b5ec3b320, L_0x5e9b5ec3b970, C4<1>, C4<1>;
L_0x5e9b5ec3b450 .functor AND 1, L_0x5e9b5ec3b390, L_0x5e9b5ec3ba60, C4<1>, C4<1>;
L_0x5e9b5ec3b510 .functor AND 1, L_0x5e9b5ec3b450, L_0x5e9b5ec3bcf0, C4<1>, C4<1>;
v0x5e9b5ec2caf0_0 .net *"_ivl_0", 0 0, L_0x5e9b5ec3b320;  1 drivers
v0x5e9b5ec2cbf0_0 .net *"_ivl_2", 0 0, L_0x5e9b5ec3b390;  1 drivers
v0x5e9b5ec2ccd0_0 .net *"_ivl_4", 0 0, L_0x5e9b5ec3b450;  1 drivers
v0x5e9b5ec2cd90_0 .net "a", 0 0, L_0x5e9b5ec3b600;  1 drivers
v0x5e9b5ec2ce50_0 .net "b", 0 0, L_0x5e9b5ec3b6f0;  1 drivers
v0x5e9b5ec2cf60_0 .net "c", 0 0, L_0x5e9b5ec3b970;  1 drivers
v0x5e9b5ec2d020_0 .net "d", 0 0, L_0x5e9b5ec3ba60;  1 drivers
v0x5e9b5ec2d0e0_0 .net "e", 0 0, L_0x5e9b5ec3bcf0;  1 drivers
v0x5e9b5ec2d1a0_0 .net "y", 0 0, L_0x5e9b5ec3b510;  alias, 1 drivers
S_0x5e9b5ec2d320 .scope module, "and2" "AND_gate" 3 12, 4 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec365b0 .functor AND 1, L_0x5e9b5ec36620, L_0x5e9b5ec36710, C4<1>, C4<1>;
v0x5e9b5ec2d520_0 .net "a", 0 0, L_0x5e9b5ec36620;  1 drivers
v0x5e9b5ec2d600_0 .net "b", 0 0, L_0x5e9b5ec36710;  1 drivers
v0x5e9b5ec2d6c0_0 .net "y", 0 0, L_0x5e9b5ec365b0;  1 drivers
S_0x5e9b5ec2d7e0 .scope module, "and3" "AND_gate" 3 13, 4 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec36880 .functor AND 1, L_0x5e9b5ec368f0, L_0x5e9b5ec36990, C4<1>, C4<1>;
v0x5e9b5ec2da10_0 .net "a", 0 0, L_0x5e9b5ec368f0;  1 drivers
v0x5e9b5ec2daf0_0 .net "b", 0 0, L_0x5e9b5ec36990;  1 drivers
v0x5e9b5ec2dbb0_0 .net "y", 0 0, L_0x5e9b5ec36880;  1 drivers
S_0x5e9b5ec2dd00 .scope module, "and4" "AND_gate" 3 25, 4 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec37c70 .functor AND 1, L_0x5e9b5ec37ce0, L_0x5e9b5ec37e20, C4<1>, C4<1>;
v0x5e9b5ec2df70_0 .net "a", 0 0, L_0x5e9b5ec37ce0;  1 drivers
v0x5e9b5ec2e050_0 .net "b", 0 0, L_0x5e9b5ec37e20;  1 drivers
v0x5e9b5ec2e110_0 .net "y", 0 0, L_0x5e9b5ec37c70;  alias, 1 drivers
S_0x5e9b5ec2e260 .scope module, "and5" "AND_gate" 3 28, 4 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec380d0 .functor AND 1, L_0x5e9b5ec38140, L_0x5e9b5ec382f0, C4<1>, C4<1>;
v0x5e9b5ec2e490_0 .net "a", 0 0, L_0x5e9b5ec38140;  1 drivers
v0x5e9b5ec2e570_0 .net "b", 0 0, L_0x5e9b5ec382f0;  1 drivers
v0x5e9b5ec2e630_0 .net "y", 0 0, L_0x5e9b5ec380d0;  alias, 1 drivers
S_0x5e9b5ec2e780 .scope module, "and6" "AND3_gate" 3 29, 5 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x5e9b5ec383e0 .functor AND 1, L_0x5e9b5ec38510, L_0x5e9b5ec386d0, C4<1>, C4<1>;
L_0x5e9b5ec38450 .functor AND 1, L_0x5e9b5ec383e0, L_0x5e9b5ec38770, C4<1>, C4<1>;
v0x5e9b5ec2ea00_0 .net *"_ivl_0", 0 0, L_0x5e9b5ec383e0;  1 drivers
v0x5e9b5ec2eae0_0 .net "a", 0 0, L_0x5e9b5ec38510;  1 drivers
v0x5e9b5ec2eba0_0 .net "b", 0 0, L_0x5e9b5ec386d0;  1 drivers
v0x5e9b5ec2ec70_0 .net "c", 0 0, L_0x5e9b5ec38770;  1 drivers
v0x5e9b5ec2ed30_0 .net "y", 0 0, L_0x5e9b5ec38450;  alias, 1 drivers
S_0x5e9b5ec2eec0 .scope module, "and7" "AND_gate" 3 32, 4 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec38be0 .functor AND 1, L_0x5e9b5ec38c50, L_0x5e9b5ec38de0, C4<1>, C4<1>;
v0x5e9b5ec2f110_0 .net "a", 0 0, L_0x5e9b5ec38c50;  1 drivers
v0x5e9b5ec2f1f0_0 .net "b", 0 0, L_0x5e9b5ec38de0;  1 drivers
v0x5e9b5ec2f2b0_0 .net "y", 0 0, L_0x5e9b5ec38be0;  alias, 1 drivers
S_0x5e9b5ec2f3d0 .scope module, "and8" "AND3_gate" 3 33, 5 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x5e9b5ec38ed0 .functor AND 1, L_0x5e9b5ec39000, L_0x5e9b5ec391f0, C4<1>, C4<1>;
L_0x5e9b5ec38f40 .functor AND 1, L_0x5e9b5ec38ed0, L_0x5e9b5ec393f0, C4<1>, C4<1>;
v0x5e9b5ec2f650_0 .net *"_ivl_0", 0 0, L_0x5e9b5ec38ed0;  1 drivers
v0x5e9b5ec2f730_0 .net "a", 0 0, L_0x5e9b5ec39000;  1 drivers
v0x5e9b5ec2f7f0_0 .net "b", 0 0, L_0x5e9b5ec391f0;  1 drivers
v0x5e9b5ec2f8c0_0 .net "c", 0 0, L_0x5e9b5ec393f0;  1 drivers
v0x5e9b5ec2f980_0 .net "y", 0 0, L_0x5e9b5ec38f40;  alias, 1 drivers
S_0x5e9b5ec2fb10 .scope module, "and9" "AND4_gate" 3 34, 6 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5e9b5ec395f0 .functor AND 1, L_0x5e9b5ec397e0, L_0x5e9b5ec398d0, C4<1>, C4<1>;
L_0x5e9b5ec39660 .functor AND 1, L_0x5e9b5ec395f0, L_0x5e9b5ec39ae0, C4<1>, C4<1>;
L_0x5e9b5ec39720 .functor AND 1, L_0x5e9b5ec39660, L_0x5e9b5ec39bd0, C4<1>, C4<1>;
v0x5e9b5ec2fcf0_0 .net *"_ivl_0", 0 0, L_0x5e9b5ec395f0;  1 drivers
v0x5e9b5ec2fdf0_0 .net *"_ivl_2", 0 0, L_0x5e9b5ec39660;  1 drivers
v0x5e9b5ec2fed0_0 .net "a", 0 0, L_0x5e9b5ec397e0;  1 drivers
v0x5e9b5ec2ffa0_0 .net "b", 0 0, L_0x5e9b5ec398d0;  1 drivers
v0x5e9b5ec30060_0 .net "c", 0 0, L_0x5e9b5ec39ae0;  1 drivers
v0x5e9b5ec30170_0 .net "d", 0 0, L_0x5e9b5ec39bd0;  1 drivers
v0x5e9b5ec30230_0 .net "y", 0 0, L_0x5e9b5ec39720;  alias, 1 drivers
S_0x5e9b5ec30390 .scope module, "or0" "OR_gate" 3 26, 8 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec38010 .functor OR 1, L_0x5e9b5ec37b10, L_0x5e9b5ec37c70, C4<0>, C4<0>;
v0x5e9b5ec305e0_0 .net "a", 0 0, L_0x5e9b5ec37b10;  1 drivers
v0x5e9b5ec306c0_0 .net "b", 0 0, L_0x5e9b5ec37c70;  alias, 1 drivers
v0x5e9b5ec30780_0 .net "y", 0 0, L_0x5e9b5ec38010;  1 drivers
S_0x5e9b5ec30890 .scope module, "or1" "OR3_gate" 3 30, 9 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x5e9b5ec38940 .functor OR 1, L_0x5e9b5ec38ab0, L_0x5e9b5ec380d0, C4<0>, C4<0>;
L_0x5e9b5ec389b0 .functor OR 1, L_0x5e9b5ec38940, L_0x5e9b5ec38450, C4<0>, C4<0>;
v0x5e9b5ec30b10_0 .net *"_ivl_0", 0 0, L_0x5e9b5ec38940;  1 drivers
v0x5e9b5ec30bf0_0 .net "a", 0 0, L_0x5e9b5ec38ab0;  1 drivers
v0x5e9b5ec30cb0_0 .net "b", 0 0, L_0x5e9b5ec380d0;  alias, 1 drivers
v0x5e9b5ec30db0_0 .net "c", 0 0, L_0x5e9b5ec38450;  alias, 1 drivers
v0x5e9b5ec30e80_0 .net "y", 0 0, L_0x5e9b5ec389b0;  1 drivers
S_0x5e9b5ec30fb0 .scope module, "or2" "OR4_gate" 3 35, 10 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5e9b5ec399c0 .functor OR 1, L_0x5e9b5ec39ff0, L_0x5e9b5ec38be0, C4<0>, C4<0>;
L_0x5e9b5ec39df0 .functor OR 1, L_0x5e9b5ec399c0, L_0x5e9b5ec38f40, C4<0>, C4<0>;
L_0x5e9b5ec39ef0 .functor OR 1, L_0x5e9b5ec39df0, L_0x5e9b5ec39720, C4<0>, C4<0>;
v0x5e9b5ec31190_0 .net *"_ivl_0", 0 0, L_0x5e9b5ec399c0;  1 drivers
v0x5e9b5ec31290_0 .net *"_ivl_2", 0 0, L_0x5e9b5ec39df0;  1 drivers
v0x5e9b5ec31370_0 .net "a", 0 0, L_0x5e9b5ec39ff0;  1 drivers
v0x5e9b5ec31440_0 .net "b", 0 0, L_0x5e9b5ec38be0;  alias, 1 drivers
v0x5e9b5ec31510_0 .net "c", 0 0, L_0x5e9b5ec38f40;  alias, 1 drivers
v0x5e9b5ec31600_0 .net "d", 0 0, L_0x5e9b5ec39720;  alias, 1 drivers
v0x5e9b5ec316d0_0 .net "y", 0 0, L_0x5e9b5ec39ef0;  1 drivers
S_0x5e9b5ec31800 .scope module, "or3" "OR5_gate" 3 41, 11 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 1 "y";
L_0x5e9b5ec3bde0 .functor OR 1, L_0x5e9b5ec3c180, L_0x5e9b5ec3a090, C4<0>, C4<0>;
L_0x5e9b5ec3be50 .functor OR 1, L_0x5e9b5ec3bde0, L_0x5e9b5ec3a440, C4<0>, C4<0>;
L_0x5e9b5ec3bf50 .functor OR 1, L_0x5e9b5ec3be50, L_0x5e9b5ec3abb0, C4<0>, C4<0>;
L_0x5e9b5ec3c050 .functor OR 1, L_0x5e9b5ec3bf50, L_0x5e9b5ec3b510, C4<0>, C4<0>;
v0x5e9b5ec31a80_0 .net *"_ivl_0", 0 0, L_0x5e9b5ec3bde0;  1 drivers
v0x5e9b5ec31b80_0 .net *"_ivl_2", 0 0, L_0x5e9b5ec3be50;  1 drivers
v0x5e9b5ec31c60_0 .net *"_ivl_4", 0 0, L_0x5e9b5ec3bf50;  1 drivers
v0x5e9b5ec31d20_0 .net "a", 0 0, L_0x5e9b5ec3c180;  1 drivers
v0x5e9b5ec31de0_0 .net "b", 0 0, L_0x5e9b5ec3a090;  alias, 1 drivers
v0x5e9b5ec31ed0_0 .net "c", 0 0, L_0x5e9b5ec3a440;  alias, 1 drivers
v0x5e9b5ec31fa0_0 .net "d", 0 0, L_0x5e9b5ec3abb0;  alias, 1 drivers
v0x5e9b5ec32070_0 .net "e", 0 0, L_0x5e9b5ec3b510;  alias, 1 drivers
v0x5e9b5ec32140_0 .net "y", 0 0, L_0x5e9b5ec3c050;  1 drivers
S_0x5e9b5ec32240 .scope module, "sum0" "XOR_GATE" 3 44, 12 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec3c600 .functor XOR 1, L_0x5e9b5ec3c670, L_0x5e9b5ec3c920, C4<0>, C4<0>;
v0x5e9b5ec32440_0 .net "a", 0 0, L_0x5e9b5ec3c670;  1 drivers
v0x5e9b5ec32520_0 .net "b", 0 0, L_0x5e9b5ec3c920;  1 drivers
v0x5e9b5ec325e0_0 .net "y", 0 0, L_0x5e9b5ec3c600;  1 drivers
S_0x5e9b5ec32730 .scope module, "sum1" "XOR_GATE" 3 45, 12 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec3ca10 .functor XOR 1, L_0x5e9b5ec3ca80, L_0x5e9b5ec3cd40, C4<0>, C4<0>;
v0x5e9b5ec32960_0 .net "a", 0 0, L_0x5e9b5ec3ca80;  1 drivers
v0x5e9b5ec32a40_0 .net "b", 0 0, L_0x5e9b5ec3cd40;  1 drivers
v0x5e9b5ec32b00_0 .net "y", 0 0, L_0x5e9b5ec3ca10;  1 drivers
S_0x5e9b5ec32c50 .scope module, "sum2" "XOR_GATE" 3 46, 12 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec3ce30 .functor XOR 1, L_0x5e9b5ec3cea0, L_0x5e9b5ec3d170, C4<0>, C4<0>;
v0x5e9b5ec32e80_0 .net "a", 0 0, L_0x5e9b5ec3cea0;  1 drivers
v0x5e9b5ec32f60_0 .net "b", 0 0, L_0x5e9b5ec3d170;  1 drivers
v0x5e9b5ec33020_0 .net "y", 0 0, L_0x5e9b5ec3ce30;  1 drivers
S_0x5e9b5ec33170 .scope module, "sum3" "XOR_GATE" 3 47, 12 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec3d260 .functor XOR 1, L_0x5e9b5ec3d2d0, L_0x5e9b5ec3d5b0, C4<0>, C4<0>;
v0x5e9b5ec333a0_0 .net "a", 0 0, L_0x5e9b5ec3d2d0;  1 drivers
v0x5e9b5ec33480_0 .net "b", 0 0, L_0x5e9b5ec3d5b0;  1 drivers
v0x5e9b5ec33540_0 .net "y", 0 0, L_0x5e9b5ec3d260;  1 drivers
S_0x5e9b5ec33690 .scope module, "xor0" "XOR_GATE" 3 15, 12 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec36cb0 .functor XOR 1, L_0x5e9b5ec36d20, L_0x5e9b5ec36e70, C4<0>, C4<0>;
v0x5e9b5ec338c0_0 .net "a", 0 0, L_0x5e9b5ec36d20;  1 drivers
v0x5e9b5ec339a0_0 .net "b", 0 0, L_0x5e9b5ec36e70;  1 drivers
v0x5e9b5ec33a60_0 .net "y", 0 0, L_0x5e9b5ec36cb0;  1 drivers
S_0x5e9b5ec33bb0 .scope module, "xor1" "XOR_GATE" 3 16, 12 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec36f10 .functor XOR 1, L_0x5e9b5ec36f80, L_0x5e9b5ec370e0, C4<0>, C4<0>;
v0x5e9b5ec33de0_0 .net "a", 0 0, L_0x5e9b5ec36f80;  1 drivers
v0x5e9b5ec33ec0_0 .net "b", 0 0, L_0x5e9b5ec370e0;  1 drivers
v0x5e9b5ec33f80_0 .net "y", 0 0, L_0x5e9b5ec36f10;  1 drivers
S_0x5e9b5ec340d0 .scope module, "xor2" "XOR_GATE" 3 17, 12 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec371d0 .functor XOR 1, L_0x5e9b5ec37240, L_0x5e9b5ec374c0, C4<0>, C4<0>;
v0x5e9b5ec34300_0 .net "a", 0 0, L_0x5e9b5ec37240;  1 drivers
v0x5e9b5ec343e0_0 .net "b", 0 0, L_0x5e9b5ec374c0;  1 drivers
v0x5e9b5ec344a0_0 .net "y", 0 0, L_0x5e9b5ec371d0;  1 drivers
S_0x5e9b5ec345f0 .scope module, "xor3" "XOR_GATE" 3 18, 12 1 0, S_0x5e9b5ec0cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5e9b5ec37070 .functor XOR 1, L_0x5e9b5ec376c0, L_0x5e9b5ec37840, C4<0>, C4<0>;
v0x5e9b5ec34820_0 .net "a", 0 0, L_0x5e9b5ec376c0;  1 drivers
v0x5e9b5ec34900_0 .net "b", 0 0, L_0x5e9b5ec37840;  1 drivers
v0x5e9b5ec349c0_0 .net "y", 0 0, L_0x5e9b5ec37070;  1 drivers
    .scope S_0x5e9b5ebf79c0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e9b5ec35c90_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e9b5ec35d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e9b5ec35eb0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5e9b5ebf79c0;
T_1 ;
    %vpi_call 2 52 "$monitor", "At time %t, A = %b, B = %b, Cin = %b, S = %b, C = %b", $time, v0x5e9b5ec35c90_0, v0x5e9b5ec35d70_0, v0x5e9b5ec35eb0_0, v0x5e9b5ec35f50_0, v0x5e9b5ec35e10_0 {0 0 0};
    %vpi_call 2 55 "$dumpfile", "clatb.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e9b5ebf79c0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "clatb.v";
    "cla.v";
    "and.v";
    "and3.v";
    "and4.v";
    "and5.v";
    "or.v";
    "or3.v";
    "or4.v";
    "or5.v";
    "xor.v";
