library ieee;
use ieee.std_logic_1164.all;

entity SE9 is
    port(
        IMM9_IN: in std_logic_vector(8 downto 0);
        IMM9_OUT: out std_logic_vector(15 downto 0)
    );
end entity;

architecture rtl of SE9 is
    signal IMM9: std_logic_vector(15 downto 0);
    begin
        process(IMM9_IN)
        begin
            if IMM9_IN(8) = '1' then
                IMM9 <= (others => '1');
            else then
                IMM9 <= (others => '0');
            end if;
            IMM9(7 downto 0) <= IMM9_IN(7 downto 0);
        end process;
        IMM9_OUT <= IMM9;
end architecture;
```