/*
 * GalaxyCore touchscreen driver
 *
 * Copyright (C) 2021 GalaxyCore Incorporated
 *
 * Copyright (C) 2021 Neo Chen <neo_chen@gcoreinc.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */
#include <linux/firmware.h>
#include "gcore_drv_common.h"
#include "gcore_drv_firmware.h"
#include "../../../drivers/misc/mediatek/extcon/extcon-mtk-usb.h"

#define FW_BIN_NAME "GC7202H_Flash_Op.bin" //"V750_1.1.bin"
#define FW_BIN_LC_NAME "GC7202H_Flash_Op_LC.bin"
extern char Ctp_name[64];

struct gcore_dev *gdev_fwu;
struct task_struct *fwu_thread;
u8 g_ret_update;

DECLARE_COMPLETION(fw_update_complete);

static int gcore_fw_update_fn_init(struct gcore_dev *gdev);
static void gcore_fw_update_fn_remove(struct gcore_dev *gdev);

struct gcore_exp_fn fw_update_fn = {
	.fn_type = GCORE_FW_UPDATE,
	.wait_int = false,
	.event_flag = false,
	.init = gcore_fw_update_fn_init,
	.remove = gcore_fw_update_fn_remove,
};

#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_FLASHDOWNLOAD

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7371)
#define FW_OP_BIN_NAME "GC7371_Flash_Op.bin"
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7271)
#define FW_OP_BIN_NAME "GC7271_Flash_Op.bin"
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202)
#define FW_OP_BIN_NAME "GC7202_Flash_Op.bin"
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7372)
#define FW_OP_BIN_NAME "GC7372_Flash_Op.bin"
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
#define FW_OP_BIN_NAME "GC7302_Flash_Op.bin"
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
#define FW_OP_BIN_NAME "GC7202H_Flash_Op_txd.bin"
#endif

enum FLASH_OP {
	READ_FLASH_ID,
	FLASH_ERASE,
	FLASH_PROGRAM,
	FLASH_READ
};

enum UPDATE_STATUS {
	UPDATE_STATUS_IDLE,
	UPDATE_STATUS_RUNNING
};

struct fw_update_info {
	int update_type;
	int status;
	int progress;
	int max_progress;

	u8 *fw_data;
	u32 fw_length;
	u32 fw_burn_progress;

	u8 *flash_op_data;
	u32 flash_op_length;
	u8 *flash_op_buf;
};

struct fw_update_info update_info = {
	.status = UPDATE_STATUS_IDLE,
	.progress = 0,
	.max_progress = 7,
};

#define GC7XXX_REQUEST_SIZE           64

#define GC7XXX_REPLY_SIZE             64

#define GC7XXX_MAX_TRANSFER_DATA      (GC7XXX_REQUEST_SIZE - 8)

#define FLASH_OP_TRANSFER_SIZE        1024

#define FW_VERSION_ADDR               0xFFF4

#endif

#ifdef CONFIG_TOUCH_DRIVER_RUN_ON_RK_PLATFORM
extern int dsi_send_packet(unsigned int id, unsigned char *packet, u32 n);
#endif

#ifdef CONFIG_ENABLE_CHIP_TYPE_GC7271
int gcore_send_mipi_reset(void)
{
#if defined(CONFIG_TOUCH_DRIVER_RUN_ON_RK_PLATFORM)
	/* this is a example for reference */
	u8 cmd1[] = { 0xFF, 0x55, 0xAA, 0x66 };
	u8 cmd2[] = { 0xFF, 0x26 };
	u8 cmd3[] = { 0x04, 0x01 };

	send_mipi(cmd1);

	usleep_range(10000, 11000);

	send_mipi(cmd2);

	usleep_range(10000, 11000);

	send_mipi(cmd3);

	usleep_range(10000, 11000);
#elif defined(CONFIG_TOUCH_DRIVER_RUN_ON_MTK_PLATFORM)
	/* TODO: send mipi cmd */
	usleep_range(10000, 11000);
#elif defined(CONFIG_TOUCH_DRIVER_RUN_ON_SPRD_PLATFORM)
	u8 cmd1[] = { 0xFF, 0x55, 0xAA, 0x66 };
	u8 cmd2[] = { 0xFF, 0x26 };
	u8 cmd3[] = { 0x04, 0x01 };

	mipi_dsi_gen_write(cmd1);

	usleep_range(10000, 11000);

	mipi_dsi_gen_write(cmd2);

	usleep_range(10000, 11000);

	mipi_dsi_gen_write(cmd3);

	usleep_range(10000, 11000);
#elif defined(CONFIG_TOUCH_DRIVER_RUN_ON_QCOM_PLATFORM)
	/* TODO: send mipi cmd */
	usleep_range(10000, 11000);
#endif

	return 0;
}
#endif

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
#if defined(CONFIG_TOUCH_DRIVER_INTERFACE_SPI)
u8 idm_key[] = {
	0x4C, 0x70, 0xb8, 0x5c, 0x2e, 0x17, 0x0b, 0x05, 0x02, 0x81, 0xc0, 0x60,
	0x30, 0x98, 0x4c, 0x26, 0x13, 0x09, 0x84, 0x42, 0xa1, 0xd0, 0xe8, 0x74,
	0x3a, 0x9d, 0x4e, 0xa7, 0x53, 0x29, 0x14, 0x0a, 0x05, 0x02, 0x81, 0x40,
	0xa0, 0xd0, 0xe8, 0xf4, 0xfa, 0x7d, 0x3e, 0x9f, 0x4f, 0xa7, 0x53, 0x29,
	0x14, 0x0a, 0x05, 0x82, 0xc1, 0xe0, 0xf0, 0xf8, 0xfc, 0xfe, 0xff, 0x7f,
	0x3f, 0x9f, 0xcf, 0xe7, 0x73
};
#elif defined(CONFIG_TOUCH_DRIVER_INTERFACE_I2C)
u8 idm_key[] = {
	0x70, 0xb8, 0x5c, 0x2e, 0x17, 0x0b, 0x05, 0x02, 0x81, 0xc0, 0x60, 0x30,
	0x98, 0x4c, 0x26, 0x13, 0x09, 0x84, 0x42, 0xa1, 0xd0, 0xe8, 0x74, 0x3a,
	0x9d, 0x4e, 0xa7, 0x53, 0x29, 0x14, 0x0a, 0x05, 0x02, 0x81, 0x40, 0xa0,
	0xd0, 0xe8, 0xf4, 0xfa, 0x7d, 0x3e, 0x9f, 0x4f, 0xa7, 0x53, 0x29, 0x14,
	0x0a, 0x05, 0x82, 0xc1, 0xe0, 0xf0, 0xf8, 0xfc, 0xfe, 0xff, 0x7f, 0x3f,
	0x9f, 0xcf, 0xe7, 0x73
};
#endif

#endif

void gcore_reset(void)
{
	gdev_fwu->rst_output(gdev_fwu->rst_gpio, 0);
	usleep_range(1000, 1100);
	gdev_fwu->rst_output(gdev_fwu->rst_gpio, 1);
}

/* do not support spi for GC7371 */
int gcore_enter_idm_mode(void)
{
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7371)
	u8 cmd[] = { 0x95, 0x27, 0x0F, 0xF0 };
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7271)
	u8 cmd[] = { 0x95, 0x27, 0x0F, 0xF0 };
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202)
#if defined(CONFIG_TOUCH_DRIVER_INTERFACE_SPI)
	u8 cmd[] = { 0x4C, 0x0F, 0xF0 };
#elif defined(CONFIG_TOUCH_DRIVER_INTERFACE_I2C)
	u8 cmd[] = { 0x0F, 0xF0 };
#endif
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7372)
#if defined(CONFIG_TOUCH_DRIVER_INTERFACE_SPI)
	u8 cmd[] = { 0x4C, 0x0F, 0xF0 };
#elif defined(CONFIG_TOUCH_DRIVER_INTERFACE_I2C)
	u8 cmd[] = { 0x0F, 0xF0 };
#endif
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
#if defined(CONFIG_TOUCH_DRIVER_INTERFACE_SPI)
	u8 cmd[] = { 0x4C, 0x0F, 0xF0 };
#elif defined(CONFIG_TOUCH_DRIVER_INTERFACE_I2C)
	u8 cmd[] = { 0x0F, 0xF0 };
#endif
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
#if defined(CONFIG_TOUCH_DRIVER_INTERFACE_SPI)
	u8 cmd[] = { 0x4C, 0x0F, 0xF0 };
#elif defined(CONFIG_TOUCH_DRIVER_INTERFACE_I2C)
	u8 cmd[] = { 0x0F, 0xF0 };
#endif
#endif

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7371)
	gcore_reset();
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7271)
	gcore_send_mipi_reset();
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
	if (gcore_bus_write(idm_key, sizeof(idm_key))) {
		GTP_ERROR("gc7202 write idm key fail");
	}
#endif
	usleep_range(1000, 1100);

	return gcore_bus_write(cmd, sizeof(cmd));

}

int gcore_exit_idm_mode(void)
{
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7371)
	u8 cmd[] = { 0x95, 0x27, 0x0A, 0xF5 };
	return gcore_bus_write(cmd, sizeof(cmd));
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7271)
	u8 cmd1[] = { 0x95, 0x27, 0x05, 0xFA, 0xD0, 0x00, 0xFF, 0x00, 0x55, 0xAA, 0x66 };
	u8 cmd2[] = { 0x95, 0x27, 0x05, 0xFA, 0xD0, 0x00, 0xFF, 0x00, 0x26 };
	u8 cmd3[] = { 0x95, 0x27, 0x05, 0xFA, 0xD0, 0x00, 0x04, 0xA0, 0x00 };
	int ret = 0;

	ret = gcore_bus_write(cmd1, sizeof(cmd1));
	if (ret) {
		goto write_fail;
	}

	usleep_range(1000, 1100);

	ret = gcore_bus_write(cmd2, sizeof(cmd2));
	if (ret) {
		goto write_fail;
	}

	usleep_range(1000, 1100);

	ret = gcore_bus_write(cmd3, sizeof(cmd3));
	if (ret) {
		goto write_fail;
	}

	return 0;

write_fail:
	GTP_ERROR("gc7271 exit idm fail");
	return -EPERM;

#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
#if defined(CONFIG_TOUCH_DRIVER_INTERFACE_SPI)
	u8 cmd[] = { 0x4C, 0x0A, 0xF5 };
#elif defined(CONFIG_TOUCH_DRIVER_INTERFACE_I2C)
	u8 cmd[] = { 0x0A, 0xF5 };
#endif
	return gcore_bus_write(cmd, sizeof(cmd));
#endif
}

s32 gcore_idm_write_reg(u32 addr, u8 *buffer, s32 len)
{
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7371) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7271)
	u8 cmd[] = { 0x95, 0x27, 0x05, 0xFA };
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
#if defined(CONFIG_TOUCH_DRIVER_INTERFACE_SPI)
	u8 cmd[] = { 0x4C, 0x05, 0xFA };
#elif defined(CONFIG_TOUCH_DRIVER_INTERFACE_I2C)
	u8 cmd[] = { 0x05, 0xFA };
#endif

#endif
	u8 *buffer_send = NULL;
	u32 len_send = 0;
	int ret = 0;

	len_send = sizeof(cmd) + sizeof(addr) + len;

	buffer_send = kzalloc(len_send, GFP_KERNEL);
	if (IS_ERR_OR_NULL(buffer_send)) {
		GTP_ERROR("buffer send allocate fail!");
		return -ENOMEM;
	}

	memcpy(buffer_send, cmd, sizeof(cmd));

	*(buffer_send + sizeof(cmd)) = (u8) (addr >> 24);
	*(buffer_send + sizeof(cmd) + 1) = (u8) (addr >> 16);
	*(buffer_send + sizeof(cmd) + 2) = (u8) (addr >> 8);
	*(buffer_send + sizeof(cmd) + 3) = (u8) (addr);

	memcpy(buffer_send + sizeof(cmd) + 4, buffer, len);

	ret = gcore_bus_write(buffer_send, len_send);
	if (ret) {
		GTP_ERROR("idm write reg fail!");
	}

	kfree(buffer_send);

	return ret;

}

s32 gcore_idm_read_reg(u32 addr, u8 *buffer, s32 len)
{
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7371) \
		|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7271)
	u8 cmd[8] = { 0x95, 0x27, 0x04, 0xFB, 0x00, 0x00, 0x00, 0x00 };
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
#if defined(CONFIG_TOUCH_DRIVER_INTERFACE_SPI)
	u8 cmd[] = { 0x4C, 0x04, 0xFB, 0x00, 0x00, 0x00, 0x00 };
#elif defined(CONFIG_TOUCH_DRIVER_INTERFACE_I2C)
	u8 cmd[] = { 0x04, 0xFB, 0x00, 0x00, 0x00, 0x00 };
#endif

#endif
	int cmd_len = sizeof(cmd);
	int ret = 0;

	if (buffer == NULL) {
		GTP_ERROR("receive buffer is null!");
		return -EPERM;
	}

	cmd[cmd_len - 4] = (u8) (addr >> 24);
	cmd[cmd_len - 3] = (u8) (addr >> 16);
	cmd[cmd_len - 2] = (u8) (addr >> 8);
	cmd[cmd_len - 1] = (u8) (addr);

#ifdef CONFIG_TOUCH_DRIVER_INTERFACE_I2C
	ret = gcore_bus_write(cmd, sizeof(cmd));
	if (ret) {
		GTP_ERROR("idm read wr address fail!");
		return -EPERM;
	}

	/* no sleep. delay precise 1 ms */
	usleep_range(1000, 1100);

	ret = gcore_bus_read(buffer, len);
	if (ret) {
		GTP_ERROR("idm read fail!");
		return -EPERM;
	}
#else
	ret = gcore_spi_write_then_read(cmd, cmd_len, buffer, len);
	if (ret) {
		GTP_ERROR("idm spi write read fail!");
		return -EPERM;
	}
#endif

	return 0;
}

s32 gcore_idm_write_page_reg(u8 page, u32 addr, u8 *buffer, s32 len)
{
	u8 cmd1[] = { 0x55, 0xAA, 0x66 };
	u8 lock = 0x00;
	
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H) \
			|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	u8 ckucr0[4] = { 0 };
#endif

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H) \
			|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	gcore_idm_read_reg(0xC0000000 + (0x25 << 2), ckucr0, sizeof(ckucr0));
	GTP_DEBUG("reg ckucr0:%x %x %x %x", ckucr0[0], ckucr0[1], ckucr0[2], ckucr0[3]);

	usleep_range(3000, 3100);

//	ckucr0[2] &= 0x7F;
	if ((page == 0x26) || (page == 0x27)){
		GTP_DEBUG("writing tp page\n");
		ckucr0[2] |= 0x80;
	}else {
		ckucr0[2] &= 0x7F;
	}
	gcore_idm_write_reg(0xC0000000 + (0x25 << 2) + 2, &ckucr0[2], 1);

	usleep_range(3000, 3100);
#endif

	gcore_idm_write_reg(0xD000FF00, cmd1, sizeof(cmd1));
		
	usleep_range(3000, 3100);

	/* unlock page */
	gcore_idm_write_reg(0xD000FF00, &page, 1);

	usleep_range(3000, 3100);

	gcore_idm_write_reg(addr, buffer, len);

	usleep_range(3000, 3100);

	/* lock page */
	gcore_idm_write_reg(0xD000FF00, &lock, 1);

	usleep_range(3000, 3100);


	return 0;
}

s32 gcore_idm_read_page_reg(u8 page, u32 addr, u8 *buffer, s32 len)
{
	u8 cmd1[] = { 0x55, 0xAA, 0x66 };
	u8 lock = 0x00;
	
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H) \
			|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	u8 ckucr0[4] = { 0 };
#endif

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H) \
			|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	gcore_idm_read_reg(0xC0000000 + (0x25 << 2), ckucr0, sizeof(ckucr0));
	GTP_DEBUG("reg ckucr0:%x %x %x %x", ckucr0[0], ckucr0[1], ckucr0[2], ckucr0[3]);

	usleep_range(3000, 3100);

//	ckucr0[2] &= 0x7F;
	if ((page == 0x26) || (page == 0x27)){
		GTP_DEBUG("reading tp page\n");
		ckucr0[2] |= 0x80;
	}else {
		ckucr0[2] &= 0x7F;
	}
	gcore_idm_write_reg(0xC0000000 + (0x25 << 2) + 2, &ckucr0[2], 1);

	usleep_range(3000, 3100);
#endif

	gcore_idm_write_reg(0xD000FF00, cmd1, sizeof(cmd1));
		
	usleep_range(3000, 3100);

	/* unlock page */
	gcore_idm_write_reg(0xD000FF00, &page, 1);

	usleep_range(3000, 3100);

	gcore_idm_read_reg(addr, buffer, len);

	usleep_range(3000, 3100);

	/* lock page */
	gcore_idm_write_reg(0xD000FF00, &lock, 1);

	usleep_range(3000, 3100);

	
	return 0;
}

s32 gcore_fw_write_reg(u32 addr, u8 *buffer, s32 len)
{
	u8 cmd[] = { 0x80, 0xB0 };
	u8 *buffer_send = NULL;
	u32 len_send = 0;
	int ret = 0;
	u8 rw_byte = 0;

	len_send = sizeof(cmd) + sizeof(addr) + sizeof(len) + sizeof(rw_byte) + len;

	buffer_send = kzalloc(len_send, GFP_KERNEL);
	if (IS_ERR_OR_NULL(buffer_send)) {
		GTP_ERROR("buffer send allocate fail!");
		return -ENOMEM;
	}

	memcpy(buffer_send, cmd, sizeof(cmd));

	*(buffer_send + 2) = (u8) (addr >> 24);
	*(buffer_send + 3) = (u8) (addr >> 16);
	*(buffer_send + 4) = (u8) (addr >> 8);
	*(buffer_send + 5) = (u8) (addr);

	*(buffer_send + 6) = (u8) (len >> 24);
	*(buffer_send + 7) = (u8) (len >> 16);
	*(buffer_send + 8) = (u8) (len >> 8);
	*(buffer_send + 9) = (u8) (len);

	*(buffer_send + 10) = rw_byte;

	memcpy(buffer_send + 11, buffer, len);

	mutex_lock(&gdev_fwu->transfer_lock);

	ret = gcore_bus_write(buffer_send, len_send);
	if (ret) {
		GTP_ERROR("idm write reg fail!");
	}

	mutex_unlock(&gdev_fwu->transfer_lock);

	kfree(buffer_send);

	return ret;
}

EXPORT_SYMBOL(gcore_fw_write_reg);

s32 gcore_fw_read_reg(u32 addr, u8 *buffer, s32 len)
{
	u8 cmd[11] = { 0x80, 0xB0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01 };
	int ret = 0;

	gdev_fwu->fw_event = FW_READ_REG;
	gdev_fwu->firmware = buffer;
	gdev_fwu->fw_xfer = len;

	cmd[2] = (u8) (addr >> 24);
	cmd[3] = (u8) (addr >> 16);
	cmd[4] = (u8) (addr >> 8);
	cmd[5] = (u8) (addr);

	cmd[6] = (u8) (len >> 24);
	cmd[7] = (u8) (len >> 16);
	cmd[8] = (u8) (len >> 8);
	cmd[9] = (u8) (len);

	mutex_lock(&gdev_fwu->transfer_lock);

	fw_update_fn.wait_int = true;

	ret = gcore_bus_write(cmd, sizeof(cmd));
	if (ret) {
		GTP_ERROR("idm read wr address fail!");
		return -EPERM;
	}

	mutex_unlock(&gdev_fwu->transfer_lock);

	wait_for_completion_interruptible(&fw_update_complete);

	return 0;
}

EXPORT_SYMBOL(gcore_fw_read_reg);

int gcore_fw_read_reg_reply(u8 *buf, int len)
{
	int ret = 0;

	if (buf == NULL) {
		GTP_ERROR("receive buffer is null!");
		return -EPERM;
	}

	ret = gcore_bus_read(buf, len);
	if (ret) {
		GTP_ERROR("write cmd read flash id error.");
		return -EPERM;
	}

	fw_update_fn.wait_int = false;
	complete(&fw_update_complete);

	return 0;

}

int gcore_fw_event_notify(enum fw_event_type event)
{
	u8 cmd[] = { 0x80, 0xB0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
	u8 cmd_len = sizeof(cmd);
	int ret = 0;

	if (!g_ret_update) {
		GTP_DEBUG("fw update is running,wait 100ms");
		msleep(100);
	}

	switch (event) {
	case FW_EDGE_0:
		cmd[cmd_len - 1] = 0x02;
		GTP_DEBUG("gcore fw event:edge 0");
		break;

	case FW_EDGE_90:
		cmd[cmd_len - 1] = 0x03;
		GTP_DEBUG("gcore fw event:edge 90");
		break;

	case FW_CHARGER_PLUG:
		cmd[cmd_len - 1] = 0x04;
		GTP_ERROR("gcore fw event:charger plug");
		break;

	case FW_CHARGER_UNPLUG:
		cmd[cmd_len - 1] = 0x05;
		GTP_ERROR("gcore fw event:charger unplug");
		break;

	case FW_HEADSET_PLUG:
		cmd[cmd_len - 1] = 0x06;
		GTP_DEBUG("gcore fw event:headset plug");
		break;

	case FW_HEADSET_UNPLUG:
		cmd[cmd_len - 1] = 0x07;
		GTP_DEBUG("gcore fw event:headset unplug");
		break;

	case FW_GESTURE_ENABLE:
		cmd[cmd_len - 1] = 0x0A;
		GTP_DEBUG("gcore fw event:gesture enable");
		break;

	case FW_GESTURE_DISABLE:
		cmd[cmd_len - 1] = 0x0B;
		GTP_DEBUG("gcore fw event:gesture disable");
		break;

	case FW_GLOVE_ENABLE:
		cmd[cmd_len - 1] = 0x0C;
		GTP_DEBUG("gcore fw event:glove mode enable");
		break;

	case FW_GLOVE_DISABLE:
		cmd[cmd_len - 1] = 0x0D;
		GTP_DEBUG("gcore fw event:glove mode disable");
		break;

	case FW_REPORT_RATE_120:
		cmd[cmd_len - 1] = 0x0E;
		GTP_DEBUG("gcore fw event:report rate switch 120 HZ");
		break;

	case FW_REPORT_RATE_180:
		cmd[cmd_len - 1] = 0x0F;
		GTP_DEBUG("gcore fw event:report rate switch 180 HZ");
		break;
		
	default:
		GTP_DEBUG("unknown fw event type.");
		break;	
	}
			
	mutex_lock(&gdev_fwu->transfer_lock);

	ret = gcore_bus_write(cmd, cmd_len);
	if (ret) {
		GTP_ERROR("gcore write fw event fail.");
	}
	
	mutex_unlock(&gdev_fwu->transfer_lock);
	
	return ret;
}
int gcore_headset_notifier_callback(
	struct notifier_block *self,
	unsigned long event,
	void *data)
{
	GTP_ERROR("gcore_headset_nodifier_callback start event = %d\n",event);
	if(event == FW_HEADSET_PLUG)
		fn_data.gdev->tpd_headset_flag = 1;
	else if (event == FW_HEADSET_UNPLUG)
		fn_data.gdev->tpd_headset_flag = 0;

	if(fn_data.gdev->ts_stat == TS_NORMAL){
		gcore_fw_event_notify(event);
	} 
	GTP_ERROR("gcore_headset_nodifier_callback end\n");
	return 0;
}

int gcore_charger_notifier_callback(
	struct notifier_block *self,
	unsigned long event,
	void *data)
{
	struct power_supply *psy = data;
	struct power_supply *type_psy;
	union power_supply_propval pval;
	int ret;
	type_psy = power_supply_get_by_name("mtk_charger_type");
	if (!type_psy)
    		return -ENODEV;

	if (event != PSY_EVENT_PROP_CHANGED || psy != type_psy)
		return NOTIFY_DONE;

	ret = power_supply_get_property(psy,POWER_SUPPLY_PROP_ONLINE, &pval);
	if (ret < 0) {
               printk("failed to get online prop\n");
               return NOTIFY_DONE;
       }

	GTP_ERROR("gcore_charger_nodifier_callback start pval.intval = %d\n",pval.intval);
	if(pval.intval){
		fn_data.gdev->tpd_charger_flag = 1;
		if(fn_data.gdev->ts_stat == TS_NORMAL){
			gcore_fw_event_notify(FW_CHARGER_PLUG);
			GTP_ERROR("gcore_charger_nodifier_callback start FW_CHARGER_PLUG pval.intval = %d\n",pval.intval);
		}
	}
	else{
		fn_data.gdev->tpd_charger_flag = 2;
		if(fn_data.gdev->ts_stat == TS_NORMAL){
			gcore_fw_event_notify(FW_CHARGER_UNPLUG);
			GTP_ERROR("gcore_charger_nodifier_callback start FW_CHARGER_UNPLUG pval.intval = %d\n",pval.intval);
		}
	}
	GTP_ERROR("gcore_charger_nodifier_callback end\n");
	return 0;
}

s32 gcore_fw_read_rawdata(u8 *buffer, s32 len)
{
	u8 cmd[11] = { 0x80, 0xB0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08 };
	int ret = 0;

	gdev_fwu->fw_event = FW_READ_RAWDATA;
	gdev_fwu->firmware = buffer;
	gdev_fwu->fw_xfer = len;

	cmd[6] = (u8) (len >> 24);
	cmd[7] = (u8) (len >> 16);
	cmd[8] = (u8) (len >> 8);
	cmd[9] = (u8) (len);

	mutex_lock(&gdev_fwu->transfer_lock);

	fw_update_fn.wait_int = true;

	ret = gcore_bus_write(cmd, sizeof(cmd));
	if (ret) {
		GTP_ERROR("write fw event cmd fail!");
		return -EPERM;
	}

	mutex_unlock(&gdev_fwu->transfer_lock);

	wait_for_completion_interruptible(&fw_update_complete);

	return 0;
}


int gcore_fw_read_rawdata_reply(u8 *buf, int len)
{
	int ret = 0;

	if (buf == NULL) {
		GTP_ERROR("receive buffer is null!");
		return -EPERM;
	}

	ret = gcore_bus_read(buf, len);
	if (ret) {
		GTP_ERROR("fw read rawdata error.");
		return -EPERM;
	}

	fw_update_fn.wait_int = false;
	complete(&fw_update_complete);

	return 0;

}

s32 gcore_fw_read_diffdata(u8 *buffer, s32 len)
{
	u8 cmd[11] = { 0x80, 0xB0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x09 };
	int ret = 0;

	gdev_fwu->fw_event = FW_READ_DIFFDATA;
	gdev_fwu->firmware = buffer;
	gdev_fwu->fw_xfer = len;

	cmd[6] = (u8) (len >> 24);
	cmd[7] = (u8) (len >> 16);
	cmd[8] = (u8) (len >> 8);
	cmd[9] = (u8) (len);

	mutex_lock(&gdev_fwu->transfer_lock);

	fw_update_fn.wait_int = true;

	ret = gcore_bus_write(cmd, sizeof(cmd));
	if (ret) {
		GTP_ERROR("write fw event cmd fail!");
		return -EPERM;
	}

	mutex_unlock(&gdev_fwu->transfer_lock);

	wait_for_completion_interruptible(&fw_update_complete);

	return 0;
}


int gcore_fw_read_diffdata_reply(u8 *buf, int len)
{
	int ret = 0;

	if (buf == NULL) {
		GTP_ERROR("receive buffer is null!");
		return -EPERM;
	}

	ret = gcore_bus_read(buf, len);
	if (ret) {
		GTP_ERROR("fw read diffdata error.");
		return -EPERM;
	}

	fw_update_fn.wait_int = false;
	complete(&fw_update_complete);

	return 0;

}

int gcore_reg_enable_write_on(void)
{
	u32 addr = 0xC0000020;
	u8 value = 0x95;

	return gcore_idm_write_reg(addr, &value, 1);
}

int gcore_reg_enable_write_off(void)
{
	u32 addr = 0xC0000020;
	u8 value = 0x00;

	return gcore_idm_write_reg(addr, &value, 1);
}

int gcore_read_fw_version(u8 *version, int length)
{
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7271) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302) 
#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_FLASHDOWNLOAD
	u32 upgrade_addr = 0xC0000000 + ((0x14 << 2) + 1);
	u8 value = BIT5;	/* bit5 write 1 SYS_RESET */
#else
	u32 upgrade_addr = 0xC0000000 + ((0x14 << 2) + 1);
	u8 value = BIT5;	/* bit5 write 1 SYS_RESET */
#endif

#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
	u32 upgrade_addr = 0xC0000000 + (0x14 << 2);
	u8 value = BIT0;	/* bit0 write 1 CPU_REMAP */
#endif

	mutex_lock(&gdev_fwu->transfer_lock);

	gcore_enter_idm_mode();

	usleep_range(1000, 1100);

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	gcore_idm_read_reg(0x8002FFF4, version, length);
#else
	gcore_idm_read_reg(0x8001FFF4, version, length);
#endif
	GTP_DEBUG("fw version:%x %x %x %x", version[0], version[1], version[2], version[3]);

	usleep_range(1000, 1100);

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7271) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
	if (gcore_idm_write_reg(upgrade_addr, &value, 1)) {
		GTP_ERROR("write reg rkucr0 upgrade fail");
	}

	usleep_range(1000, 1100);
#endif

	gcore_exit_idm_mode();

	mutex_unlock(&gdev_fwu->transfer_lock);
	
	return 0;

}
EXPORT_SYMBOL(gcore_read_fw_version);

static int gcore_sys_soft_reset(void);
int gcore_read_fw_version_retry(u8 *version, int length)
{
	int retry = 3;
	
	while (retry >= 0) {
		gcore_read_fw_version(version, length);
		if ((version[0] == 0x7) && (version[1] == 0x3) && (version[3] == 0x5)) {
			break;
		}

		msleep(10);
		GTP_ERROR("poweron fw ver discorrect retry:%d", retry);
			
		gcore_sys_soft_reset();
	
		msleep(10);
		
		retry--;
	}

	return 0;
}
EXPORT_SYMBOL(gcore_read_fw_version_retry);

int gcore_read_ram_fw(u8 *buf, int length)
{
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7271) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302) 
#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_FLASHDOWNLOAD
	u32 upgrade_addr = 0xC0000000 + ((0x14 << 2) + 1);
	u8 value = BIT5;	/* bit5 write 1 */
#else
	u32 upgrade_addr = 0xC0000000 + ((0x14 << 2) + 1);
	u8 value = BIT5;	/* bit5 write 1 */
#endif

#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
	u32 upgrade_addr = 0xC0000000 + (0x14 << 2);
	u8 value = BIT0;	/* bit0 write 1 CPU_REMAP */
#endif

	gcore_enter_idm_mode();

	usleep_range(1000, 1100);

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	gcore_idm_read_reg(0x80020000, buf, length);
#else
	gcore_idm_read_reg(0x80010000, buf, length);
#endif
	GTP_DEBUG("fw ram:%x %x %x %x %x", buf[0], buf[1], buf[2], buf[3], buf[4]);

	usleep_range(1000, 1100);

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7271) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
	if (gcore_idm_write_reg(upgrade_addr, &value, 1)) {
		GTP_ERROR("write reg rkucr0 upgrade fail");
	}

	usleep_range(1000, 1100);
#endif

	gcore_exit_idm_mode();

	return 0;

}

#define DUMP_FW_FILE_NAME  "/sdcard/gcore_dump_fw.bin"

int gcore_dump_fw_to_file(void)
{
	u8 *fw_buf = NULL;
	int xfer_len = FW_SIZE;
	struct file *file = NULL;
	mm_segment_t old_fs;
	loff_t pos = 0;

#ifdef CONFIG_TOUCH_DRIVER_INTERFACE_SPI
#ifdef CONFIG_MTK_SPI_MULTUPLE_1024

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7371) \
		|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7271)
	xfer_len = FW_SIZE + 1024 - 8 - 2;
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
	xfer_len = FW_SIZE + 1024 - 7 - 2;
#endif

#else
	xfer_len = FW_SIZE;

#endif
#endif

	fw_buf = kzalloc(xfer_len, GFP_KERNEL);
	if (IS_ERR_OR_NULL(fw_buf)) {
		GTP_ERROR("fw buf mem allocate fail");
		return -EPERM;
	}

	gcore_read_ram_fw(fw_buf, xfer_len);

	file = filp_open(DUMP_FW_FILE_NAME, O_WRONLY | O_CREAT | O_TRUNC, 0666);
	if (IS_ERR(file)) {
		GTP_ERROR("Open file %s failed", DUMP_FW_FILE_NAME);
		return -EPERM;
	}

	old_fs = get_fs();
	set_fs(KERNEL_DS);
	pos = 0;

	vfs_write(file, fw_buf, FW_SIZE, &pos);

	set_fs(old_fs);
	filp_close(file, NULL);

	kfree(fw_buf);

	return 0;
}

int gcore_idm_read_id(u8 *id, int length)
{
	u8 cmd1[] = { 0x55, 0xAA, 0x66 };
	u8 unlock = 0x10;
	u8 lock = 0x00;
#ifdef CONFIG_ENABLE_CHIP_TYPE_GC7372
	u8 syssr0[4] = { 0 };
	u8 syscr5[4] = { 0 };
#endif
#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_FLASHDOWNLOAD
	u32 upgrade_addr = 0xC0000000 + ((0x14 << 2) + 1);
	u8 value = BIT5;	/* bit5 write 1 */
#endif
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	u8 ckucr0[4] = { 0 };
#endif

	gcore_enter_idm_mode();

	usleep_range(1000, 1100);

#ifdef CONFIG_ENABLE_CHIP_TYPE_GC7372
	gcore_idm_read_reg(0xC0000000 + (0x27 << 2), syssr0, sizeof(syssr0));
	GTP_DEBUG("reg syssr0:%x %x %x %x", syssr0[0], syssr0[1], syssr0[2], syssr0[3]);
	if (syssr0[1] & BIT7) {
		GTP_DEBUG("dp_lock is lock!");
/* return -1; */
	}

	usleep_range(1000, 1100);

	gcore_idm_read_reg(0xC0000000 + (0x25 << 2), syscr5, sizeof(syscr5));
	GTP_DEBUG("reg syscr5:%x %x %x %x", syscr5[0], syscr5[1], syscr5[2], syscr5[3]);

	usleep_range(1000, 1100);

	syscr5[2] &= 0x7F;
	gcore_idm_write_reg(0xC0000000 + (0x25 << 2) + 2, &syscr5[2], 1);

	GTP_DEBUG("test tp_sel end.");

	usleep_range(1000, 1100);
#endif

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	gcore_idm_read_reg(0xC0000000 + (0x25 << 2), ckucr0, sizeof(ckucr0));
	GTP_DEBUG("reg ckucr0:%x %x %x %x", ckucr0[0], ckucr0[1], ckucr0[2], ckucr0[3]);

	usleep_range(1000, 1100);

	ckucr0[2] &= 0x7F;
	gcore_idm_write_reg(0xC0000000 + (0x25 << 2) + 2, &ckucr0[2], 1);

	usleep_range(1000, 1100);
#endif

	gcore_idm_write_reg(0xD000FF00, cmd1, sizeof(cmd1));

	usleep_range(1000, 1100);

	/* unlock page */
	gcore_idm_write_reg(0xD000FF00, &unlock, 1);

	usleep_range(1000, 1100);

	/* read ID */
	gcore_idm_read_reg(0xD0000400, id, length);

	GTP_DEBUG("chip id:%x %x", id[0], id[1]);
	usleep_range(1000, 1100);

	/* lock page */
	gcore_idm_write_reg(0xD000FF00, &lock, 1);

	usleep_range(1000, 1100);

#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_FLASHDOWNLOAD
	GTP_DEBUG("upgrade after read id.");
	if (gcore_idm_write_reg(upgrade_addr, &value, 1)) {
		GTP_ERROR("write reg rkucr0 upgrade fail");
	}

	usleep_range(1000, 1100);
#endif

	gcore_exit_idm_mode();

	return 0;
}

int gcore_idm_close_tp(void)
{
	u8 cmd1[] = { 0x55, 0xAA, 0x66 };
	u8 page_26 = 0x26;
	u8 lock = 0x00;
	u8 close = 0x0A;
	
	gcore_enter_idm_mode();

	usleep_range(1000, 1100);

	gcore_idm_write_reg(0xD000FF00, cmd1, sizeof(cmd1));

	usleep_range(1000, 1100);

	/* unlock page */
	gcore_idm_write_reg(0xD000FF00, &page_26, 1);

	usleep_range(1000, 1100);

	/* close tp */
	gcore_idm_write_reg(0xD0001DA0, &close, 1);

	usleep_range(1000, 1100);

	/* lock page */
	gcore_idm_write_reg(0xD000FF00, &lock, 1);

	usleep_range(1000, 1100);

	gcore_exit_idm_mode();
	
	return 0;
}

int gcore_idm_open_tp(void)
{
	u8 cmd1[] = { 0x55, 0xAA, 0x66 };
	u8 page_26 = 0x26;
	u8 lock = 0x00;
	u8 open = 0x0F;
#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_FLASHDOWNLOAD
	u32 upgrade_addr = 0xC0000000 + ((0x14 << 2) + 1);
	u8 value = BIT5;	/* bit5 write 1 */
#endif
	
	gcore_enter_idm_mode();

	usleep_range(1000, 1100);

	gcore_idm_write_reg(0xD000FF00, cmd1, sizeof(cmd1));

	usleep_range(1000, 1100);

	/* unlock page */
	gcore_idm_write_reg(0xD000FF00, &page_26, 1);

	usleep_range(1000, 1100);

	/* open tp */
	gcore_idm_write_reg(0xD0001DA0, &open, 1);

	usleep_range(1000, 1100);

	/* lock page */
	gcore_idm_write_reg(0xD000FF00, &lock, 1);

	usleep_range(1000, 1100);

#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_FLASHDOWNLOAD
	GTP_DEBUG("upgrade after open tp.");
	if (gcore_idm_write_reg(upgrade_addr, &value, 1)) {
		GTP_ERROR("write reg rkucr0 upgrade fail");
	}

	usleep_range(1000, 1100);
#endif

	gcore_exit_idm_mode();
	
	return 0;
}

int gcore_idm_enter_gesture_mode(void)
{
	u8 cmd1[] = { 0x55, 0xAA, 0x66 };
	u8 page_26 = 0x26;
	u8 lock = 0x00;
	u8 d1 = 0x03;
	u8 page_b3 = 0xB3;
	u8 d3 = 0x00;
	u8 d4 = 0x0F;
	u8 d5 = 0xBF;
	
	gcore_enter_idm_mode();

	usleep_range(1000, 1100);

	gcore_idm_write_reg(0xD000FF00, cmd1, sizeof(cmd1));

	usleep_range(1000, 1100);

	/* unlock page 26 */
	gcore_idm_write_reg(0xD000FF00, &page_26, 1);

	usleep_range(1000, 1100);

	gcore_idm_write_reg(0xD0004500, &d1, 1);
	
	usleep_range(1000, 1100);

	/* unlock page B3 */
	gcore_idm_write_reg(0xD000FF00, &page_b3, 1);
	
	usleep_range(1000, 1100);

	gcore_idm_write_reg(0xD000D900, &d3, 1);
	
	usleep_range(1000, 1100);

	gcore_idm_write_reg(0xD0003E00, &d4, 1);
	
	usleep_range(1000, 1100);

	/* unlock page 26 */
	gcore_idm_write_reg(0xD000FF00, &page_26, 1);
	
	usleep_range(1000, 1100);
	
	gcore_idm_write_reg(0xD0005000, &d5, 1);
	
	usleep_range(1000, 1100);

	/* lock page */
	gcore_idm_write_reg(0xD000FF00, &lock, 1);

	usleep_range(1000, 1100);

	gcore_exit_idm_mode();
	
	return 0;
}

int gcore_idm_tddi_reset(void)
{
	u8 cmd1[] = { 0x55, 0xAA, 0x66 };
	u8 unlock = 0x10;
	u8 clear28 = 0x00;
	
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H) \
		|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	u8 ckucr0[4] = { 0 };
#endif

	gcore_enter_idm_mode();

	usleep_range(3000, 3100);
	
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H) \
		|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	gcore_idm_read_reg(0xC0000000 + (0x25 << 2), ckucr0, sizeof(ckucr0));
	GTP_DEBUG("reg ckucr0:%x %x %x %x", ckucr0[0], ckucr0[1], ckucr0[2], ckucr0[3]);

	usleep_range(3000, 3100);

	ckucr0[2] &= 0x7F;
	gcore_idm_write_reg(0xC0000000 + (0x25 << 2) + 2, &ckucr0[2], 1);

	usleep_range(3000, 3100);
#endif

	gcore_idm_write_reg(0xD000FF00, cmd1, sizeof(cmd1));
		
	usleep_range(3000, 3100);

	/* unlock page */
	gcore_idm_write_reg(0xD000FF00, &unlock, 1);

	usleep_range(3000, 3100);

	gcore_idm_write_reg(0xD0002800, &clear28, 1);
	
	usleep_range(3000, 3100);

	gcore_idm_write_reg(0xD000FF00, cmd1, sizeof(cmd1));
			
	usleep_range(3000, 3100);

	/* unlock page */
	gcore_idm_write_reg(0xD000FF00, &unlock, 1);

	usleep_range(3000, 3100);


	gcore_exit_idm_mode();

	usleep_range(3000, 3100);

	
	return 0;
}

int gcore_set_pllclk_tp_sel(void) //20220324add
{
	u8 cmd1[] = { 0x55, 0xAA, 0x66 };
	u8 lock = 0x00;
	u8 page = 0x26;
	u32 addr = 0xD0001CA0;
	u8 val_1ch[1] = { 0 };
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H) \
			|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	u8 ckucr0[4] = { 0 };
#endif

	GTP_DEBUG("set pllclk tp sel");

	gcore_enter_idm_mode();

	usleep_range(3000, 3100);

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H) \
			|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	gcore_idm_read_reg(0xC0000000 + (0x25 << 2), ckucr0, sizeof(ckucr0));
	GTP_DEBUG("reg ckucr0:%x %x %x %x", ckucr0[0], ckucr0[1], ckucr0[2], ckucr0[3]);

	usleep_range(3000, 3100);

	ckucr0[2] |= 0x80;
	gcore_idm_write_reg(0xC0000000 + (0x25 << 2) + 2, &ckucr0[2], 1);

	usleep_range(3000, 3100);
#endif

	gcore_idm_write_reg(0xD000FF00, cmd1, sizeof(cmd1));

	usleep_range(3000, 3100);

	/* unlock page */
	gcore_idm_write_reg(0xD000FF00, &page, 1);

	usleep_range(3000, 3100);

	gcore_idm_read_reg(addr, val_1ch, 1);
	GTP_DEBUG("reg read tp 1Ch:%x", val_1ch[0]);

	usleep_range(3000, 3100);

	val_1ch[0] &= 0xCF; //clear 5:4 bit
	val_1ch[0] |= 0x20; //set 5:4 bit to 2
	gcore_idm_write_reg(addr, val_1ch, 1);

	usleep_range(3000, 3100);

	gcore_idm_read_reg(addr, val_1ch, 1);
	GTP_DEBUG("read back tp 1Ch:%x", val_1ch[0]);

	usleep_range(3000, 3100);

	/* lock page */
	gcore_idm_write_reg(0xD000FF00, &lock, 1);

	usleep_range(3000, 3100);

	gcore_exit_idm_mode();

	return 0;
}

#ifdef CONFIG_ENABLE_FW_RAWDATA
int gcore_set_fw_mode(enum FW_MODE mode)
{
	u32 addr = 0xC0000026;
	u8 value = mode;

	return gcore_idm_write_reg(addr, &value, 1);
}

int gcore_reset_mcu(void)
{
	u8 cmd[] = { 0x95, 0x27, 0x0A, 0xF5 };
	
	return gcore_bus_write(cmd, sizeof(cmd));
}

/*
 * set fw mode old way, new way use gcore_fw_mode_set_proc2
 * do not support spi for 7371
 */
/*
int gcore_fw_mode_set_proc(enum FW_MODE mode)
{
	int ret = 0;

	ret = gcore_enter_idm_mode();
	if (ret)
	{
		GTP_ERROR("enter idm mode fail");
		goto set_mode_fail;
	}

	ret = gcore_reg_enable_write_on();
	if (ret)
	{
		GTP_ERROR("reg enable write on fail");
		goto set_mode_fail;
	}

	ret = gcore_set_fw_mode(mode);
	if (ret)
	{
		GTP_ERROR("set fw mode fail");
		goto set_mode_fail;
	}

	ret = gcore_reg_enable_write_off();
	if (ret)
	{
		GTP_ERROR("reg enable write off fail");
		goto set_mode_fail;
	}

	ret = gcore_reset_mcu();
	if (ret)
	{
		GTP_ERROR("reset mcu fail");
		goto set_mode_fail;
	}

	fw_mode_running = mode;
	GTP_INFO("Set fw_mode %d success", mode);

	return 0;

set_mode_fail:
	return -1;

}
*/

int gcore_fw_mode_set_proc2(u8 mode)
{
	u8 cmd[] = { 0x40, 0xA0, 0x00, 0x00, 0x73, 0x71, 0x00, 0x00, mode };
	int ret = 0;

	ret = gcore_bus_write(cmd, sizeof(cmd));
	if (ret) {
		GTP_ERROR("fw mode set fail!");
		return -EPERM;
	}

	gdev_fwu->fw_mode = mode;
	GTP_DEBUG("Set fw_mode %d success", mode);

	return 0;
}

EXPORT_SYMBOL(gcore_fw_mode_set_proc2);
#endif

int gcore_run_pram_fw(void)
{
	int ret = 0;
	/* run flash op fw */
	u8 cmd1[] = { 0x95, 0x27, 0x05, 0xFA, 0x40, 0x00, 0x00, 0x50, 0x81 };	/* remap */

	ret = gcore_bus_write(cmd1, sizeof(cmd1));
	if (ret) {
		GTP_ERROR("run flash op fw write error.");
		return -EPERM;
	}

	ret = gcore_exit_idm_mode();
	if (ret) {
		GTP_ERROR("run flash op fw exit idm fail.");
		return -EPERM;
	}

	return 0;

}

/*
 * after flashdownload,run fw soft work.
 */
int gcore_upgrade_soft_reset(void)
{
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7371)
	u8 abccr0_3[4] = { 0 };
	u32 abccr0 = 0xC0000000;
	int ret = 0;
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7271)
	u32 upgrade_addr = 0xC0000000 + ((0x14 << 2) + 1);
	u8 value = BIT6;	/* bit6 write 1 */
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202)
	u32 upgrade_addr = 0xC0000000 + ((0x14 << 2) + 1);
	u8 value = BIT6;	/* bit6 write 1 */
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7372)
	u8 open = 0x00;
	u8 close = 0x01;
	u8 data1[] = { 0x00, 0x01, 0x00, 0x00 };
	u8 data2[] = { 0x02, 0xEA, 0x00, 0x40, 0x23, 0xEA, 0x00, 0x40, 0x00, 0x30,
		0x54, 0xB3, 0x3C, 0x78, 0x00, 0x00
	};
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
	u32 upgrade_addr = 0xC0000000 + ((0x14 << 2) + 1);
	u8 value = BIT6;	/* bit6 write 1 */
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
	u8 open = 0x00;
	u8 close = 0x01;
	u8 data1[] = { 0x00, 0x01, 0x00, 0x00 };
	u8 data2[] = { 0x02, 0xEA, 0x00, 0x40, 0x23, 0xEA, 0x00, 0x40, 0x00, 0x30,
		0x54, 0xB3, 0x3C, 0x78, 0x00, 0x00
	};
#endif

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7371)
	ret = gcore_enter_idm_mode();
	if (ret) {
		GTP_ERROR("enter idm mode fail");
		return -EPERM;
	}

	usleep_range(1000, 1100);

	ret = gcore_reg_enable_write_on();
	if (ret) {
		GTP_ERROR("reg enable write on fail");
		return -EPERM;
	}

	usleep_range(1000, 1100);

	ret = gcore_idm_read_reg(abccr0, abccr0_3, sizeof(abccr0_3));
	if (ret) {
		GTP_ERROR("read reg abccr0 fail");
		return -EPERM;
	}

	usleep_range(1000, 1100);

	ret = gcore_idm_write_reg(abccr0, &abccr0_3[0], 1);
	if (ret) {
		GTP_ERROR("write reg abccr0 fail");
		return -EPERM;
	}

	usleep_range(1000, 1100);

	ret = gcore_exit_idm_mode();
	if (ret) {
		GTP_ERROR("reset mcu fail");
		return -EPERM;
	}
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7271) \
			|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
			|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)

	gcore_enter_idm_mode();

	usleep_range(5000, 5100);

	if (gcore_idm_write_reg(upgrade_addr, &value, 1)) {
		GTP_ERROR("write reg rkucr0 upgrade fail");
		return -EPERM;
	}

	usleep_range(1000, 1100);

	gcore_exit_idm_mode();

#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
			|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)

	gcore_enter_idm_mode();

	usleep_range(1000, 1100);

	if (gcore_idm_write_reg(0x40000050, &open, 1)) {
		GTP_ERROR("write reg fail");
	}

	usleep_range(1000, 1100);

	if (gcore_idm_write_reg(0x80020000, data1, sizeof(data1))) {
		GTP_ERROR("write reg fail");
	}

	usleep_range(1000, 1100);

	if (gcore_idm_write_reg(0x80020100, data2, sizeof(data2))) {
		GTP_ERROR("write reg fail");
	}

	usleep_range(1000, 1100);

	if (gcore_idm_write_reg(0x40000050, &close, 1)) {
		GTP_ERROR("write reg fail");
	}

	usleep_range(1000, 1100);

	gcore_exit_idm_mode();

#endif

	return 0;

}

int gcore_sys_soft_reset(void)
{
	u32 upgrade_addr = 0xC0000000 + ((0x14 << 2) + 1);
	u8 value = BIT5;	/* bit5 write 1 */
	
	gcore_enter_idm_mode();

	usleep_range(5000, 5100);

	if (gcore_idm_write_reg(upgrade_addr, &value, 1)) {
		GTP_ERROR("write reg rkucr0 sys fail");
	}

	usleep_range(1000, 1100);

	gcore_exit_idm_mode();

	return 0;
}

#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_HOSTDOWNLOAD

#define STARTUP_UPDATE_DELAY_MS  1000	/* ms */

int hostdownload_idm;

/*
* a printk will cost over 1ms cpu times, so we should not use printk
* when it is time strict,like hostdownload read B3 and read coordinate date.
*/
int gcore_auto_update_hostdownload(u8 *fw_buf)
{
	u8 result = 0;
	u8 *fw_data = fw_buf;
	u8 retry = 0;
/* int count = 0; */

	if (!fw_buf) {
		return -EPERM;
	}
/* GTP_DEBUG("Start auto update proc..."); */

	if (gcore_bus_read(&result, 1)) {
		GTP_ERROR("host download read error.");
		return -EPERM;
	}

	GTP_DEBUG("read result:%x", result);

	switch (result) {
	case 0xB1:
		GTP_DEBUG("Start to update pram fw,times(%d)", retry);
		retry++;

		if (gcore_bus_write(fw_data, FW_SIZE)) {
			GTP_ERROR("host download write error.");
			return -EPERM;
		}
/*
			for (count = 0; count < 64; count++)
			{
				if (gcore_bus_write(fw_data, 1024))
				{
					GTP_ERROR("host download write error.");
					return -1;
				}
				usleep_range(1000, 1100);
				fw_data += 1024;
			}
*/
/*
			for (count = 0; count < 64*1024; count=count + 56)
			{
				if ((count + 56) > (64*1024))
				{
					len = (64*1024) - count;
				}
				else
				{
					len = 56;
				}

				if (gcore_bus_write(fw_data, len))
				{
					GTP_ERROR("host download read error.");
					return -1;
				}

				fw_data += len;
				usleep_range(2000, 2100);
			}
*/
		break;

	case 0xB2:
		GTP_DEBUG("update pram fw retry 3 times fail!");
		fw_update_fn.wait_int = false;
		break;

	case 0xB3:
		GTP_DEBUG("update pram fw success...");
		fw_update_fn.wait_int = false;
		complete(&fw_update_complete);
		break;

	default:
		GTP_DEBUG("pram fw read unknow result.");
		fw_update_fn.wait_int = false;
		complete(&fw_update_complete);
		break;
	}

	return 0;
}

int gcore_update_hostdownload_trigger(u8 *fw_buf)
{
	gdev_fwu->fw_event = FW_UPDATE;
	gdev_fwu->firmware = fw_buf;
	fw_update_fn.wait_int = true;

#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7371)
	gcore_reset();
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7271) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7372) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7202H)
/* gcore_reset();  //reset RESX pin */

	if (gcore_upgrade_soft_reset()) {
		GTP_ERROR("hostdownload soft reset fail.");
		return -EPERM;
	}
#endif

	if (!wait_for_completion_interruptible_timeout(&fw_update_complete, 1 * HZ)) {
		GTP_ERROR("hostdownload trigger timeout.");
		fw_update_fn.wait_int = false;
		return -EPERM;
	}
/* if (gcore_auto_update_hostdownload(fw_buf)) */
/* { */
/* GTP_ERROR("hostdownload write fail."); */
/* return -1; */
/* } */

	return 0;
}

int gcore_burn_fw_idm(u8 *fw_data)
{
	/* 0x80, 0x01, 0x00, 0x00 is address */
	u8 cmd[] = { 0x95, 0x27, 0x05, 0xFA, 0x80, 0x01, 0x00, 0x00 };
	u8 *addr_h = &cmd[6];
	u8 *fw_data_buf;
	u32 fw_length = FW_SIZE;
	u32 size_one_time = 1024;
	u8 times = fw_length / size_one_time;
	int ret = 0;

	fw_data_buf = kzalloc(size_one_time + 8, GFP_KERNEL);
	if (IS_ERR_OR_NULL(fw_data_buf)) {
		GTP_ERROR("flash_op_buf mem allocate fail!");
		return -ENOMEM;
	}

	while (times--) {
		memcpy(fw_data_buf, cmd, 8);
		memcpy(fw_data_buf + 8, fw_data, size_one_time);

		ret = gcore_bus_write(fw_data_buf, size_one_time + 8);
		if (ret) {
			GTP_ERROR("flash op fw addr write error.");
			kfree(fw_data_buf);
			return -EPERM;
		}

		fw_data += size_one_time;

		*addr_h += 4;	/* FLASH_OP_TRANSFER_SIZE */

	}

	kfree(fw_data_buf);

	return 0;

}

int gcore_update_hostdownload_idm(u8 *fw_buf)
{
	int progress = 0;
	int ret = 0;

	ret = gcore_enter_idm_mode();
	if (ret) {
		goto gcore_update_exit;
	}
	progress = 1;

	ret = gcore_burn_fw_idm(fw_buf);
	if (ret) {
		goto gcore_update_exit;
	}
	progress = 2;

	ret = gcore_run_pram_fw();
	if (ret) {
		goto gcore_update_exit;
	}
	progress = 3;

	return 0;

gcore_update_exit:
	return -EPERM;

}

int gcore_auto_update_hostdownload_proc(void *fw_buf)
{
	if (!hostdownload_idm) {
		if (gcore_update_hostdownload_trigger(fw_buf)) {
			GTP_ERROR("hostdownload proc fail!");
			return -EPERM;
		}
	} else {
		if (gcore_update_hostdownload_idm(fw_buf)) {
			GTP_ERROR("hostdownload idm proc fail!");
			return -EPERM;
		}
	}

	return 0;
}

EXPORT_SYMBOL(gcore_auto_update_hostdownload_proc);

void set_hostdownload_idm(u8 value)
{
	hostdownload_idm = value;
}

#endif /* CONFIG_GCORE_AUTO_UPDATE_FW_HOSTDOWNLOAD */

#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_FLASHDOWNLOAD
/*
* Maybe can disable interupt before progress 6
*/
void gcore_enter_update_mode(void)
{
	gdev_fwu->irq_disable(gdev_fwu);
}

int gcore_update_prepare(u8 *fw_buf)
{
	const struct firmware *fw_op = NULL;

	update_info.fw_data = fw_buf;
	update_info.fw_length = FW_SIZE;
	update_info.fw_burn_progress = 0;

#ifdef CONFIG_UPDATE_FIRMWARE_BY_BIN_FILE
	if (request_firmware(&fw_op, FW_OP_BIN_NAME, &gdev_fwu->bus_device->dev)) {
		GTP_ERROR("request firmware op fail!");
		return -EPERM;
	}

	update_info.flash_op_length = fw_op->size;
	update_info.flash_op_data = kzalloc(update_info.flash_op_length, GFP_KERNEL);
	if (IS_ERR_OR_NULL(update_info.flash_op_data)) {
		GTP_ERROR("flash op mem allocate fail!");
		goto fail1;
	}

	memcpy(update_info.flash_op_data, fw_op->data, fw_op->size);
	GTP_DEBUG("flash op data:%x %x %x %x %x %x", update_info.flash_op_data[0],
		  update_info.flash_op_data[1], update_info.flash_op_data[2], update_info.flash_op_data[3],
		  update_info.flash_op_data[4], update_info.flash_op_data[5]);

	if (fw_op) {
		release_firmware(fw_op);
	}
#else
	update_info.flash_op_length = sizeof(gcore_flash_op_FW);
	update_info.flash_op_data = gcore_flash_op_FW;
#endif

	update_info.flash_op_buf = kzalloc(FLASH_OP_TRANSFER_SIZE + 8, GFP_KERNEL);
	if (IS_ERR_OR_NULL(update_info.flash_op_buf)) {
		GTP_ERROR("flash_op_buf mem allocate fail!");
		goto fail2;
	}

	return 0;

fail2:
	
	kfree(update_info.flash_op_data);
	
#ifdef CONFIG_UPDATE_FIRMWARE_BY_BIN_FILE
fail1:
	if (fw_op) {
		release_firmware(fw_op);
	}
#endif
	return -EPERM;
}

int gcore_update_judge(u8 *fw_buf)
{
	u8 cmd[] = { 0x95, 0x27, 0x04, 0xFB, 0x80, 0x01, 0xFF, 0xF4 };
	u8 ver[4] = { 0 };	/* little-endian */
	u16 fw_major = 0;
	u16 fw_minor = 0;
	u32 fw_version = 0;
	u16 fw_major_update = 0;
	u16 fw_minor_update = 0;
	u32 fw_version_update = 0;

	if (gcore_bus_write(cmd, sizeof(cmd))) {
		GTP_ERROR("get firmware version write error!");
		return -EPERM;
	}

	if (gcore_bus_read(ver, sizeof(ver))) {
		GTP_ERROR("get firmware version read error!");
		return -EPERM;
	}

	fw_major = (ver[1] << 8) | ver[0];
	fw_minor = (ver[3] << 8) | ver[2];
	fw_version = (fw_major << 16) | fw_minor;

	fw_major_update = (fw_buf[FW_VERSION_ADDR + 1] << 8) | fw_buf[FW_VERSION_ADDR];
	fw_minor_update = (fw_buf[FW_VERSION_ADDR + 3] << 8) | fw_buf[FW_VERSION_ADDR + 2];
	fw_version_update = (fw_major_update << 16) | fw_minor_update;

	GTP_DEBUG("fw_version_update=%x fw_version=%x", fw_version_update, fw_version);

	if (fw_version_update <= fw_version) {
		GTP_ERROR("The version of the fw is not high than the IC's!");
/* return -1; */
	}

	return 0;
}

int gcore_burn_flash_op_fw(void)
{
	/* 0x80, 0x01, 0x00, 0x00 is address */
	u8 cmd[] = { 0x95, 0x27, 0x05, 0xFA, 0x80, 0x01, 0x00, 0x00 };
	u8 *addr_h = &cmd[6];
	u8 times = update_info.flash_op_length / FLASH_OP_TRANSFER_SIZE;
	int ret = 0;
	u8 *flash_op_p = update_info.flash_op_data;

	while (times--) {
		memcpy(update_info.flash_op_buf, cmd, 8);
		memcpy(update_info.flash_op_buf + 8, flash_op_p, FLASH_OP_TRANSFER_SIZE);

		ret = gcore_bus_write(update_info.flash_op_buf, FLASH_OP_TRANSFER_SIZE + 8);
		if (ret) {
			GTP_ERROR("flash op fw addr write error.");
			return -EPERM;
		}

		flash_op_p += FLASH_OP_TRANSFER_SIZE;

		*addr_h += 4;	/* FLASH_OP_TRANSFER_SIZE */

	}

	return 0;

}

int gcore_flash_program_proc(void)
{
	u8 cmd[GC7XXX_REQUEST_SIZE] = { 0 };
	int ret = 0;
	u16 transfer_length = 0;
	u8 flash_address_h = 0;
	u8 flash_address_m = 0;
	u8 flash_address_l = 0;
	u8 data_length_H = 0;
	u8 data_length_L = 0;

	if (update_info.fw_burn_progress == update_info.fw_length) {
		GTP_DEBUG("fw_burn_progress is equal to fw_length.");
		return -EPERM;
	}

	if ((update_info.fw_length - update_info.fw_burn_progress) > GC7XXX_MAX_TRANSFER_DATA) {
		transfer_length = GC7XXX_MAX_TRANSFER_DATA;
	} else {
		transfer_length = update_info.fw_length - update_info.fw_burn_progress;
	}

	flash_address_h = ((update_info.fw_burn_progress & 0xFF0000) >> 16);
	flash_address_m = ((update_info.fw_burn_progress & 0xFF00) >> 8);
	flash_address_l = (update_info.fw_burn_progress & 0xFF);

	data_length_H = ((transfer_length & 0xFF00) >> 8);
	data_length_L = (transfer_length & 0xFF);

	cmd[0] = 0x40;
	cmd[1] = flash_address_h;	/* flash_address17-23 */
	cmd[2] = 0xD2;
	cmd[3] = 0x03;
	cmd[4] = flash_address_m;	/* flash_address8-16 */
	cmd[5] = flash_address_l;	/* flash_address0-7 */
	cmd[6] = data_length_H;	/* data length H */
	cmd[7] = data_length_L;	/* data length L */

	memcpy(&cmd[8], update_info.fw_data + update_info.fw_burn_progress, transfer_length);

	ret = gcore_bus_write(cmd, transfer_length + 8);
	if (ret) {
		GTP_ERROR("write cmd read flash id error.");
		return -EPERM;
	}

	update_info.fw_burn_progress += transfer_length;

	return 0;

}

void gcore_flashdownload_cleanup(void)
{	
	kfree(update_info.flash_op_buf);
		
	kfree(update_info.flash_op_data);
}

int gcore_flash_op_request(enum FLASH_OP command)
{
	u8 cmd[GC7XXX_REQUEST_SIZE] = { 0 };
	int ret = 0;

	switch (command) {
	case READ_FLASH_ID:
		cmd[0] = 0x40;
		cmd[1] = 0xE1;
		cmd[2] = 0xD0;
		cmd[3] = 0x03;

		ret = gcore_bus_write(cmd, 4);
		if (ret) {
			GTP_ERROR("write cmd read flash id error.");
			return -EPERM;
		}

		break;

	case FLASH_ERASE:
		cmd[0] = 0x40;
		cmd[1] = 0xE1;
		cmd[2] = 0xD1;
		cmd[3] = 0x03;
		cmd[4] = 0x00;

		ret = gcore_bus_write(cmd, 5);
		if (ret) {
			GTP_ERROR("write cmd read flash id error.");
			return -EPERM;
		}

		break;

	case FLASH_PROGRAM:
		ret = gcore_flash_program_proc();
		if (ret) {
			GTP_ERROR("flash burn proc error.");
			return -EPERM;
		}

		break;

	default:

		break;
	}

	return 0;
}

/*
 * 2020-11-05:run fw soft do not work.
 */
int gcore_run_fw_soft(void)
{
	int ret = 0;
	/* run fw */
	u8 cmd1[] = { 0x95, 0x27, 0x05, 0xFA, 0x40, 0x00, 0x00, 0x50, 0x80 };
	u8 cmd2[] = { 0x95, 0x27, 0x0A, 0xF5 };

	ret = gcore_bus_write(cmd1, sizeof(cmd1));
	if (ret) {
		GTP_ERROR("run flash op fw write error.");
		return -EPERM;
	}

	ret = gcore_bus_write(cmd2, sizeof(cmd2));
	if (ret) {
		GTP_ERROR("run flash op fw write error.");
		return -EPERM;
	}

	return 0;

}

int gcore_flash_op_reply_proc(void)
{
	u8 reply[GC7XXX_REPLY_SIZE] = { 0 };
	u8 command = 0;
	u32 flash_id = 0;
	int ret = 0;
	int result = 0;

	ret = gcore_bus_read(reply, GC7XXX_REPLY_SIZE);
	if (ret) {
		GTP_ERROR("flash op reply read error.");
		return -EPERM;
	}

	command = reply[2];

	switch (command) {
	case 0xC0:		/* Read Flash ID */
		flash_id = ((reply[8] << 16) | (reply[9] << 8) | (reply[10]));
		if ((flash_id != 0x00) && (flash_id != 0xFF)) {
			if (gcore_flash_op_request(FLASH_ERASE)) {
				GTP_ERROR("flash erase error.");
			}
			update_info.progress = 7;
		} else {
			GTP_ERROR("invalid flash id.");
		}

		break;

	case 0xC1:		/* Flash Erase */
		result = reply[7];
		if (result == 1) {
			if (update_info.fw_burn_progress < update_info.fw_length) {
				if (gcore_flash_op_request(FLASH_PROGRAM)) {
					GTP_ERROR("flash program error.");
					return -EPERM;
				}
			}
			update_info.progress = 8;
		} else {
			GTP_ERROR("flash erase fail");
		}

		break;

	case 0xF9:		/* Flash Program */
	case 0xFA:
		result = reply[3];
		if (result == 0x01) {
			if (update_info.fw_burn_progress < update_info.fw_length) {
				if (gcore_flash_op_request(FLASH_PROGRAM)) {
					GTP_ERROR("flash program error.");
					return -EPERM;
				}
				update_info.progress = 9;
			} else {
				GTP_DEBUG("flash download finish");
				usleep_range(1000, 1100);
				/* gcore_run_fw_soft(); */
				gcore_upgrade_soft_reset();
				gcore_flashdownload_cleanup();
				update_info.status = UPDATE_STATUS_IDLE;
				update_info.progress = 10;
				fw_update_fn.wait_int = false;
				complete(&fw_update_complete);
			}

		} else if (result == 0x02) {
			GTP_DEBUG("flash download success");
			gcore_run_fw_soft();
			gcore_flashdownload_cleanup();
			update_info.status = UPDATE_STATUS_IDLE;
			update_info.progress = 10;
			fw_update_fn.wait_int = false;
			complete(&fw_update_complete);
		} else if (result == 0x00) {
			GTP_DEBUG("flash download failed");
			return -EPERM;
		}

		break;

	case 0xC3:		/* Flash Read */

		break;
	}

	return 0;

}

int gcore_auto_update_flashdownload_proc(void *fw_buf)
{
	int ret = 0;

	if (update_info.status != UPDATE_STATUS_IDLE) {
		GTP_ERROR("Update process is running!");
		return -EPERM;
	}

	ret = gcore_update_prepare(fw_buf);
	if (ret) {
		return -EPERM;
	}

	update_info.status = UPDATE_STATUS_RUNNING;
	update_info.max_progress = 10;
	update_info.progress = 0;

	gcore_enter_update_mode();

	mutex_lock(&gdev_fwu->transfer_lock);

/* gcore_reset();  //move to gcore_enter_idm_mode() */
	update_info.progress = 1;

	ret = gcore_enter_idm_mode();
	if (ret) {
		goto fail1;
	}
	update_info.progress = 2;

	ret = gcore_update_judge(fw_buf);
	if (ret) {
		goto fail1;
	}
	update_info.progress = 3;

	ret = gcore_burn_flash_op_fw();
	if (ret) {
		goto fail1;
	}
	update_info.progress = 4;

	ret = gcore_run_pram_fw();
	if (ret) {
		goto fail1;
	}
	update_info.progress = 5;

	usleep_range(2000, 2100);

	mutex_unlock(&gdev_fwu->transfer_lock);
	gdev_fwu->irq_enable(gdev_fwu);

	msleep(50);
	
	gdev_fwu->fw_event = FW_UPDATE;
	fw_update_fn.wait_int = true;

	ret = gcore_flash_op_request(READ_FLASH_ID);
	if (ret) {
		goto gcore_update_exit;
	}
	update_info.progress = 6;
	

	if (!wait_for_completion_timeout(&fw_update_complete, 20 * HZ)) {
		GTP_ERROR("update flashdownload timeout!");
		goto gcore_update_exit;
	}

	return 0;

fail1:
	mutex_unlock(&gdev_fwu->transfer_lock);
	gdev_fwu->irq_enable(gdev_fwu);	
gcore_update_exit:
	GTP_ERROR("update flashdownload proc fail");
	gcore_flashdownload_cleanup();
	update_info.status = UPDATE_STATUS_IDLE;
	fw_update_fn.wait_int = false;
	
	return -EPERM;
}

EXPORT_SYMBOL(gcore_auto_update_flashdownload_proc);

#define FSPI_BURN_BUF_SIZE   256
#define FSPI_RETRY_TIMES     200

int gcore_fspi_init(void)
{
	u8 d1 = 0x5E;
	u8 d2 = 0x31;
	int ret = 0;

	ret = gcore_idm_write_reg(0x400001C4, &d1, 1);
	if (ret) {
		GTP_ERROR("fspi init 5e fail");
	}

	usleep_range(1000, 1100);

	ret = gcore_idm_write_reg(0x400001CC, &d2, 1);
	if (ret) {
		GTP_ERROR("fspi init 31 fail");
	}

	return ret;
}

int gcore_fspi_cs_low(void)
{
	u8 d1 = 0x30;
	int ret = 0;

	ret = gcore_idm_write_reg(0x400001CC, &d1, 1);
	if (ret) {
		GTP_ERROR("fspi cs low fail");
	}

	return ret;
}

int gcore_fspi_cs_high(void)
{
	u8 d1 = 0x31;
	int ret = 0;

	ret = gcore_idm_write_reg(0x400001CC, &d1, 1);
	if (ret) {
		GTP_ERROR("fspi cs high fail");
	}

	return ret;
}

int gcore_fspi_write(u8 *buff, int len)
{
	int ret = 0;

	ret = gcore_idm_write_reg(0x400001C8, buff, len);
	if (ret) {
		GTP_ERROR("fspi write fail");
	}

	return ret;
}

int gcore_fspi_read(u8 *buff, int len)
{
	int ret = 0;

	ret = gcore_idm_read_reg(0x400001C8, buff, len);
	if (ret) {
		GTP_ERROR("fspi read fail");
	}

	return ret;
}

int gcore_fspi_erase_flash(void)
{
	u8 d1 = 0xAB;
	u8 d2 = 0x06;
	u8 d3 = 0x05;
	u8 d4 = 0xFF;
	u8 result = 0;
	int retry = 0;
	u8 buf1[] = { 0xD8, 0x00, 0x00, 0x00 };
	u8 buf2[] = { 0x05, 0xFF, 0x2B };

	gcore_fspi_cs_low();
	usleep_range(1000, 1100);
	gcore_fspi_write(&d1, 1);
	usleep_range(1000, 1100);
	gcore_fspi_cs_high();
	usleep_range(1000, 1100);

	gcore_fspi_cs_low();
	usleep_range(1000, 1100);
	gcore_fspi_write(&d2, 1);
	usleep_range(1000, 1100);
	gcore_fspi_cs_high();
	usleep_range(1000, 1100);

	gcore_fspi_cs_low();
	usleep_range(1000, 1100);

	gcore_fspi_write(&d3, 1);
	usleep_range(1000, 1100);

	while (retry < FSPI_RETRY_TIMES) {
		gcore_fspi_write(&d4, 1);
		usleep_range(1000, 1100);

		gcore_fspi_read(&result, 1);
		usleep_range(1000, 1100);

		if (result & BIT1) {
			break;
		} else {
			retry++;
		}

	}

	if (retry == FSPI_RETRY_TIMES) {
		GTP_ERROR("fspi erase read bit1 != 1 fail");
		return -EPERM;
	}
	gcore_fspi_cs_high();
	usleep_range(1000, 1100);

	gcore_fspi_cs_low();
	usleep_range(1000, 1100);
	gcore_fspi_write(buf1, sizeof(buf1));
	usleep_range(1000, 1100);
	gcore_fspi_cs_high();
	usleep_range(1000, 1100);

	gcore_fspi_cs_low();
	usleep_range(1000, 1100);

	gcore_fspi_write(&d3, 1);
	usleep_range(1000, 1100);

	retry = 0;
	while (retry < FSPI_RETRY_TIMES) {
		gcore_fspi_write(&d4, 1);
		usleep_range(1000, 1100);

		gcore_fspi_read(&result, 1);
		usleep_range(1000, 1100);
		GTP_DEBUG("fspi erase finish byes:%x", result);

		if ((result & BIT0) == 0) {
			break;
		} else {
			retry++;
		}

	}

	if (retry == FSPI_RETRY_TIMES) {
		GTP_ERROR("fspi erase read bit0 != 0 fail");
		return -EPERM;
	}
	gcore_fspi_cs_high();
	usleep_range(1000, 1100);

	gcore_fspi_cs_low();
	usleep_range(1000, 1100);
	gcore_fspi_write(buf2, sizeof(buf2));
	usleep_range(1000, 1100);
	gcore_fspi_cs_high();
	usleep_range(1000, 1100);

	gcore_fspi_read(&result, 1);
	usleep_range(1000, 1100);

	if ((result & BIT0) == 0) {
		GTP_DEBUG("fspi erase flash success");
	} else {
		GTP_ERROR("fspi erase flash fail");
		return -EPERM;
	}

	return 0;

}

int gcore_fspi_burn_flash(u32 addr, u8 *buff, int len)
{
	u8 d1 = 0x06;
	u8 d2 = 0x05;
	u8 d3 = 0xFF;
	u8 result = 0;
	int retry = 0;
	static u8 *fspi_buf;

	if (IS_ERR_OR_NULL(fspi_buf)) {
		fspi_buf = kzalloc(FSPI_BURN_BUF_SIZE + 4, GFP_KERNEL);
	}

	if (!fspi_buf) {
		GTP_ERROR("fspi buf mem allocate fail");
		return -EPERM;
	}

	fspi_buf[0] = 0x02;
	fspi_buf[1] = (u8) (addr >> 16);
	fspi_buf[2] = (addr >> 8);
	fspi_buf[3] = (u8) addr;
	memcpy(fspi_buf + 4, buff, len);

	gcore_fspi_cs_low();
	usleep_range(1000, 1100);
	gcore_fspi_write(&d1, 1);
	usleep_range(1000, 1100);
	gcore_fspi_cs_high();
	usleep_range(1000, 1100);

	gcore_fspi_cs_low();
	usleep_range(1000, 1100);

	gcore_fspi_write(&d2, 1);
	usleep_range(1000, 1100);

	while (retry < 3) {
		gcore_fspi_write(&d3, 1);
		usleep_range(1000, 1100);

		gcore_fspi_read(&result, 1);
		usleep_range(1000, 1100);

		if (result & BIT1) {
			break;
		} 
		retry++;		

	}

	if (retry == 3) {
		GTP_ERROR("fspi burn read bit1 != 1 fail");
		return -EPERM;
	}
	gcore_fspi_cs_high();
	usleep_range(1000, 1100);

	gcore_fspi_cs_low();
	usleep_range(1000, 1100);
	gcore_fspi_write(fspi_buf, FSPI_BURN_BUF_SIZE + 4);
	usleep_range(1000, 1100);
	gcore_fspi_cs_high();
	usleep_range(1000, 1100);

	gcore_fspi_cs_low();
	usleep_range(1000, 1100);

	gcore_fspi_write(&d2, 1);
	usleep_range(1000, 1100);

	retry = 0;
	while (retry < 3) {
		gcore_fspi_write(&d3, 1);
		usleep_range(1000, 1100);

		gcore_fspi_read(&result, 1);
		usleep_range(1000, 1100);

		if ((result & BIT0) == 0) {
			break;
		} 
		retry++;
		
	}

	if (retry == 3) {
		GTP_ERROR("fspi burn read bit0 != 0 fail");
		return -EPERM;
	}
	gcore_fspi_cs_high();
	usleep_range(1000, 1100);

	return 0;

}

int gcore_flashdownload_fspi_proc(void *fw_buf)
{
	int ret = 0;
	u8 *fw_data = fw_buf;
	u32 flash_addr = 0;
	u8 value = 0x40;
#ifdef CONFIG_ENABLE_CHIP_TYPE_GC7302
#ifdef CONFIG_TOUCH_DRIVER_INTERFACE_I2C
	u8 syscr4[4] = { 0 };
#endif
#endif

	ret = gcore_enter_idm_mode();
	if (ret) {
		GTP_ERROR("fspi enter idm mode fail");
		return -EPERM;
	}

	usleep_range(1000, 1100);

#ifdef CONFIG_ENABLE_CHIP_TYPE_GC7302
#ifdef CONFIG_TOUCH_DRIVER_INTERFACE_I2C
	gcore_idm_read_reg(0xC0000000 + (0x24 << 2), syscr4, sizeof(syscr4));
	GTP_DEBUG("i2c hold timeout value:%x %x %x %x", syscr4[0], \
											syscr4[1], syscr4[2], syscr4[3]);
	usleep_range(1000, 1100);

	syscr4[0] = 0x01;
	syscr4[1] = 0x00;
	syscr4[2] &= 0xf0;
	gcore_idm_write_reg(0xC0000000 + (0x24 << 2), syscr4, sizeof(syscr4));

	usleep_range(1000, 1100);
#endif
#endif

	ret = gcore_fspi_init();
	if (ret) {
		GTP_ERROR("fspi init fail");
		return -EPERM;
	}

	usleep_range(1000, 1100);

	ret = gcore_fspi_erase_flash();
	if (ret) {
		GTP_ERROR("fspi erase flash fail");
		return -EPERM;
	}

	while (flash_addr != 0x10000) {
		GTP_DEBUG("burn flash addr:%x", flash_addr);
		gcore_fspi_burn_flash(flash_addr, fw_data, FSPI_BURN_BUF_SIZE);
		flash_addr += FSPI_BURN_BUF_SIZE;
		fw_data += FSPI_BURN_BUF_SIZE;
	}

	usleep_range(1000, 1100);

#ifdef CONFIG_ENABLE_CHIP_TYPE_GC7302
#ifdef CONFIG_TOUCH_DRIVER_INTERFACE_I2C
	gcore_idm_read_reg(0xC0000000 + (0x24 << 2), syscr4, sizeof(syscr4));
	GTP_DEBUG("i2c hold timeout value:%x %x %x %x", syscr4[0], \
											syscr4[1], syscr4[2], syscr4[3]);
	usleep_range(1000, 1100);

	syscr4[0] = 0x01;
	syscr4[1] = 0x00;
	syscr4[2] &= 0xf0;
	gcore_idm_write_reg(0xC0000000 + (0x24 << 2), syscr4, sizeof(syscr4));

	usleep_range(1000, 1100);

	gcore_idm_read_reg(0xC0000000 + (0x25 << 2), syscr4, sizeof(syscr4));
	GTP_DEBUG("reg ckucr0:%x %x %x %x", syscr4[0], syscr4[1], syscr4[2], syscr4[3]);

	usleep_range(1000, 1100);

	syscr4[2] |= 0x80;
	gcore_idm_write_reg(0xC0000000 + (0x25 << 2) + 2, &syscr4[2], 1);

	usleep_range(1000, 1100);
#endif	
#endif
	
	gcore_idm_write_reg(0xC0000051, &value, 1);
	usleep_range(1000, 1100);

	ret = gcore_exit_idm_mode();
	if (ret) {
		GTP_ERROR("fspi exit idm mode fail");
		return -EPERM;
	}

	return 0;
}

int update_force = 1;

int gcore_flashdl_exist_check(void)
{
	u8 result = 0;

	if (gcore_bus_read(&result, 1)) {
		GTP_ERROR("read result error.");
		return 0;	
	}

	if ((result == 0xB4) || (result == 0xB5)) {
		GTP_DEBUG("flashdownload check B4 or B5!");
		return -EPERM;
	}
		
	return 0;
}

int gcore_flashdl_version_check(u8 *fw_buf)
{
	u8 ver[4] = { 0 };	/* little-endian */
	u16 fw_major = 0;
	u16 fw_minor = 0;
	u32 fw_version = 0;
	u16 fw_major_update = 0;
	u16 fw_minor_update = 0;
	u32 fw_version_update = 0;

	gcore_read_fw_version(ver, sizeof(ver));
	
	fw_major = (ver[1] << 8) | ver[0];
	fw_minor = (ver[3] << 8) | ver[2];
	fw_version = (fw_major << 16) | fw_minor;

	fw_major_update = (fw_buf[FW_VERSION_ADDR + 1] << 8) | fw_buf[FW_VERSION_ADDR];
	fw_minor_update = (fw_buf[FW_VERSION_ADDR + 3] << 8) | fw_buf[FW_VERSION_ADDR + 2];
	fw_version_update = (fw_major_update << 16) | fw_minor_update;

	GTP_DEBUG("fw_version_update=%x fw_version=%x", fw_version_update, fw_version);

	if (fw_version_update > fw_version) {
		GTP_ERROR("The version of the fw is higher than the IC's!");
 		return -EPERM; 
	}

	return 0;
}

#endif /* CONFIG_GCORE_AUTO_UPDATE_FW_FLASHDOWNLOAD */

int gcore_burn_fw_idm2(u8 *fw_data)
{
	u8 *fw_buf = fw_data;
	u32 fw_length = FW_SIZE;
	u32 size_one_time = 1024;
	u8 times = fw_length / size_one_time;
	u32 addr = 0x80010000;
	int ret = 0;

	while (times--) {
		ret = gcore_idm_write_reg(addr, fw_buf, size_one_time);
		if (ret) {
			GTP_ERROR("idm burn fw write error.");
			return -EPERM;
		}

		addr += size_one_time;
		fw_buf += size_one_time;

	}

	return 0;

}

int gcore_run_pram_fw2(void)
{
	int ret = 0;
	u8 value = 0x81;

	ret = gcore_idm_write_reg(0x40000050, &value, 1);
	if (ret) {
		GTP_ERROR("run flash op fw write error.");
		return -EPERM;
	}

	usleep_range(1000, 1100);

	ret = gcore_exit_idm_mode();
	if (ret) {
		GTP_ERROR("run flash op fw exit idm fail.");
		return -EPERM;
	}

	return 0;

}

int gcore_update_hostdownload_idm2(u8 *fw_buf)
{
	int progress = 0;
	int ret = 0;

	ret = gcore_enter_idm_mode();
	if (ret) {
		goto gcore_update_exit;
	}
	progress = 1;

	ret = gcore_burn_fw_idm2(fw_buf);
	if (ret) {
		goto gcore_update_exit;
	}
	progress = 2;

	ret = gcore_run_pram_fw2();
	if (ret) {
		goto gcore_update_exit;
	}
	progress = 3;

	return 0;

gcore_update_exit:
	return -EPERM;

}

unsigned int CRC32(unsigned char *puchMsg, unsigned int usDataLen)
{
    unsigned int wCRCin = 0xFFFFFFFF;
    unsigned int wCPoly = 0x04C11DB7;
    unsigned char wChar = 0;
    int i = 0;

    while (usDataLen--) 	
    {
        wChar = *(puchMsg++);
        wCRCin ^= (wChar << 24);
        
        for( i = 0;i < 8;i++ )
        {
            if(wCRCin & 0x80000000)
                wCRCin = (wCRCin << 1) ^ wCPoly;
            else
                wCRCin = wCRCin << 1;
        }
    }

    return (wCRCin) ;
}

void add_CRC (u8 *fw_buf)
{
	/*
	*add CRC for fw_bin start
    *check CRC
	*if fw bin dont have crc==0,do cal and replace 
    */
   u8 CRCVal = 0;
   u32 sCRC32Result = 0;

   CRCVal = fw_buf[65528] +fw_buf[65529] + fw_buf[65530] + fw_buf[65531];
   
   if(CRCVal == 0) {
		sCRC32Result = CRC32( fw_buf, 65528 );
		fw_buf[65528] = (sCRC32Result & 0xFF000000) >> 24;
		fw_buf[65529] = (sCRC32Result & 0x00FF0000) >> 16;
		fw_buf[65530] = (sCRC32Result & 0x0000FF00) >> 8;
		fw_buf[65531] = (sCRC32Result & 0x000000FF);

		GTP_DEBUG("sCRC32Result = 0x%08X\n", sCRC32Result);
		// GTP_DEBUG("fw_buf[65528] = 0x%04X\n", fw_buf[65528]);
		// GTP_DEBUG("fw_buf[65529] = 0x%04X\n", fw_buf[65529]);
		// GTP_DEBUG("fw_buf[65530] = 0x%04X\n", fw_buf[65530]);
		// GTP_DEBUG("fw_buf[65531] = 0x%04X\n", fw_buf[65531]);
   }
	//add CRC for fw_bin end
}

void gcore_trigger_esd_recovery(void)
{
	GTP_DEBUG("gcore trigger esd recovery!");
	
#if GCORE_WDT_RECOVERY_ENABLE
#if defined(CONFIG_TOUCH_DRIVER_RUN_ON_MTK_PLATFORM)
	extern int primary_display_esd_recovery(void);

	primary_display_esd_recovery();
#endif	
#endif
}

u8 retry_count = 0;

void gcore_request_firmware_update_work(struct work_struct *work)
{
	static u8 *fw_buf = NULL;
	u8 fw_read_data[4] = { 0 };
	int gcore_up_num;
#ifdef CONFIG_UPDATE_FIRMWARE_BY_BIN_FILE
	const struct firmware *fw = NULL;

	if (IS_ERR_OR_NULL(fw_buf)) {
		fw_buf = kzalloc(FW_SIZE, GFP_KERNEL);
	}
	
	if (IS_ERR_OR_NULL(fw_buf)) {
		GTP_ERROR("fw buf mem allocate fail");
		goto retry;
	}

	gdev_fwu->fw_mem = fw_buf;

	if (g_lcm_name == 14){
		for(gcore_up_num = 0; gcore_up_num < 3; gcore_up_num++){
			if (request_firmware(&fw, FW_BIN_NAME, &gdev_fwu->bus_device->dev)) {
				msleep(1000);
				GTP_ERROR("request firmware fail");
			}else
				break;
		}
		if(gcore_up_num == 3){
			GTP_ERROR("request firmware fail gcore_up_num = %d\n ", gcore_up_num);
			return;
		}
	}else if (g_lcm_name == 15) {
		for(gcore_up_num = 0; gcore_up_num < 3; gcore_up_num++){
			if (request_firmware(&fw, FW_BIN_LC_NAME, &gdev_fwu->bus_device->dev)) {
				msleep(1000);
				GTP_ERROR("request firmware fail");
			}else
				break;
		}
		if(gcore_up_num == 3){
			GTP_ERROR("request firmware fail gcore_up_num = %d\n", gcore_up_num);
			return;
		}
	}

	memcpy(fw_buf, fw->data, fw->size);
   
    add_CRC(fw_buf);

	GTP_DEBUG("fw buf:%x %x %x %x %x %x", fw_buf[0], fw_buf[1], fw_buf[2],
		  fw_buf[3], fw_buf[4], fw_buf[5]);

	if (fw) {
		release_firmware(fw);
	}
#else
	fw_buf = gcore_default_FW;
#endif

	g_ret_update = 0;

#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_FLASHDOWNLOAD
	if (update_force || gcore_flashdl_exist_check() || 
		gcore_flashdl_version_check(fw_buf)) {
#if defined(CONFIG_ENABLE_CHIP_TYPE_GC7371) || \
	defined(CONFIG_ENABLE_CHIP_TYPE_GC7271)
		if (gcore_auto_update_flashdownload_proc(fw_buf)) {
			GTP_ERROR("auto update flashdownload proc fail");
			goto retry;
		}
#elif defined(CONFIG_ENABLE_CHIP_TYPE_GC7202) \
	|| defined(CONFIG_ENABLE_CHIP_TYPE_GC7302)
		if (gcore_flashdownload_fspi_proc(fw_buf)) {
			GTP_ERROR("flashdownload fspi proc fail");
			goto retry;
		}
#endif
	}
			
#else
	if (gcore_auto_update_hostdownload_proc(fw_buf)) {
		GTP_ERROR("auto update hostdownload proc fail");
		goto retry;
	}
#endif

	gcore_touch_release_all_point(gdev_fwu->input_device);

	usleep_range(5000,5100);
	gcore_read_fw_version(fw_read_data, sizeof(fw_read_data));

	GTP_ERROR("FW Ver:%d.%d.%d.%d\n",
			 fw_read_data[1], fw_read_data[0], fw_read_data[3], fw_read_data[2]);
	if (g_lcm_name == 14) {
		sprintf(Ctp_name,"TXD,GC7202H,FW:0x0%d",fw_read_data[2]);
		GTP_ERROR("GC7202H_ic_get_fw_ver T00Ctp_name is : %s\n",Ctp_name);
	} else if (g_lcm_name == 15){
		sprintf(Ctp_name,"LC,GC7202H,FW:0x0%d",fw_read_data[2]);
		GTP_ERROR("GC7202H_ic_get_fw_ver T00Ctp_name is : %s\n",Ctp_name);
	}


	
#if GCORE_WDT_RECOVERY_ENABLE
	mod_delayed_work(gdev_fwu->fwu_workqueue, &gdev_fwu->wdt_work, 
					   msecs_to_jiffies(GCORE_WDT_TIMEOUT_PERIOD));
#endif

	g_ret_update = 1;
	retry_count = 0;

	return;
	
retry:
	retry_count++;
	if( retry_count < MAX_FW_RETRY_NUM ) {
		GTP_ERROR("hostdl retry times:%d", retry_count);
		queue_delayed_work(fn_data.gdev->fwu_workqueue,
			               &fn_data.gdev->fwu_work,
	                       msecs_to_jiffies(100));
	}
	else {
		gcore_trigger_esd_recovery();
		
		retry_count = 0;		
	}
}

#ifdef CONFIG_ENABLE_FW_RAWDATA

/*
 * FW mode set sys interface
 */
static ssize_t fw_mode_set_store(struct device *dev, struct device_attribute *attr,
				 const char *buf, size_t count)
{
	u32 mode = 0;

	if (!strncmp(buf, "-w", 2)) {
		buf += 3;
		if (!strncmp(buf, "fw_mode=", 8) && (sscanf(buf + 8, "%d", &mode) == 1)) {
			GTP_DEBUG("Set fw_mode is:%d", mode);
			if (gcore_fw_mode_set_proc2(mode)) {
				GTP_DEBUG("fw mode set proc fail");
				return -EPERM;
			}
		} else {
			GTP_DEBUG("Wrong parameters.");
			return -EPERM;
		}
	}

	return count;

}

#endif

/*
 * FW reg rw sys interface
 */
static ssize_t fw_reg_rw_store(struct device *dev, struct device_attribute *attr,
			       const char *buf, size_t count)
{
	u32 addr = 0;
	u32 value = 0;
	u32 length = 4;
	u8 r_buff[4] = { 0 };

	if (!strncmp(buf, "-w", 2)) {
		buf += 3;
		if (!strncmp(buf, "adr=", 4) && !strncmp(buf + 13, "val=", 4) &&
		    (sscanf(buf, "adr=%x val=%x", &addr, &value) == 2)) {
			GTP_DEBUG("addr is:%x,value is:%x", addr, value);
			if (gcore_idm_write_reg(addr, (u8 *)&value, 1)) {
				GTP_ERROR("idm reg write fail");
				return -EPERM;
			}
		} else {
			GTP_ERROR("Wrong parameters.");
			return -EPERM;
		}
	} else if (!strncmp(buf, "-r", 2)) {
		buf += 3;
		if (!strncmp(buf, "adr=", 4) && (sscanf(buf, "adr=%x", &addr) == 1)) {
			GTP_DEBUG("addr is:%x", addr);
			if (gcore_idm_read_reg(addr, r_buff, length)) {
				GTP_ERROR("idm reg write fail");
				return -EPERM;
			}
			GTP_DEBUG("%02x %02x %02x %02x", r_buff[0], r_buff[1], r_buff[2], r_buff[3]);
		} else {
			GTP_ERROR("Wrong parameters.");
			return -EPERM;
		}
	} else if (!strncmp(buf, "-i", 2)) {
		GTP_DEBUG("enter idm mode");
		gcore_enter_idm_mode();
	} else if (!strncmp(buf, "-o", 2)) {
		GTP_DEBUG("exit idm mode");
		gcore_exit_idm_mode();
	}

	return count;

}

u8 r_buff[4];

static ssize_t page_reg_rw_show(struct device *dev, 
					struct device_attribute *attr, char *buf)
{
	return scnprintf(buf, PAGE_SIZE, "Reg:%02x %02x %02x %02x\n",
			 r_buff[0], r_buff[1], r_buff[2], r_buff[3]);
}

static ssize_t page_reg_rw_store(struct device *dev, 
					struct device_attribute *attr, const char *buf, size_t count)
{
   u32 page = 0;
   u32 addr = 0;
   u32 value = 0;
   u32 length = 4;
//   u8 r_buff[4] = { 0 };

   if (!strncmp(buf, "-w", 2)) {
	   buf += 3;
	   if (!strncmp(buf, "page=", 5) && !strncmp(buf + 8, "adr=", 4) && 
	   	   !strncmp(buf + 8 + 13, "val=", 4) &&
		   (sscanf(buf, "page=%x adr=%x val=%x", &page, &addr, &value) == 3)) {
		   GTP_DEBUG("page is:%x,addr is:%x,value is:%x", page, addr, value);
		   if (gcore_idm_write_page_reg((u8)page, addr, (u8 *)&value, 1)) {
			   GTP_ERROR("idm reg write fail");
			   return -EPERM;
		   }
	   } else {
		   GTP_ERROR("Wrong parameters.");
		   return -EPERM;
	   }
   } else if (!strncmp(buf, "-r", 2)) {
	   buf += 3;
	   if (!strncmp(buf, "page=", 5) && !strncmp(buf + 8, "adr=", 4) && 
	   	   (sscanf(buf, "page=%x adr=%x", &page, &addr) == 2)) {
		   GTP_DEBUG("page is:%x, addr is:%x", page, addr);
		   if (gcore_idm_read_page_reg((u8)page, addr, r_buff, length)) {
			   GTP_ERROR("idm reg write fail");
			   return -EPERM;
		   }
		   GTP_DEBUG("reg:%02x %02x %02x %02x", r_buff[0], r_buff[1], \
		   			r_buff[2], r_buff[3]);
	   } else {
		   GTP_ERROR("Wrong parameters.");
		   return -EPERM;
	   }
   } else if (!strncmp(buf, "-i", 2)) {
	   gdev_fwu->irq_disable(gdev_fwu);
#if GCORE_WDT_RECOVERY_ENABLE
	   cancel_delayed_work_sync(&fn_data.gdev->wdt_work);
#endif

	   GTP_DEBUG("enter idm mode");
	   gcore_enter_idm_mode();
   } else if (!strncmp(buf, "-o", 2)) {
	   GTP_DEBUG("exit idm mode");
	   gcore_exit_idm_mode();
	   
#if GCORE_WDT_RECOVERY_ENABLE
	  mod_delayed_work(fn_data.gdev->fwu_workqueue,
							&fn_data.gdev->wdt_work,
							msecs_to_jiffies(GCORE_WDT_TIMEOUT_PERIOD));
#endif
	  gdev_fwu->irq_enable(gdev_fwu);

   }

   return count;

}

/*
 * FW update sys interface
 */
static ssize_t fw_update_flash_show(struct device *dev, 
				struct device_attribute *attr, char *buf)
{
	return scnprintf(buf, PAGE_SIZE, "%s\n", FW_BIN_NAME);
}

static ssize_t fw_update_flash_store(struct device *dev, struct device_attribute *attr,
				     const char *buf, size_t count)
{
	int ret = 0;
	int enabled = 0;

	ret = kstrtoint(buf, 0, &enabled);

	if (enabled) {
		GTP_DEBUG("fw update enable:%d", enabled);

		gcore_request_firmware_update_work(NULL);

	} else {
		GTP_ERROR("fw update enable:%d", enabled);
	}

	return count;

}

static ssize_t ret_update_show(struct device *dev, struct device_attribute *attr, char *buf)
{
	if (g_ret_update) {
		return snprintf(buf, 3, "ok");
	} else {
		return snprintf(buf, 5, "fail");
	}
}

#ifdef CONFIG_DEBUG_SPI_SPEED

static ssize_t spi_adjust(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)
{
	struct spi_device *spi;

	struct mt_chip_conf *chip_config;

	u32 high_time, low_time;

	spi = container_of(dev, struct spi_device, dev);

	chip_config = (struct mt_chip_conf *)spi->controller_data;
	if (!chip_config) {
		GTP_ERROR("chip_config is NULL");
		return -EPERM;
	}

	if (!buf) {
		GTP_ERROR("buf is NULL");
		return -EPERM;
	}

	if (!strncmp(buf, "-w", 2)) {
		buf += 3;
		if (!strncmp(buf, "high_time=", 10) && (sscanf(buf + 10, "%d", &high_time) == 1)) {
			GTP_DEBUG("Set high_time is:%d", high_time);
			chip_config->high_time = high_time;
		} else if (!strncmp(buf, "low_time=", 9) && (sscanf(buf + 9, "%d", &low_time) == 1)) {
			GTP_DEBUG("Set low_time is:%d", low_time);
			chip_config->low_time = low_time;
		} else {
			GTP_DEBUG("Wrong parameters.");
			return -EPERM;
		}
	}

	return count;
}

#endif

#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_HOSTDOWNLOAD

static ssize_t hostdl_idm_set_store(struct device *dev, struct device_attribute *attr,
				    const char *buf, size_t count)
{
	int ret = 0;
	int enabled = 0;

	ret = kstrtoint(buf, 0, &enabled);

	if (enabled) {
		GTP_DEBUG("hostdl idm enable:%d", enabled);
		set_hostdownload_idm(enabled);   	
	} else {
		GTP_ERROR("hostdl idm enable:%d", enabled);
	}

	return count;

}

#endif

#ifdef CONFIG_ENABLE_GESTURE_WAKEUP
static ssize_t gesture_en_show(struct device *dev, 
				struct device_attribute *attr, char *buf)
{
	return scnprintf(buf, PAGE_SIZE, "Gesture wakup is %s\n",
			 gdev_fwu->gesture_wakeup_en ? "enable" : "disable");
}

static ssize_t gesture_en_store(struct device *dev,
				struct device_attribute *attr, const char *buf, size_t count)
{
	u8 enable = 0;

	if (buf[0] == 'Y' || buf[0] == 'y' || buf[0] == '1') {
		enable = 1;
	}
	if (enable) {
		gdev_fwu->gesture_wakeup_en = true;
	} else {
		gdev_fwu->gesture_wakeup_en = false;
	}

	return count;
}

#endif

static ssize_t fw_dump_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)
{
	int ret = 0;
	int enabled = 0;

	ret = kstrtoint(buf, 0, &enabled);

	if (enabled) {
		GTP_DEBUG("fw save enable:%d", enabled);

		gcore_dump_fw_to_file();

	} else {
		GTP_ERROR("fw save enable:%d", enabled);
	}

	return count;

}

int g_rawdata_row = RAWDATA_ROW;
int g_rawdata_col = RAWDATA_COLUMN;

static ssize_t rawdata_xy_store(struct device *dev, struct device_attribute *attr,
				const char *buf, size_t count)
{
	int row, col;

	if (!strncmp(buf, "-w", 2)) {
		buf += 3;
		if (!strncmp(buf, "x=", 2) && !strncmp(buf + 5, "y=", 2) &&
		    (sscanf(buf, "x=%d y=%d", &row, &col) == 2)) {
			GTP_DEBUG("x is:%d, y is:%d", row, col);
			g_rawdata_row = row;
			g_rawdata_col = col;
		} else {
			GTP_ERROR("Wrong parameters.");
			return -EPERM;
		}
	} else {
		GTP_ERROR("Wrong parameters -w.");
		return -EPERM;
	}

	return count;

}

static ssize_t selftest_show(struct device *dev, 
				struct device_attribute *attr, char *buf)
{
	int ret = -1;

	GTP_DEBUG("self test show");
	
	ret = gcore_start_mp_test();
	if (ret) {
		GTP_DEBUG("selftest failed!");
	} else {
		GTP_DEBUG("selftest success!");
	}
	
	return scnprintf(buf, PAGE_SIZE, "%d\n", ret);
}
				
static ssize_t selftest_store(struct device *dev, struct device_attribute *attr,
			      const char *buf, size_t count)
{
	int ret = 0;
	int enabled = 0;
	
	ret = kstrtoint(buf, 0, &enabled);

	if (enabled) {
		GTP_DEBUG("self-test enable:%d", enabled);
	
		ret = gcore_start_mp_test();
		if (ret) {
			GTP_DEBUG("selftest failed!");
		} else {
			GTP_DEBUG("selftest success!");
		}
				
	} else {
		GTP_ERROR("self-test enable:%d", enabled);
	}

	return count;
}

static ssize_t drvtest_store(struct device *dev, struct device_attribute *attr,
				  const char *buf, size_t count)
{
  int ret = 0;
  int enabled = 0;

  ret = kstrtoint(buf, 0, &enabled);

  if (enabled) {
	  GTP_DEBUG("drv test enable:%d", enabled);
  } else {
	  GTP_ERROR("drv test enable:%d", enabled);
  }

  return count;

}

static ssize_t drv_ver_show(struct device *dev, 
			  	struct device_attribute *attr, char *buf)
{
	return scnprintf(buf, PAGE_SIZE, "%s\n", TOUCH_DRIVER_RELEASE_VERISON);
}

#ifdef CONFIG_ENABLE_FW_RAWDATA
static DEVICE_ATTR(fw_mode, 0200, NULL, fw_mode_set_store);
#endif

static DEVICE_ATTR(reg, 0200, NULL, fw_reg_rw_store);

static DEVICE_ATTR(page_reg, S_IRUSR | S_IWUSR, page_reg_rw_show, page_reg_rw_store);

#ifdef CONFIG_DEBUG_SPI_SPEED
static DEVICE_ATTR(spi_speed, 0200, NULL, spi_adjust);
#endif

static DEVICE_ATTR(fw_update, 0600, fw_update_flash_show, fw_update_flash_store);

static DEVICE_ATTR(ret_update, S_IRUGO, ret_update_show, NULL);

#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_HOSTDOWNLOAD
static DEVICE_ATTR(idm, 0200, NULL, hostdl_idm_set_store);
#endif

#ifdef CONFIG_ENABLE_GESTURE_WAKEUP
static DEVICE_ATTR(gesture_en, S_IRUSR | S_IWUSR, gesture_en_show, gesture_en_store);
#endif

static DEVICE_ATTR(fw_dump, 0200, NULL, fw_dump_store);

static DEVICE_ATTR(rawdata_xy, 0200, NULL, rawdata_xy_store);

static DEVICE_ATTR(selftest, 0600, selftest_show, selftest_store);

static DEVICE_ATTR(drvtest, 0200, NULL, drvtest_store);

static DEVICE_ATTR(drv_ver, 0400, drv_ver_show, NULL);

static struct device_attribute *gcore_attribute[] = {
	&dev_attr_reg,
	&dev_attr_page_reg,
#ifdef CONFIG_DEBUG_SPI_SPEED
	&dev_attr_spi_speed,
#endif
#ifdef CONFIG_ENABLE_FW_RAWDATA
	&dev_attr_fw_mode,
#endif
	&dev_attr_fw_update,
	&dev_attr_ret_update,
#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_HOSTDOWNLOAD
	&dev_attr_idm,
#endif
#ifdef CONFIG_ENABLE_GESTURE_WAKEUP
	&dev_attr_gesture_en,
#endif
	&dev_attr_fw_dump,
	&dev_attr_rawdata_xy,
	&dev_attr_selftest,
	&dev_attr_drvtest,
	&dev_attr_drv_ver,
};

int gcore_create_attribute(struct device *dev)
{
	int num = 0;
	int i = 0;
	int ret = 0;

	num = (int)ARRAY_SIZE(gcore_attribute);

	for (i = 0; i < num; i++) {
		ret = device_create_file(dev, gcore_attribute[i]);
		if (ret) {
			break;
		}
	}

	return ret;
}

EXPORT_SYMBOL(gcore_create_attribute);

static int fwu_event_handler(void *p)
{
	struct gcore_dev *gdev = (struct gcore_dev *)p;
	struct sched_param param = {.sched_priority = 4 };

	sched_setscheduler(current, SCHED_RR, &param);
	do {
		set_current_state(TASK_INTERRUPTIBLE);

		wait_event_interruptible(gdev->wait, fw_update_fn.event_flag == true);
		fw_update_fn.event_flag = false;

		if (mutex_is_locked(&gdev->transfer_lock)) {
			GTP_DEBUG("fw event is locked, ignore");
			continue;
		}

		mutex_lock(&gdev->transfer_lock);

		GTP_DEBUG("fwu_event_handler enter.");

		switch (gdev->fw_event) {
		case FW_UPDATE:
#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_HOSTDOWNLOAD
			gcore_auto_update_hostdownload(gdev->firmware);
#else
			gcore_flash_op_reply_proc();
#endif
			break;

		case FW_READ_REG:
			gcore_fw_read_reg_reply(gdev->firmware, gdev->fw_xfer);
			break;

		case FW_READ_RAWDATA:
			gcore_fw_read_rawdata_reply(gdev->firmware, gdev->fw_xfer);
			break;

		case FW_READ_DIFFDATA:
			gcore_fw_read_diffdata_reply(gdev->firmware, gdev->fw_xfer);
			break;
		
		default:
			break;
		}

		mutex_unlock(&gdev->transfer_lock);

	} while (!kthread_should_stop());

	return 0;
}

int gcore_fw_update_fn_init(struct gcore_dev *gdev)
{
	GTP_DEBUG("gcore fw update fn init.");
	
	gdev_fwu = gdev;

	fwu_thread = kthread_run(fwu_event_handler, gdev, "gcore_fwu");

	if (gcore_create_attribute(&gdev->bus_device->dev)) {
		GTP_ERROR("update fn create attribute fail");
	}
	
#ifdef CONFIG_GCORE_AUTO_UPDATE_FW_HOSTDOWNLOAD
	queue_delayed_work(gdev->fwu_workqueue, &gdev->fwu_work, \
							msecs_to_jiffies(STARTUP_UPDATE_DELAY_MS));
#endif

	return 0;
}

void gcore_fw_update_fn_remove(struct gcore_dev *gdev)
{
	int num = 0;
	int i = 0;

	num = (int)ARRAY_SIZE(gcore_attribute);

	for (i = 0; i < num; i++) {
		device_remove_file(&gdev->bus_device->dev, gcore_attribute[i]);
	}

	kthread_stop(fwu_thread);

	return;
}

#if 0

static int __init gcore_fw_update_init(void)
{
	GTP_DEBUG("gcore_fw_update_init.");

	gcore_new_function_register(&fw_update_fn);

	return 0;
}

static void __exit gcore_fw_update_exit(void)
{
	GTP_DEBUG("gcore_fw_update_exit.");

	gcore_new_function_unregister(&fw_update_fn);

	return;
}

module_init(gcore_fw_update_init);
module_exit(gcore_fw_update_exit);

MODULE_AUTHOR("GalaxyCore, Inc.");
MODULE_DESCRIPTION("GalaxyCore Touch FW Update Module");
MODULE_LICENSE("GPL");

#endif
