
../repos/coreutils/gnulib-tests/bench-md5:     file format elf32-littlearm


Disassembly of section .init:

00010468 <.init>:
   10468:	push	{r3, lr}
   1046c:	bl	107d8 <abort@plt+0x2c0>
   10470:	pop	{r3, pc}

Disassembly of section .plt:

00010474 <strtol@plt-0x14>:
   10474:	push	{lr}		; (str lr, [sp, #-4]!)
   10478:	ldr	lr, [pc, #4]	; 10484 <strtol@plt-0x4>
   1047c:	add	lr, pc, lr
   10480:	ldr	pc, [lr, #8]!
   10484:	andeq	r1, r1, ip, ror fp

00010488 <strtol@plt>:
   10488:	add	ip, pc, #0, 12
   1048c:	add	ip, ip, #69632	; 0x11000
   10490:	ldr	pc, [ip, #2940]!	; 0xb7c

00010494 <memcpy@plt>:
   10494:	add	ip, pc, #0, 12
   10498:	add	ip, ip, #69632	; 0x11000
   1049c:	ldr	pc, [ip, #2932]!	; 0xb74

000104a0 <__memcpy_chk@plt>:
   104a0:	add	ip, pc, #0, 12
   104a4:	add	ip, ip, #69632	; 0x11000
   104a8:	ldr	pc, [ip, #2924]!	; 0xb6c

000104ac <gettimeofday@plt>:
   104ac:	add	ip, pc, #0, 12
   104b0:	add	ip, ip, #69632	; 0x11000
   104b4:	ldr	pc, [ip, #2916]!	; 0xb64

000104b8 <malloc@plt>:
   104b8:	add	ip, pc, #0, 12
   104bc:	add	ip, ip, #69632	; 0x11000
   104c0:	ldr	pc, [ip, #2908]!	; 0xb5c

000104c4 <__libc_start_main@plt>:
   104c4:	add	ip, pc, #0, 12
   104c8:	add	ip, ip, #69632	; 0x11000
   104cc:	ldr	pc, [ip, #2900]!	; 0xb54

000104d0 <__gmon_start__@plt>:
   104d0:	add	ip, pc, #0, 12
   104d4:	add	ip, ip, #69632	; 0x11000
   104d8:	ldr	pc, [ip, #2892]!	; 0xb4c

000104dc <exit@plt>:
   104dc:	add	ip, pc, #0, 12
   104e0:	add	ip, ip, #69632	; 0x11000
   104e4:	ldr	pc, [ip, #2884]!	; 0xb44

000104e8 <__errno_location@plt>:
   104e8:	add	ip, pc, #0, 12
   104ec:	add	ip, ip, #69632	; 0x11000
   104f0:	ldr	pc, [ip, #2876]!	; 0xb3c

000104f4 <__printf_chk@plt>:
   104f4:	add	ip, pc, #0, 12
   104f8:	add	ip, ip, #69632	; 0x11000
   104fc:	ldr	pc, [ip, #2868]!	; 0xb34

00010500 <__fprintf_chk@plt>:
   10500:	add	ip, pc, #0, 12
   10504:	add	ip, ip, #69632	; 0x11000
   10508:	ldr	pc, [ip, #2860]!	; 0xb2c

0001050c <getrusage@plt>:
   1050c:	add	ip, pc, #0, 12
   10510:	add	ip, ip, #69632	; 0x11000
   10514:	ldr	pc, [ip, #2852]!	; 0xb24

00010518 <abort@plt>:
   10518:	add	ip, pc, #0, 12
   1051c:	add	ip, ip, #69632	; 0x11000
   10520:	ldr	pc, [ip, #2844]!	; 0xb1c

Disassembly of section .text:

00010528 <.text>:
   10528:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1052c:	vpush	{d8}
   10530:	cmp	r0, #3
   10534:	mov	r7, r1
   10538:	sub	sp, sp, #120	; 0x78
   1053c:	bne	1074c <abort@plt+0x234>
   10540:	mov	r2, #10
   10544:	mov	r1, #0
   10548:	ldr	r0, [r7, #4]
   1054c:	bl	10488 <strtol@plt>
   10550:	mov	r2, #10
   10554:	mov	r1, #0
   10558:	mov	r4, r0
   1055c:	ldr	r0, [r7, #8]
   10560:	bl	10488 <strtol@plt>
   10564:	mov	r5, r0
   10568:	mov	r0, r4
   1056c:	bl	118c0 <abort@plt+0x13a8>
   10570:	subs	r6, r0, #0
   10574:	beq	1072c <abort@plt+0x214>
   10578:	cmp	r4, #0
   1057c:	beq	105e8 <abort@plt+0xd0>
   10580:	ldr	r7, [pc, #496]	; 10778 <abort@plt+0x260>
   10584:	ldr	lr, [pc, #496]	; 1077c <abort@plt+0x264>
   10588:	mov	r0, r6
   1058c:	mov	r2, #0
   10590:	mov	ip, #101	; 0x65
   10594:	umull	r1, r3, r7, r2
   10598:	umull	r8, r1, lr, r2
   1059c:	sub	r9, r2, #5
   105a0:	sub	r8, r2, #1
   105a4:	sub	sl, r2, r1
   105a8:	lsr	r3, r3, #6
   105ac:	mul	r8, r9, r8
   105b0:	add	r1, r1, sl, lsr #1
   105b4:	rsb	r9, r3, r3, lsl #5
   105b8:	lsr	r1, r1, #6
   105bc:	add	r9, r3, r9, lsl #3
   105c0:	mul	r8, r2, r8
   105c4:	mul	r1, ip, r1
   105c8:	add	r3, r3, r9, lsl #1
   105cc:	rsb	r3, r3, r2, lsl #1
   105d0:	sub	r3, r3, r1
   105d4:	add	r2, r2, #1
   105d8:	add	r3, r3, r8, lsr #6
   105dc:	cmp	r4, r2
   105e0:	strb	r3, [r0], #1
   105e4:	bne	10594 <abort@plt+0x7c>
   105e8:	add	r8, sp, #48	; 0x30
   105ec:	mov	r1, r8
   105f0:	mov	r0, #0
   105f4:	bl	1050c <getrusage@plt>
   105f8:	ldm	r8, {r0, r1}
   105fc:	add	r2, sp, #20
   10600:	add	r3, sp, #56	; 0x38
   10604:	stm	r2, {r0, r1}
   10608:	ldm	r3, {r0, r1}
   1060c:	add	r3, sp, #28
   10610:	stm	r3, {r0, r1}
   10614:	mov	r1, #0
   10618:	add	r0, sp, #12
   1061c:	bl	104ac <gettimeofday@plt>
   10620:	cmp	r5, #0
   10624:	movgt	r7, #0
   10628:	ble	10648 <abort@plt+0x130>
   1062c:	add	r7, r7, #1
   10630:	mov	r2, r8
   10634:	mov	r1, r4
   10638:	mov	r0, r6
   1063c:	bl	11618 <abort@plt+0x1100>
   10640:	cmp	r7, r5
   10644:	bne	1062c <abort@plt+0x114>
   10648:	mov	r1, #0
   1064c:	add	r0, sp, #4
   10650:	bl	104ac <gettimeofday@plt>
   10654:	mov	r1, r8
   10658:	mov	r0, #0
   1065c:	bl	1050c <getrusage@plt>
   10660:	ldr	r3, [sp, #12]
   10664:	ldr	ip, [sp, #4]
   10668:	ldr	r1, [pc, #272]	; 10780 <abort@plt+0x268>
   1066c:	ldr	r2, [sp, #8]
   10670:	sub	ip, ip, r3
   10674:	ldr	r3, [sp, #16]
   10678:	mla	ip, r1, ip, r2
   1067c:	vldr	d8, [pc, #236]	; 10770 <abort@plt+0x258>
   10680:	ldr	r2, [sp, #28]
   10684:	sub	ip, ip, r3
   10688:	ldr	r4, [sp, #48]	; 0x30
   1068c:	vmov	s15, ip
   10690:	ldr	r3, [sp, #20]
   10694:	ldr	lr, [sp, #56]	; 0x38
   10698:	ldr	r0, [sp, #60]	; 0x3c
   1069c:	vcvt.f64.s32	d7, s15
   106a0:	sub	r4, r4, r3
   106a4:	sub	lr, lr, r2
   106a8:	ldr	r3, [sp, #52]	; 0x34
   106ac:	mla	lr, r1, lr, r0
   106b0:	mla	r4, r1, r4, r3
   106b4:	vdiv.f64	d6, d7, d8
   106b8:	ldr	r0, [sp, #24]
   106bc:	ldr	r1, [sp, #32]
   106c0:	sub	r4, r4, r0
   106c4:	sub	lr, lr, r1
   106c8:	mov	r0, #1
   106cc:	ldr	r1, [pc, #176]	; 10784 <abort@plt+0x26c>
   106d0:	str	ip, [sp, #36]	; 0x24
   106d4:	str	lr, [sp, #44]	; 0x2c
   106d8:	str	r4, [sp, #40]	; 0x28
   106dc:	vmov	r2, r3, d6
   106e0:	bl	104f4 <__printf_chk@plt>
   106e4:	vldr	s15, [sp, #40]	; 0x28
   106e8:	ldr	r1, [pc, #152]	; 10788 <abort@plt+0x270>
   106ec:	mov	r0, #1
   106f0:	vcvt.f64.s32	d7, s15
   106f4:	vdiv.f64	d6, d7, d8
   106f8:	vmov	r2, r3, d6
   106fc:	bl	104f4 <__printf_chk@plt>
   10700:	vldr	s15, [sp, #44]	; 0x2c
   10704:	ldr	r1, [pc, #128]	; 1078c <abort@plt+0x274>
   10708:	mov	r0, #1
   1070c:	vcvt.f64.s32	d7, s15
   10710:	vdiv.f64	d6, d7, d8
   10714:	vmov	r2, r3, d6
   10718:	bl	104f4 <__printf_chk@plt>
   1071c:	mov	r0, #0
   10720:	add	sp, sp, #120	; 0x78
   10724:	vpop	{d8}
   10728:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1072c:	ldr	r1, [pc, #92]	; 10790 <abort@plt+0x278>
   10730:	ldr	r3, [r7]
   10734:	ldr	r2, [pc, #88]	; 10794 <abort@plt+0x27c>
   10738:	ldr	r0, [r1]
   1073c:	mov	r1, #1
   10740:	bl	10500 <__fprintf_chk@plt>
   10744:	mov	r0, #1
   10748:	b	10720 <abort@plt+0x208>
   1074c:	ldr	r1, [pc, #60]	; 10790 <abort@plt+0x278>
   10750:	ldr	r3, [r7]
   10754:	ldr	r2, [pc, #60]	; 10798 <abort@plt+0x280>
   10758:	ldr	r0, [r1]
   1075c:	mov	r1, #1
   10760:	bl	10500 <__fprintf_chk@plt>
   10764:	mov	r0, #1
   10768:	bl	104dc <exit@plt>
   1076c:	nop			; (mov r0, r0)
   10770:	andeq	r0, r0, r0
   10774:	smlawbmi	lr, r0, r4, r8
   10778:	sbcscs	r6, r5, r9, lsr fp
   1077c:	strbtmi	r8, [pc], #-1623	; 10784 <abort@plt+0x26c>
   10780:	andeq	r4, pc, r0, asr #4
   10784:	muleq	r1, r0, r9
   10788:	andeq	r1, r1, r0, lsr #19
   1078c:	andeq	r1, r1, ip, lsr #19
   10790:	andeq	r2, r2, r0, asr r0
   10794:	andeq	r1, r1, r8, ror r9
   10798:	andeq	r1, r1, ip, asr r9
   1079c:	mov	fp, #0
   107a0:	mov	lr, #0
   107a4:	pop	{r1}		; (ldr r1, [sp], #4)
   107a8:	mov	r2, sp
   107ac:	push	{r2}		; (str r2, [sp, #-4]!)
   107b0:	push	{r0}		; (str r0, [sp, #-4]!)
   107b4:	ldr	ip, [pc, #16]	; 107cc <abort@plt+0x2b4>
   107b8:	push	{ip}		; (str ip, [sp, #-4]!)
   107bc:	ldr	r0, [pc, #12]	; 107d0 <abort@plt+0x2b8>
   107c0:	ldr	r3, [pc, #12]	; 107d4 <abort@plt+0x2bc>
   107c4:	bl	104c4 <__libc_start_main@plt>
   107c8:	bl	10518 <abort@plt>
   107cc:	andeq	r1, r1, ip, asr #18
   107d0:	andeq	r0, r1, r8, lsr #10
   107d4:	andeq	r1, r1, ip, ror #17
   107d8:	ldr	r3, [pc, #20]	; 107f4 <abort@plt+0x2dc>
   107dc:	ldr	r2, [pc, #20]	; 107f8 <abort@plt+0x2e0>
   107e0:	add	r3, pc, r3
   107e4:	ldr	r2, [r3, r2]
   107e8:	cmp	r2, #0
   107ec:	bxeq	lr
   107f0:	b	104d0 <__gmon_start__@plt>
   107f4:	andeq	r1, r1, r8, lsl r8
   107f8:	andeq	r0, r0, r0, asr #32
   107fc:	ldr	r3, [pc, #28]	; 10820 <abort@plt+0x308>
   10800:	ldr	r0, [pc, #28]	; 10824 <abort@plt+0x30c>
   10804:	sub	r3, r3, r0
   10808:	cmp	r3, #6
   1080c:	bxls	lr
   10810:	ldr	r3, [pc, #16]	; 10828 <abort@plt+0x310>
   10814:	cmp	r3, #0
   10818:	bxeq	lr
   1081c:	bx	r3
   10820:	andeq	r2, r2, pc, asr #32
   10824:	andeq	r2, r2, ip, asr #32
   10828:	andeq	r0, r0, r0
   1082c:	ldr	r1, [pc, #36]	; 10858 <abort@plt+0x340>
   10830:	ldr	r0, [pc, #36]	; 1085c <abort@plt+0x344>
   10834:	sub	r1, r1, r0
   10838:	asr	r1, r1, #2
   1083c:	add	r1, r1, r1, lsr #31
   10840:	asrs	r1, r1, #1
   10844:	bxeq	lr
   10848:	ldr	r3, [pc, #16]	; 10860 <abort@plt+0x348>
   1084c:	cmp	r3, #0
   10850:	bxeq	lr
   10854:	bx	r3
   10858:	andeq	r2, r2, ip, asr #32
   1085c:	andeq	r2, r2, ip, asr #32
   10860:	andeq	r0, r0, r0
   10864:	push	{r4, lr}
   10868:	ldr	r4, [pc, #24]	; 10888 <abort@plt+0x370>
   1086c:	ldrb	r3, [r4]
   10870:	cmp	r3, #0
   10874:	popne	{r4, pc}
   10878:	bl	107fc <abort@plt+0x2e4>
   1087c:	mov	r3, #1
   10880:	strb	r3, [r4]
   10884:	pop	{r4, pc}
   10888:	andeq	r2, r2, r4, asr r0
   1088c:	ldr	r0, [pc, #40]	; 108bc <abort@plt+0x3a4>
   10890:	ldr	r3, [r0]
   10894:	cmp	r3, #0
   10898:	bne	108a0 <abort@plt+0x388>
   1089c:	b	1082c <abort@plt+0x314>
   108a0:	ldr	r3, [pc, #24]	; 108c0 <abort@plt+0x3a8>
   108a4:	cmp	r3, #0
   108a8:	beq	1089c <abort@plt+0x384>
   108ac:	push	{r4, lr}
   108b0:	blx	r3
   108b4:	pop	{r4, lr}
   108b8:	b	1082c <abort@plt+0x314>
   108bc:	andeq	r1, r2, r4, lsl pc
   108c0:	andeq	r0, r0, r0
   108c4:	push	{lr}		; (str lr, [sp, #-4]!)
   108c8:	mov	r3, #0
   108cc:	ldr	lr, [pc, #40]	; 108fc <abort@plt+0x3e4>
   108d0:	ldr	ip, [pc, #40]	; 10900 <abort@plt+0x3e8>
   108d4:	ldr	r1, [pc, #40]	; 10904 <abort@plt+0x3ec>
   108d8:	ldr	r2, [pc, #40]	; 10908 <abort@plt+0x3f0>
   108dc:	str	lr, [r0]
   108e0:	str	ip, [r0, #4]
   108e4:	str	r1, [r0, #8]
   108e8:	str	r2, [r0, #12]
   108ec:	str	r3, [r0, #20]
   108f0:	str	r3, [r0, #16]
   108f4:	str	r3, [r0, #24]
   108f8:	pop	{pc}		; (ldr pc, [sp], #4)
   108fc:	strbvs	r2, [r5, -r1, lsl #6]
   10900:	svc	0x00cdab89
   10904:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   10908:	eorsne	r5, r2, r6, ror r4
   1090c:	ldr	r2, [r0]
   10910:	mov	r3, r0
   10914:	str	r2, [r1]
   10918:	ldr	r2, [r3, #4]
   1091c:	mov	r0, r1
   10920:	str	r2, [r1, #4]
   10924:	ldr	r2, [r3, #8]
   10928:	str	r2, [r1, #8]
   1092c:	ldr	r3, [r3, #12]
   10930:	str	r3, [r1, #12]
   10934:	bx	lr
   10938:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1093c:	sub	sp, sp, #20
   10940:	ldr	r3, [r2, #16]
   10944:	mov	lr, r2
   10948:	str	r2, [sp, #12]
   1094c:	ldr	r2, [r2, #20]
   10950:	add	r3, r1, r3
   10954:	bic	ip, r1, #3
   10958:	add	ip, r0, ip
   1095c:	cmp	r1, r3
   10960:	movls	r1, r2
   10964:	addhi	r1, r2, #1
   10968:	str	r3, [lr, #16]
   1096c:	ldr	r3, [lr]
   10970:	cmp	r0, ip
   10974:	str	r1, [lr, #20]
   10978:	str	r3, [sp, #4]
   1097c:	str	ip, [sp, #8]
   10980:	ldr	r3, [lr, #4]
   10984:	ldr	r1, [lr, #8]
   10988:	ldr	r2, [lr, #12]
   1098c:	bcs	112c0 <abort@plt+0xda8>
   10990:	mov	lr, r3
   10994:	ldr	r3, [sp, #4]
   10998:	mov	r9, r0
   1099c:	mov	r4, r1
   109a0:	mov	r6, r2
   109a4:	add	r3, r3, #-687865856	; 0xd7000000
   109a8:	add	r3, r3, #6946816	; 0x6a0000
   109ac:	ldr	r2, [r9]
   109b0:	eor	r8, r4, r6
   109b4:	add	r3, r3, #41984	; 0xa400
   109b8:	and	r8, r8, lr
   109bc:	add	r3, r3, #120	; 0x78
   109c0:	add	r3, r3, r2
   109c4:	eor	r8, r8, r6
   109c8:	add	r8, r8, r3
   109cc:	ldr	r5, [pc, #2296]	; 112cc <abort@plt+0xdb4>
   109d0:	add	r8, lr, r8, ror #25
   109d4:	ldr	r2, [r9, #4]
   109d8:	eor	r7, lr, r4
   109dc:	and	r7, r7, r8
   109e0:	add	r5, r6, r5
   109e4:	add	r5, r5, r2
   109e8:	eor	r7, r7, r4
   109ec:	add	r7, r7, r5
   109f0:	ldr	r0, [pc, #2264]	; 112d0 <abort@plt+0xdb8>
   109f4:	add	r7, r8, r7, ror #20
   109f8:	ldr	r2, [r9, #8]
   109fc:	eor	ip, r8, lr
   10a00:	and	ip, ip, r7
   10a04:	add	r0, r4, r0
   10a08:	add	r0, r0, r2
   10a0c:	eor	ip, ip, lr
   10a10:	add	ip, ip, r0
   10a14:	ldr	r2, [pc, #2232]	; 112d4 <abort@plt+0xdbc>
   10a18:	add	ip, r7, ip, ror #15
   10a1c:	ldr	r0, [r9, #12]
   10a20:	eor	r1, r8, r7
   10a24:	and	r1, r1, ip
   10a28:	add	r2, lr, r2
   10a2c:	add	r2, r2, r0
   10a30:	eor	r1, r1, r8
   10a34:	ldr	r0, [r9, #16]
   10a38:	add	r1, r1, r2
   10a3c:	ldr	r3, [pc, #2196]	; 112d8 <abort@plt+0xdc0>
   10a40:	add	r1, ip, r1, ror #10
   10a44:	eor	r2, r7, ip
   10a48:	add	r3, r0, r3
   10a4c:	ldr	r0, [r9, #20]
   10a50:	and	r2, r2, r1
   10a54:	add	r8, r3, r8
   10a58:	add	r0, r0, #1191182336	; 0x47000000
   10a5c:	eor	r3, r2, r7
   10a60:	add	r3, r3, r8
   10a64:	add	r0, r0, #8847360	; 0x870000
   10a68:	add	r0, r0, #50688	; 0xc600
   10a6c:	add	r3, r1, r3, ror #25
   10a70:	eor	r2, ip, r1
   10a74:	add	r0, r0, #42	; 0x2a
   10a78:	and	r2, r2, r3
   10a7c:	add	r7, r0, r7
   10a80:	ldr	r0, [r9, #24]
   10a84:	eor	r5, r2, ip
   10a88:	add	r5, r5, r7
   10a8c:	add	r0, r0, #-1476395008	; 0xa8000000
   10a90:	add	r0, r0, #3162112	; 0x304000
   10a94:	add	r5, r3, r5, ror #20
   10a98:	eor	r2, r1, r3
   10a9c:	add	r0, r0, #1552	; 0x610
   10aa0:	and	r2, r2, r5
   10aa4:	add	r0, r0, #3
   10aa8:	add	ip, r0, ip
   10aac:	eor	r0, r2, r1
   10ab0:	ldr	r2, [r9, #28]
   10ab4:	add	r0, r0, ip
   10ab8:	add	r2, r2, #-50331648	; 0xfd000000
   10abc:	add	r2, r2, #4587520	; 0x460000
   10ac0:	add	r0, r5, r0, ror #15
   10ac4:	eor	ip, r3, r5
   10ac8:	add	r2, r2, #38144	; 0x9500
   10acc:	and	ip, ip, r0
   10ad0:	add	r2, r2, #1
   10ad4:	add	r1, r2, r1
   10ad8:	eor	r2, ip, r3
   10adc:	ldr	ip, [r9, #32]
   10ae0:	add	r2, r2, r1
   10ae4:	add	ip, ip, #1761607680	; 0x69000000
   10ae8:	add	ip, ip, #8388608	; 0x800000
   10aec:	add	r2, r0, r2, ror #10
   10af0:	eor	r1, r5, r0
   10af4:	add	ip, ip, #38912	; 0x9800
   10af8:	and	r1, r1, r2
   10afc:	add	ip, ip, #216	; 0xd8
   10b00:	add	r3, ip, r3
   10b04:	eor	sl, r1, r5
   10b08:	add	sl, sl, r3
   10b0c:	ldr	ip, [r9, #36]	; 0x24
   10b10:	ldr	r1, [pc, #1988]	; 112dc <abort@plt+0xdc4>
   10b14:	add	sl, r2, sl, ror #25
   10b18:	eor	r3, r0, r2
   10b1c:	add	r1, ip, r1
   10b20:	and	r3, r3, sl
   10b24:	add	r5, r1, r5
   10b28:	eor	r7, r3, r0
   10b2c:	ldr	r1, [r9, #40]	; 0x28
   10b30:	add	r7, r7, r5
   10b34:	sub	r1, r1, #41984	; 0xa400
   10b38:	add	r7, sl, r7, ror #20
   10b3c:	eor	r3, r2, sl
   10b40:	sub	r1, r1, #79	; 0x4f
   10b44:	and	r3, r3, r7
   10b48:	add	r0, r1, r0
   10b4c:	ldr	r1, [r9, #44]	; 0x2c
   10b50:	eor	r3, r3, r2
   10b54:	add	r0, r3, r0
   10b58:	add	r1, r1, #-1996488704	; 0x89000000
   10b5c:	add	r1, r1, #6029312	; 0x5c0000
   10b60:	add	ip, r7, r0, ror #15
   10b64:	eor	r3, sl, r7
   10b68:	add	r1, r1, #55040	; 0xd700
   10b6c:	and	r3, r3, ip
   10b70:	add	r1, r1, #190	; 0xbe
   10b74:	add	r2, r1, r2
   10b78:	eor	r1, r3, sl
   10b7c:	add	r1, r1, r2
   10b80:	ldr	r8, [r9, #48]	; 0x30
   10b84:	ldr	r0, [pc, #1876]	; 112e0 <abort@plt+0xdc8>
   10b88:	add	r1, ip, r1, ror #10
   10b8c:	eor	r2, r7, ip
   10b90:	add	r0, r8, r0
   10b94:	and	r2, r2, r1
   10b98:	add	sl, r0, sl
   10b9c:	eor	r3, r2, r7
   10ba0:	add	r3, r3, sl
   10ba4:	ldr	r5, [r9, #52]	; 0x34
   10ba8:	ldr	r0, [pc, #1844]	; 112e4 <abort@plt+0xdcc>
   10bac:	add	r3, r1, r3, ror #25
   10bb0:	eor	r2, ip, r1
   10bb4:	add	r0, r5, r0
   10bb8:	and	r2, r2, r3
   10bbc:	add	r7, r0, r7
   10bc0:	eor	r5, r2, ip
   10bc4:	add	r5, r5, r7
   10bc8:	ldr	sl, [r9, #56]	; 0x38
   10bcc:	ldr	r7, [pc, #1812]	; 112e8 <abort@plt+0xdd0>
   10bd0:	add	r5, r3, r5, ror #20
   10bd4:	eor	r2, r1, r3
   10bd8:	add	r7, sl, r7
   10bdc:	and	r2, r2, r5
   10be0:	add	ip, r7, ip
   10be4:	eor	r0, r2, r1
   10be8:	add	r0, r0, ip
   10bec:	ldr	r7, [r9, #60]	; 0x3c
   10bf0:	ldr	r2, [pc, #1780]	; 112ec <abort@plt+0xdd4>
   10bf4:	add	r0, r5, r0, ror #15
   10bf8:	eor	ip, r3, r5
   10bfc:	add	r2, r7, r2
   10c00:	and	ip, ip, r0
   10c04:	add	r1, r2, r1
   10c08:	eor	r2, ip, r3
   10c0c:	add	r2, r2, r1
   10c10:	ldr	ip, [pc, #1752]	; 112f0 <abort@plt+0xdd8>
   10c14:	ldr	r1, [r9, #4]
   10c18:	add	r2, r0, r2, ror #10
   10c1c:	add	ip, r1, ip
   10c20:	eor	r1, r0, r2
   10c24:	and	r1, r1, r5
   10c28:	add	r3, ip, r3
   10c2c:	eor	fp, r1, r0
   10c30:	add	fp, fp, r3
   10c34:	ldr	ip, [r9, #24]
   10c38:	add	fp, r2, fp, ror #27
   10c3c:	ldr	r1, [pc, #1712]	; 112f4 <abort@plt+0xddc>
   10c40:	eor	r3, r2, fp
   10c44:	add	r1, ip, r1
   10c48:	and	r3, r3, r0
   10c4c:	eor	r3, r3, r2
   10c50:	add	r5, r1, r5
   10c54:	add	r5, r3, r5
   10c58:	ldr	r1, [r9, #44]	; 0x2c
   10c5c:	add	r5, fp, r5, ror #23
   10c60:	ldr	ip, [pc, #1680]	; 112f8 <abort@plt+0xde0>
   10c64:	eor	r3, fp, r5
   10c68:	add	ip, r1, ip
   10c6c:	and	r3, r3, r2
   10c70:	add	r0, ip, r0
   10c74:	eor	ip, r3, fp
   10c78:	add	ip, ip, r0
   10c7c:	ldr	r1, [pc, #1656]	; 112fc <abort@plt+0xde4>
   10c80:	add	ip, r5, ip, ror #18
   10c84:	ldr	r0, [r9]
   10c88:	eor	r3, r5, ip
   10c8c:	add	r1, r0, r1
   10c90:	and	r3, r3, fp
   10c94:	eor	r3, r3, r5
   10c98:	add	r2, r1, r2
   10c9c:	add	r2, r3, r2
   10ca0:	ldr	r0, [r9, #20]
   10ca4:	add	r2, ip, r2, ror #12
   10ca8:	ldr	r3, [pc, #1616]	; 11300 <abort@plt+0xde8>
   10cac:	eor	r1, ip, r2
   10cb0:	add	r3, r0, r3
   10cb4:	and	r1, r1, r5
   10cb8:	add	fp, r3, fp
   10cbc:	eor	r3, r1, ip
   10cc0:	add	r3, r3, fp
   10cc4:	ldr	r1, [pc, #1592]	; 11304 <abort@plt+0xdec>
   10cc8:	add	r3, r2, r3, ror #27
   10ccc:	ldr	fp, [r9, #40]	; 0x28
   10cd0:	eor	r0, r2, r3
   10cd4:	add	r1, fp, r1
   10cd8:	and	r0, r0, ip
   10cdc:	add	r5, r1, r5
   10ce0:	eor	r1, r0, r2
   10ce4:	add	r1, r1, r5
   10ce8:	ldr	r0, [pc, #1560]	; 11308 <abort@plt+0xdf0>
   10cec:	add	r1, r3, r1, ror #23
   10cf0:	eor	r5, r3, r1
   10cf4:	add	r0, r7, r0
   10cf8:	and	r5, r5, r2
   10cfc:	add	ip, r0, ip
   10d00:	eor	r0, r5, r3
   10d04:	add	r0, r0, ip
   10d08:	ldr	fp, [r9, #16]
   10d0c:	add	r0, r1, r0, ror #18
   10d10:	ldr	r5, [pc, #1524]	; 1130c <abort@plt+0xdf4>
   10d14:	eor	ip, r1, r0
   10d18:	add	r5, fp, r5
   10d1c:	and	ip, ip, r3
   10d20:	eor	ip, ip, r1
   10d24:	add	r2, r5, r2
   10d28:	add	r2, ip, r2
   10d2c:	ldr	fp, [r9, #36]	; 0x24
   10d30:	add	r2, r0, r2, ror #12
   10d34:	ldr	r5, [pc, #1492]	; 11310 <abort@plt+0xdf8>
   10d38:	eor	ip, r0, r2
   10d3c:	add	r5, fp, r5
   10d40:	and	ip, ip, r1
   10d44:	add	r3, r5, r3
   10d48:	eor	fp, ip, r0
   10d4c:	add	fp, fp, r3
   10d50:	ldr	ip, [pc, #1468]	; 11314 <abort@plt+0xdfc>
   10d54:	add	fp, r2, fp, ror #27
   10d58:	eor	r3, r2, fp
   10d5c:	add	ip, sl, ip
   10d60:	and	r3, r3, r0
   10d64:	add	r1, ip, r1
   10d68:	eor	r5, r3, r2
   10d6c:	add	r5, r5, r1
   10d70:	ldr	ip, [pc, #1440]	; 11318 <abort@plt+0xe00>
   10d74:	add	r5, fp, r5, ror #23
   10d78:	ldr	r1, [r9, #12]
   10d7c:	eor	r3, fp, r5
   10d80:	add	ip, r1, ip
   10d84:	and	r3, r3, r2
   10d88:	add	r0, ip, r0
   10d8c:	eor	ip, r3, fp
   10d90:	add	ip, ip, r0
   10d94:	ldr	r1, [pc, #1408]	; 1131c <abort@plt+0xe04>
   10d98:	add	ip, r5, ip, ror #18
   10d9c:	ldr	r0, [r9, #32]
   10da0:	eor	r3, r5, ip
   10da4:	add	r1, r0, r1
   10da8:	and	r3, r3, fp
   10dac:	eor	r3, r3, r5
   10db0:	add	r2, r1, r2
   10db4:	add	r2, r3, r2
   10db8:	ldr	r0, [r9, #52]	; 0x34
   10dbc:	add	r2, ip, r2, ror #12
   10dc0:	ldr	r3, [pc, #1368]	; 11320 <abort@plt+0xe08>
   10dc4:	eor	r1, ip, r2
   10dc8:	add	r3, r0, r3
   10dcc:	and	r1, r1, r5
   10dd0:	add	fp, r3, fp
   10dd4:	eor	r3, r1, ip
   10dd8:	add	r3, r3, fp
   10ddc:	ldr	r1, [pc, #1344]	; 11324 <abort@plt+0xe0c>
   10de0:	add	r3, r2, r3, ror #27
   10de4:	ldr	fp, [r9, #8]
   10de8:	eor	r0, r2, r3
   10dec:	add	r1, fp, r1
   10df0:	and	r0, r0, ip
   10df4:	add	r5, r1, r5
   10df8:	eor	r1, r0, r2
   10dfc:	add	r1, r1, r5
   10e00:	ldr	fp, [r9, #28]
   10e04:	add	r1, r3, r1, ror #23
   10e08:	ldr	r0, [pc, #1304]	; 11328 <abort@plt+0xe10>
   10e0c:	eor	r5, r3, r1
   10e10:	add	r0, fp, r0
   10e14:	and	r5, r5, r2
   10e18:	add	ip, r0, ip
   10e1c:	eor	r0, r5, r3
   10e20:	add	r0, r0, ip
   10e24:	ldr	r5, [pc, #1280]	; 1132c <abort@plt+0xe14>
   10e28:	add	r0, r1, r0, ror #18
   10e2c:	eor	fp, r1, r0
   10e30:	add	r5, r8, r5
   10e34:	and	ip, r3, fp
   10e38:	eor	ip, ip, r1
   10e3c:	add	r2, r5, r2
   10e40:	add	r2, ip, r2
   10e44:	ldr	r5, [pc, #1252]	; 11330 <abort@plt+0xe18>
   10e48:	ldr	ip, [r9, #20]
   10e4c:	add	r2, r0, r2, ror #12
   10e50:	add	r5, ip, r5
   10e54:	eor	fp, fp, r2
   10e58:	add	r3, r5, r3
   10e5c:	ldr	ip, [r9, #32]
   10e60:	add	r3, fp, r3
   10e64:	ldr	fp, [pc, #1224]	; 11334 <abort@plt+0xe1c>
   10e68:	add	r3, r2, r3, ror #28
   10e6c:	add	fp, ip, fp
   10e70:	eor	ip, r0, r2
   10e74:	eor	ip, ip, r3
   10e78:	add	r1, fp, r1
   10e7c:	add	r1, ip, r1
   10e80:	ldr	r5, [pc, #1200]	; 11338 <abort@plt+0xe20>
   10e84:	ldr	ip, [r9, #44]	; 0x2c
   10e88:	add	r1, r3, r1, ror #21
   10e8c:	add	r5, ip, r5
   10e90:	eor	ip, r2, r3
   10e94:	eor	ip, ip, r1
   10e98:	add	r0, r5, r0
   10e9c:	add	r0, ip, r0
   10ea0:	ldr	r5, [pc, #1172]	; 1133c <abort@plt+0xe24>
   10ea4:	add	r0, r1, r0, ror #16
   10ea8:	add	r5, sl, r5
   10eac:	eor	fp, r3, r1
   10eb0:	eor	fp, fp, r0
   10eb4:	add	r2, r5, r2
   10eb8:	ldr	ip, [r9, #4]
   10ebc:	add	r2, fp, r2
   10ec0:	ldr	fp, [pc, #1144]	; 11340 <abort@plt+0xe28>
   10ec4:	add	r2, r0, r2, ror #9
   10ec8:	add	fp, ip, fp
   10ecc:	eor	ip, r1, r0
   10ed0:	add	r3, fp, r3
   10ed4:	eor	fp, ip, r2
   10ed8:	ldr	r5, [r9, #16]
   10edc:	add	fp, fp, r3
   10ee0:	ldr	ip, [pc, #1116]	; 11344 <abort@plt+0xe2c>
   10ee4:	add	fp, r2, fp, ror #28
   10ee8:	add	ip, r5, ip
   10eec:	eor	r3, r0, r2
   10ef0:	eor	r3, r3, fp
   10ef4:	add	r1, ip, r1
   10ef8:	ldr	r5, [r9, #28]
   10efc:	add	r1, r3, r1
   10f00:	ldr	ip, [pc, #1088]	; 11348 <abort@plt+0xe30>
   10f04:	add	r1, fp, r1, ror #21
   10f08:	add	ip, r5, ip
   10f0c:	eor	r3, r2, fp
   10f10:	eor	r3, r3, r1
   10f14:	add	r0, ip, r0
   10f18:	add	r0, r3, r0
   10f1c:	ldr	ip, [r9, #40]	; 0x28
   10f20:	ldr	r5, [pc, #1060]	; 1134c <abort@plt+0xe34>
   10f24:	add	r0, r1, r0, ror #16
   10f28:	eor	r3, fp, r1
   10f2c:	add	r5, ip, r5
   10f30:	add	r2, r5, r2
   10f34:	eor	r5, r3, r0
   10f38:	ldr	ip, [r9, #52]	; 0x34
   10f3c:	add	r5, r5, r2
   10f40:	ldr	r2, [pc, #1032]	; 11350 <abort@plt+0xe38>
   10f44:	add	r5, r0, r5, ror #9
   10f48:	add	r2, ip, r2
   10f4c:	eor	ip, r1, r0
   10f50:	add	fp, r2, fp
   10f54:	eor	r2, ip, r5
   10f58:	add	r2, r2, fp
   10f5c:	ldr	ip, [pc, #1008]	; 11354 <abort@plt+0xe3c>
   10f60:	ldr	fp, [r9]
   10f64:	add	r2, r5, r2, ror #28
   10f68:	eor	r3, r0, r5
   10f6c:	add	ip, fp, ip
   10f70:	add	r1, ip, r1
   10f74:	eor	fp, r3, r2
   10f78:	add	fp, fp, r1
   10f7c:	ldr	ip, [pc, #980]	; 11358 <abort@plt+0xe40>
   10f80:	ldr	r1, [r9, #12]
   10f84:	add	fp, r2, fp, ror #21
   10f88:	eor	r3, r5, r2
   10f8c:	add	ip, r1, ip
   10f90:	add	r0, ip, r0
   10f94:	eor	ip, r3, fp
   10f98:	ldr	r1, [r9, #24]
   10f9c:	add	ip, ip, r0
   10fa0:	ldr	r3, [pc, #948]	; 1135c <abort@plt+0xe44>
   10fa4:	add	ip, fp, ip, ror #16
   10fa8:	add	r3, r1, r3
   10fac:	eor	r1, r2, fp
   10fb0:	add	r5, r3, r5
   10fb4:	eor	r3, r1, ip
   10fb8:	add	r3, r3, r5
   10fbc:	ldr	r1, [r9, #36]	; 0x24
   10fc0:	ldr	r0, [pc, #920]	; 11360 <abort@plt+0xe48>
   10fc4:	add	r3, ip, r3, ror #9
   10fc8:	add	r0, r1, r0
   10fcc:	eor	r1, fp, ip
   10fd0:	add	r2, r0, r2
   10fd4:	eor	r5, r1, r3
   10fd8:	add	r5, r5, r2
   10fdc:	ldr	r0, [pc, #896]	; 11364 <abort@plt+0xe4c>
   10fe0:	add	r5, r3, r5, ror #28
   10fe4:	eor	r2, ip, r3
   10fe8:	add	r0, r8, r0
   10fec:	add	fp, r0, fp
   10ff0:	eor	r0, r2, r5
   10ff4:	add	r0, r0, fp
   10ff8:	ldr	r1, [pc, #872]	; 11368 <abort@plt+0xe50>
   10ffc:	add	r0, r5, r0, ror #21
   11000:	eor	r2, r3, r5
   11004:	add	r1, r7, r1
   11008:	add	ip, r1, ip
   1100c:	eor	r1, r2, r0
   11010:	add	r1, r1, ip
   11014:	ldr	r2, [r9, #8]
   11018:	ldr	ip, [pc, #844]	; 1136c <abort@plt+0xe54>
   1101c:	add	r1, r0, r1, ror #16
   11020:	add	ip, r2, ip
   11024:	eor	r2, r5, r0
   11028:	add	r3, ip, r3
   1102c:	eor	ip, r2, r1
   11030:	add	ip, ip, r3
   11034:	ldr	fp, [r9]
   11038:	ldr	r2, [pc, #816]	; 11370 <abort@plt+0xe58>
   1103c:	add	ip, r1, ip, ror #9
   11040:	mvn	r3, r0
   11044:	add	r2, fp, r2
   11048:	orr	r3, r3, ip
   1104c:	add	r5, r2, r5
   11050:	eor	r2, r3, r1
   11054:	add	r2, r2, r5
   11058:	ldr	fp, [pc, #788]	; 11374 <abort@plt+0xe5c>
   1105c:	ldr	r5, [r9, #28]
   11060:	add	r2, ip, r2, ror #26
   11064:	mvn	r3, r1
   11068:	add	fp, r5, fp
   1106c:	orr	r3, r3, r2
   11070:	eor	r3, r3, ip
   11074:	add	r0, fp, r0
   11078:	add	r0, r3, r0
   1107c:	ldr	fp, [pc, #756]	; 11378 <abort@plt+0xe60>
   11080:	add	r0, r2, r0, ror #22
   11084:	mvn	r5, ip
   11088:	add	fp, sl, fp
   1108c:	orr	r5, r5, r0
   11090:	eor	r5, r5, r2
   11094:	add	r1, fp, r1
   11098:	add	r1, r5, r1
   1109c:	ldr	r3, [pc, #728]	; 1137c <abort@plt+0xe64>
   110a0:	ldr	r5, [r9, #20]
   110a4:	add	r1, r0, r1, ror #17
   110a8:	mvn	sl, r2
   110ac:	add	r3, r5, r3
   110b0:	orr	sl, sl, r1
   110b4:	add	ip, r3, ip
   110b8:	eor	sl, sl, r0
   110bc:	add	ip, sl, ip
   110c0:	ldr	fp, [pc, #696]	; 11380 <abort@plt+0xe68>
   110c4:	add	ip, r1, ip, ror #11
   110c8:	mvn	r5, r0
   110cc:	add	fp, r8, fp
   110d0:	orr	r5, r5, ip
   110d4:	eor	r5, r5, r1
   110d8:	add	r2, fp, r2
   110dc:	add	r2, r5, r2
   110e0:	ldr	r8, [pc, #668]	; 11384 <abort@plt+0xe6c>
   110e4:	ldr	r5, [r9, #12]
   110e8:	add	r2, ip, r2, ror #26
   110ec:	mvn	r3, r1
   110f0:	add	r8, r5, r8
   110f4:	orr	r3, r3, r2
   110f8:	eor	r3, r3, ip
   110fc:	add	r0, r8, r0
   11100:	add	r0, r3, r0
   11104:	ldr	r8, [r9, #40]	; 0x28
   11108:	ldr	fp, [pc, #632]	; 11388 <abort@plt+0xe70>
   1110c:	add	r0, r2, r0, ror #22
   11110:	mvn	r5, ip
   11114:	add	fp, r8, fp
   11118:	orr	r5, r5, r0
   1111c:	eor	r5, r5, r2
   11120:	add	r1, fp, r1
   11124:	add	r1, r5, r1
   11128:	ldr	r8, [r9, #4]
   1112c:	ldr	r3, [pc, #600]	; 1138c <abort@plt+0xe74>
   11130:	add	r1, r0, r1, ror #17
   11134:	mvn	r5, r2
   11138:	add	r3, r8, r3
   1113c:	orr	r5, r5, r1
   11140:	eor	r5, r5, r0
   11144:	add	ip, r3, ip
   11148:	add	ip, r5, ip
   1114c:	ldr	fp, [pc, #572]	; 11390 <abort@plt+0xe78>
   11150:	ldr	r5, [r9, #32]
   11154:	add	ip, r1, ip, ror #11
   11158:	mvn	r3, r0
   1115c:	add	fp, r5, fp
   11160:	orr	r3, r3, ip
   11164:	eor	r3, r3, r1
   11168:	add	r2, fp, r2
   1116c:	add	r2, r3, r2
   11170:	ldr	r8, [pc, #540]	; 11394 <abort@plt+0xe7c>
   11174:	add	r2, ip, r2, ror #26
   11178:	mvn	r5, r1
   1117c:	add	r8, r7, r8
   11180:	orr	r5, r5, r2
   11184:	eor	r5, r5, ip
   11188:	add	r0, r8, r0
   1118c:	add	r0, r5, r0
   11190:	ldr	fp, [pc, #512]	; 11398 <abort@plt+0xe80>
   11194:	ldr	r5, [r9, #24]
   11198:	add	r0, r2, r0, ror #22
   1119c:	mvn	r3, ip
   111a0:	add	fp, r5, fp
   111a4:	orr	r3, r3, r0
   111a8:	eor	r3, r3, r2
   111ac:	add	r1, fp, r1
   111b0:	add	r1, r3, r1
   111b4:	ldr	r8, [r9, #52]	; 0x34
   111b8:	ldr	r7, [pc, #476]	; 1139c <abort@plt+0xe84>
   111bc:	add	r1, r0, r1, ror #17
   111c0:	mvn	r5, r2
   111c4:	add	r7, r8, r7
   111c8:	orr	r5, r5, r1
   111cc:	eor	r5, r5, r0
   111d0:	add	ip, r7, ip
   111d4:	add	ip, r5, ip
   111d8:	ldr	fp, [pc, #448]	; 113a0 <abort@plt+0xe88>
   111dc:	ldr	r5, [r9, #16]
   111e0:	add	ip, r1, ip, ror #11
   111e4:	mvn	r3, r0
   111e8:	add	fp, r5, fp
   111ec:	orr	r3, r3, ip
   111f0:	eor	r3, r3, r1
   111f4:	add	r2, fp, r2
   111f8:	add	r2, r3, r2
   111fc:	ldr	r5, [r9, #44]	; 0x2c
   11200:	ldr	r8, [pc, #412]	; 113a4 <abort@plt+0xe8c>
   11204:	add	r2, ip, r2, ror #26
   11208:	mvn	r3, r1
   1120c:	add	r8, r5, r8
   11210:	orr	r3, r3, r2
   11214:	add	r8, r8, r0
   11218:	eor	r0, r3, ip
   1121c:	add	r0, r0, r8
   11220:	ldr	r5, [r9, #8]
   11224:	ldr	fp, [pc, #380]	; 113a8 <abort@plt+0xe90>
   11228:	add	r0, r2, r0, ror #22
   1122c:	mvn	r3, ip
   11230:	add	fp, r5, fp
   11234:	orr	r3, r3, r0
   11238:	add	fp, fp, r1
   1123c:	eor	r1, r3, r2
   11240:	add	r1, r1, fp
   11244:	ldr	r5, [r9, #36]	; 0x24
   11248:	ldr	r7, [pc, #348]	; 113ac <abort@plt+0xe94>
   1124c:	add	r1, r0, r1, ror #17
   11250:	mvn	r3, r2
   11254:	add	r7, r5, r7
   11258:	orr	r3, r3, r1
   1125c:	eor	r3, r3, r0
   11260:	add	ip, r7, ip
   11264:	add	ip, r3, ip
   11268:	ldr	r5, [sp, #8]
   1126c:	ldr	r3, [sp, #4]
   11270:	add	r9, r9, #64	; 0x40
   11274:	add	ip, r1, ip, ror #11
   11278:	add	r3, r3, r2
   1127c:	cmp	r5, r9
   11280:	str	r3, [sp, #4]
   11284:	add	r6, r6, r0
   11288:	add	r4, r4, r1
   1128c:	add	lr, lr, ip
   11290:	bhi	109a4 <abort@plt+0x48c>
   11294:	mov	ip, lr
   11298:	mov	r1, r4
   1129c:	mov	lr, r6
   112a0:	ldr	r3, [sp, #12]
   112a4:	ldr	r2, [sp, #4]
   112a8:	str	ip, [r3, #4]
   112ac:	str	r2, [r3]
   112b0:	str	r1, [r3, #8]
   112b4:	str	lr, [r3, #12]
   112b8:	add	sp, sp, #20
   112bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   112c0:	mov	ip, r3
   112c4:	mov	lr, r2
   112c8:	b	112a0 <abort@plt+0xd88>
   112cc:	stmia	r7, {r1, r2, r4, r6, r8, r9, sl, ip, sp, pc}^
   112d0:	strtcs	r7, [r0], #-219	; 0xffffff25
   112d4:			; <UNDEFINED> instruction: 0xc1bdceee
   112d8:			; <UNDEFINED> instruction: 0xf57c0faf
   112dc:	blhi	114f1a0 <stderr@@GLIBC_2.4+0x112d150>
   112e0:	blvs	fe415770 <stderr@@GLIBC_2.4+0xfe3f3720>
   112e4:	ldc2	1, cr7, [r8, #588]	; 0x24c
   112e8:	ldrbtge	r4, [r9], -lr, lsl #7
   112ec:	ldmibmi	r4!, {r0, r5, fp}
   112f0:			; <UNDEFINED> instruction: 0xf61e2562
   112f4:	subgt	fp, r0, r0, asr #6
   112f8:			; <UNDEFINED> instruction: 0x265e5a51
   112fc:	ldmib	r6!, {r1, r3, r5, r7, r8, r9, sl, lr, pc}
   11300:			; <UNDEFINED> instruction: 0xd62f105d
   11304:	subeq	r1, r4, #1392508928	; 0x53000000
   11308:	stmiale	r1!, {r0, r7, r9, sl, sp, lr, pc}
   1130c:	ldrb	pc, [r3, r8, asr #23]	; <UNPREDICTABLE>
   11310:	mvncs	ip, r6, ror #27
   11314:	teqgt	r7, #56098816	; 0x3580000
   11318:			; <UNDEFINED> instruction: 0xf4d50d87
   1131c:	ldrbmi	r1, [sl, #-1261]	; 0xfffffb13
   11320:	stmibge	r3!, {r0, r2, r8, fp, sp, lr, pc}^
   11324:	stc2l	3, cr10, [pc], #992	; 1170c <abort@plt+0x11f4>
   11328:			; <UNDEFINED> instruction: 0x676f02d9
   1132c:	stchi	12, cr4, [sl, #-552]!	; 0xfffffdd8
   11330:			; <UNDEFINED> instruction: 0xfffa3942
   11334:	ldrbhi	pc, [r1, -r1, lsl #13]!	; <UNPREDICTABLE>
   11338:	ldfvss	f6, [sp, #136]	; 0x88
   1133c:	vcmla.f16	d19, d5, d12, #270
   11340:	ldrtge	lr, [lr], #2628	; 0xa44
   11344:	blmi	ff7c51f0 <stderr@@GLIBC_2.4+0xff7a31a0>
   11348:			; <UNDEFINED> instruction: 0xf6bb4b60
   1134c:	mrclt	12, 5, fp, cr15, cr0, {3}
   11350:	ldmcs	fp, {r1, r2, r6, r7, r9, sl, fp, ip, sp, lr}
   11354:	b	fe85b344 <stderr@@GLIBC_2.4+0xfe8392f4>
   11358:	strbtle	r3, [pc], #133	; 11360 <abort@plt+0xe48>
   1135c:	streq	r1, [r8], #3333	; 0xd05
   11360:	ldmible	r4, {r0, r3, r4, r5, ip, lr, pc}^
   11364:	ldrb	r9, [fp], r5, ror #19
   11368:	svcne	0x00a27cf8
   1136c:	strtgt	r5, [ip], #1637	; 0x665
   11370:	vld1.16	{d2-d5}, [r9], r4
   11374:	msrmi	CPSR_fx, #604	; 0x25c
   11378:	blge	fe51a21c <stderr@@GLIBC_2.4+0xfe4f81cc>
   1137c:	ldc2	0, cr10, [r3], {57}	; 0x39
   11380:	ldrbvs	r5, [fp, #-2499]	; 0xfffff63d
   11384:	svchi	0x000ccc92
   11388:			; <UNDEFINED> instruction: 0xffeff47d
   1138c:	strhi	r5, [r4, #3537]	; 0xdd1
   11390:	svcvs	0x00a87e4f
   11394:	cdp2	6, 2, cr14, cr12, cr0, {7}
   11398:	movwge	r4, #4884	; 0x1314
   1139c:	adfmi<illegal precision>p	f1, f0, f1
   113a0:			; <UNDEFINED> instruction: 0xf7537e82
   113a4:	lfmlt	f7, 1, [sl, #-212]!	; 0xffffff2c
   113a8:	bcs	ff605e9c <stderr@@GLIBC_2.4+0xff5e3e4c>
   113ac:	bl	fe1c61f8 <stderr@@GLIBC_2.4+0xfe1a41a8>
   113b0:	push	{r4, r5, r6, r7, r8, lr}
   113b4:	mov	r4, r0
   113b8:	ldr	r0, [r0, #24]
   113bc:	ldr	r3, [r4, #16]
   113c0:	cmp	r0, #55	; 0x37
   113c4:	add	r3, r0, r3
   113c8:	mov	r5, r1
   113cc:	movhi	r6, #128	; 0x80
   113d0:	movls	r6, #64	; 0x40
   113d4:	movhi	r2, #120	; 0x78
   113d8:	movls	r2, #56	; 0x38
   113dc:	movhi	r1, #31
   113e0:	movls	r1, #15
   113e4:	movhi	lr, #30
   113e8:	movls	lr, #14
   113ec:	cmp	r0, r3
   113f0:	add	lr, r4, lr, lsl #2
   113f4:	ldrhi	ip, [r4, #20]
   113f8:	ldrls	r7, [r4, #20]
   113fc:	addhi	r7, ip, #1
   11400:	add	r1, r4, r1, lsl #2
   11404:	lsr	ip, r3, #29
   11408:	strhi	r7, [r4, #20]
   1140c:	str	r3, [r4, #16]
   11410:	orr	ip, ip, r7, lsl #3
   11414:	lsl	r3, r3, #3
   11418:	add	r7, r4, #28
   1141c:	str	r3, [lr, #28]
   11420:	sub	r2, r2, r0
   11424:	str	ip, [r1, #28]
   11428:	add	r0, r7, r0
   1142c:	ldr	r1, [pc, #56]	; 1146c <abort@plt+0xf54>
   11430:	bl	10494 <memcpy@plt>
   11434:	mov	r0, r7
   11438:	mov	r2, r4
   1143c:	mov	r1, r6
   11440:	bl	10938 <abort@plt+0x420>
   11444:	ldr	r3, [r4]
   11448:	mov	r0, r5
   1144c:	str	r3, [r5]
   11450:	ldr	r3, [r4, #4]
   11454:	str	r3, [r5, #4]
   11458:	ldr	r3, [r4, #8]
   1145c:	str	r3, [r5, #8]
   11460:	ldr	r3, [r4, #12]
   11464:	str	r3, [r5, #12]
   11468:	pop	{r4, r5, r6, r7, r8, pc}
   1146c:			; <UNDEFINED> instruction: 0x000119b8
   11470:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11474:	mov	r6, r2
   11478:	ldr	r4, [r2, #24]
   1147c:	mov	r8, r0
   11480:	cmp	r4, #0
   11484:	mov	r5, r1
   11488:	bne	11578 <abort@plt+0x1060>
   1148c:	cmp	r5, #63	; 0x3f
   11490:	bls	11568 <abort@plt+0x1050>
   11494:	tst	r8, #3
   11498:	beq	1154c <abort@plt+0x1034>
   1149c:	cmp	r5, #64	; 0x40
   114a0:	add	r7, r6, #28
   114a4:	beq	11524 <abort@plt+0x100c>
   114a8:	mov	sl, r5
   114ac:	mov	r4, r8
   114b0:	mov	r9, #64	; 0x40
   114b4:	add	r2, r4, #64	; 0x40
   114b8:	mov	r3, r7
   114bc:	ldr	lr, [r4]
   114c0:	ldr	ip, [r4, #4]
   114c4:	ldr	r0, [r4, #8]
   114c8:	ldr	r1, [r4, #12]
   114cc:	add	r4, r4, #16
   114d0:	cmp	r4, r2
   114d4:	str	lr, [r3]
   114d8:	str	ip, [r3, #4]
   114dc:	str	r0, [r3, #8]
   114e0:	str	r1, [r3, #12]
   114e4:	add	r3, r3, #16
   114e8:	bne	114bc <abort@plt+0xfa4>
   114ec:	sub	sl, sl, #64	; 0x40
   114f0:	mov	r2, r6
   114f4:	mov	r1, r9
   114f8:	mov	r0, r7
   114fc:	bl	10938 <abort@plt+0x420>
   11500:	cmp	sl, #64	; 0x40
   11504:	bhi	114b4 <abort@plt+0xf9c>
   11508:	sub	r3, r5, #65	; 0x41
   1150c:	bic	r2, r3, #63	; 0x3f
   11510:	mov	r3, r2
   11514:	sub	r5, r5, #64	; 0x40
   11518:	add	r2, r2, #64	; 0x40
   1151c:	sub	r5, r5, r3
   11520:	add	r8, r8, r2
   11524:	ldr	r4, [r6, #24]
   11528:	mov	r1, r8
   1152c:	add	r0, r7, r4
   11530:	mov	r2, r5
   11534:	add	r4, r4, r5
   11538:	bl	10494 <memcpy@plt>
   1153c:	cmp	r4, #63	; 0x3f
   11540:	bhi	115b8 <abort@plt+0x10a0>
   11544:	str	r4, [r6, #24]
   11548:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1154c:	bic	r4, r5, #63	; 0x3f
   11550:	mov	r0, r8
   11554:	mov	r1, r4
   11558:	mov	r2, r6
   1155c:	bl	10938 <abort@plt+0x420>
   11560:	and	r5, r5, #63	; 0x3f
   11564:	add	r8, r8, r4
   11568:	cmp	r5, #0
   1156c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   11570:	add	r7, r6, #28
   11574:	b	11524 <abort@plt+0x100c>
   11578:	rsb	r7, r4, #128	; 0x80
   1157c:	cmp	r7, r1
   11580:	movcs	r7, r1
   11584:	add	r9, r2, #28
   11588:	mov	r1, r8
   1158c:	mov	r2, r7
   11590:	add	r0, r9, r4
   11594:	bl	10494 <memcpy@plt>
   11598:	ldr	r1, [r6, #24]
   1159c:	add	r1, r7, r1
   115a0:	cmp	r1, #64	; 0x40
   115a4:	str	r1, [r6, #24]
   115a8:	bhi	115e4 <abort@plt+0x10cc>
   115ac:	add	r8, r8, r7
   115b0:	sub	r5, r5, r7
   115b4:	b	1148c <abort@plt+0xf74>
   115b8:	sub	r4, r4, #64	; 0x40
   115bc:	mov	r2, r6
   115c0:	mov	r1, #64	; 0x40
   115c4:	mov	r0, r7
   115c8:	bl	10938 <abort@plt+0x420>
   115cc:	mov	r0, r7
   115d0:	mov	r2, r4
   115d4:	add	r1, r6, #92	; 0x5c
   115d8:	bl	10494 <memcpy@plt>
   115dc:	str	r4, [r6, #24]
   115e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   115e4:	mov	r2, r6
   115e8:	mov	r0, r9
   115ec:	bic	r1, r1, #63	; 0x3f
   115f0:	bl	10938 <abort@plt+0x420>
   115f4:	ldr	r2, [r6, #24]
   115f8:	add	r1, r4, r7
   115fc:	and	r2, r2, #63	; 0x3f
   11600:	bic	r1, r1, #63	; 0x3f
   11604:	add	r1, r9, r1
   11608:	mov	r0, r9
   1160c:	str	r2, [r6, #24]
   11610:	bl	10494 <memcpy@plt>
   11614:	b	115ac <abort@plt+0x1094>
   11618:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1161c:	mov	r5, r1
   11620:	sub	sp, sp, #164	; 0xa4
   11624:	ldr	lr, [pc, #640]	; 118ac <abort@plt+0x1394>
   11628:	ldr	ip, [pc, #640]	; 118b0 <abort@plt+0x1398>
   1162c:	ldr	r1, [pc, #640]	; 118b4 <abort@plt+0x139c>
   11630:	ldr	r3, [pc, #640]	; 118b8 <abort@plt+0x13a0>
   11634:	mov	r4, #0
   11638:	cmp	r5, #63	; 0x3f
   1163c:	mov	r7, r2
   11640:	str	lr, [sp, #4]
   11644:	str	ip, [sp, #8]
   11648:	str	r1, [sp, #12]
   1164c:	str	r3, [sp, #16]
   11650:	str	r4, [sp, #24]
   11654:	str	r4, [sp, #20]
   11658:	str	r4, [sp, #28]
   1165c:	mov	sl, r0
   11660:	bls	11758 <abort@plt+0x1240>
   11664:	tst	r0, #3
   11668:	beq	117e0 <abort@plt+0x12c8>
   1166c:	cmp	r5, #64	; 0x40
   11670:	beq	11828 <abort@plt+0x1310>
   11674:	mov	r9, r5
   11678:	mov	r4, r0
   1167c:	add	r6, sp, #32
   11680:	add	r8, sp, #4
   11684:	add	fp, r4, #64	; 0x40
   11688:	mov	lr, r6
   1168c:	ldr	r0, [r4]
   11690:	ldr	r1, [r4, #4]
   11694:	ldr	r2, [r4, #8]
   11698:	ldr	r3, [r4, #12]
   1169c:	mov	ip, lr
   116a0:	add	r4, r4, #16
   116a4:	cmp	r4, fp
   116a8:	stmia	ip!, {r0, r1, r2, r3}
   116ac:	mov	lr, ip
   116b0:	bne	1168c <abort@plt+0x1174>
   116b4:	sub	r9, r9, #64	; 0x40
   116b8:	mov	r2, r8
   116bc:	mov	r1, #64	; 0x40
   116c0:	mov	r0, r6
   116c4:	bl	10938 <abort@plt+0x420>
   116c8:	cmp	r9, #64	; 0x40
   116cc:	bhi	11684 <abort@plt+0x116c>
   116d0:	sub	r2, r5, #65	; 0x41
   116d4:	bic	r1, r2, #63	; 0x3f
   116d8:	mov	r2, r1
   116dc:	sub	r5, r5, #64	; 0x40
   116e0:	add	r1, r1, #64	; 0x40
   116e4:	sub	r2, r5, r2
   116e8:	add	r1, sl, r1
   116ec:	ldr	r5, [sp, #28]
   116f0:	add	r0, r6, r5
   116f4:	add	r5, r2, r5
   116f8:	bl	10494 <memcpy@plt>
   116fc:	cmp	r5, #63	; 0x3f
   11700:	bhi	11860 <abort@plt+0x1348>
   11704:	ldr	sl, [sp, #20]
   11708:	ldr	r4, [sp, #24]
   1170c:	add	sl, r5, sl
   11710:	add	r0, r6, r5
   11714:	lsl	lr, sl, #3
   11718:	lsr	r1, sl, #29
   1171c:	str	r5, [sp, #28]
   11720:	cmp	r5, #55	; 0x37
   11724:	movhi	r9, #128	; 0x80
   11728:	movls	r9, #64	; 0x40
   1172c:	movhi	r2, #120	; 0x78
   11730:	movls	r2, #56	; 0x38
   11734:	movhi	ip, #31
   11738:	movls	ip, #15
   1173c:	movhi	r3, #30
   11740:	movls	r3, #14
   11744:	cmp	sl, r5
   11748:	str	sl, [sp, #20]
   1174c:	addcc	r4, r4, #1
   11750:	strcc	r4, [sp, #24]
   11754:	b	1178c <abort@plt+0x1274>
   11758:	cmp	r5, #0
   1175c:	bne	1188c <abort@plt+0x1374>
   11760:	add	r6, sp, #32
   11764:	mov	r0, r6
   11768:	mov	r9, #64	; 0x40
   1176c:	mov	r2, #56	; 0x38
   11770:	mov	r1, r5
   11774:	mov	lr, r5
   11778:	mov	ip, #15
   1177c:	mov	r3, #14
   11780:	mov	r4, r5
   11784:	add	r8, sp, #4
   11788:	str	r5, [sp, #20]
   1178c:	add	sl, sp, #160	; 0xa0
   11790:	add	r3, sl, r3, lsl #2
   11794:	add	ip, sl, ip, lsl #2
   11798:	orr	r4, r1, r4, lsl #3
   1179c:	sub	r2, r2, r5
   117a0:	ldr	r1, [pc, #276]	; 118bc <abort@plt+0x13a4>
   117a4:	str	lr, [r3, #-128]	; 0xffffff80
   117a8:	str	r4, [ip, #-128]	; 0xffffff80
   117ac:	bl	10494 <memcpy@plt>
   117b0:	mov	r2, r8
   117b4:	mov	r1, r9
   117b8:	mov	r0, r6
   117bc:	bl	10938 <abort@plt+0x420>
   117c0:	ldmib	sp, {r0, r1, r2, r3}
   117c4:	str	r0, [r7]
   117c8:	str	r1, [r7, #4]
   117cc:	mov	r0, r7
   117d0:	str	r2, [r7, #8]
   117d4:	str	r3, [r7, #12]
   117d8:	add	sp, sp, #164	; 0xa4
   117dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117e0:	bic	r4, r5, #63	; 0x3f
   117e4:	add	r8, sp, #4
   117e8:	mov	r1, r4
   117ec:	mov	r2, r8
   117f0:	bl	10938 <abort@plt+0x420>
   117f4:	ands	r2, r5, #63	; 0x3f
   117f8:	addne	r1, sl, r4
   117fc:	addne	r6, sp, #32
   11800:	bne	116ec <abort@plt+0x11d4>
   11804:	ldr	r5, [sp, #28]
   11808:	ldr	sl, [sp, #20]
   1180c:	add	r6, sp, #32
   11810:	add	sl, r5, sl
   11814:	add	r0, r6, r5
   11818:	lsl	lr, sl, #3
   1181c:	lsr	r1, sl, #29
   11820:	ldr	r4, [sp, #24]
   11824:	b	11720 <abort@plt+0x1208>
   11828:	add	r6, sp, #32
   1182c:	add	r4, r0, #64	; 0x40
   11830:	mov	lr, r6
   11834:	ldr	r0, [sl]
   11838:	ldr	r1, [sl, #4]
   1183c:	ldr	r2, [sl, #8]
   11840:	ldr	r3, [sl, #12]
   11844:	mov	ip, lr
   11848:	add	sl, sl, #16
   1184c:	cmp	sl, r4
   11850:	stmia	ip!, {r0, r1, r2, r3}
   11854:	mov	lr, ip
   11858:	bne	11834 <abort@plt+0x131c>
   1185c:	add	r8, sp, #4
   11860:	mov	r2, r8
   11864:	mov	r0, r6
   11868:	sub	r5, r5, #64	; 0x40
   1186c:	mov	r1, #64	; 0x40
   11870:	bl	10938 <abort@plt+0x420>
   11874:	mov	r2, r5
   11878:	mov	r3, #128	; 0x80
   1187c:	add	r1, sp, #96	; 0x60
   11880:	mov	r0, r6
   11884:	bl	104a0 <__memcpy_chk@plt>
   11888:	b	11704 <abort@plt+0x11ec>
   1188c:	add	r6, sp, #32
   11890:	mov	r1, sl
   11894:	mov	r0, r6
   11898:	mov	r2, r5
   1189c:	bl	10494 <memcpy@plt>
   118a0:	mov	sl, r4
   118a4:	add	r8, sp, #4
   118a8:	b	1170c <abort@plt+0x11f4>
   118ac:	strbvs	r2, [r5, -r1, lsl #6]
   118b0:	svc	0x00cdab89
   118b4:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   118b8:	eorsne	r5, r2, r6, ror r4
   118bc:			; <UNDEFINED> instruction: 0x000119b8
   118c0:	cmp	r0, #0
   118c4:	moveq	r0, #1
   118c8:	cmp	r0, #0
   118cc:	blt	118d4 <abort@plt+0x13bc>
   118d0:	b	104b8 <malloc@plt>
   118d4:	push	{r4, lr}
   118d8:	bl	104e8 <__errno_location@plt>
   118dc:	mov	r3, #12
   118e0:	str	r3, [r0]
   118e4:	mov	r0, #0
   118e8:	pop	{r4, pc}
   118ec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   118f0:	mov	r7, r0
   118f4:	ldr	r6, [pc, #72]	; 11944 <abort@plt+0x142c>
   118f8:	ldr	r5, [pc, #72]	; 11948 <abort@plt+0x1430>
   118fc:	add	r6, pc, r6
   11900:	add	r5, pc, r5
   11904:	sub	r6, r6, r5
   11908:	mov	r8, r1
   1190c:	mov	r9, r2
   11910:	bl	10468 <strtol@plt-0x20>
   11914:	asrs	r6, r6, #2
   11918:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1191c:	mov	r4, #0
   11920:	add	r4, r4, #1
   11924:	ldr	r3, [r5], #4
   11928:	mov	r2, r9
   1192c:	mov	r1, r8
   11930:	mov	r0, r7
   11934:	blx	r3
   11938:	cmp	r6, r4
   1193c:	bne	11920 <abort@plt+0x1408>
   11940:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11944:	andeq	r0, r1, ip, lsl #12
   11948:	andeq	r0, r1, r4, lsl #12
   1194c:	bx	lr

Disassembly of section .fini:

00011950 <.fini>:
   11950:	push	{r3, lr}
   11954:	pop	{r3, pc}
