#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5637abca7480 .scope module, "RCA_TB" "RCA_TB" 2 1;
 .timescale 0 0;
v0x5637abcd4f60_0 .var "A", 3 0;
v0x5637abcd5040_0 .var "B", 3 0;
v0x5637abcd5110_0 .var "Cin", 0 0;
v0x5637abcd5230_0 .net "Cout", 3 0, L_0x5637abcd86d0;  1 drivers
v0x5637abcd52d0_0 .net "S", 3 0, L_0x5637abcd8520;  1 drivers
v0x5637abcd53c0_0 .net *"_s1", 0 0, L_0x5637abcd88b0;  1 drivers
v0x5637abcd5460_0 .net "add", 4 0, L_0x5637abcd8950;  1 drivers
L_0x5637abcd88b0 .part L_0x5637abcd86d0, 3, 1;
L_0x5637abcd8950 .concat [ 4 1 0 0], L_0x5637abcd8520, L_0x5637abcd88b0;
S_0x5637abcad120 .scope module, "rca" "ripple_carry_adder" 2 7, 3 8 0, S_0x5637abca7480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 4 "Cout"
P_0x5637abcad2f0 .param/l "SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
v0x5637abcd4a90_0 .net "A", 3 0, v0x5637abcd4f60_0;  1 drivers
v0x5637abcd4b90_0 .net "B", 3 0, v0x5637abcd5040_0;  1 drivers
v0x5637abcd4c70_0 .net "Cin", 0 0, v0x5637abcd5110_0;  1 drivers
v0x5637abcd4d40_0 .net "Cout", 3 0, L_0x5637abcd86d0;  alias, 1 drivers
v0x5637abcd4de0_0 .net "S", 3 0, L_0x5637abcd8520;  alias, 1 drivers
L_0x5637abcd5e10 .part v0x5637abcd4f60_0, 1, 1;
L_0x5637abcd5f40 .part v0x5637abcd5040_0, 1, 1;
L_0x5637abcd6070 .part L_0x5637abcd86d0, 0, 1;
L_0x5637abcd6a40 .part v0x5637abcd4f60_0, 2, 1;
L_0x5637abcd6ba0 .part v0x5637abcd5040_0, 2, 1;
L_0x5637abcd6cd0 .part L_0x5637abcd86d0, 1, 1;
L_0x5637abcd75f0 .part v0x5637abcd4f60_0, 3, 1;
L_0x5637abcd77b0 .part v0x5637abcd5040_0, 3, 1;
L_0x5637abcd79c0 .part L_0x5637abcd86d0, 2, 1;
L_0x5637abcd8260 .part v0x5637abcd4f60_0, 0, 1;
L_0x5637abcd83f0 .part v0x5637abcd5040_0, 0, 1;
L_0x5637abcd8520 .concat8 [ 1 1 1 1], L_0x5637abcd7b80, L_0x5637abcd5540, L_0x5637abcd61a0, L_0x5637abcd6e40;
L_0x5637abcd86d0 .concat8 [ 1 1 1 1], L_0x5637abcd7c20, L_0x5637abcd5640, L_0x5637abcd6240, L_0x5637abcd6ee0;
S_0x5637abcad390 .scope module, "fa0" "full_adder" 3 14, 3 1 0, S_0x5637abcad120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5637abcd7cc0 .functor XOR 1, L_0x5637abcd8260, L_0x5637abcd83f0, C4<0>, C4<0>;
L_0x5637abcd7d30 .functor XOR 1, L_0x5637abcd7cc0, v0x5637abcd5110_0, C4<0>, C4<0>;
L_0x5637abcd7da0 .functor AND 1, L_0x5637abcd8260, L_0x5637abcd83f0, C4<1>, C4<1>;
L_0x5637abcd7e10 .functor AND 1, L_0x5637abcd83f0, v0x5637abcd5110_0, C4<1>, C4<1>;
L_0x5637abcd7f40 .functor OR 1, L_0x5637abcd7da0, L_0x5637abcd7e10, C4<0>, C4<0>;
L_0x5637abcd7fb0 .functor AND 1, L_0x5637abcd8260, v0x5637abcd5110_0, C4<1>, C4<1>;
L_0x5637abcd8060 .functor OR 1, L_0x5637abcd7f40, L_0x5637abcd7fb0, C4<0>, C4<0>;
v0x5637abca1700_0 .net *"_s11", 0 0, L_0x5637abcd7f40;  1 drivers
v0x5637abc9e320_0 .net *"_s13", 0 0, L_0x5637abcd7fb0;  1 drivers
v0x5637abca4800_0 .net *"_s15", 0 0, L_0x5637abcd8060;  1 drivers
v0x5637abca1420_0 .net *"_s17", 1 0, L_0x5637abcd8120;  1 drivers
v0x5637abc9e010_0 .net *"_s3", 0 0, L_0x5637abcd7cc0;  1 drivers
v0x5637abca78a0_0 .net *"_s5", 0 0, L_0x5637abcd7d30;  1 drivers
v0x5637abcd1160_0 .net *"_s7", 0 0, L_0x5637abcd7da0;  1 drivers
v0x5637abcd1240_0 .net *"_s9", 0 0, L_0x5637abcd7e10;  1 drivers
v0x5637abcd1320_0 .net "a", 0 0, L_0x5637abcd8260;  1 drivers
v0x5637abcd13e0_0 .net "b", 0 0, L_0x5637abcd83f0;  1 drivers
v0x5637abcd14a0_0 .net "cin", 0 0, v0x5637abcd5110_0;  alias, 1 drivers
v0x5637abcd1560_0 .net "cout", 0 0, L_0x5637abcd7c20;  1 drivers
v0x5637abcd1620_0 .net "sum", 0 0, L_0x5637abcd7b80;  1 drivers
L_0x5637abcd7b80 .part L_0x5637abcd8120, 1, 1;
L_0x5637abcd7c20 .part L_0x5637abcd8120, 0, 1;
L_0x5637abcd8120 .concat [ 1 1 0 0], L_0x5637abcd8060, L_0x5637abcd7d30;
S_0x5637abcd1780 .scope generate, "gen_loop[1]" "gen_loop[1]" 3 19, 3 19 0, S_0x5637abcad120;
 .timescale 0 0;
P_0x5637abcd1940 .param/l "g" 0 3 19, +C4<01>;
S_0x5637abcd1a00 .scope module, "fa" "full_adder" 3 20, 3 1 0, S_0x5637abcd1780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5637abcaef40 .functor XOR 1, L_0x5637abcd5e10, L_0x5637abcd5f40, C4<0>, C4<0>;
L_0x5637abca8b10 .functor XOR 1, L_0x5637abcaef40, L_0x5637abcd6070, C4<0>, C4<0>;
L_0x5637abca8b80 .functor AND 1, L_0x5637abcd5e10, L_0x5637abcd5f40, C4<1>, C4<1>;
L_0x5637abcd5910 .functor AND 1, L_0x5637abcd5f40, L_0x5637abcd6070, C4<1>, C4<1>;
L_0x5637abcd5a00 .functor OR 1, L_0x5637abca8b80, L_0x5637abcd5910, C4<0>, C4<0>;
L_0x5637abcd5b10 .functor AND 1, L_0x5637abcd5e10, L_0x5637abcd6070, C4<1>, C4<1>;
L_0x5637abcd5bc0 .functor OR 1, L_0x5637abcd5a00, L_0x5637abcd5b10, C4<0>, C4<0>;
v0x5637abcd1c50_0 .net *"_s11", 0 0, L_0x5637abcd5a00;  1 drivers
v0x5637abcd1d50_0 .net *"_s13", 0 0, L_0x5637abcd5b10;  1 drivers
v0x5637abcd1e30_0 .net *"_s15", 0 0, L_0x5637abcd5bc0;  1 drivers
v0x5637abcd1ef0_0 .net *"_s17", 1 0, L_0x5637abcd5cd0;  1 drivers
v0x5637abcd1fd0_0 .net *"_s3", 0 0, L_0x5637abcaef40;  1 drivers
v0x5637abcd2100_0 .net *"_s5", 0 0, L_0x5637abca8b10;  1 drivers
v0x5637abcd21e0_0 .net *"_s7", 0 0, L_0x5637abca8b80;  1 drivers
v0x5637abcd22c0_0 .net *"_s9", 0 0, L_0x5637abcd5910;  1 drivers
v0x5637abcd23a0_0 .net "a", 0 0, L_0x5637abcd5e10;  1 drivers
v0x5637abcd2460_0 .net "b", 0 0, L_0x5637abcd5f40;  1 drivers
v0x5637abcd2520_0 .net "cin", 0 0, L_0x5637abcd6070;  1 drivers
v0x5637abcd25e0_0 .net "cout", 0 0, L_0x5637abcd5640;  1 drivers
v0x5637abcd26a0_0 .net "sum", 0 0, L_0x5637abcd5540;  1 drivers
L_0x5637abcd5540 .part L_0x5637abcd5cd0, 1, 1;
L_0x5637abcd5640 .part L_0x5637abcd5cd0, 0, 1;
L_0x5637abcd5cd0 .concat [ 1 1 0 0], L_0x5637abcd5bc0, L_0x5637abca8b10;
S_0x5637abcd2800 .scope generate, "gen_loop[2]" "gen_loop[2]" 3 19, 3 19 0, S_0x5637abcad120;
 .timescale 0 0;
P_0x5637abcd29a0 .param/l "g" 0 3 19, +C4<010>;
S_0x5637abcd2a60 .scope module, "fa" "full_adder" 3 20, 3 1 0, S_0x5637abcd2800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5637abcd6330 .functor XOR 1, L_0x5637abcd6a40, L_0x5637abcd6ba0, C4<0>, C4<0>;
L_0x5637abcd63a0 .functor XOR 1, L_0x5637abcd6330, L_0x5637abcd6cd0, C4<0>, C4<0>;
L_0x5637abcd6460 .functor AND 1, L_0x5637abcd6a40, L_0x5637abcd6ba0, C4<1>, C4<1>;
L_0x5637abcd6570 .functor AND 1, L_0x5637abcd6ba0, L_0x5637abcd6cd0, C4<1>, C4<1>;
L_0x5637abcd6630 .functor OR 1, L_0x5637abcd6460, L_0x5637abcd6570, C4<0>, C4<0>;
L_0x5637abcd6740 .functor AND 1, L_0x5637abcd6a40, L_0x5637abcd6cd0, C4<1>, C4<1>;
L_0x5637abcd67f0 .functor OR 1, L_0x5637abcd6630, L_0x5637abcd6740, C4<0>, C4<0>;
v0x5637abcd2ce0_0 .net *"_s11", 0 0, L_0x5637abcd6630;  1 drivers
v0x5637abcd2de0_0 .net *"_s13", 0 0, L_0x5637abcd6740;  1 drivers
v0x5637abcd2ec0_0 .net *"_s15", 0 0, L_0x5637abcd67f0;  1 drivers
v0x5637abcd2fb0_0 .net *"_s17", 1 0, L_0x5637abcd6900;  1 drivers
v0x5637abcd3090_0 .net *"_s3", 0 0, L_0x5637abcd6330;  1 drivers
v0x5637abcd31c0_0 .net *"_s5", 0 0, L_0x5637abcd63a0;  1 drivers
v0x5637abcd32a0_0 .net *"_s7", 0 0, L_0x5637abcd6460;  1 drivers
v0x5637abcd3380_0 .net *"_s9", 0 0, L_0x5637abcd6570;  1 drivers
v0x5637abcd3460_0 .net "a", 0 0, L_0x5637abcd6a40;  1 drivers
v0x5637abcd35b0_0 .net "b", 0 0, L_0x5637abcd6ba0;  1 drivers
v0x5637abcd3670_0 .net "cin", 0 0, L_0x5637abcd6cd0;  1 drivers
v0x5637abcd3730_0 .net "cout", 0 0, L_0x5637abcd6240;  1 drivers
v0x5637abcd37f0_0 .net "sum", 0 0, L_0x5637abcd61a0;  1 drivers
L_0x5637abcd61a0 .part L_0x5637abcd6900, 1, 1;
L_0x5637abcd6240 .part L_0x5637abcd6900, 0, 1;
L_0x5637abcd6900 .concat [ 1 1 0 0], L_0x5637abcd67f0, L_0x5637abcd63a0;
S_0x5637abcd3950 .scope generate, "gen_loop[3]" "gen_loop[3]" 3 19, 3 19 0, S_0x5637abcad120;
 .timescale 0 0;
P_0x5637abcd3af0 .param/l "g" 0 3 19, +C4<011>;
S_0x5637abcd3bd0 .scope module, "fa" "full_adder" 3 20, 3 1 0, S_0x5637abcd3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5637abcd6f80 .functor XOR 1, L_0x5637abcd75f0, L_0x5637abcd77b0, C4<0>, C4<0>;
L_0x5637abcd6ff0 .functor XOR 1, L_0x5637abcd6f80, L_0x5637abcd79c0, C4<0>, C4<0>;
L_0x5637abcd7060 .functor AND 1, L_0x5637abcd75f0, L_0x5637abcd77b0, C4<1>, C4<1>;
L_0x5637abcd7120 .functor AND 1, L_0x5637abcd77b0, L_0x5637abcd79c0, C4<1>, C4<1>;
L_0x5637abcd71e0 .functor OR 1, L_0x5637abcd7060, L_0x5637abcd7120, C4<0>, C4<0>;
L_0x5637abcd72f0 .functor AND 1, L_0x5637abcd75f0, L_0x5637abcd79c0, C4<1>, C4<1>;
L_0x5637abcd73a0 .functor OR 1, L_0x5637abcd71e0, L_0x5637abcd72f0, C4<0>, C4<0>;
v0x5637abcd3e20_0 .net *"_s11", 0 0, L_0x5637abcd71e0;  1 drivers
v0x5637abcd3f20_0 .net *"_s13", 0 0, L_0x5637abcd72f0;  1 drivers
v0x5637abcd4000_0 .net *"_s15", 0 0, L_0x5637abcd73a0;  1 drivers
v0x5637abcd40f0_0 .net *"_s17", 1 0, L_0x5637abcd74b0;  1 drivers
v0x5637abcd41d0_0 .net *"_s3", 0 0, L_0x5637abcd6f80;  1 drivers
v0x5637abcd4300_0 .net *"_s5", 0 0, L_0x5637abcd6ff0;  1 drivers
v0x5637abcd43e0_0 .net *"_s7", 0 0, L_0x5637abcd7060;  1 drivers
v0x5637abcd44c0_0 .net *"_s9", 0 0, L_0x5637abcd7120;  1 drivers
v0x5637abcd45a0_0 .net "a", 0 0, L_0x5637abcd75f0;  1 drivers
v0x5637abcd46f0_0 .net "b", 0 0, L_0x5637abcd77b0;  1 drivers
v0x5637abcd47b0_0 .net "cin", 0 0, L_0x5637abcd79c0;  1 drivers
v0x5637abcd4870_0 .net "cout", 0 0, L_0x5637abcd6ee0;  1 drivers
v0x5637abcd4930_0 .net "sum", 0 0, L_0x5637abcd6e40;  1 drivers
L_0x5637abcd6e40 .part L_0x5637abcd74b0, 1, 1;
L_0x5637abcd6ee0 .part L_0x5637abcd74b0, 0, 1;
L_0x5637abcd74b0 .concat [ 1 1 0 0], L_0x5637abcd73a0, L_0x5637abcd6ff0;
    .scope S_0x5637abca7480;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "ripple.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 13 "$monitor", "A = %b: B = %b, Cin = %b --> S = %b, Cout[3] = %b, Addition = %0d", v0x5637abcd4f60_0, v0x5637abcd5040_0, v0x5637abcd5110_0, v0x5637abcd52d0_0, &PV<v0x5637abcd5230_0, 3, 1>, v0x5637abcd5460_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5637abcd4f60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5637abcd5040_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5637abcd5110_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5637abcd4f60_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5637abcd5040_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5637abcd5110_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5637abcd4f60_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5637abcd5040_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5637abcd5110_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5637abcd4f60_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5637abcd5040_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5637abcd5110_0, 0, 1;
    %delay 3, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5637abca7480;
T_1 ;
    %vpi_call 2 22 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ripple_adder.v";
    "ripple_adder.v";
