/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [7:0] _01_;
  reg [4:0] _02_;
  wire [6:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [19:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire [23:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire [2:0] celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_0z[0] | celloutsig_1_2z);
  assign celloutsig_1_13z = celloutsig_1_1z[2] ^ celloutsig_1_10z;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 8'h00;
    else _01_ <= in_data[69:62];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_14z[3:0];
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= celloutsig_0_30z[5:1];
  assign celloutsig_0_5z = in_data[8:5] / { 1'h1, in_data[27:25] };
  assign celloutsig_0_11z = { in_data[14:13], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z } / { 1'h1, celloutsig_0_6z, _01_, celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_10z[6:2], celloutsig_0_10z } / { 1'h1, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_30z = { celloutsig_0_2z[0], _01_, celloutsig_0_19z, celloutsig_0_21z } / { 1'h1, celloutsig_0_26z[15:10], celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_1_7z = { in_data[162:154], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z } >= in_data[163:152];
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_15z } >= { in_data[182:181], celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_0_18z = { celloutsig_0_15z[3:2], celloutsig_0_8z } >= _01_[3:1];
  assign celloutsig_0_44z = { celloutsig_0_26z[14:12], _02_ } > { celloutsig_0_16z[3:1], celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_0_7z = { _01_[2:1], celloutsig_0_3z, celloutsig_0_2z } > _01_[7:2];
  assign celloutsig_0_81z = { _00_, celloutsig_0_44z, celloutsig_0_54z, celloutsig_0_33z } > celloutsig_0_27z[6:0];
  assign celloutsig_1_17z = celloutsig_1_1z[4:1] > celloutsig_1_1z[4:1];
  assign celloutsig_0_13z = { celloutsig_0_10z[1:0], celloutsig_0_1z } > { celloutsig_0_2z[1:0], celloutsig_0_9z };
  assign celloutsig_0_9z = ! { _01_[4:2], celloutsig_0_6z };
  assign celloutsig_1_19z = ! { celloutsig_1_5z[4:1], celloutsig_1_17z, celloutsig_1_7z };
  assign celloutsig_0_23z = ! celloutsig_0_19z;
  assign celloutsig_0_82z = { in_data[87], celloutsig_0_1z, celloutsig_0_77z } * celloutsig_0_26z[10:8];
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } * { in_data[163:161], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_14z = _01_[7:2] * { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_15z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z } * { celloutsig_0_11z[4], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_14z } * { _01_[3], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_21z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z } * celloutsig_0_11z[6:4];
  assign celloutsig_1_4z = in_data[168:160] != { in_data[122:116], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_2z = _01_[4:2] | { in_data[66:65], celloutsig_0_1z };
  assign celloutsig_0_64z = _01_[7:1] | { celloutsig_0_14z, celloutsig_0_23z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } | _01_[6:0];
  assign celloutsig_0_3z = | _01_;
  assign celloutsig_0_6z = | in_data[50:40];
  assign celloutsig_1_8z = | celloutsig_1_5z[3:1];
  assign celloutsig_0_4z = ~^ { celloutsig_0_2z[1:0], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_54z = ~^ celloutsig_0_14z;
  assign celloutsig_0_8z = ~^ { in_data[35:26], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_3z = ~^ celloutsig_1_0z[6:1];
  assign celloutsig_1_6z = ~^ in_data[176:164];
  assign celloutsig_1_10z = ~^ { celloutsig_1_1z[4:0], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_15z = ~^ { celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_20z = ~^ { _01_[7:1], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_25z = ~^ { in_data[16:15], celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_1_1z = celloutsig_1_0z[7:2] >> in_data[189:184];
  assign celloutsig_0_22z = in_data[57:45] >> { celloutsig_0_16z[8:5], celloutsig_0_3z, _01_ };
  assign celloutsig_0_12z = { celloutsig_0_10z[5], celloutsig_0_2z } - { in_data[50:48], celloutsig_0_6z };
  assign celloutsig_0_27z = { celloutsig_0_26z[10:4], celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_7z } - { celloutsig_0_22z[9:2], celloutsig_0_20z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[123:115] ~^ in_data[115:107];
  assign celloutsig_0_26z = { celloutsig_0_22z[7:0], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_7z } ~^ { celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_25z };
  assign celloutsig_1_2z = ~((celloutsig_1_0z[6] & celloutsig_1_0z[0]) | celloutsig_1_0z[1]);
  assign celloutsig_0_33z = ~((celloutsig_0_18z & celloutsig_0_12z[1]) | (celloutsig_0_20z & in_data[12]));
  assign celloutsig_0_77z = ~((_02_[4] & celloutsig_0_64z[0]) | (celloutsig_0_2z[0] & celloutsig_0_4z));
  assign celloutsig_0_17z = ~((celloutsig_0_12z[0] & celloutsig_0_1z) | (celloutsig_0_5z[2] & celloutsig_0_9z));
  assign celloutsig_0_1z = ~((in_data[37] & _01_[4]) | (_01_[6] & in_data[5]));
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
