$date
	Mon Jan 27 14:40:38 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sreg_tb $end
$var wire 1 ! q $end
$var wire 1 " q_0 $end
$var reg 1 # b $end
$var reg 1 $ clock $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
x"
x!
$end
#5
1$
#10
0$
0#
#15
1$
#20
0$
#22
1#
#25
1$
#30
0$
#35
0"
1!
1$
#40
0$
0#
#45
1"
0!
1$
#50
0$
#55
0"
1!
1$
#60
0$
