[2021-09-09 09:42:28,200]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-09 09:42:28,200]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:42:28,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; ".

Peak memory: 14360576 bytes

[2021-09-09 09:42:28,602]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:42:28,729]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34955264 bytes

[2021-09-09 09:42:28,731]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-09 09:42:28,732]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:42:28,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :142
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :73
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 7712768 bytes

[2021-09-09 09:42:28,767]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-09 11:33:21,951]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-09 11:33:21,952]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:33:22,354]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; ".

Peak memory: 14450688 bytes

[2021-09-09 11:33:22,355]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:33:22,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34566144 bytes

[2021-09-09 11:33:22,525]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-09 11:33:22,525]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:33:24,357]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :142
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :73
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 15466496 bytes

[2021-09-09 11:33:24,358]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-09 13:04:11,363]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-09 13:04:11,363]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:04:11,764]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; ".

Peak memory: 14401536 bytes

[2021-09-09 13:04:11,765]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:04:11,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34893824 bytes

[2021-09-09 13:04:11,939]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-09 13:04:11,940]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:04:13,735]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :116
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :116
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():116
		max delay       :4
		max area        :116
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :74
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 15396864 bytes

[2021-09-09 13:04:13,736]mapper_test.py:220:[INFO]: area: 116 level: 4
[2021-09-09 14:56:43,390]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-09 14:56:43,390]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:56:43,390]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:56:43,562]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34717696 bytes

[2021-09-09 14:56:43,564]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-09 14:56:43,564]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:56:45,589]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 15478784 bytes

[2021-09-09 14:56:45,589]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-09 15:25:46,713]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-09 15:25:46,713]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:25:46,714]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:25:46,888]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34820096 bytes

[2021-09-09 15:25:46,890]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-09 15:25:46,890]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:25:48,919]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 15380480 bytes

[2021-09-09 15:25:48,920]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-09 16:03:48,881]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-09 16:03:48,881]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:03:48,881]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:03:49,018]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 35119104 bytes

[2021-09-09 16:03:49,020]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-09 16:03:49,021]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:03:51,043]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 15273984 bytes

[2021-09-09 16:03:51,044]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-09 16:38:29,473]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-09 16:38:29,473]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:38:29,474]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:38:29,658]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 35020800 bytes

[2021-09-09 16:38:29,660]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-09 16:38:29,661]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:38:31,697]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 15417344 bytes

[2021-09-09 16:38:31,697]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-09 17:15:04,536]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-09 17:15:04,536]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:15:04,537]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:15:04,675]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34930688 bytes

[2021-09-09 17:15:04,677]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-09 17:15:04,677]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:15:06,697]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 15327232 bytes

[2021-09-09 17:15:06,698]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-13 23:22:03,615]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-13 23:22:03,616]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:22:03,616]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:22:03,742]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34521088 bytes

[2021-09-13 23:22:03,744]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-13 23:22:03,744]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:22:05,510]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 13295616 bytes

[2021-09-13 23:22:05,511]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-13 23:40:39,634]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-13 23:40:39,634]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:39,634]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:39,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34832384 bytes

[2021-09-13 23:40:39,805]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-13 23:40:39,805]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:39,847]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 7237632 bytes

[2021-09-13 23:40:39,847]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-14 08:51:03,491]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-14 08:51:03,491]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:51:03,491]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:51:03,655]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34443264 bytes

[2021-09-14 08:51:03,657]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-14 08:51:03,658]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:51:05,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 15306752 bytes

[2021-09-14 08:51:05,429]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-14 09:19:35,992]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-14 09:19:35,992]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:35,993]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:36,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34500608 bytes

[2021-09-14 09:19:36,148]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-14 09:19:36,149]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:36,199]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 7790592 bytes

[2021-09-14 09:19:36,200]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-15 15:25:59,527]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-15 15:25:59,527]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:25:59,528]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:25:59,706]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34476032 bytes

[2021-09-15 15:25:59,708]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-15 15:25:59,708]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:26:01,318]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 15085568 bytes

[2021-09-15 15:26:01,318]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-15 15:53:10,903]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-15 15:53:10,903]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:10,904]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:11,020]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34516992 bytes

[2021-09-15 15:53:11,022]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-15 15:53:11,022]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:11,054]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 7344128 bytes

[2021-09-15 15:53:11,055]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-18 13:56:43,183]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-18 13:56:43,184]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:56:43,184]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:56:43,300]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34594816 bytes

[2021-09-18 13:56:43,302]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-18 13:56:43,302]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:56:44,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 12333056 bytes

[2021-09-18 13:56:44,921]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-18 16:21:28,174]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-18 16:21:28,175]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:21:28,175]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:21:28,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34717696 bytes

[2021-09-18 16:21:28,339]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-18 16:21:28,339]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:21:29,976]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11714560 bytes

[2021-09-18 16:21:29,977]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-22 08:54:43,354]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-22 08:54:43,354]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:54:43,354]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:54:43,522]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34705408 bytes

[2021-09-22 08:54:43,524]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-22 08:54:43,524]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:54:44,415]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :5
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 12009472 bytes

[2021-09-22 08:54:44,416]mapper_test.py:220:[INFO]: area: 124 level: 5
[2021-09-22 11:20:10,153]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-22 11:20:10,153]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:20:10,153]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:20:10,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34562048 bytes

[2021-09-22 11:20:10,268]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-22 11:20:10,268]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:20:11,925]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 12664832 bytes

[2021-09-22 11:20:11,926]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-23 16:38:31,869]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-23 16:38:31,870]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:38:31,870]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:38:31,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34439168 bytes

[2021-09-23 16:38:31,985]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-23 16:38:31,985]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:38:33,621]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
balancing!
	current map manager:
		current min nodes:234
		current min depth:9
rewriting!
	current map manager:
		current min nodes:234
		current min depth:9
balancing!
	current map manager:
		current min nodes:234
		current min depth:9
rewriting!
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 12451840 bytes

[2021-09-23 16:38:33,621]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-23 17:02:11,355]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-23 17:02:11,356]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:02:11,356]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:02:11,468]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34549760 bytes

[2021-09-23 17:02:11,470]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-23 17:02:11,470]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:02:13,083]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
balancing!
	current map manager:
		current min nodes:234
		current min depth:9
rewriting!
	current map manager:
		current min nodes:234
		current min depth:9
balancing!
	current map manager:
		current min nodes:234
		current min depth:9
rewriting!
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 12644352 bytes

[2021-09-23 17:02:13,084]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-23 18:03:11,218]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-23 18:03:11,218]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:03:11,219]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:03:11,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34713600 bytes

[2021-09-23 18:03:11,333]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-23 18:03:11,334]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:03:12,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
balancing!
	current map manager:
		current min nodes:234
		current min depth:9
rewriting!
	current map manager:
		current min nodes:234
		current min depth:9
balancing!
	current map manager:
		current min nodes:234
		current min depth:9
rewriting!
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 12300288 bytes

[2021-09-23 18:03:12,945]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-27 16:30:29,841]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-27 16:30:29,841]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:30:29,842]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:30:30,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34615296 bytes

[2021-09-27 16:30:30,013]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-27 16:30:30,013]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:30:31,634]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
balancing!
	current map manager:
		current min nodes:234
		current min depth:9
rewriting!
	current map manager:
		current min nodes:234
		current min depth:9
balancing!
	current map manager:
		current min nodes:234
		current min depth:9
rewriting!
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 12394496 bytes

[2021-09-27 16:30:31,635]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-27 17:37:17,407]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-27 17:37:17,407]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:37:17,407]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:37:17,519]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34385920 bytes

[2021-09-27 17:37:17,521]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-27 17:37:17,522]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:37:19,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
balancing!
	current map manager:
		current min nodes:234
		current min depth:9
rewriting!
	current map manager:
		current min nodes:234
		current min depth:9
balancing!
	current map manager:
		current min nodes:234
		current min depth:9
rewriting!
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 12406784 bytes

[2021-09-27 17:37:19,187]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-28 02:03:31,701]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-28 02:03:31,702]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:03:31,702]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:03:31,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34684928 bytes

[2021-09-28 02:03:31,820]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-28 02:03:31,820]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:03:33,463]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 12443648 bytes

[2021-09-28 02:03:33,463]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-28 16:43:17,974]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-28 16:43:17,974]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:43:17,975]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:43:18,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34578432 bytes

[2021-09-28 16:43:18,144]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-28 16:43:18,144]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:43:19,771]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 12685312 bytes

[2021-09-28 16:43:19,771]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-09-28 17:22:15,618]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-09-28 17:22:15,618]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:22:15,618]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:22:15,733]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34709504 bytes

[2021-09-28 17:22:15,735]mapper_test.py:156:[INFO]: area: 99 level: 4
[2021-09-28 17:22:15,735]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:22:17,481]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 12861440 bytes

[2021-09-28 17:22:17,482]mapper_test.py:220:[INFO]: area: 124 level: 4
[2021-10-09 10:39:02,957]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-09 10:39:02,957]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:02,958]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:03,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34263040 bytes

[2021-10-09 10:39:03,072]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-09 10:39:03,072]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:03,144]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 7557120 bytes

[2021-10-09 10:39:03,144]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-09 11:21:41,977]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-09 11:21:41,977]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:21:41,977]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:21:42,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34598912 bytes

[2021-10-09 11:21:42,095]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-09 11:21:42,095]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:21:42,163]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 7467008 bytes

[2021-10-09 11:21:42,164]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-09 16:29:40,744]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-09 16:29:40,745]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:40,745]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:40,871]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34754560 bytes

[2021-10-09 16:29:40,872]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-09 16:29:40,873]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:29:41,775]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11104256 bytes

[2021-10-09 16:29:41,775]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-09 16:46:51,389]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-09 16:46:51,390]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:46:51,390]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:46:51,511]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34291712 bytes

[2021-10-09 16:46:51,513]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-09 16:46:51,514]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:46:52,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11198464 bytes

[2021-10-09 16:46:52,418]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-12 10:53:12,333]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-12 10:53:12,334]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:53:12,334]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:53:12,500]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34316288 bytes

[2021-10-12 10:53:12,503]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-12 10:53:12,503]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:53:14,242]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11284480 bytes

[2021-10-12 10:53:14,243]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-12 11:15:41,908]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-12 11:15:41,908]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:15:41,908]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:15:42,079]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34361344 bytes

[2021-10-12 11:15:42,081]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-12 11:15:42,081]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:15:42,195]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 7106560 bytes

[2021-10-12 11:15:42,196]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-12 13:28:38,231]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-12 13:28:38,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:28:38,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:28:38,350]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34648064 bytes

[2021-10-12 13:28:38,352]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-12 13:28:38,352]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:28:40,093]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11374592 bytes

[2021-10-12 13:28:40,093]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-12 14:59:15,177]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-12 14:59:15,178]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:59:15,178]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:59:15,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34664448 bytes

[2021-10-12 14:59:15,299]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-12 14:59:15,299]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:59:17,058]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11534336 bytes

[2021-10-12 14:59:17,059]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-12 18:44:01,073]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-12 18:44:01,073]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:44:01,074]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:44:01,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34398208 bytes

[2021-10-12 18:44:01,195]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-12 18:44:01,196]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:44:02,902]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11313152 bytes

[2021-10-12 18:44:02,903]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-18 11:37:28,382]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-18 11:37:28,383]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:37:28,384]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:37:28,506]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34295808 bytes

[2021-10-18 11:37:28,509]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-18 11:37:28,509]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:37:30,228]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11350016 bytes

[2021-10-18 11:37:30,229]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-18 12:03:00,519]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-18 12:03:00,520]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:00,520]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:00,647]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34627584 bytes

[2021-10-18 12:03:00,649]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-18 12:03:00,649]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:00,679]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 6238208 bytes

[2021-10-18 12:03:00,680]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-19 14:10:57,931]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-19 14:10:57,931]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:57,932]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:58,054]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34156544 bytes

[2021-10-19 14:10:58,055]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-19 14:10:58,056]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:58,088]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 6287360 bytes

[2021-10-19 14:10:58,088]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-22 13:29:52,645]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-22 13:29:52,646]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:29:52,646]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:29:52,762]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34390016 bytes

[2021-10-22 13:29:52,764]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-22 13:29:52,764]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:29:52,842]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 9220096 bytes

[2021-10-22 13:29:52,843]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-22 13:50:45,634]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-22 13:50:45,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:50:45,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:50:45,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34574336 bytes

[2021-10-22 13:50:45,755]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-22 13:50:45,755]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:50:45,834]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 9105408 bytes

[2021-10-22 13:50:45,834]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-22 14:01:18,966]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-22 14:01:18,967]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:18,967]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:19,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34799616 bytes

[2021-10-22 14:01:19,087]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-22 14:01:19,087]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:19,127]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 6148096 bytes

[2021-10-22 14:01:19,128]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-22 14:04:39,653]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-22 14:04:39,653]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:39,653]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:39,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34619392 bytes

[2021-10-22 14:04:39,780]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-22 14:04:39,780]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:39,806]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 6279168 bytes

[2021-10-22 14:04:39,807]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-23 13:27:26,029]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-23 13:27:26,029]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:27:26,029]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:27:26,190]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34832384 bytes

[2021-10-23 13:27:26,192]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-23 13:27:26,192]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:27:27,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :158
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11255808 bytes

[2021-10-23 13:27:27,874]mapper_test.py:224:[INFO]: area: 131 level: 5
[2021-10-24 17:38:48,773]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-24 17:38:48,774]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:38:48,774]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:38:48,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34459648 bytes

[2021-10-24 17:38:48,936]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-24 17:38:48,937]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:38:50,628]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11370496 bytes

[2021-10-24 17:38:50,628]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-24 17:59:15,301]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-24 17:59:15,302]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:59:15,302]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:59:15,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34734080 bytes

[2021-10-24 17:59:15,425]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-24 17:59:15,425]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:59:17,127]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
	current map manager:
		current min nodes:234
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :124
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11440128 bytes

[2021-10-24 17:59:17,127]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-26 10:24:38,412]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-26 10:24:38,412]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:38,412]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:38,531]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34349056 bytes

[2021-10-26 10:24:38,533]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-26 10:24:38,533]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:38,567]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	current map manager:
		current min nodes:234
		current min depth:9
	Report mapping result:
		klut_size()     :146
		klut.num_gates():119
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 6250496 bytes

[2021-10-26 10:24:38,568]mapper_test.py:224:[INFO]: area: 119 level: 4
[2021-10-26 10:56:49,935]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-26 10:56:49,935]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:56:49,935]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:56:50,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34545664 bytes

[2021-10-26 10:56:50,114]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-26 10:56:50,114]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:56:51,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	Report mapping result:
		klut_size()     :146
		klut.num_gates():119
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11223040 bytes

[2021-10-26 10:56:51,870]mapper_test.py:224:[INFO]: area: 119 level: 4
[2021-10-26 11:18:10,505]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-26 11:18:10,505]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:18:10,506]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:18:10,667]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34578432 bytes

[2021-10-26 11:18:10,670]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-26 11:18:10,670]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:18:12,356]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	Report mapping result:
		klut_size()     :142
		klut.num_gates():115
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11239424 bytes

[2021-10-26 11:18:12,356]mapper_test.py:224:[INFO]: area: 115 level: 5
[2021-10-26 12:16:19,283]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-26 12:16:19,284]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:16:19,284]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:16:19,404]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34627584 bytes

[2021-10-26 12:16:19,406]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-26 12:16:19,406]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:16:21,100]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 11173888 bytes

[2021-10-26 12:16:21,101]mapper_test.py:224:[INFO]: area: 124 level: 4
[2021-10-26 14:12:13,941]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-26 14:12:13,941]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:13,941]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:14,067]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34455552 bytes

[2021-10-26 14:12:14,069]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-26 14:12:14,069]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:14,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	Report mapping result:
		klut_size()     :146
		klut.num_gates():119
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 6148096 bytes

[2021-10-26 14:12:14,112]mapper_test.py:224:[INFO]: area: 119 level: 4
[2021-10-29 16:09:18,175]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-10-29 16:09:18,176]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:18,176]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:18,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34447360 bytes

[2021-10-29 16:09:18,299]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-10-29 16:09:18,299]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:18,327]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	Report mapping result:
		klut_size()     :170
		klut.num_gates():143
		max delay       :5
		max area        :143
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
Peak memory: 6438912 bytes

[2021-10-29 16:09:18,328]mapper_test.py:224:[INFO]: area: 143 level: 5
[2021-11-03 09:50:34,984]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-03 09:50:34,984]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:34,985]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:35,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34467840 bytes

[2021-11-03 09:50:35,108]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-03 09:50:35,108]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:35,145]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	Report mapping result:
		klut_size()     :170
		klut.num_gates():143
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :54
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig_output.v
	Peak memory: 6651904 bytes

[2021-11-03 09:50:35,145]mapper_test.py:226:[INFO]: area: 143 level: 4
[2021-11-03 10:02:40,082]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-03 10:02:40,082]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:40,082]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:40,201]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34410496 bytes

[2021-11-03 10:02:40,203]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-03 10:02:40,204]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:40,262]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	Report mapping result:
		klut_size()     :173
		klut.num_gates():146
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :57
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig_output.v
	Peak memory: 6762496 bytes

[2021-11-03 10:02:40,263]mapper_test.py:226:[INFO]: area: 146 level: 4
[2021-11-03 13:42:39,602]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-03 13:42:39,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:39,604]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:39,725]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34439168 bytes

[2021-11-03 13:42:39,727]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-03 13:42:39,727]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:39,764]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	Report mapping result:
		klut_size()     :173
		klut.num_gates():146
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :57
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig_output.v
	Peak memory: 6414336 bytes

[2021-11-03 13:42:39,764]mapper_test.py:226:[INFO]: area: 146 level: 4
[2021-11-03 13:48:55,445]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-03 13:48:55,445]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:55,445]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:55,570]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34328576 bytes

[2021-11-03 13:48:55,572]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-03 13:48:55,573]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:55,616]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	Report mapping result:
		klut_size()     :173
		klut.num_gates():146
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :57
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig_output.v
	Peak memory: 6586368 bytes

[2021-11-03 13:48:55,617]mapper_test.py:226:[INFO]: area: 146 level: 4
[2021-11-04 15:55:46,355]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-04 15:55:46,356]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:46,356]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:46,481]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34635776 bytes

[2021-11-04 15:55:46,484]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-04 15:55:46,484]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:55:46,525]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	Report mapping result:
		klut_size()     :144
		klut.num_gates():117
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :52
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig_output.v
	Peak memory: 6356992 bytes

[2021-11-04 15:55:46,525]mapper_test.py:226:[INFO]: area: 117 level: 4
[2021-11-16 12:27:19,823]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-16 12:27:19,824]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:19,824]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:19,947]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34385920 bytes

[2021-11-16 12:27:19,949]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-16 12:27:19,950]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:19,983]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.004112 secs
	Report mapping result:
		klut_size()     :144
		klut.num_gates():117
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :52
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 6164480 bytes

[2021-11-16 12:27:19,984]mapper_test.py:228:[INFO]: area: 117 level: 4
[2021-11-16 14:16:15,160]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-16 14:16:15,160]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:15,161]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:15,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34480128 bytes

[2021-11-16 14:16:15,329]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-16 14:16:15,329]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:15,361]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.003962 secs
	Report mapping result:
		klut_size()     :144
		klut.num_gates():117
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :52
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 5996544 bytes

[2021-11-16 14:16:15,362]mapper_test.py:228:[INFO]: area: 117 level: 4
[2021-11-16 14:22:35,230]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-16 14:22:35,230]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:35,231]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:35,405]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34574336 bytes

[2021-11-16 14:22:35,407]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-16 14:22:35,407]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:35,450]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.006194 secs
	Report mapping result:
		klut_size()     :144
		klut.num_gates():117
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :52
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 6164480 bytes

[2021-11-16 14:22:35,451]mapper_test.py:228:[INFO]: area: 117 level: 4
[2021-11-17 16:35:14,620]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-17 16:35:14,620]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:14,621]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:14,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34615296 bytes

[2021-11-17 16:35:14,795]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-17 16:35:14,795]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:14,827]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.004209 secs
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 6152192 bytes

[2021-11-17 16:35:14,828]mapper_test.py:228:[INFO]: area: 124 level: 4
[2021-11-18 10:17:42,675]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-18 10:17:42,675]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:42,675]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:42,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34803712 bytes

[2021-11-18 10:17:42,805]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-18 10:17:42,806]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:42,852]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.01269 secs
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 6934528 bytes

[2021-11-18 10:17:42,852]mapper_test.py:228:[INFO]: area: 124 level: 4
[2021-11-23 16:10:33,358]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-23 16:10:33,359]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:33,359]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:33,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34435072 bytes

[2021-11-23 16:10:33,482]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-23 16:10:33,483]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:33,516]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.008872 secs
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 6516736 bytes

[2021-11-23 16:10:33,516]mapper_test.py:228:[INFO]: area: 124 level: 4
[2021-11-23 16:41:31,283]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-23 16:41:31,283]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:31,284]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:31,405]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34426880 bytes

[2021-11-23 16:41:31,407]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-23 16:41:31,407]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:31,440]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.008984 secs
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 6615040 bytes

[2021-11-23 16:41:31,440]mapper_test.py:228:[INFO]: area: 124 level: 4
[2021-11-24 11:38:09,850]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-24 11:38:09,850]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:09,851]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:09,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34308096 bytes

[2021-11-24 11:38:09,972]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-24 11:38:09,972]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:09,996]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.000309 secs
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 5931008 bytes

[2021-11-24 11:38:09,997]mapper_test.py:228:[INFO]: area: 124 level: 4
[2021-11-24 12:01:24,384]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-24 12:01:24,384]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:24,384]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:24,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34398208 bytes

[2021-11-24 12:01:24,504]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-24 12:01:24,505]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:24,528]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.000284 secs
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 6131712 bytes

[2021-11-24 12:01:24,528]mapper_test.py:228:[INFO]: area: 124 level: 4
[2021-11-24 12:04:57,375]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-24 12:04:57,375]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:57,375]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:57,500]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34590720 bytes

[2021-11-24 12:04:57,502]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-24 12:04:57,502]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:57,534]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.004049 secs
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 5984256 bytes

[2021-11-24 12:04:57,535]mapper_test.py:228:[INFO]: area: 124 level: 4
[2021-11-24 12:10:44,424]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-24 12:10:44,424]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:44,424]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:44,544]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34385920 bytes

[2021-11-24 12:10:44,546]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-24 12:10:44,547]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:44,568]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00130 secs
	Report mapping result:
		klut_size()     :123
		klut.num_gates():96
		max delay       :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :73
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 6336512 bytes

[2021-11-24 12:10:44,568]mapper_test.py:228:[INFO]: area: 96 level: 6
[2021-11-24 12:56:55,842]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-24 12:56:55,842]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:55,843]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:55,963]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34439168 bytes

[2021-11-24 12:56:55,964]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-24 12:56:55,964]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:56,006]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.00639 secs
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 6213632 bytes

[2021-11-24 12:56:56,007]mapper_test.py:228:[INFO]: area: 124 level: 4
[2021-11-24 13:04:11,352]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-24 13:04:11,352]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:04:11,352]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:04:11,517]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34308096 bytes

[2021-11-24 13:04:11,519]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-24 13:04:11,519]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:04:13,241]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.004028 secs
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 11771904 bytes

[2021-11-24 13:04:13,241]mapper_test.py:228:[INFO]: area: 124 level: 4
[2021-11-24 13:27:35,838]mapper_test.py:79:[INFO]: run case "s510_comb"
[2021-11-24 13:27:35,838]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:27:35,838]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:27:36,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     124.0.  Edge =      382.  Cut =      922.  T =     0.00 sec
P:  Del =    4.00.  Ar =     105.0.  Edge =      363.  Cut =      912.  T =     0.00 sec
P:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
E:  Del =    4.00.  Ar =     103.0.  Edge =      359.  Cut =      913.  T =     0.00 sec
F:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      352.  Cut =      716.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
A:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
E:  Del =    4.00.  Ar =      99.0.  Edge =      336.  Cut =      703.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %
Peak memory: 34594816 bytes

[2021-11-24 13:27:36,002]mapper_test.py:160:[INFO]: area: 99 level: 4
[2021-11-24 13:27:36,002]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:27:37,703]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
Mapping time: 0.000252 secs
	Report mapping result:
		klut_size()     :151
		klut.num_gates():124
		max delay       :4
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v
	Peak memory: 11763712 bytes

[2021-11-24 13:27:37,704]mapper_test.py:228:[INFO]: area: 124 level: 4
