// Seed: 496683226
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input tri1 id_6,
    output tri id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wand id_10,
    input tri0 id_11,
    input wand id_12,
    input wand id_13,
    input wire id_14,
    output wor id_15,
    input supply0 id_16,
    output wand id_17
);
endmodule
module module_1 #(
    parameter id_2 = 32'd25,
    parameter id_6 = 32'd15
) (
    input tri1 id_0,
    output tri id_1,
    output tri0 _id_2,
    input wor id_3,
    input supply1 id_4,
    output wire id_5,
    input wand _id_6
);
  module_0 modCall_1 (
      id_4,
      id_5,
      id_3,
      id_4,
      id_5,
      id_4,
      id_0,
      id_5,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_0,
      id_4,
      id_5,
      id_4,
      id_1
  );
  assign modCall_1.id_11 = 0;
  logic [-1 'b0 : id_2  ==  id_6] id_8;
  ;
  wire id_9;
endmodule
