/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [12:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [24:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [21:0] celloutsig_1_14z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  reg [16:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_6z[7] ? celloutsig_1_5z[2] : celloutsig_1_6z[7];
  assign celloutsig_1_13z = celloutsig_1_2z ? in_data[126] : celloutsig_1_2z;
  assign celloutsig_0_5z = celloutsig_0_4z[0] ? celloutsig_0_1z : celloutsig_0_4z[0];
  assign celloutsig_1_18z = celloutsig_1_4z ? in_data[120] : celloutsig_1_14z[5];
  assign celloutsig_0_18z = !(celloutsig_0_1z ? celloutsig_0_0z[0] : celloutsig_0_15z[0]);
  assign celloutsig_0_22z = !(celloutsig_0_20z ? celloutsig_0_16z : celloutsig_0_20z);
  assign celloutsig_0_24z = !(celloutsig_0_6z[1] ? celloutsig_0_16z : celloutsig_0_1z);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_2z | celloutsig_0_1z);
  assign celloutsig_0_16z = ~(celloutsig_0_13z | celloutsig_0_4z[5]);
  assign celloutsig_1_12z = ~(celloutsig_1_8z[11] ^ celloutsig_1_8z[3]);
  assign celloutsig_0_8z = ~(celloutsig_0_7z ^ celloutsig_0_3z);
  assign celloutsig_0_23z = ~(celloutsig_0_8z ^ celloutsig_0_18z);
  assign celloutsig_0_7z = in_data[24:9] <= { in_data[23:21], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_2z = { celloutsig_0_0z[4:2], celloutsig_0_1z } <= { celloutsig_0_0z[4:3], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_8z[13:12], celloutsig_1_6z } % { 1'h1, in_data[187:176], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_6z = celloutsig_0_4z[5:3] % { 1'h1, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_19z = { in_data[35:32], celloutsig_0_1z } % { 1'h1, celloutsig_0_11z[1], celloutsig_0_6z };
  assign celloutsig_1_7z = { celloutsig_1_5z[2:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } * in_data[160:156];
  assign celloutsig_0_12z = { celloutsig_0_11z[1:0], celloutsig_0_6z, celloutsig_0_10z } !== { in_data[46:43], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_11z[2] !== celloutsig_0_13z;
  assign celloutsig_1_1z = in_data[138:132] !== in_data[164:158];
  assign celloutsig_1_2z = { in_data[114:102], celloutsig_1_1z } !== { in_data[158:151], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z[4:2], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z } | { celloutsig_1_6z[14:2], celloutsig_1_1z };
  assign celloutsig_0_1z = & in_data[93:72];
  assign celloutsig_1_19z = | celloutsig_1_17z[12:8];
  assign celloutsig_1_16z = ~^ { celloutsig_1_6z[4:2], celloutsig_1_6z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_0z = ~^ in_data[133:131];
  assign celloutsig_0_3z = ~^ { in_data[30:20], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_20z = ^ in_data[81:71];
  assign celloutsig_1_4z = ^ { in_data[171:149], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_2z } >> { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_4z = { in_data[5:2], celloutsig_0_2z, celloutsig_0_3z } >> { celloutsig_0_0z[2:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_11z = in_data[66:64] >> celloutsig_0_0z[7:5];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z } >> { in_data[96], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_7z[1:0], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z } <<< { in_data[139:138], celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_17z = celloutsig_1_15z[13:0] >>> { celloutsig_1_6z[14:2], celloutsig_1_16z };
  assign celloutsig_0_26z = { celloutsig_0_25z[5:4], celloutsig_0_6z, celloutsig_0_3z } >>> { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_15z = { celloutsig_1_8z[12:0], celloutsig_1_12z, celloutsig_1_3z } - celloutsig_1_11z[15:1];
  assign celloutsig_0_27z = { celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_18z } - { in_data[48:37], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_22z };
  assign celloutsig_0_0z = in_data[41:30] ^ in_data[86:75];
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_1_6z = { in_data[158:143], celloutsig_1_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_25z = 13'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_25z = { celloutsig_0_4z[5], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[24:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
