Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    LAPTOP-ONJC2QMR
Date:        Wed Nov 28 17:13:15 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch truestack00_truestack0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\truestack00_truestack0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Wed Nov 28 17:13:19 2018

Return Code: 0
Run Time:00h:00m:02s
Copied C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\truestack00_truestack0.srr to C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\truestack00_truestack0.srf
log file: "C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\truestack00_truestack0.srr"
Running: truestack0 in foreground

Running proj_1|truestack0

Running: compile (Compile) on proj_1|truestack0
# Wed Nov 28 17:13:19 2018

Running: compile_flow (Compile Process) on proj_1|truestack0
# Wed Nov 28 17:13:19 2018

Running: compiler (Compile Input) on proj_1|truestack0
# Wed Nov 28 17:13:19 2018
Copied C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\synwork\truestack00_truestack0_comp.srs to C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\truestack00_truestack0.srs

compiler completed
# Wed Nov 28 17:13:24 2018

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|truestack0
# Wed Nov 28 17:13:24 2018

multi_srs_gen completed
# Wed Nov 28 17:13:26 2018

Return Code: 0
Run Time:00h:00m:02s
Copied C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\synwork\truestack00_truestack0_mult.srs to C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\truestack00_truestack0.srs
Copied C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\truestack00_truestack0.srr to C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\truestack00_truestack0.srf
Complete: Compile Process on proj_1|truestack0

Running: premap (Pre-mapping) on proj_1|truestack0
# Wed Nov 28 17:13:26 2018

premap completed with warnings
# Wed Nov 28 17:13:29 2018

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on proj_1|truestack0

Running: map (Map) on proj_1|truestack0
# Wed Nov 28 17:13:29 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|truestack0
# Wed Nov 28 17:13:29 2018
Copied C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\synwork\truestack00_truestack0_m.srm to C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\truestack00_truestack0.srm

fpga_mapper completed with warnings
# Wed Nov 28 17:13:37 2018

Return Code: 1
Run Time:00h:00m:08s
Complete: Map on proj_1|truestack0
Copied C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\truestack00_truestack0.srr to C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\truestack00_truestack0.srf
Complete: Logic Synthesis on proj_1|truestack0
TCL script complete: "truestack00_truestack0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\truestack00\truestack0\proj_1.prj
batch mode default:no
