 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 200
Design : samul_v1_sequential
Version: U-2022.12-SP7
Date   : Sat Dec 23 18:38:24 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: slow_clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: slow_clk_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v1_sequential
                     70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  slow_clk_reg/CLK (DFFARX1)               0.00       0.00 r
  slow_clk_reg/QN (DFFARX1)                0.23       0.23 r
  U3/Q (XOR2X1)                            0.81       1.04 r
  slow_clk_reg/D (DFFARX1)                 0.27       1.32 r
  data arrival time                                   1.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  slow_clk_reg/CLK (DFFARX1)               0.00       2.00 r
  library setup time                      -0.16       1.84
  data required time                                  1.84
  -----------------------------------------------------------
  data required time                                  1.84
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v1_sequential
                     70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[2]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[2]/Q (DFFARX1)               0.34       0.34 f
  U39/QN (NOR2X0)                          0.59       0.92 r
  counter_reg[1]/D (DFFARX1)               0.27       1.20 r
  data arrival time                                   1.20

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[1]/CLK (DFFARX1)             0.00       2.00 r
  library setup time                      -0.17       1.83
  data required time                                  1.83
  -----------------------------------------------------------
  data required time                                  1.83
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v1_sequential
                     70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[2]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[2]/Q (DFFARX1)               0.34       0.34 f
  U40/QN (NOR2X0)                          0.59       0.92 r
  counter_reg[2]/D (DFFARX1)               0.27       1.20 r
  data arrival time                                   1.20

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[2]/CLK (DFFARX1)             0.00       2.00 r
  library setup time                      -0.17       1.83
  data required time                                  1.83
  -----------------------------------------------------------
  data required time                                  1.83
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v1_sequential
                     70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[2]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[2]/Q (DFFARX1)               0.31       0.31 r
  counter_reg[0]/D (DFFASX1)               0.37       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[0]/CLK (DFFASX1)             0.00       2.00 r
  library setup time                      -0.20       1.80
  data required time                                  1.80
  -----------------------------------------------------------
  data required time                                  1.80
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         1.12


1
