*******************************************************************

  Operator  [gopDDRC]
  
  Author    [yqtan]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopDDRC
{
    port
    (
        input SRB_CORE_CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        //input CORE_DDRC_CORE_CLK,
        input CORE_DDRC_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input ARESET_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input ACLK_0 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input AWID_0[7:0],
        input AWADDR_0[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="9=GCLK|RCLK;28=GCLK|RCLK;8=RST;27=RST;3=CE;22=CE"*/,
        input AWLEN_0[7:0],
        input AWSIZE_0[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="1=CE"*/,
        input AWBURST_0[1:0],
        input AWLOCK_0,
        input AWVALID_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        output AWREADY_0,
        input AWURGENT_0,
        input AWPOISON_0,
        input WDATA_0[127:0] /*pragma PAP_ARC_GOP_CTRL_PIN="13=GCLK|RCLK;32=GCLK|RCLK;51=GCLK|RCLK;70=GCLK|RCLK;106=GCLK|RCLK;125=GCLK|RCLK;12=RST;31=RST;50=RST;69=RST;105=RST;124=RST;7=CE;26=CE;45=CE;64=CE;83=CE;100=CE;119=CE"*/,
        input WSTRB_0[15:0] /*pragma PAP_ARC_GOP_CTRL_PIN="15=RST;10=CE"*/,
        input WLAST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input WVALID_0,
        output WREADY_0,
        output BID_0[7:0],
        output BRESP_0[1:0],
        output BVALID_0,
        input BREADY_0,
        input ARID_0[7:0],
        input ARADDR_0[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="8=GCLK|RCLK;27=GCLK|RCLK;7=RST;26=RST;2=CE;21=CE"*/,
        input ARLEN_0[7:0],
        input ARSIZE_0[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=CE"*/,
        input ARBURST_0[1:0],
        input ARLOCK_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input ARVALID_0 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        output ARREADY_0,
        input ARPOISON_0,
        output RID_0[7:0],
        output RDATA_0[127:0],
        output RRESP_0[1:0],
        output RLAST_0,
        output RVALID_0,
        input RREADY_0,
        input ARURGENT_0,
        output RAQ_PUSH_0,
        output RAQ_SPLIT_0,
        output WAQ_PUSH_0,
        output WAQ_SPLIT_0,
        input ARESET_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input ACLK_1 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input AWID_1[7:0],
        input AWADDR_1[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="9=GCLK|RCLK;28=GCLK|RCLK;8=RST;27=RST"*/,
        input AWLEN_1[7:0],
        input AWSIZE_1[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="1=CE"*/,
        input AWBURST_1[1:0],
        input AWLOCK_1,
        input AWVALID_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        output AWREADY_1,
        input AWURGENT_1,
        input AWPOISON_1,
        input WDATA_1[63:0] /*pragma PAP_ARC_GOP_CTRL_PIN="13=GCLK|RCLK;49=GCLK|RCLK;12=RST;48=RST;7=CE;26=CE;43=CE;62=CE"*/,
        input WSTRB_1[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="4=GCLK|RCLK;3=RST"*/,
        input WLAST_1,
        input WVALID_1,
        output WREADY_1,
        output BID_1[7:0],
        output BRESP_1[1:0],
        output BVALID_1,
        input BREADY_1,
        input ARID_1[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="6=CE"*/,
        input ARADDR_1[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="4=GCLK|RCLK;23=GCLK|RCLK;3=RST;22=RST;17=CE"*/,
        input ARLEN_1[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="4=CE"*/,
        input ARSIZE_1[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="2=GCLK|RCLK;1=RST;3=CE;22=CE"*/,
        input ARBURST_1[1:0],
        input ARLOCK_1,
        input ARVALID_1,
        output ARREADY_1,
        input ARPOISON_1,
        output RID_1[7:0],
        output RDATA_1[63:0],
        output RRESP_1[1:0],
        output RLAST_1,
        output RVALID_1,
        input RREADY_1,
        input ARURGENT_1,
        output RAQ_PUSH_1,
        output RAQ_SPLIT_1,
        output WAQ_PUSH_1,
        output WAQ_SPLIT_1,
        input ARESET_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input ACLK_2 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input AWID_2[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="1=GCLK|RCLK;0=RST"*/,
        input AWADDR_2[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="28=RST"*/,
        input AWLEN_2[7:0],
        input AWSIZE_2[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="1=CE"*/,
        input AWBURST_2[1:0],
        input AWLOCK_2,
        input AWVALID_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        output AWREADY_2,
        input AWURGENT_2,
        input AWPOISON_2,
        input WDATA_2[63:0] /*pragma PAP_ARC_GOP_CTRL_PIN="13=GCLK|RCLK;32=GCLK|RCLK;12=RST;31=RST;7=CE;26=CE;45=CE;62=CE"*/,
        input WSTRB_2[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="4=GCLK|RCLK;3=RST"*/,
        input WLAST_2,
        input WVALID_2,
        output WREADY_2,
        output BID_2[7:0],
        output BRESP_2[1:0],
        output BVALID_2,
        input BREADY_2,
        input ARID_2[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="6=CE"*/,
        input ARADDR_2[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="4=GCLK|RCLK;23=GCLK|RCLK;3=RST;22=RST;17=CE"*/,
        input ARLEN_2[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="4=CE"*/,
        input ARSIZE_2[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="2=GCLK|RCLK;1=RST;6=CE;23=CE"*/,
        input ARBURST_2[1:0],
        input ARLOCK_2,
        input ARVALID_2,
        output ARREADY_2,
        input ARPOISON_2,
        output RID_2[7:0],
        output RDATA_2[63:0],
        output RRESP_2[1:0],
        output RLAST_2,
        output RVALID_2,
        input RREADY_2,
        input ARURGENT_2,
        output RAQ_PUSH_2,
        output RAQ_SPLIT_2,
        output WAQ_PUSH_2,
        output WAQ_SPLIT_2,
        input AWQOS_0[3:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=GCLK|RCLK"*/,
        input ARQOS_0[3:0],
        input AWQOS_1[3:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=GCLK|RCLK"*/,
        input ARQOS_1[3:0],
        input AWQOS_2[3:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=GCLK|RCLK"*/,
        input ARQOS_2[3:0],
        input CSYSREQ_0,
        output CSYSACK_0,
        output CACTIVE_0,
        input CSYSREQ_1,
        output CSYSACK_1,
        output CACTIVE_1,
        input CSYSREQ_2,
        output CSYSACK_2,
        output CACTIVE_2,
        input CSYSREQ_DDRC,
        output CSYSACK_DDRC,
        output CACTIVE_DDRC,
        input PA_RMASK[2:0],
        input PA_WMASK[2:0],
        output DFI_ADDRESS[31:0],
        output DFI_BANK[5:0],
        output DFI_CAS_N[1:0],
        output DFI_RAS_N[1:0],
        output DFI_WE_N[1:0],
        output DFI_CKE[1:0],
        output DFI_CS[1:0],
        output DFI_ODT[1:0],
        output DFI_RESET_N[1:0],
        output DFI_WRDATA[63:0],
        output DFI_WRDATA_MASK[7:0],
        output DFI_WRDATA_EN[3:0],
        input DFI_RDDATA[63:0],
        output DFI_RDDATA_EN[3:0],
        input DFI_RDDATA_VALID[3:0],
        input DFI_CTRLUPD_ACK,
        output DFI_CTRLUPD_REQ,
        output DFI_DRAM_CLK_DISABLE,
        input DFI_INIT_COMPLETE,
        output DFI_INIT_START,
        output DFI_FREQUENCY[4:0],
        input DFI_PHYUPD_REQ,
        input DFI_PHYUPD_TYPE[1:0],
        output DFI_PHYUPD_ACK,
        output DFI_LP_REQ,
        output DFI_LP_WAKEUP[3:0],
        input DFI_LP_ACK,
        input PCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input PRESET /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input PADDR[11:0],
        input PWDATA[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="23=GCLK|RCLK;22=RST;0=CE;17=CE"*/,
        input PWRITE,
        input PSEL_C,
        input PENABLE,
        output PREADY_C,
        output PRDATA_C[31:0],
        output PSLVERR,
        output AWPOISON_INTR_2,
        output ARPOISON_INTR_2,
        output AWPOISON_INTR_1,
        output ARPOISON_INTR_1,
        output AWPOISON_INTR_0,
        output ARPOISON_INTR_0,
        output RAQ_WCOUNT_0[2:0],
        output RAQ_POP_0,
        output WAQ_WCOUNT_0[2:0],
        output WAQ_POP_0,
        output RAQ_WCOUNT_1[2:0],
        output RAQ_POP_1,
        output WAQ_WCOUNT_1[2:0],
        output WAQ_POP_1,
        output RAQ_WCOUNT_2[2:0],
        output RAQ_POP_2,
        output WAQ_WCOUNT_2[2:0],
        output WAQ_POP_2,
        output STAT_DDRC_REG_SELFREF_TYPE[1:0],
        output PERF_HIF_RD_OR_WR,
        output PERF_HIF_WR,
        output PERF_HIF_RD,
        output PERF_HIF_RMW,
        output PERF_HIF_HI_PRI_RD,
        output PERF_DFI_WR_DATA_CYCLES,
        output PERF_DFI_RD_DATA_CYCLES,
        output PERF_HPR_XACT_WHEN_CRITICAL,
        output PERF_LPR_XACT_WHEN_CRITICAL,
        output PERF_WR_XACT_WHEN_CRITICAL,
        output PERF_OP_IS_ACTIVATE,
        output PERF_OP_IS_RD_OR_WR,
        output PERF_OP_IS_RD_ACTIVATE,
        output PERF_OP_IS_RD,
        output PERF_OP_IS_WR,
        output PERF_OP_IS_PRECHARGE,
        output PERF_PRECHARGE_FOR_RDWR,
        output PERF_PRECHARGE_FOR_OTHER,
        output PERF_RDWR_TRANSITIONS,
        output PERF_WRITE_COMBINE,
        output PERF_WAR_HAZARD,
        output PERF_RAW_HAZARD,
        output PERF_WAW_HAZARD,
        output PERF_OP_IS_ENTER_SELFREF,
        output PERF_OP_IS_ENTER_POWERDOWN,
        output PERF_OP_IS_ENTER_DEEPPOWERDOWN,
        output PERF_SELFREF_MODE,
        output PERF_OP_IS_REFRESH,
        output PERF_OP_IS_LOAD_MODE,
        output PERF_OP_IS_ZQCL,
        output PERF_OP_IS_ZQCS,
        output PERF_BANK[2:0],
        output PERF_HPR_REQ_WITH_NOCREDIT,
        output PERF_LPR_REQ_WITH_NOCREDIT,
        output LPR_CREDIT_CNT[6:0],
        output HPR_CREDIT_CNT[6:0],
        output WR_CREDIT_CNT[6:0],
        input SCANMODE_N,
        input SCAN_RESET /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input SCAN_EN /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        output RESTART_H,
        output TST_DONE,
        input DIAG_CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        output FAIL_H,
        input HOLD_L,
        input DEBUGZ,
        output DIAG_SCAN_OUT,
        input TEST_H,
        input BIST_CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input RST_L /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/
    );
};

/**Implementation Body*******************************************************************

  Author    []

  Abstract  []

  Revision History:

 *****************************************************************************************/
implementation impl of gopDDRC
{
    device HMEMC
        port map
        (
             SRB_IOL33_CLK_SYS              => SRB_CORE_CLK                      ,
             //CLK_PLL                        => CORE_DDRC_CORE_CLK                ,
             SRB_IOL59_TX_DATA[7]           => AWID_0[0]                         ,
             SRB_IOL59_TX_DATA[6]           => AWID_0[1]                         ,
             SRB_IOL59_TX_DATA[4]           => AWID_0[2]                         ,
             SRB_IOL59_TX_DATA[5]           => AWID_0[3]                         ,
             SRB_IOL59_TX_DATA[2]           => AWID_0[4]                         ,
             SRB_IOL59_TX_DATA[3]           => AWID_0[5]                         ,
             SRB_IOL59_TX_DATA[1]           => AWID_0[6]                         ,
             SRB_IOL59_TX_DATA[0]           => AWID_0[7]                         ,
             SRB_IOL59_MIPI_SW_DYN_I        => AWADDR_0[0]                       ,
             SRB_IOL59_IODLY_CTRL[1]        => AWADDR_0[1]                       ,
             SRB_IOL59_TS_CTRL[0]           => AWADDR_0[2]                       ,
             SRB_IOL59_CE                   => AWADDR_0[3]                       ,
             SRB_IOL59_TS_CTRL[1]           => AWADDR_0[4]                       ,
             SRB_IOL59_TS_CTRL[2]           => AWADDR_0[5]                       ,
             SRB_IOL59_IODLY_CTRL[0]        => AWADDR_0[6]                       ,
             SRB_IOL59_TS_CTRL[3]           => AWADDR_0[7]                       ,
             SRB_IOL59_LRS                  => AWADDR_0[8]                       ,
             SRB_IOL59_CLK_SYS              => AWADDR_0[9]                       ,
             SRB_IOL59_IODLY_CTRL[2]        => AWADDR_0[10]                      ,
             SRB_IOL58_TX_DATA[7]           => AWADDR_0[11]                      ,
             SRB_IOL58_TX_DATA[6]           => AWADDR_0[12]                      ,
             SRB_IOL58_TX_DATA[4]           => AWADDR_0[13]                      ,
             SRB_IOL58_TX_DATA[5]           => AWADDR_0[14]                      ,
             SRB_IOL58_TX_DATA[2]           => AWADDR_0[15]                      ,
             SRB_IOL58_TX_DATA[3]           => AWADDR_0[16]                      ,
             SRB_IOL58_TX_DATA[1]           => AWADDR_0[17]                      ,
             SRB_IOL58_TX_DATA[0]           => AWADDR_0[18]                      ,
             SRB_IOL58_MIPI_SW_DYN_I        => AWADDR_0[19]                      ,
             SRB_IOL58_IODLY_CTRL[1]        => AWADDR_0[20]                      ,
             SRB_IOL58_TS_CTRL[0]           => AWADDR_0[21]                      ,
             SRB_IOL58_CE                   => AWADDR_0[22]                      ,
             SRB_IOL58_TS_CTRL[1]           => AWADDR_0[23]                      ,
             SRB_IOL58_TS_CTRL[2]           => AWADDR_0[24]                      ,
             SRB_IOL58_IODLY_CTRL[0]        => AWADDR_0[25]                      ,
             SRB_IOL58_TS_CTRL[3]           => AWADDR_0[26]                      ,
             SRB_IOL58_LRS                  => AWADDR_0[27]                      ,
             SRB_IOL58_CLK_SYS              => AWADDR_0[28]                      ,
             SRB_IOL58_IODLY_CTRL[2]        => AWADDR_0[29]                      ,
             SRB_IOL57_TX_DATA[7]           => AWADDR_0[30]                      ,
             SRB_IOL57_TX_DATA[6]           => AWADDR_0[31]                      ,
             SRB_IOL57_TX_DATA[4]           => AWLEN_0[0]                        ,
             SRB_IOL57_TX_DATA[5]           => AWLEN_0[1]                        ,
             SRB_IOL57_TX_DATA[2]           => AWLEN_0[2]                        ,
             SRB_IOL57_TX_DATA[3]           => AWLEN_0[3]                        ,
             SRB_IOL57_TX_DATA[1]           => AWLEN_0[4]                        ,
             SRB_IOL57_TX_DATA[0]           => AWLEN_0[5]                        ,
             SRB_IOL57_MIPI_SW_DYN_I        => AWLEN_0[6]                        ,
             SRB_IOL57_IODLY_CTRL[1]        => AWLEN_0[7]                        ,
             SRB_IOL57_TS_CTRL[0]           => AWSIZE_0[0]                       ,
             SRB_IOL57_CE                   => AWSIZE_0[1]                       ,
             SRB_IOL57_TS_CTRL[1]           => AWSIZE_0[2]                       ,
             SRB_IOL57_TS_CTRL[2]           => AWBURST_0[0]                      ,
             SRB_IOL57_IODLY_CTRL[0]        => AWBURST_0[1]                      ,
             SRB_IOL57_TS_CTRL[3]           => AWLOCK_0                          ,
             SRB_IOL57_LRS                  => AWVALID_0                         ,
             SRB_IOL57_CLK_SYS              => AWQOS_0[0]                        ,
             SRB_IOL57_IODLY_CTRL[2]        => AWQOS_0[1]                        ,
             SRB_IOL56_TX_DATA[7]           => AWQOS_0[2]                        ,
             SRB_IOL56_TX_DATA[6]           => AWQOS_0[3]                        ,
             SRB_IOL56_TX_DATA[4]           => AWURGENT_0                        ,
             SRB_IOL56_TX_DATA[5]           => AWPOISON_0                        ,
             SRB_IOL56_TX_DATA[2]           => WDATA_0[0]                        ,
             SRB_IOL56_TX_DATA[3]           => WDATA_0[1]                        ,
             SRB_IOL56_TX_DATA[1]           => WDATA_0[2]                        ,
             SRB_IOL56_TX_DATA[0]           => WDATA_0[3]                        ,
             SRB_IOL56_MIPI_SW_DYN_I        => WDATA_0[4]                        ,
             SRB_IOL56_IODLY_CTRL[1]        => WDATA_0[5]                        ,
             SRB_IOL56_TS_CTRL[0]           => WDATA_0[6]                        ,
             SRB_IOL56_CE                   => WDATA_0[7]                        ,
             SRB_IOL56_TS_CTRL[1]           => WDATA_0[8]                        ,
             SRB_IOL56_TS_CTRL[2]           => WDATA_0[9]                        ,
             SRB_IOL56_IODLY_CTRL[0]        => WDATA_0[10]                       ,
             SRB_IOL56_TS_CTRL[3]           => WDATA_0[11]                       ,
             SRB_IOL56_LRS                  => WDATA_0[12]                       ,
             SRB_IOL56_CLK_SYS              => WDATA_0[13]                       ,
             SRB_IOL56_IODLY_CTRL[2]        => WDATA_0[14]                       ,
             SRB_IOL55_TX_DATA[7]           => WDATA_0[15]                       ,
             SRB_IOL55_TX_DATA[6]           => WDATA_0[16]                       ,
             SRB_IOL55_TX_DATA[4]           => WDATA_0[17]                       ,
             SRB_IOL55_TX_DATA[5]           => WDATA_0[18]                       ,
             SRB_IOL55_TX_DATA[2]           => WDATA_0[19]                       ,
             SRB_IOL55_TX_DATA[3]           => WDATA_0[20]                       ,
             SRB_IOL55_TX_DATA[1]           => WDATA_0[21]                       ,
             SRB_IOL55_TX_DATA[0]           => WDATA_0[22]                       ,
             SRB_IOL55_MIPI_SW_DYN_I        => WDATA_0[23]                       ,
             SRB_IOL55_IODLY_CTRL[1]        => WDATA_0[24]                       ,
             SRB_IOL55_TS_CTRL[0]           => WDATA_0[25]                       ,
             SRB_IOL55_CE                   => WDATA_0[26]                       ,
             SRB_IOL55_TS_CTRL[1]           => WDATA_0[27]                       ,
             SRB_IOL55_TS_CTRL[2]           => WDATA_0[28]                       ,
             SRB_IOL55_IODLY_CTRL[0]        => WDATA_0[29]                       ,
             SRB_IOL55_TS_CTRL[3]           => WDATA_0[30]                       ,
             SRB_IOL55_LRS                  => WDATA_0[31]                       ,
             SRB_IOL55_CLK_SYS              => WDATA_0[32]                       ,
             SRB_IOL55_IODLY_CTRL[2]        => WDATA_0[33]                       ,
             SRB_IOL54_TX_DATA[7]           => WDATA_0[34]                       ,
             SRB_IOL54_TX_DATA[6]           => WDATA_0[35]                       ,
             SRB_IOL54_TX_DATA[4]           => WDATA_0[36]                       ,
             SRB_IOL54_TX_DATA[5]           => WDATA_0[37]                       ,
             SRB_IOL54_TX_DATA[2]           => WDATA_0[38]                       ,
             SRB_IOL54_TX_DATA[3]           => WDATA_0[39]                       ,
             SRB_IOL54_TX_DATA[1]           => WDATA_0[40]                       ,
             SRB_IOL54_TX_DATA[0]           => WDATA_0[41]                       ,
             SRB_IOL54_MIPI_SW_DYN_I        => WDATA_0[42]                       ,
             SRB_IOL54_IODLY_CTRL[1]        => WDATA_0[43]                       ,
             SRB_IOL54_TS_CTRL[0]           => WDATA_0[44]                       ,
             SRB_IOL54_CE                   => WDATA_0[45]                       ,
             SRB_IOL54_TS_CTRL[1]           => WDATA_0[46]                       ,
             SRB_IOL54_TS_CTRL[2]           => WDATA_0[47]                       ,
             SRB_IOL54_IODLY_CTRL[0]        => WDATA_0[48]                       ,
             SRB_IOL54_TS_CTRL[3]           => WDATA_0[49]                       ,
             SRB_IOL54_LRS                  => WDATA_0[50]                       ,
             SRB_IOL54_CLK_SYS              => WDATA_0[51]                       ,
             SRB_IOL54_IODLY_CTRL[2]        => WDATA_0[52]                       ,
             SRB_IOL53_TX_DATA[7]           => WDATA_0[53]                       ,
             SRB_IOL53_TX_DATA[6]           => WDATA_0[54]                       ,
             SRB_IOL53_TX_DATA[4]           => WDATA_0[55]                       ,
             SRB_IOL53_TX_DATA[5]           => WDATA_0[56]                       ,
             SRB_IOL53_TX_DATA[2]           => WDATA_0[57]                       ,
             SRB_IOL53_TX_DATA[3]           => WDATA_0[58]                       ,
             SRB_IOL53_TX_DATA[1]           => WDATA_0[59]                       ,
             SRB_IOL53_TX_DATA[0]           => WDATA_0[60]                       ,
             SRB_IOL53_MIPI_SW_DYN_I        => WDATA_0[61]                       ,
             SRB_IOL53_IODLY_CTRL[1]        => WDATA_0[62]                       ,
             SRB_IOL53_TS_CTRL[0]           => WDATA_0[63]                       ,
             SRB_IOL53_CE                   => WDATA_0[64]                       ,
             SRB_IOL53_TS_CTRL[1]           => WDATA_0[65]                       ,
             SRB_IOL53_TS_CTRL[2]           => WDATA_0[66]                       ,
             SRB_IOL53_IODLY_CTRL[0]        => WDATA_0[67]                       ,
             SRB_IOL53_TS_CTRL[3]           => WDATA_0[68]                       ,
             SRB_IOL53_LRS                  => WDATA_0[69]                       ,
             SRB_IOL53_CLK_SYS              => WDATA_0[70]                       ,
             SRB_IOL53_IODLY_CTRL[2]        => WDATA_0[71]                       ,
             SRB_IOL52_TX_DATA[7]           => WDATA_0[72]                       ,
             SRB_IOL52_TX_DATA[6]           => WDATA_0[73]                       ,
             SRB_IOL52_TX_DATA[4]           => WDATA_0[74]                       ,
             SRB_IOL52_TX_DATA[5]           => WDATA_0[75]                       ,
             SRB_IOL52_TX_DATA[2]           => WDATA_0[76]                       ,
             SRB_IOL52_TX_DATA[3]           => WDATA_0[77]                       ,
             SRB_IOL52_TX_DATA[1]           => WDATA_0[78]                       ,
             SRB_IOL52_TX_DATA[0]           => WDATA_0[79]                       ,
             SRB_IOL52_MIPI_SW_DYN_I        => WDATA_0[80]                       ,
             SRB_IOL52_IODLY_CTRL[1]        => WDATA_0[81]                       ,
             SRB_IOL52_TS_CTRL[0]           => WDATA_0[82]                       ,
             SRB_IOL52_CE                   => WDATA_0[83]                       ,
             SRB_IOL52_TS_CTRL[1]           => WDATA_0[84]                       ,
             SRB_IOL52_TS_CTRL[2]           => WDATA_0[85]                       ,
             SRB_IOL52_IODLY_CTRL[0]        => WDATA_0[86]                       ,
             SRB_IOL52_TS_CTRL[3]           => WDATA_0[87]                       ,
             SRB_IOL52_LRS                  => ARESET_0                          ,
             SRB_IOL52_CLK_SYS              => ACLK_0                            ,
             SRB_IOL52_IODLY_CTRL[2]        => WDATA_0[88]                       ,
             SRB_IOL51_TX_DATA[7]           => WDATA_0[89]                       ,
             SRB_IOL51_TX_DATA[6]           => WDATA_0[90]                       ,
             SRB_IOL51_TX_DATA[4]           => WDATA_0[91]                       ,
             SRB_IOL51_TX_DATA[5]           => WDATA_0[92]                       ,
             SRB_IOL51_TX_DATA[2]           => WDATA_0[93]                       ,
             SRB_IOL51_TX_DATA[3]           => WDATA_0[94]                       ,
             SRB_IOL51_TX_DATA[1]           => WDATA_0[95]                       ,
             SRB_IOL51_TX_DATA[0]           => WDATA_0[96]                       ,
             SRB_IOL51_MIPI_SW_DYN_I        => WDATA_0[97]                       ,
             SRB_IOL51_IODLY_CTRL[1]        => WDATA_0[98]                       ,
             SRB_IOL51_TS_CTRL[0]           => WDATA_0[99]                       ,
             SRB_IOL51_CE                   => WDATA_0[100]                      ,
             SRB_IOL51_TS_CTRL[1]           => WDATA_0[101]                      ,
             SRB_IOL51_TS_CTRL[2]           => WDATA_0[102]                      ,
             SRB_IOL51_IODLY_CTRL[0]        => WDATA_0[103]                      ,
             SRB_IOL51_TS_CTRL[3]           => WDATA_0[104]                      ,
             SRB_IOL51_LRS                  => WDATA_0[105]                      ,
             SRB_IOL51_CLK_SYS              => WDATA_0[106]                      ,
             SRB_IOL51_IODLY_CTRL[2]        => WDATA_0[107]                      ,
             SRB_IOL50_TX_DATA[7]           => WDATA_0[108]                      ,
             SRB_IOL50_TX_DATA[6]           => WDATA_0[109]                      ,
             SRB_IOL50_TX_DATA[4]           => WDATA_0[110]                      ,
             SRB_IOL50_TX_DATA[5]           => WDATA_0[111]                      ,
             SRB_IOL50_TX_DATA[2]           => WDATA_0[112]                      ,
             SRB_IOL50_TX_DATA[3]           => WDATA_0[113]                      ,
             SRB_IOL50_TX_DATA[1]           => WDATA_0[114]                      ,
             SRB_IOL50_TX_DATA[0]           => WDATA_0[115]                      ,
             SRB_IOL50_MIPI_SW_DYN_I        => WDATA_0[116]                      ,
             SRB_IOL50_IODLY_CTRL[1]        => WDATA_0[117]                      ,
             SRB_IOL50_TS_CTRL[0]           => WDATA_0[118]                      ,
             SRB_IOL50_CE                   => WDATA_0[119]                      ,
             SRB_IOL50_TS_CTRL[1]           => WDATA_0[120]                      ,
             SRB_IOL50_TS_CTRL[2]           => WDATA_0[121]                      ,
             SRB_IOL50_IODLY_CTRL[0]        => WDATA_0[122]                      ,
             SRB_IOL50_TS_CTRL[3]           => WDATA_0[123]                      ,
             SRB_IOL50_LRS                  => WDATA_0[124]                      ,
             SRB_IOL50_CLK_SYS              => WDATA_0[125]                      ,
             SRB_IOL50_IODLY_CTRL[2]        => WDATA_0[126]                      ,
             SRB_IOL49_TX_DATA[7]           => WDATA_0[127]                      ,
             SRB_IOL49_TX_DATA[6]           => WSTRB_0[0]                        ,
             SRB_IOL49_TX_DATA[4]           => WSTRB_0[1]                        ,
             SRB_IOL49_TX_DATA[5]           => WSTRB_0[2]                        ,
             SRB_IOL49_TX_DATA[2]           => WSTRB_0[3]                        ,
             SRB_IOL49_TX_DATA[3]           => WSTRB_0[4]                        ,
             SRB_IOL49_TX_DATA[1]           => WSTRB_0[5]                        ,
             SRB_IOL49_TX_DATA[0]           => WSTRB_0[6]                        ,
             SRB_IOL49_MIPI_SW_DYN_I        => WSTRB_0[7]                        ,
             SRB_IOL49_IODLY_CTRL[1]        => WSTRB_0[8]                        ,
             SRB_IOL49_TS_CTRL[0]           => WSTRB_0[9]                        ,
             SRB_IOL49_CE                   => WSTRB_0[10]                       ,
             SRB_IOL49_TS_CTRL[1]           => WSTRB_0[11]                       ,
             SRB_IOL49_TS_CTRL[2]           => WSTRB_0[12]                       ,
             SRB_IOL49_IODLY_CTRL[0]        => WSTRB_0[13]                       ,
             SRB_IOL49_TS_CTRL[3]           => WSTRB_0[14]                       ,
             SRB_IOL49_LRS                  => WSTRB_0[15]                       ,
             SRB_IOL49_CLK_SYS              => WLAST_0                           ,
             SRB_IOL49_IODLY_CTRL[2]        => WVALID_0                          ,
             SRB_IOL48_TX_DATA[7]           => BREADY_0                          ,
             SRB_IOL48_TX_DATA[6]           => ARID_0[0]                         ,
             SRB_IOL48_TX_DATA[4]           => ARID_0[1]                         ,
             SRB_IOL48_TX_DATA[5]           => ARID_0[2]                         ,
             SRB_IOL48_TX_DATA[2]           => ARID_0[3]                         ,
             SRB_IOL48_TX_DATA[3]           => ARID_0[4]                         ,
             SRB_IOL48_TX_DATA[1]           => ARID_0[5]                         ,
             SRB_IOL48_TX_DATA[0]           => ARID_0[6]                         ,
             SRB_IOL48_MIPI_SW_DYN_I        => ARID_0[7]                         ,
             SRB_IOL48_IODLY_CTRL[1]        => ARADDR_0[0]                       ,
             SRB_IOL48_TS_CTRL[0]           => ARADDR_0[1]                       ,
             SRB_IOL48_CE                   => ARADDR_0[2]                       ,
             SRB_IOL48_TS_CTRL[1]           => ARADDR_0[3]                       ,
             SRB_IOL48_TS_CTRL[2]           => ARADDR_0[4]                       ,
             SRB_IOL48_IODLY_CTRL[0]        => ARADDR_0[5]                       ,
             SRB_IOL48_TS_CTRL[3]           => ARADDR_0[6]                       ,
             SRB_IOL48_LRS                  => ARADDR_0[7]                       ,
             SRB_IOL48_CLK_SYS              => ARADDR_0[8]                       ,
             SRB_IOL48_IODLY_CTRL[2]        => ARADDR_0[9]                       ,
             SRB_IOL47_TX_DATA[7]           => ARADDR_0[10]                      ,
             SRB_IOL47_TX_DATA[6]           => ARADDR_0[11]                      ,
             SRB_IOL47_TX_DATA[4]           => ARADDR_0[12]                      ,
             SRB_IOL47_TX_DATA[5]           => ARADDR_0[13]                      ,
             SRB_IOL47_TX_DATA[2]           => ARADDR_0[14]                      ,
             SRB_IOL47_TX_DATA[3]           => ARADDR_0[15]                      ,
             SRB_IOL47_TX_DATA[1]           => ARADDR_0[16]                      ,
             SRB_IOL47_TX_DATA[0]           => ARADDR_0[17]                      ,
             SRB_IOL47_MIPI_SW_DYN_I        => ARADDR_0[18]                      ,
             SRB_IOL47_IODLY_CTRL[1]        => ARADDR_0[19]                      ,
             SRB_IOL47_TS_CTRL[0]           => ARADDR_0[20]                      ,
             SRB_IOL47_CE                   => ARADDR_0[21]                      ,
             SRB_IOL47_TS_CTRL[1]           => ARADDR_0[22]                      ,
             SRB_IOL47_TS_CTRL[2]           => ARADDR_0[23]                      ,
             SRB_IOL47_IODLY_CTRL[0]        => ARADDR_0[24]                      ,
             SRB_IOL47_TS_CTRL[3]           => ARADDR_0[25]                      ,
             SRB_IOL47_LRS                  => ARADDR_0[26]                      ,
             SRB_IOL47_CLK_SYS              => ARADDR_0[27]                      ,
             SRB_IOL47_IODLY_CTRL[2]        => ARADDR_0[28]                      ,
             SRB_IOL46_TX_DATA[7]           => ARADDR_0[29]                      ,
             SRB_IOL46_TX_DATA[6]           => ARADDR_0[30]                      ,
             SRB_IOL46_TX_DATA[4]           => ARADDR_0[31]                      ,
             SRB_IOL46_TX_DATA[5]           => ARLEN_0[0]                        ,
             SRB_IOL46_TX_DATA[2]           => ARLEN_0[1]                        ,
             SRB_IOL46_TX_DATA[3]           => ARLEN_0[2]                        ,
             SRB_IOL46_TX_DATA[1]           => ARLEN_0[3]                        ,
             SRB_IOL46_TX_DATA[0]           => ARLEN_0[4]                        ,
             SRB_IOL46_MIPI_SW_DYN_I        => ARLEN_0[5]                        ,
             SRB_IOL46_IODLY_CTRL[1]        => ARLEN_0[6]                        ,
             SRB_IOL46_TS_CTRL[0]           => ARLEN_0[7]                        ,
             SRB_IOL46_CE                   => ARSIZE_0[0]                       ,
             SRB_IOL46_TS_CTRL[1]           => ARSIZE_0[1]                       ,
             SRB_IOL46_TS_CTRL[2]           => ARSIZE_0[2]                       ,
             SRB_IOL46_IODLY_CTRL[0]        => ARBURST_0[0]                      ,
             SRB_IOL46_TS_CTRL[3]           => ARBURST_0[1]                      ,
             SRB_IOL46_LRS                  => ARLOCK_0                          ,
             SRB_IOL46_CLK_SYS              => ARVALID_0                         ,
             SRB_IOL46_IODLY_CTRL[2]        => ARQOS_0[0]                        ,
             SRB_IOL45_TX_DATA[7]           => ARQOS_0[1]                        ,
             SRB_IOL45_TX_DATA[6]           => ARQOS_0[2]                        ,
             SRB_IOL45_TX_DATA[4]           => ARQOS_0[3]                        ,
             SRB_IOL45_TX_DATA[5]           => ARPOISON_0                        ,
             SRB_IOL45_TX_DATA[2]           => RREADY_0                          ,
             SRB_IOL45_TX_DATA[3]           => ARURGENT_0                        ,
             SRB_IOL45_TX_DATA[1]           => CSYSREQ_0                         ,
             SRB_IOL44_TX_DATA[7]           =>  AWID_1[0]                        ,
             SRB_IOL44_TX_DATA[6]           =>  AWID_1[1]                        ,
             SRB_IOL44_TX_DATA[4]           =>  AWID_1[2]                        ,
             SRB_IOL44_TX_DATA[5]           =>  AWID_1[3]                        ,
             SRB_IOL44_TX_DATA[2]           =>  AWID_1[4]                        ,
             SRB_IOL44_TX_DATA[3]           =>  AWID_1[5]                        ,
             SRB_IOL44_TX_DATA[1]           =>  AWID_1[6]                        ,
             SRB_IOL44_TX_DATA[0]           =>  AWID_1[7]                        ,
             SRB_IOL44_MIPI_SW_DYN_I        =>  AWADDR_1[0]                      ,
             SRB_IOL44_IODLY_CTRL[1]        =>  AWADDR_1[1]                      ,
             SRB_IOL44_TS_CTRL[0]           =>  AWADDR_1[2]                      ,
             SRB_IOL44_CE                   =>  AWADDR_1[3]                      ,
             SRB_IOL44_TS_CTRL[1]           =>  AWADDR_1[4]                      ,
             SRB_IOL44_TS_CTRL[2]           =>  AWADDR_1[5]                      ,
             SRB_IOL44_IODLY_CTRL[0]        =>  AWADDR_1[6]                      ,
             SRB_IOL44_TS_CTRL[3]           =>  AWADDR_1[7]                      ,
             SRB_IOL44_LRS                  =>  AWADDR_1[8]                      ,
             SRB_IOL44_CLK_SYS              =>  AWADDR_1[9]                      ,
             SRB_IOL44_IODLY_CTRL[2]        =>  AWADDR_1[10]                     ,
             SRB_IOL43_TX_DATA[7]           =>  AWADDR_1[11]                     ,
             SRB_IOL43_TX_DATA[6]           =>  AWADDR_1[12]                     ,
             SRB_IOL43_TX_DATA[4]           =>  AWADDR_1[13]                     ,
             SRB_IOL43_TX_DATA[5]           =>  AWADDR_1[14]                     ,
             SRB_IOL43_TX_DATA[2]           =>  AWADDR_1[15]                     ,
             SRB_IOL43_TX_DATA[3]           =>  AWADDR_1[16]                     ,
             SRB_IOL43_TX_DATA[1]           =>  AWADDR_1[17]                     ,
             SRB_IOL43_TX_DATA[0]           =>  AWADDR_1[18]                     ,
             SRB_IOL43_MIPI_SW_DYN_I        =>  AWADDR_1[19]                     ,
             SRB_IOL43_IODLY_CTRL[1]        =>  AWADDR_1[20]                     ,
             SRB_IOL43_TS_CTRL[0]           =>  AWADDR_1[21]                     ,
             SRB_IOL43_CE                   =>  AWADDR_1[22]                     ,
             SRB_IOL43_TS_CTRL[1]           =>  AWADDR_1[23]                     ,
             SRB_IOL43_TS_CTRL[2]           =>  AWADDR_1[24]                     ,
             SRB_IOL43_IODLY_CTRL[0]        =>  AWADDR_1[25]                     ,
             SRB_IOL43_TS_CTRL[3]           =>  AWADDR_1[26]                     ,
             SRB_IOL43_LRS                  =>  AWADDR_1[27]                     ,
             SRB_IOL43_CLK_SYS              =>  AWADDR_1[28]                     ,
             SRB_IOL43_IODLY_CTRL[2]        =>  AWADDR_1[29]                     ,
             SRB_IOL42_TX_DATA[7]           =>  AWADDR_1[30]                     ,
             SRB_IOL42_TX_DATA[6]           =>  AWADDR_1[31]                     ,
             SRB_IOL42_TX_DATA[4]           =>  AWLEN_1[0]                       ,
             SRB_IOL42_TX_DATA[5]           =>  AWLEN_1[1]                       ,
             SRB_IOL42_TX_DATA[2]           =>  AWLEN_1[2]                       ,
             SRB_IOL42_TX_DATA[3]           =>  AWLEN_1[3]                       ,
             SRB_IOL42_TX_DATA[1]           =>  AWLEN_1[4]                       ,
             SRB_IOL42_TX_DATA[0]           =>  AWLEN_1[5]                       ,
             SRB_IOL42_MIPI_SW_DYN_I        =>  AWLEN_1[6]                       ,
             SRB_IOL42_IODLY_CTRL[1]        =>  AWLEN_1[7]                       ,
             SRB_IOL42_TS_CTRL[0]           =>  AWSIZE_1[0]                      ,
             SRB_IOL42_CE                   =>  AWSIZE_1[1]                      ,
             SRB_IOL42_TS_CTRL[1]           =>  AWSIZE_1[2]                      ,
             SRB_IOL42_TS_CTRL[2]           =>  AWBURST_1[0]                     ,
             SRB_IOL42_IODLY_CTRL[0]        =>  AWBURST_1[1]                     ,
             SRB_IOL42_TS_CTRL[3]           =>  AWLOCK_1                         ,
             SRB_IOL42_LRS                  =>  AWVALID_1                        ,
             SRB_IOL42_CLK_SYS              =>  AWQOS_1[0]                       ,
             SRB_IOL42_IODLY_CTRL[2]        =>  AWQOS_1[1]                       ,
             SRB_IOL41_TX_DATA[7]           =>  AWQOS_1[2]                       ,
             SRB_IOL41_TX_DATA[6]           =>  AWQOS_1[3]                       ,
             SRB_IOL41_TX_DATA[4]           =>  AWURGENT_1                       ,
             SRB_IOL41_TX_DATA[5]           =>  AWPOISON_1                       ,
             SRB_IOL41_TX_DATA[2]           =>  WDATA_1[0]                       ,
             SRB_IOL41_TX_DATA[3]           =>  WDATA_1[1]                       ,
             SRB_IOL41_TX_DATA[1]           =>  WDATA_1[2]                       ,
             SRB_IOL41_TX_DATA[0]           =>  WDATA_1[3]                       ,
             SRB_IOL41_MIPI_SW_DYN_I        =>  WDATA_1[4]                       ,
             SRB_IOL41_IODLY_CTRL[1]        =>  WDATA_1[5]                       ,
             SRB_IOL41_TS_CTRL[0]           =>  WDATA_1[6]                       ,
             SRB_IOL41_CE                   =>  WDATA_1[7]                       ,
             SRB_IOL41_TS_CTRL[1]           =>  WDATA_1[8]                       ,
             SRB_IOL41_TS_CTRL[2]           =>  WDATA_1[9]                       ,
             SRB_IOL41_IODLY_CTRL[0]        =>  WDATA_1[10]                      ,
             SRB_IOL41_TS_CTRL[3]           =>  WDATA_1[11]                      ,
             SRB_IOL41_LRS                  =>  WDATA_1[12]                      ,
             SRB_IOL41_CLK_SYS              =>  WDATA_1[13]                      ,
             SRB_IOL41_IODLY_CTRL[2]        =>  WDATA_1[14]                      ,
             SRB_IOL40_TX_DATA[7]           =>  WDATA_1[15]                      ,
             SRB_IOL40_TX_DATA[6]           =>  WDATA_1[16]                      ,
             SRB_IOL40_TX_DATA[4]           =>  WDATA_1[17]                      ,
             SRB_IOL40_TX_DATA[5]           =>  WDATA_1[18]                      ,
             SRB_IOL40_TX_DATA[2]           =>  WDATA_1[19]                      ,
             SRB_IOL40_TX_DATA[3]           =>  WDATA_1[20]                      ,
             SRB_IOL40_TX_DATA[1]           =>  WDATA_1[21]                      ,
             SRB_IOL40_TX_DATA[0]           =>  WDATA_1[22]                      ,
             SRB_IOL40_MIPI_SW_DYN_I        =>  WDATA_1[23]                      ,
             SRB_IOL40_IODLY_CTRL[1]        =>  WDATA_1[24]                      ,
             SRB_IOL40_TS_CTRL[0]           =>  WDATA_1[25]                      ,
             SRB_IOL40_CE                   =>  WDATA_1[26]                      ,
             SRB_IOL40_TS_CTRL[1]           =>  WDATA_1[27]                      ,
             SRB_IOL40_TS_CTRL[2]           =>  WDATA_1[28]                      ,
             SRB_IOL40_IODLY_CTRL[0]        =>  WDATA_1[29]                      ,
             SRB_IOL40_TS_CTRL[3]           =>  WDATA_1[30]                      ,
             SRB_IOL40_LRS                  =>  ARESET_1                         ,
             SRB_IOL40_CLK_SYS              =>  ACLK_1                           ,
             SRB_IOL40_IODLY_CTRL[2]        =>  WDATA_1[31]                      ,
             SRB_IOL39_TX_DATA[7]           =>  WDATA_1[32]                      ,
             SRB_IOL39_TX_DATA[6]           =>  WDATA_1[33]                      ,
             SRB_IOL39_TX_DATA[4]           =>  WDATA_1[34]                      ,
             SRB_IOL39_TX_DATA[5]           =>  WDATA_1[35]                      ,
             SRB_IOL39_TX_DATA[2]           =>  WDATA_1[36]                      ,
             SRB_IOL39_TX_DATA[3]           =>  WDATA_1[37]                      ,
             SRB_IOL39_TX_DATA[1]           =>  WDATA_1[38]                      ,
             SRB_IOL39_TX_DATA[0]           =>  WDATA_1[39]                      ,
             SRB_IOL39_MIPI_SW_DYN_I        =>  WDATA_1[40]                      ,
             SRB_IOL39_IODLY_CTRL[1]        =>  WDATA_1[41]                      ,
             SRB_IOL39_TS_CTRL[0]           =>  WDATA_1[42]                      ,
             SRB_IOL39_CE                   =>  WDATA_1[43]                      ,
             SRB_IOL39_TS_CTRL[1]           =>  WDATA_1[44]                      ,
             SRB_IOL39_TS_CTRL[2]           =>  WDATA_1[45]                      ,
             SRB_IOL39_IODLY_CTRL[0]        =>  WDATA_1[46]                      ,
             SRB_IOL39_TS_CTRL[3]           =>  WDATA_1[47]                      ,
             SRB_IOL39_LRS                  =>  WDATA_1[48]                      ,
             SRB_IOL39_CLK_SYS              =>  WDATA_1[49]                      ,
             SRB_IOL39_IODLY_CTRL[2]        =>  WDATA_1[50]                      ,
             SRB_IOL38_TX_DATA[7]           =>  WDATA_1[51]                      ,
             SRB_IOL38_TX_DATA[6]           =>  WDATA_1[52]                      ,
             SRB_IOL38_TX_DATA[4]           =>  WDATA_1[53]                      ,
             SRB_IOL38_TX_DATA[5]           =>  WDATA_1[54]                      ,
             SRB_IOL38_TX_DATA[2]           =>  WDATA_1[55]                      ,
             SRB_IOL38_TX_DATA[3]           =>  WDATA_1[56]                      ,
             SRB_IOL38_TX_DATA[1]           =>  WDATA_1[57]                      ,
             SRB_IOL38_TX_DATA[0]           =>  WDATA_1[58]                      ,
             SRB_IOL38_MIPI_SW_DYN_I        =>  WDATA_1[59]                      ,
             SRB_IOL38_IODLY_CTRL[1]        =>  WDATA_1[60]                      ,
             SRB_IOL38_TS_CTRL[0]           =>  WDATA_1[61]                      ,
             SRB_IOL38_CE                   =>  WDATA_1[62]                      ,
             SRB_IOL38_TS_CTRL[1]           =>  WDATA_1[63]                      ,
             SRB_IOL38_TS_CTRL[2]           =>  WSTRB_1[0]                       ,
             SRB_IOL38_IODLY_CTRL[0]        =>  WSTRB_1[1]                       ,
             SRB_IOL38_TS_CTRL[3]           =>  WSTRB_1[2]                       ,
             SRB_IOL38_LRS                  =>  WSTRB_1[3]                       ,
             SRB_IOL38_CLK_SYS              =>  WSTRB_1[4]                       ,
             SRB_IOL38_IODLY_CTRL[2]        =>  WSTRB_1[5]                       ,
             SRB_IOL37_TX_DATA[7]           =>  WSTRB_1[6]                       ,
             SRB_IOL37_TX_DATA[6]           =>  WSTRB_1[7]                       ,
             SRB_IOL37_TX_DATA[4]           =>  WLAST_1                          ,
             SRB_IOL37_TX_DATA[5]           =>  WVALID_1                         ,
             SRB_IOL37_TX_DATA[2]           =>  BREADY_1                         ,
             SRB_IOL37_TX_DATA[3]           =>  ARID_1[0]                        ,
             SRB_IOL37_TX_DATA[1]           =>  ARID_1[1]                        ,
             SRB_IOL37_TX_DATA[0]           =>  ARID_1[2]                        ,
             SRB_IOL37_MIPI_SW_DYN_I        =>  ARID_1[3]                        ,
             SRB_IOL37_IODLY_CTRL[1]        =>  ARID_1[4]                        ,
             SRB_IOL37_TS_CTRL[0]           =>  ARID_1[5]                        ,
             SRB_IOL37_CE                   =>  ARID_1[6]                        ,
             SRB_IOL37_TS_CTRL[1]           =>  ARID_1[7]                        ,
             SRB_IOL37_TS_CTRL[2]           =>  ARADDR_1[0]                      ,
             SRB_IOL37_IODLY_CTRL[0]        =>  ARADDR_1[1]                      ,
             SRB_IOL37_TS_CTRL[3]           =>  ARADDR_1[2]                      ,
             SRB_IOL37_LRS                  =>  ARADDR_1[3]                      ,
             SRB_IOL37_CLK_SYS              =>  ARADDR_1[4]                      ,
             SRB_IOL37_IODLY_CTRL[2]        =>  ARADDR_1[5]                      ,
             SRB_IOL36_TX_DATA[7]           =>  ARADDR_1[6]                      ,
             SRB_IOL36_TX_DATA[6]           =>  ARADDR_1[7]                      ,
             SRB_IOL36_TX_DATA[4]           =>  ARADDR_1[8]                      ,
             SRB_IOL36_TX_DATA[5]           =>  ARADDR_1[9]                      ,
             SRB_IOL36_TX_DATA[2]           =>  ARADDR_1[10]                     ,
             SRB_IOL36_TX_DATA[3]           =>  ARADDR_1[11]                     ,
             SRB_IOL36_TX_DATA[1]           =>  ARADDR_1[12]                     ,
             SRB_IOL36_TX_DATA[0]           =>  ARADDR_1[13]                     ,
             SRB_IOL36_MIPI_SW_DYN_I        =>  ARADDR_1[14]                     ,
             SRB_IOL36_IODLY_CTRL[1]        =>  ARADDR_1[15]                     ,
             SRB_IOL36_TS_CTRL[0]           =>  ARADDR_1[16]                     ,
             SRB_IOL36_CE                   =>  ARADDR_1[17]                     ,
             SRB_IOL36_TS_CTRL[1]           =>  ARADDR_1[18]                     ,
             SRB_IOL36_TS_CTRL[2]           =>  ARADDR_1[19]                     ,
             SRB_IOL36_IODLY_CTRL[0]        =>  ARADDR_1[20]                     ,
             SRB_IOL36_TS_CTRL[3]           =>  ARADDR_1[21]                     ,
             SRB_IOL36_LRS                  =>  ARADDR_1[22]                     ,
             SRB_IOL36_CLK_SYS              =>  ARADDR_1[23]                     ,
             SRB_IOL36_IODLY_CTRL[2]        =>  ARADDR_1[24]                     ,
             SRB_IOL35_TX_DATA[7]           =>  ARADDR_1[25]                     ,
             SRB_IOL35_TX_DATA[6]           =>  ARADDR_1[26]                     ,
             SRB_IOL35_TX_DATA[4]           =>  ARADDR_1[27]                     ,
             SRB_IOL35_TX_DATA[5]           =>  ARADDR_1[28]                     ,
             SRB_IOL35_TX_DATA[2]           =>  ARADDR_1[29]                     ,
             SRB_IOL35_TX_DATA[3]           =>  ARADDR_1[30]                     ,
             SRB_IOL35_TX_DATA[1]           =>  ARADDR_1[31]                     ,
             SRB_IOL35_TX_DATA[0]           =>  ARLEN_1[0]                       ,
             SRB_IOL35_MIPI_SW_DYN_I        =>  ARLEN_1[1]                       ,
             SRB_IOL35_IODLY_CTRL[1]        =>  ARLEN_1[2]                       ,
             SRB_IOL35_TS_CTRL[0]           =>  ARLEN_1[3]                       ,
             SRB_IOL35_CE                   =>  ARLEN_1[4]                       ,
             SRB_IOL35_TS_CTRL[1]           =>  ARLEN_1[5]                       ,
             SRB_IOL35_TS_CTRL[2]           =>  ARLEN_1[6]                       ,
             SRB_IOL35_IODLY_CTRL[0]        =>  ARLEN_1[7]                       ,
             SRB_IOL35_TS_CTRL[3]           =>  ARSIZE_1[0]                      ,
             SRB_IOL35_LRS                  =>  ARSIZE_1[1]                      ,
             SRB_IOL35_CLK_SYS              =>  ARSIZE_1[2]                      ,
             SRB_IOL35_IODLY_CTRL[2]        =>  ARBURST_1[0]                     ,
             SRB_IOL34_TX_DATA[7]           =>  ARBURST_1[1]                     ,
             SRB_IOL34_TX_DATA[6]           =>  ARLOCK_1                         ,
             SRB_IOL34_TX_DATA[4]           =>  ARVALID_1                        ,
             SRB_IOL34_TX_DATA[5]           =>  ARQOS_1[0]                       ,
             SRB_IOL34_TX_DATA[2]           =>  ARQOS_1[1]                       ,
             SRB_IOL34_TX_DATA[3]           =>  ARQOS_1[2]                       ,
             SRB_IOL34_TX_DATA[1]           =>  ARQOS_1[3]                       ,
             SRB_IOL34_TX_DATA[0]           =>  ARPOISON_1                       ,
             SRB_IOL34_MIPI_SW_DYN_I        =>  RREADY_1                         ,
             SRB_IOL34_IODLY_CTRL[1]        =>  ARURGENT_1                       ,
             SRB_IOL34_TS_CTRL[0]           =>  CSYSREQ_1                        ,
             SRB_IOL34_LRS                  =>  AWID_2[0]                        ,
             SRB_IOL34_CLK_SYS              =>  AWID_2[1]                        ,
             SRB_IOL34_IODLY_CTRL[2]        =>  AWID_2[2]                        ,
             SRB_IOL33_TX_DATA[7]           =>  AWID_2[3]                        ,
             SRB_IOL33_TX_DATA[6]           =>  AWID_2[4]                        ,
             SRB_IOL33_TX_DATA[4]           =>  AWID_2[5]                        ,
             SRB_IOL33_TX_DATA[5]           =>  AWID_2[6]                        ,
             SRB_IOL33_TX_DATA[2]           =>  AWID_2[7]                        ,
             SRB_IOL33_TX_DATA[3]           =>  AWADDR_2[0]                      ,
             SRB_IOL33_TX_DATA[1]           =>  AWADDR_2[1]                      ,
             SRB_IOL33_TX_DATA[0]           =>  AWADDR_2[2]                      ,
             SRB_IOL33_MIPI_SW_DYN_I        =>  AWADDR_2[3]                      ,
             SRB_IOL33_IODLY_CTRL[1]        =>  AWADDR_2[4]                      ,
             SRB_IOL33_TS_CTRL[0]           =>  AWADDR_2[5]                      ,
             SRB_IOL33_CE                   =>  AWADDR_2[6]                      ,
             SRB_IOL33_TS_CTRL[1]           =>  AWADDR_2[7]                      ,
             SRB_IOL33_TS_CTRL[2]           =>  AWADDR_2[8]                      ,
             SRB_IOL33_IODLY_CTRL[0]        =>  AWADDR_2[9]                      ,
             SRB_IOL33_TS_CTRL[3]           =>  AWADDR_2[10]                     ,
             SRB_IOL33_LRS                  =>  CORE_DDRC_RST                    ,
             SRB_IOL33_IODLY_CTRL[2]        =>  AWADDR_2[11]                     ,
             SRB_IOL32_TX_DATA[7]           =>  AWADDR_2[12]                     ,
             SRB_IOL32_TX_DATA[6]           =>  AWADDR_2[13]                     ,
             SRB_IOL32_TX_DATA[4]           =>  AWADDR_2[14]                     ,
             SRB_IOL32_TX_DATA[5]           =>  AWADDR_2[15]                     ,
             SRB_IOL32_TX_DATA[2]           =>  AWADDR_2[16]                     ,
             SRB_IOL32_TX_DATA[3]           =>  AWADDR_2[17]                     ,
             SRB_IOL32_TX_DATA[1]           =>  AWADDR_2[18]                     ,
             SRB_IOL32_TX_DATA[0]           =>  AWADDR_2[19]                     ,
             SRB_IOL32_MIPI_SW_DYN_I        =>  AWADDR_2[20]                     ,
             SRB_IOL32_IODLY_CTRL[1]        =>  AWADDR_2[21]                     ,
             SRB_IOL32_TS_CTRL[0]           =>  AWADDR_2[22]                     ,
             SRB_IOL32_CE                   =>  AWADDR_2[23]                     ,
             SRB_IOL32_TS_CTRL[1]           =>  AWADDR_2[24]                     ,
             SRB_IOL32_TS_CTRL[2]           =>  AWADDR_2[25]                     ,
             SRB_IOL32_IODLY_CTRL[0]        =>  AWADDR_2[26]                     ,
             SRB_IOL32_TS_CTRL[3]           =>  AWADDR_2[27]                     ,
             SRB_IOL32_LRS                  =>  AWADDR_2[28]                     ,
             SRB_IOL32_IODLY_CTRL[2]        =>  AWADDR_2[29]                     ,
             SRB_IOL31_TX_DATA[7]           =>  AWADDR_2[30]                     ,
             SRB_IOL31_TX_DATA[6]           =>  AWADDR_2[31]                     ,
             SRB_IOL31_TX_DATA[4]           =>  AWLEN_2[0]                       ,
             SRB_IOL31_TX_DATA[5]           =>  AWLEN_2[1]                       ,
             SRB_IOL31_TX_DATA[2]           =>  AWLEN_2[2]                       ,
             SRB_IOL31_TX_DATA[3]           =>  AWLEN_2[3]                       ,
             SRB_IOL31_TX_DATA[1]           =>  AWLEN_2[4]                       ,
             SRB_IOL31_TX_DATA[0]           =>  AWLEN_2[5]                       ,
             SRB_IOL31_MIPI_SW_DYN_I        =>  AWLEN_2[6]                       ,
             SRB_IOL31_IODLY_CTRL[1]        =>  AWLEN_2[7]                       ,
             SRB_IOL31_TS_CTRL[0]           =>  AWSIZE_2[0]                      ,
             SRB_IOL31_CE                   =>  AWSIZE_2[1]                      ,
             SRB_IOL31_TS_CTRL[1]           =>  AWSIZE_2[2]                      ,
             SRB_IOL31_TS_CTRL[2]           =>  AWBURST_2[0]                     ,
             SRB_IOL31_IODLY_CTRL[0]        =>  AWBURST_2[1]                     ,
             SRB_IOL31_TS_CTRL[3]           =>  AWLOCK_2                         ,
             SRB_IOL31_LRS                  =>  AWVALID_2                        ,
             SRB_IOL31_CLK_SYS              =>  AWQOS_2[0]                       ,
             SRB_IOL31_IODLY_CTRL[2]        =>  AWQOS_2[1]                       ,
             SRB_IOL30_TX_DATA[7]           =>  AWQOS_2[2]                       ,
             SRB_IOL30_TX_DATA[6]           =>  AWQOS_2[3]                       ,
             SRB_IOL30_TX_DATA[4]           =>  AWURGENT_2                       ,
             SRB_IOL30_TX_DATA[5]           =>  AWPOISON_2                       ,
             SRB_IOL30_TX_DATA[2]           =>  WDATA_2[0]                       ,
             SRB_IOL30_TX_DATA[3]           =>  WDATA_2[1]                       ,
             SRB_IOL30_TX_DATA[1]           =>  WDATA_2[2]                       ,
             SRB_IOL30_TX_DATA[0]           =>  WDATA_2[3]                       ,
             SRB_IOL30_MIPI_SW_DYN_I        =>  WDATA_2[4]                       ,
             SRB_IOL30_IODLY_CTRL[1]        =>  WDATA_2[5]                       ,
             SRB_IOL30_TS_CTRL[0]           =>  WDATA_2[6]                       ,
             SRB_IOL30_CE                   =>  WDATA_2[7]                       ,
             SRB_IOL30_TS_CTRL[1]           =>  WDATA_2[8]                       ,
             SRB_IOL30_TS_CTRL[2]           =>  WDATA_2[9]                       ,
             SRB_IOL30_IODLY_CTRL[0]        =>  WDATA_2[10]                      ,
             SRB_IOL30_TS_CTRL[3]           =>  WDATA_2[11]                      ,
             SRB_IOL30_LRS                  =>  WDATA_2[12]                      ,
             SRB_IOL30_CLK_SYS              =>  WDATA_2[13]                      ,
             SRB_IOL30_IODLY_CTRL[2]        =>  WDATA_2[14]                      ,
             SRB_IOL29_TX_DATA[7]           =>  WDATA_2[15]                      ,
             SRB_IOL29_TX_DATA[6]           =>  WDATA_2[16]                      ,
             SRB_IOL29_TX_DATA[4]           =>  WDATA_2[17]                      ,
             SRB_IOL29_TX_DATA[5]           =>  WDATA_2[18]                      ,
             SRB_IOL29_TX_DATA[2]           =>  WDATA_2[19]                      ,
             SRB_IOL29_TX_DATA[3]           =>  WDATA_2[20]                      ,
             SRB_IOL29_TX_DATA[1]           =>  WDATA_2[21]                      ,
             SRB_IOL29_TX_DATA[0]           =>  WDATA_2[22]                      ,
             SRB_IOL29_MIPI_SW_DYN_I        =>  WDATA_2[23]                      ,
             SRB_IOL29_IODLY_CTRL[1]        =>  WDATA_2[24]                      ,
             SRB_IOL29_TS_CTRL[0]           =>  WDATA_2[25]                      ,
             SRB_IOL29_CE                   =>  WDATA_2[26]                      ,
             SRB_IOL29_TS_CTRL[1]           =>  WDATA_2[27]                      ,
             SRB_IOL29_TS_CTRL[2]           =>  WDATA_2[28]                      ,
             SRB_IOL29_IODLY_CTRL[0]        =>  WDATA_2[29]                      ,
             SRB_IOL29_TS_CTRL[3]           =>  WDATA_2[30]                      ,
             SRB_IOL29_LRS                  =>  WDATA_2[31]                      ,
             SRB_IOL29_CLK_SYS              =>  WDATA_2[32]                      ,
             SRB_IOL29_IODLY_CTRL[2]        =>  WDATA_2[33]                      ,
             SRB_IOL28_TX_DATA[7]           =>  WDATA_2[34]                      ,
             SRB_IOL28_TX_DATA[6]           =>  WDATA_2[35]                      ,
             SRB_IOL28_TX_DATA[4]           =>  WDATA_2[36]                      ,
             SRB_IOL28_TX_DATA[5]           =>  WDATA_2[37]                      ,
             SRB_IOL28_TX_DATA[2]           =>  WDATA_2[38]                      ,
             SRB_IOL28_TX_DATA[3]           =>  WDATA_2[39]                      ,
             SRB_IOL28_TX_DATA[1]           =>  WDATA_2[40]                      ,
             SRB_IOL28_TX_DATA[0]           =>  WDATA_2[41]                      ,
             SRB_IOL28_MIPI_SW_DYN_I        =>  WDATA_2[42]                      ,
             SRB_IOL28_IODLY_CTRL[1]        =>  WDATA_2[43]                      ,
             SRB_IOL28_TS_CTRL[0]           =>  WDATA_2[44]                      ,
             SRB_IOL28_CE                   =>  WDATA_2[45]                      ,
             SRB_IOL28_TS_CTRL[1]           =>  WDATA_2[46]                      ,
             SRB_IOL28_TS_CTRL[2]           =>  WDATA_2[47]                      ,
             SRB_IOL28_IODLY_CTRL[0]        =>  WDATA_2[48]                      ,
             SRB_IOL28_TS_CTRL[3]           =>  WDATA_2[49]                      ,
             SRB_IOL28_LRS                  =>  ARESET_2                         ,
             SRB_IOL28_CLK_SYS              =>  ACLK_2                           ,
             SRB_IOL28_IODLY_CTRL[2]        =>  WDATA_2[50]                      ,
             SRB_IOL27_TX_DATA[7]           =>  WDATA_2[51]                      ,
             SRB_IOL27_TX_DATA[6]           =>  WDATA_2[52]                      ,
             SRB_IOL27_TX_DATA[4]           =>  WDATA_2[53]                      ,
             SRB_IOL27_TX_DATA[5]           =>  WDATA_2[54]                      ,
             SRB_IOL27_TX_DATA[2]           =>  WDATA_2[55]                      ,
             SRB_IOL27_TX_DATA[3]           =>  WDATA_2[56]                      ,
             SRB_IOL27_TX_DATA[1]           =>  WDATA_2[57]                      ,
             SRB_IOL27_TX_DATA[0]           =>  WDATA_2[58]                      ,
             SRB_IOL27_MIPI_SW_DYN_I        =>  WDATA_2[59]                      ,
             SRB_IOL27_IODLY_CTRL[1]        =>  WDATA_2[60]                      ,
             SRB_IOL27_TS_CTRL[0]           =>  WDATA_2[61]                      ,
             SRB_IOL27_CE                   =>  WDATA_2[62]                      ,
             SRB_IOL27_TS_CTRL[1]           =>  WDATA_2[63]                      ,
             SRB_IOL27_TS_CTRL[2]           =>  WSTRB_2[0]                       ,
             SRB_IOL27_IODLY_CTRL[0]        =>  WSTRB_2[1]                       ,
             SRB_IOL27_TS_CTRL[3]           =>  WSTRB_2[2]                       ,
             SRB_IOL27_LRS                  =>  WSTRB_2[3]                       ,
             SRB_IOL27_CLK_SYS              =>  WSTRB_2[4]                       ,
             SRB_IOL27_IODLY_CTRL[2]        =>  WSTRB_2[5]                       ,
             SRB_IOL26_TX_DATA[7]           =>  WSTRB_2[6]                       ,
             SRB_IOL26_TX_DATA[6]           =>  WSTRB_2[7]                       ,
             SRB_IOL26_TX_DATA[4]           =>  WLAST_2                          ,
             SRB_IOL26_TX_DATA[5]           =>  WVALID_2                         ,
             SRB_IOL26_TX_DATA[2]           =>  BREADY_2                         ,
             SRB_IOL26_TX_DATA[3]           =>  ARID_2[0]                        ,
             SRB_IOL26_TX_DATA[1]           =>  ARID_2[1]                        ,
             SRB_IOL26_TX_DATA[0]           =>  ARID_2[2]                        ,
             SRB_IOL26_MIPI_SW_DYN_I        =>  ARID_2[3]                        ,
             SRB_IOL26_IODLY_CTRL[1]        =>  ARID_2[4]                        ,
             SRB_IOL26_TS_CTRL[0]           =>  ARID_2[5]                        ,
             SRB_IOL26_CE                   =>  ARID_2[6]                        ,
             SRB_IOL26_TS_CTRL[1]           =>  ARID_2[7]                        ,
             SRB_IOL26_TS_CTRL[2]           =>  ARADDR_2[0]                      ,
             SRB_IOL26_IODLY_CTRL[0]        =>  ARADDR_2[1]                      ,
             SRB_IOL26_TS_CTRL[3]           =>  ARADDR_2[2]                      ,
             SRB_IOL26_LRS                  =>  ARADDR_2[3]                      ,
             SRB_IOL26_CLK_SYS              =>  ARADDR_2[4]                      ,
             SRB_IOL26_IODLY_CTRL[2]        =>  ARADDR_2[5]                      ,
             SRB_IOL25_TX_DATA[7]           =>  ARADDR_2[6]                      ,
             SRB_IOL25_TX_DATA[6]           =>  ARADDR_2[7]                      ,
             SRB_IOL25_TX_DATA[4]           =>  ARADDR_2[8]                      ,
             SRB_IOL25_TX_DATA[5]           =>  ARADDR_2[9]                      ,
             SRB_IOL25_TX_DATA[2]           =>  ARADDR_2[10]                     ,
             SRB_IOL25_TX_DATA[3]           =>  ARADDR_2[11]                     ,
             SRB_IOL25_TX_DATA[1]           =>  ARADDR_2[12]                     ,
             SRB_IOL25_TX_DATA[0]           =>  ARADDR_2[13]                     ,
             SRB_IOL25_MIPI_SW_DYN_I        =>  ARADDR_2[14]                     ,
             SRB_IOL25_IODLY_CTRL[1]        =>  ARADDR_2[15]                     ,
             SRB_IOL25_TS_CTRL[0]           =>  ARADDR_2[16]                     ,
             SRB_IOL25_CE                   =>  ARADDR_2[17]                     ,
             SRB_IOL25_TS_CTRL[1]           =>  ARADDR_2[18]                     ,
             SRB_IOL25_TS_CTRL[2]           =>  ARADDR_2[19]                     ,
             SRB_IOL25_IODLY_CTRL[0]        =>  ARADDR_2[20]                     ,
             SRB_IOL25_TS_CTRL[3]           =>  ARADDR_2[21]                     ,
             SRB_IOL25_LRS                  =>  ARADDR_2[22]                     ,
             SRB_IOL25_CLK_SYS              =>  ARADDR_2[23]                     ,
             SRB_IOL25_IODLY_CTRL[2]        =>  ARADDR_2[24]                     ,
             SRB_IOL24_TX_DATA[7]           =>  ARADDR_2[25]                     ,
             SRB_IOL24_TX_DATA[6]           =>  ARADDR_2[26]                     ,
             SRB_IOL24_TX_DATA[4]           =>  ARADDR_2[27]                     ,
             SRB_IOL24_TX_DATA[5]           =>  ARADDR_2[28]                     ,
             SRB_IOL24_TX_DATA[2]           =>  ARADDR_2[29]                     ,
             SRB_IOL24_TX_DATA[3]           =>  ARADDR_2[30]                     ,
             SRB_IOL24_TX_DATA[1]           =>  ARADDR_2[31]                     ,
             SRB_IOL24_TX_DATA[0]           =>  ARLEN_2[0]                       ,
             SRB_IOL24_MIPI_SW_DYN_I        =>  ARLEN_2[1]                       ,
             SRB_IOL24_IODLY_CTRL[1]        =>  ARLEN_2[2]                       ,
             SRB_IOL24_TS_CTRL[0]           =>  ARLEN_2[3]                       ,
             SRB_IOL24_CE                   =>  ARLEN_2[4]                       ,
             SRB_IOL24_TS_CTRL[1]           =>  ARLEN_2[5]                       ,
             SRB_IOL24_TS_CTRL[2]           =>  ARLEN_2[6]                       ,
             SRB_IOL24_IODLY_CTRL[0]        =>  ARLEN_2[7]                       ,
             SRB_IOL24_TS_CTRL[3]           =>  ARSIZE_2[0]                      ,
             SRB_IOL24_LRS                  =>  ARSIZE_2[1]                      ,
             SRB_IOL24_CLK_SYS              =>  ARSIZE_2[2]                      ,
             SRB_IOL24_IODLY_CTRL[2]        =>  ARBURST_2[0]                     ,
             SRB_IOL23_TX_DATA[7]           =>  ARBURST_2[1]                     ,
             SRB_IOL23_TX_DATA[6]           =>  ARLOCK_2                         ,
             SRB_IOL23_TX_DATA[4]           =>  ARVALID_2                        ,
             SRB_IOL23_TX_DATA[5]           =>  ARQOS_2[0]                       ,
             SRB_IOL23_TX_DATA[2]           =>  ARQOS_2[1]                       ,
             SRB_IOL23_TX_DATA[3]           =>  ARQOS_2[2]                       ,
             SRB_IOL23_TX_DATA[1]           =>  ARQOS_2[3]                       ,
             SRB_IOL23_TX_DATA[0]           =>  ARPOISON_2                       ,
             SRB_IOL23_MIPI_SW_DYN_I        =>  RREADY_2                         ,
             SRB_IOL23_IODLY_CTRL[1]        =>  ARURGENT_2                       ,
             SRB_IOL23_TS_CTRL[0]           =>  CSYSREQ_2                        ,
             SRB_IOL22_TX_DATA[2]           =>  CSYSREQ_DDRC                     ,
             SRB_IOL14_TX_DATA[5]           =>  PA_RMASK[0]                      ,
             SRB_IOL14_TX_DATA[2]           =>  PA_RMASK[1]                      ,
             SRB_IOL14_TX_DATA[3]           =>  PA_RMASK[2]                      ,
             SRB_IOL14_TX_DATA[1]           =>  PA_WMASK[0]                      ,
             SRB_IOL14_TX_DATA[0]           =>  PA_WMASK[1]                      ,
             SRB_IOL14_MIPI_SW_DYN_I        =>  PA_WMASK[2]                      ,
             SRB_IOL14_IODLY_CTRL[1]        =>  SCANMODE_N                       ,
             SRB_IOL11_LRS                  =>  RST_L                            ,
             SRB_IOL11_CLK_SYS              =>  DIAG_CLK                         ,
             SRB_IOL11_IODLY_CTRL[2]        =>  HOLD_L                           ,
             SRB_IOL10_TX_DATA[7]           =>  DEBUGZ                           ,
             SRB_IOL10_TX_DATA[6]           =>  TEST_H                           ,
             SRB_IOL10_LRS                  =>  SCAN_RESET                       ,
             SRB_IOL10_CLK_SYS              =>  BIST_CLK                         ,
             SRB_IOL9_LRS                   =>  SCAN_EN                          ,
             SRB_IOL5_IODLY_CTRL[2]         =>  PADDR[0]                         ,
             SRB_IOL4_TX_DATA[7]            =>  PADDR[1]                         ,
             SRB_IOL4_TX_DATA[6]            =>  PADDR[2]                         ,
             SRB_IOL4_TX_DATA[4]            =>  PADDR[3]                         ,
             SRB_IOL4_TX_DATA[5]            =>  PADDR[4]                         ,
             SRB_IOL4_TX_DATA[2]            =>  PADDR[5]                         ,
             SRB_IOL4_TX_DATA[3]            =>  PADDR[6]                         ,
             SRB_IOL4_TX_DATA[1]            =>  PADDR[7]                         ,
             SRB_IOL4_TX_DATA[0]            =>  PADDR[8]                         ,
             SRB_IOL4_MIPI_SW_DYN_I         =>  PADDR[9]                         ,
             SRB_IOL4_IODLY_CTRL[1]         =>  PADDR[10]                        ,
             SRB_IOL4_TS_CTRL[0]            =>  PADDR[11]                        ,
             SRB_IOL4_CE                    =>  PWDATA[0]                        ,
             SRB_IOL4_TS_CTRL[1]            =>  PWDATA[1]                        ,
             SRB_IOL4_TS_CTRL[2]            =>  PWDATA[2]                        ,
             SRB_IOL4_IODLY_CTRL[0]         =>  PWDATA[3]                        ,
             SRB_IOL4_TS_CTRL[3]            =>  PWDATA[4]                        ,
             SRB_IOL4_LRS                   =>  PRESET                           ,
             SRB_IOL4_CLK_SYS               =>  PCLK                             ,
             SRB_IOL4_IODLY_CTRL[2]         =>  PWDATA[5]                        ,
             SRB_IOL3_TX_DATA[7]            =>  PWDATA[6]                        ,
             SRB_IOL3_TX_DATA[6]            =>  PWDATA[7]                        ,
             SRB_IOL3_TX_DATA[4]            =>  PWDATA[8]                        ,
             SRB_IOL3_TX_DATA[5]            =>  PWDATA[9]                        ,
             SRB_IOL3_TX_DATA[2]            =>  PWDATA[10]                       ,
             SRB_IOL3_TX_DATA[3]            =>  PWDATA[11]                       ,
             SRB_IOL3_TX_DATA[1]            =>  PWDATA[12]                       ,
             SRB_IOL3_TX_DATA[0]            =>  PWDATA[13]                       ,
             SRB_IOL3_MIPI_SW_DYN_I         =>  PWDATA[14]                       ,
             SRB_IOL3_IODLY_CTRL[1]         =>  PWDATA[15]                       ,
             SRB_IOL3_TS_CTRL[0]            =>  PWDATA[16]                       ,
             SRB_IOL3_CE                    =>  PWDATA[17]                       ,
             SRB_IOL3_TS_CTRL[1]            =>  PWDATA[18]                       ,
             SRB_IOL3_TS_CTRL[2]            =>  PWDATA[19]                       ,
             SRB_IOL3_IODLY_CTRL[0]         =>  PWDATA[20]                       ,
             SRB_IOL3_TS_CTRL[3]            =>  PWDATA[21]                       ,
             SRB_IOL3_LRS                   =>  PWDATA[22]                       ,
             SRB_IOL3_CLK_SYS               =>  PWDATA[23]                       ,
             SRB_IOL3_IODLY_CTRL[2]         =>  PWDATA[24]                       ,
             SRB_IOL2_TX_DATA[7]            =>  PWDATA[25]                       ,
             SRB_IOL2_TX_DATA[6]            =>  PWDATA[26]                       ,
             SRB_IOL2_TX_DATA[4]            =>  PWDATA[27]                       ,
             SRB_IOL2_TX_DATA[5]            =>  PWDATA[28]                       ,
             SRB_IOL2_TX_DATA[2]            =>  PWDATA[29]                       ,
             SRB_IOL2_TX_DATA[3]            =>  PWDATA[30]                       ,
             SRB_IOL2_TX_DATA[1]            =>  PWDATA[31]                       ,
             SRB_IOL2_TX_DATA[0]            =>  PWRITE                           ,
             SRB_IOL2_MIPI_SW_DYN_I         =>  PSEL_C                             ,
             SRB_IOL2_TS_CTRL[0]            =>  PENABLE                          ,
             
             SRB_IOL59_RX_DATA[0]           => AWREADY_0                         ,
             SRB_IOL59_RX_DATA[1]           => AWPOISON_INTR_0                   ,
             SRB_IOL59_RX_DATA[2]           => WREADY_0                          ,
             SRB_IOL59_RX_DATA[3]           => BID_0[0]                          ,
             SRB_IOL59_RX_DATA[4]           => BID_0[1]                          ,
             SRB_IOL59_RX_DATA[5]           => BID_0[2]                          ,
             SRB_IOL59_RX_DATA[6]           => BID_0[3]                          ,
             SRB_IOL59_RX_DATA[7]           => BID_0[4]                          ,
             SRB_IOL59_IODLY_OV             => BID_0[5]                          ,
             SRB_IOL59_RX_DATA_DD           => BID_0[6]                          ,
             SRB_IOL58_RX_DATA[0]           => BID_0[7]                          ,
             SRB_IOL58_RX_DATA[1]           => BRESP_0[0]                        ,
             SRB_IOL58_RX_DATA[2]           => BRESP_0[1]                        ,
             SRB_IOL58_RX_DATA[3]           => BVALID_0                          ,
             SRB_IOL58_RX_DATA[4]           => ARREADY_0                         ,
             SRB_IOL58_RX_DATA[5]           => ARPOISON_INTR_0                   ,
             SRB_IOL58_RX_DATA[6]           => RID_0[0]                          ,
             SRB_IOL58_RX_DATA[7]           => RID_0[1]                          ,
             SRB_IOL58_IODLY_OV             => RID_0[2]                          ,
             SRB_IOL58_RX_DATA_DD           => RID_0[3]                          ,
             SRB_IOL57_RX_DATA[0]           => RID_0[4]                          ,
             SRB_IOL57_RX_DATA[1]           => RID_0[5]                          ,
             SRB_IOL57_RX_DATA[2]           => RID_0[6]                          ,
             SRB_IOL57_RX_DATA[3]           => RID_0[7]                          ,
             SRB_IOL57_RX_DATA[4]           => RDATA_0[0]                        ,
             SRB_IOL57_RX_DATA[5]           => RDATA_0[1]                        ,
             SRB_IOL57_RX_DATA[6]           => RDATA_0[2]                        ,
             SRB_IOL57_RX_DATA[7]           => RDATA_0[3]                        ,
             SRB_IOL57_IODLY_OV             => RDATA_0[4]                        ,
             SRB_IOL57_RX_DATA_DD           => RDATA_0[5]                        ,
             SRB_IOL56_RX_DATA[0]           => RDATA_0[6]                        ,
             SRB_IOL56_RX_DATA[1]           => RDATA_0[7]                        ,
             SRB_IOL56_RX_DATA[2]           => RDATA_0[8]                        ,
             SRB_IOL56_RX_DATA[3]           => RDATA_0[9]                        ,
             SRB_IOL56_RX_DATA[4]           => RDATA_0[10]                       ,
             SRB_IOL56_RX_DATA[5]           => RDATA_0[11]                       ,
             SRB_IOL56_RX_DATA[6]           => RDATA_0[12]                       ,
             SRB_IOL56_RX_DATA[7]           => RDATA_0[13]                       ,
             SRB_IOL56_IODLY_OV             => RDATA_0[14]                       ,
             SRB_IOL56_RX_DATA_DD           => RDATA_0[15]                       ,
             SRB_IOL55_RX_DATA[0]           => RDATA_0[16]                       ,
             SRB_IOL55_RX_DATA[1]           => RDATA_0[17]                       ,
             SRB_IOL55_RX_DATA[2]           => RDATA_0[18]                       ,
             SRB_IOL55_RX_DATA[3]           => RDATA_0[19]                       ,
             SRB_IOL55_RX_DATA[4]           => RDATA_0[20]                       ,
             SRB_IOL55_RX_DATA[5]           => RDATA_0[21]                       ,
             SRB_IOL55_RX_DATA[6]           => RDATA_0[22]                       ,
             SRB_IOL55_RX_DATA[7]           => RDATA_0[23]                       ,
             SRB_IOL55_IODLY_OV             => RDATA_0[24]                       ,
             SRB_IOL55_RX_DATA_DD           => RDATA_0[25]                       ,
             SRB_IOL54_RX_DATA[0]           => RDATA_0[26]                       ,
             SRB_IOL54_RX_DATA[1]           => RDATA_0[27]                       ,
             SRB_IOL54_RX_DATA[2]           => RDATA_0[28]                       ,
             SRB_IOL54_RX_DATA[3]           => RDATA_0[29]                       ,
             SRB_IOL54_RX_DATA[4]           => RDATA_0[30]                       ,
             SRB_IOL54_RX_DATA[5]           => RDATA_0[31]                       ,
             SRB_IOL54_RX_DATA[6]           => RDATA_0[32]                       ,
             SRB_IOL54_RX_DATA[7]           => RDATA_0[33]                       ,
             SRB_IOL54_IODLY_OV             => RDATA_0[34]                       ,
             SRB_IOL54_RX_DATA_DD           => RDATA_0[35]                       ,
             SRB_IOL53_RX_DATA[0]           => RDATA_0[36]                       ,
             SRB_IOL53_RX_DATA[1]           => RDATA_0[37]                       ,
             SRB_IOL53_RX_DATA[2]           => RDATA_0[38]                       ,
             SRB_IOL53_RX_DATA[3]           => RDATA_0[39]                       ,
             SRB_IOL53_RX_DATA[4]           => RDATA_0[40]                       ,
             SRB_IOL53_RX_DATA[5]           => RDATA_0[41]                       ,
             SRB_IOL53_RX_DATA[6]           => RDATA_0[42]                       ,
             SRB_IOL53_RX_DATA[7]           => RDATA_0[43]                       ,
             SRB_IOL53_IODLY_OV             => RDATA_0[44]                       ,
             SRB_IOL53_RX_DATA_DD           => RDATA_0[45]                       ,
             SRB_IOL52_RX_DATA[0]           => RDATA_0[46]                       ,
             SRB_IOL52_RX_DATA[1]           => RDATA_0[47]                       ,
             SRB_IOL52_RX_DATA[2]           => RDATA_0[48]                       ,
             SRB_IOL52_RX_DATA[3]           => RDATA_0[49]                       ,
             SRB_IOL52_RX_DATA[4]           => RDATA_0[50]                       ,
             SRB_IOL52_RX_DATA[5]           => RDATA_0[51]                       ,
             SRB_IOL52_RX_DATA[6]           => RDATA_0[52]                       ,
             SRB_IOL52_RX_DATA[7]           => RDATA_0[53]                       ,
             SRB_IOL52_IODLY_OV             => RDATA_0[54]                       ,
             SRB_IOL52_RX_DATA_DD           => RDATA_0[55]                       ,
             SRB_IOL51_RX_DATA[0]           => RDATA_0[56]                       ,
             SRB_IOL51_RX_DATA[1]           => RDATA_0[57]                       ,
             SRB_IOL51_RX_DATA[2]           => RDATA_0[58]                       ,
             SRB_IOL51_RX_DATA[3]           => RDATA_0[59]                       ,
             SRB_IOL51_RX_DATA[4]           => RDATA_0[60]                       ,
             SRB_IOL51_RX_DATA[5]           => RDATA_0[61]                       ,
             SRB_IOL51_RX_DATA[6]           => RDATA_0[62]                       ,
             SRB_IOL51_RX_DATA[7]           => RDATA_0[63]                       ,
             SRB_IOL51_IODLY_OV             => RDATA_0[64]                       ,
             SRB_IOL51_RX_DATA_DD           => RDATA_0[65]                       ,
             SRB_IOL50_RX_DATA[0]           => RDATA_0[66]                       ,
             SRB_IOL50_RX_DATA[1]           => RDATA_0[67]                       ,
             SRB_IOL50_RX_DATA[2]           => RDATA_0[68]                       ,
             SRB_IOL50_RX_DATA[3]           => RDATA_0[69]                       ,
             SRB_IOL50_RX_DATA[4]           => RDATA_0[70]                       ,
             SRB_IOL50_RX_DATA[5]           => RDATA_0[71]                       ,
             SRB_IOL50_RX_DATA[6]           => RDATA_0[72]                       ,
             SRB_IOL50_RX_DATA[7]           => RDATA_0[73]                       ,
             SRB_IOL50_IODLY_OV             => RDATA_0[74]                       ,
             SRB_IOL50_RX_DATA_DD           => RDATA_0[75]                       ,
             SRB_P6[0]                      => RDATA_0[76]                       ,
             SRB_P6[1]                      => RDATA_0[77]                       ,
             SRB_P6[2]                      => RDATA_0[78]                       ,
             SRB_P6[3]                      => RDATA_0[79]                       ,
             SRB_P6[4]                      => RDATA_0[80]                       ,
             SRB_P6[5]                      => RDATA_0[81]                       ,
             SRB_P6[6]                      => RDATA_0[82]                       ,
             SRB_P6[7]                      => RDATA_0[83]                       ,
             SRB_P6[8]                      => RDATA_0[84]                       ,
             SRB_P6[9]                      => RDATA_0[85]                       ,
             SRB_P6[10]                     => RDATA_0[86]                       ,
             SRB_P6[11]                     => RDATA_0[87]                       ,
             SRB_P6[12]                     => RDATA_0[88]                       ,
             SRB_P6[13]                     => RDATA_0[89]                       ,
             SRB_P6[14]                     => RDATA_0[90]                       ,
             SRB_P6[15]                     => RDATA_0[91]                       ,
             SRB_P6[16]                     => RDATA_0[92]                       ,
             SRB_P6[17]                     => RDATA_0[93]                       ,
             SRB_P6[18]                     => RDATA_0[94]                       ,
             SRB_P6[19]                     => RDATA_0[95]                       ,
             SRB_IOL49_RX_DATA[0]           => RDATA_0[96]                       ,
             SRB_IOL49_RX_DATA[1]           => RDATA_0[97]                       ,
             SRB_IOL49_RX_DATA[2]           => RDATA_0[98]                       ,
             SRB_IOL49_RX_DATA[3]           => RDATA_0[99]                       ,
             SRB_IOL49_RX_DATA[4]           => RDATA_0[100]                      ,
             SRB_IOL49_RX_DATA[5]           => RDATA_0[101]                      ,
             SRB_IOL49_RX_DATA[6]           => RDATA_0[102]                      ,
             SRB_IOL49_RX_DATA[7]           => RDATA_0[103]                      ,
             SRB_IOL49_IODLY_OV             => RDATA_0[104]                      ,
             SRB_IOL49_RX_DATA_DD           => RDATA_0[105]                      ,
             SRB_IOL48_RX_DATA[0]           => RDATA_0[106]                      ,
             SRB_IOL48_RX_DATA[1]           => RDATA_0[107]                      ,
             SRB_IOL48_RX_DATA[2]           => RDATA_0[108]                      ,
             SRB_IOL48_RX_DATA[3]           => RDATA_0[109]                      ,
             SRB_IOL48_RX_DATA[4]           => RDATA_0[110]                      ,
             SRB_IOL48_RX_DATA[5]           => RDATA_0[111]                      ,
             SRB_IOL48_RX_DATA[6]           => RDATA_0[112]                      ,
             SRB_IOL48_RX_DATA[7]           => RDATA_0[113]                      ,
             SRB_IOL48_IODLY_OV             => RDATA_0[114]                      ,
             SRB_IOL48_RX_DATA_DD           => RDATA_0[115]                      ,
             SRB_IOL47_RX_DATA[0]           => RDATA_0[116]                      ,
             SRB_IOL47_RX_DATA[1]           => RDATA_0[117]                      ,
             SRB_IOL47_RX_DATA[2]           => RDATA_0[118]                      ,
             SRB_IOL47_RX_DATA[3]           => RDATA_0[119]                      ,
             SRB_IOL47_RX_DATA[4]           => RDATA_0[120]                      ,
             SRB_IOL47_RX_DATA[5]           => RDATA_0[121]                      ,
             SRB_IOL47_RX_DATA[6]           => RDATA_0[122]                      ,
             SRB_IOL47_RX_DATA[7]           => RDATA_0[123]                      ,
             SRB_IOL47_IODLY_OV             => RDATA_0[124]                      ,
             SRB_IOL47_RX_DATA_DD           => RDATA_0[125]                      ,
             SRB_IOL46_RX_DATA[0]           => RDATA_0[126]                      ,
             SRB_IOL46_RX_DATA[1]           => RDATA_0[127]                      ,
             SRB_IOL46_RX_DATA[2]           => RRESP_0[0]                        ,
             SRB_IOL46_RX_DATA[3]           => RRESP_0[1]                        ,
             SRB_IOL46_RX_DATA[4]           => RLAST_0                           ,
             SRB_IOL46_RX_DATA[5]           => RVALID_0                          ,
             SRB_IOL46_RX_DATA[6]           => RAQ_WCOUNT_0[0]                   ,
             SRB_IOL46_RX_DATA[7]           => RAQ_WCOUNT_0[1]                   ,
             SRB_IOL46_IODLY_OV             => RAQ_WCOUNT_0[2]                   ,
             SRB_IOL46_RX_DATA_DD           => RAQ_POP_0                         ,
             SRB_IOL45_RX_DATA[0]           => RAQ_PUSH_0                        ,
             SRB_IOL45_RX_DATA[1]           => RAQ_SPLIT_0                       ,
             SRB_IOL45_RX_DATA[2]           => WAQ_WCOUNT_0[0]                   ,
             SRB_IOL45_RX_DATA[3]           => WAQ_WCOUNT_0[1]                   ,
             SRB_IOL45_RX_DATA[4]           => WAQ_WCOUNT_0[2]                   ,
             SRB_IOL45_RX_DATA[5]           => WAQ_POP_0                         ,
             SRB_IOL45_RX_DATA[6]           => WAQ_PUSH_0                        ,
             SRB_IOL45_RX_DATA[7]           => WAQ_SPLIT_0                       ,
             SRB_IOL45_IODLY_OV             => CSYSACK_0                         ,
             SRB_IOL45_RX_DATA_DD           => CACTIVE_0                         ,
             SRB_IOL44_RX_DATA[0]           => AWREADY_1                         ,
             SRB_IOL44_RX_DATA[1]           => AWPOISON_INTR_1                   ,
             SRB_IOL44_RX_DATA[2]           => WREADY_1                          ,
             SRB_IOL44_RX_DATA[3]           => BID_1[0]                          ,
             SRB_IOL44_RX_DATA[4]           => BID_1[1]                          ,
             SRB_IOL44_RX_DATA[5]           => BID_1[2]                          ,
             SRB_IOL44_RX_DATA[6]           => BID_1[3]                          ,
             SRB_IOL44_RX_DATA[7]           => BID_1[4]                          ,
             SRB_IOL44_IODLY_OV             => BID_1[5]                          ,
             SRB_IOL44_RX_DATA_DD           => BID_1[6]                          ,
             SRB_IOL43_RX_DATA[0]           => BID_1[7]                          ,
             SRB_IOL43_RX_DATA[1]           => BRESP_1[0]                        ,
             SRB_IOL43_RX_DATA[2]           => BRESP_1[1]                        ,
             SRB_IOL43_RX_DATA[3]           => BVALID_1                          ,
             SRB_IOL43_RX_DATA[4]           => ARREADY_1                         ,
             SRB_IOL43_RX_DATA[5]           => ARPOISON_INTR_1                   ,
             SRB_IOL43_RX_DATA[6]           => RID_1[0]                          ,
             SRB_IOL43_RX_DATA[7]           => RID_1[1]                          ,
             SRB_IOL43_IODLY_OV             => RID_1[2]                          ,
             SRB_IOL43_RX_DATA_DD           => RID_1[3]                          ,
             SRB_IOL42_RX_DATA[0]           => RID_1[4]                          ,
             SRB_IOL42_RX_DATA[1]           => RID_1[5]                          ,
             SRB_IOL42_RX_DATA[2]           => RID_1[6]                          ,
             SRB_IOL42_RX_DATA[3]           => RID_1[7]                          ,
             SRB_IOL42_RX_DATA[4]           => RDATA_1[0]                        ,
             SRB_IOL42_RX_DATA[5]           => RDATA_1[1]                        ,
             SRB_IOL42_RX_DATA[6]           => RDATA_1[2]                        ,
             SRB_IOL42_RX_DATA[7]           => RDATA_1[3]                        ,
             SRB_IOL42_IODLY_OV             => RDATA_1[4]                        ,
             SRB_IOL42_RX_DATA_DD           => RDATA_1[5]                        ,
             SRB_IOL41_RX_DATA[0]           => RDATA_1[6]                        ,
             SRB_IOL41_RX_DATA[1]           => RDATA_1[7]                        ,
             SRB_IOL41_RX_DATA[2]           => RDATA_1[8]                        ,
             SRB_IOL41_RX_DATA[3]           => RDATA_1[9]                        ,
             SRB_IOL41_RX_DATA[4]           => RDATA_1[10]                       ,
             SRB_IOL41_RX_DATA[5]           => RDATA_1[11]                       ,
             SRB_IOL41_RX_DATA[6]           => RDATA_1[12]                       ,
             SRB_IOL41_RX_DATA[7]           => RDATA_1[13]                       ,
             SRB_IOL41_IODLY_OV             => RDATA_1[14]                       ,
             SRB_IOL41_RX_DATA_DD           => RDATA_1[15]                       ,
             SRB_IOL40_RX_DATA[0]           => RDATA_1[16]                       ,
             SRB_IOL40_RX_DATA[1]           => RDATA_1[17]                       ,
             SRB_IOL40_RX_DATA[2]           => RDATA_1[18]                       ,
             SRB_IOL40_RX_DATA[3]           => RDATA_1[19]                       ,
             SRB_IOL40_RX_DATA[4]           => RDATA_1[20]                       ,
             SRB_IOL40_RX_DATA[5]           => RDATA_1[21]                       ,
             SRB_IOL40_RX_DATA[6]           => RDATA_1[22]                       ,
             SRB_IOL40_RX_DATA[7]           => RDATA_1[23]                       ,
             SRB_IOL40_IODLY_OV             => RDATA_1[24]                       ,
             SRB_IOL40_RX_DATA_DD           => RDATA_1[25]                       ,
             SRB_P5[0]                      => RDATA_1[26]                       ,
             SRB_P5[1]                      => RDATA_1[27]                       ,
             SRB_P5[2]                      => RDATA_1[28]                       ,
             SRB_P5[3]                      => RDATA_1[29]                       ,
             SRB_P5[4]                      => RDATA_1[30]                       ,
             SRB_P5[5]                      => RDATA_1[31]                       ,
             SRB_P5[6]                      => RDATA_1[32]                       ,
             SRB_P5[7]                      => RDATA_1[33]                       ,
             SRB_P5[8]                      => RDATA_1[34]                       ,
             SRB_P5[9]                      => RDATA_1[35]                       ,
             SRB_P5[10]                     => RDATA_1[36]                       ,
             SRB_P5[11]                     => RDATA_1[37]                       ,
             SRB_P5[12]                     => RDATA_1[38]                       ,
             SRB_P5[13]                     => RDATA_1[39]                       ,
             SRB_P5[14]                     => RDATA_1[40]                       ,
             SRB_P5[15]                     => RDATA_1[41]                       ,
             SRB_P5[16]                     => RDATA_1[42]                       ,
             SRB_P5[17]                     => RDATA_1[43]                       ,
             SRB_P5[18]                     => RDATA_1[44]                       ,
             SRB_P5[19]                     => RDATA_1[45]                       ,
             SRB_P4[0]                      => RDATA_1[46]                       ,
             SRB_P4[1]                      => RDATA_1[47]                       ,
             SRB_P4[2]                      => RDATA_1[48]                       ,
             SRB_P4[3]                      => RDATA_1[49]                       ,
             SRB_P4[4]                      => RDATA_1[50]                       ,
             SRB_P4[5]                      => RDATA_1[51]                       ,
             SRB_P4[6]                      => RDATA_1[52]                       ,
             SRB_P4[7]                      => RDATA_1[53]                       ,
             SRB_P4[8]                      => RDATA_1[54]                       ,
             SRB_P4[9]                      => RDATA_1[55]                       ,
             SRB_P4[10]                     => RDATA_1[56]                       ,
             SRB_P4[11]                     => RDATA_1[57]                       ,
             SRB_P4[12]                     => RDATA_1[58]                       ,
             SRB_P4[13]                     => RDATA_1[59]                       ,
             SRB_P4[14]                     => RDATA_1[60]                       ,
             SRB_P4[15]                     => RDATA_1[61]                       ,
             SRB_P4[16]                     => RDATA_1[62]                       ,
             SRB_P4[17]                     => RDATA_1[63]                       ,
             SRB_P4[18]                     => RRESP_1[0]                        ,
             SRB_P4[19]                     => RRESP_1[1]                        ,
             SRB_IOL39_RX_DATA[0]           => RLAST_1                           ,
             SRB_IOL39_RX_DATA[1]           => RVALID_1                          ,
             SRB_IOL39_RX_DATA[2]           => RAQ_WCOUNT_1[0]                   ,
             SRB_IOL39_RX_DATA[3]           => RAQ_WCOUNT_1[1]                   ,
             SRB_IOL39_RX_DATA[4]           => RAQ_WCOUNT_1[2]                   ,
             SRB_IOL39_RX_DATA[5]           => RAQ_POP_1                         ,
             SRB_IOL39_RX_DATA[6]           => RAQ_PUSH_1                        ,
             SRB_IOL39_RX_DATA[7]           => RAQ_SPLIT_1                       ,
             SRB_IOL39_IODLY_OV             => WAQ_WCOUNT_1[0]                   ,
             SRB_IOL39_RX_DATA_DD           => WAQ_WCOUNT_1[1]                   ,
             SRB_IOL38_RX_DATA[0]           => WAQ_WCOUNT_1[2]                   ,
             SRB_IOL38_RX_DATA[1]           => WAQ_POP_1                         ,
             SRB_IOL38_RX_DATA[2]           => WAQ_PUSH_1                        ,
             SRB_IOL38_RX_DATA[3]           => WAQ_SPLIT_1                       ,
             SRB_IOL38_RX_DATA[4]           => CSYSACK_1                         ,
             SRB_IOL38_RX_DATA[5]           => CACTIVE_1                         ,
             SRB_IOL38_RX_DATA[6]           => AWREADY_2                         ,
             SRB_IOL38_RX_DATA[7]           => AWPOISON_INTR_2                   ,
             SRB_IOL38_IODLY_OV             => WREADY_2                          ,
             SRB_IOL38_RX_DATA_DD           => BID_2[0]                          ,
             SRB_IOL37_RX_DATA[0]           => BID_2[1]                          ,
             SRB_IOL37_RX_DATA[1]           => BID_2[2]                          ,
             SRB_IOL37_RX_DATA[2]           => BID_2[3]                          ,
             SRB_IOL37_RX_DATA[3]           => BID_2[4]                          ,
             SRB_IOL37_RX_DATA[4]           => BID_2[5]                          ,
             SRB_IOL37_RX_DATA[5]           => BID_2[6]                          ,
             SRB_IOL37_RX_DATA[6]           => BID_2[7]                          ,
             SRB_IOL37_RX_DATA[7]           => BRESP_2[0]                        ,
             SRB_IOL37_IODLY_OV             => BRESP_2[1]                        ,
             SRB_IOL37_RX_DATA_DD           => BVALID_2                          ,
             SRB_IOL36_RX_DATA[0]           => ARREADY_2                         ,
             SRB_IOL36_RX_DATA[1]           => ARPOISON_INTR_2                   ,
             SRB_IOL36_RX_DATA[2]           => RID_2[0]                          ,
             SRB_IOL36_RX_DATA[3]           => RID_2[1]                          ,
             SRB_IOL36_RX_DATA[4]           => RID_2[2]                          ,
             SRB_IOL36_RX_DATA[5]           => RID_2[3]                          ,
             SRB_IOL36_RX_DATA[6]           => RID_2[4]                          ,
             SRB_IOL36_RX_DATA[7]           => RID_2[5]                          ,
             SRB_IOL36_IODLY_OV             => RID_2[6]                          ,
             SRB_IOL36_RX_DATA_DD           => RID_2[7]                          ,
             SRB_IOL35_RX_DATA[0]           => RDATA_2[0]                        ,
             SRB_IOL35_RX_DATA[1]           => RDATA_2[1]                        ,
             SRB_IOL35_RX_DATA[2]           => RDATA_2[2]                        ,
             SRB_IOL35_RX_DATA[3]           => RDATA_2[3]                        ,
             SRB_IOL35_RX_DATA[4]           => RDATA_2[4]                        ,
             SRB_IOL35_RX_DATA[5]           => RDATA_2[5]                        ,
             SRB_IOL35_RX_DATA[6]           => RDATA_2[6]                        ,
             SRB_IOL35_RX_DATA[7]           => RDATA_2[7]                        ,
             SRB_IOL35_IODLY_OV             => RDATA_2[8]                        ,
             SRB_IOL35_RX_DATA_DD           => RDATA_2[9]                        ,
             SRB_IOL34_RX_DATA[0]           => RDATA_2[10]                       ,
             SRB_IOL34_RX_DATA[1]           => RDATA_2[11]                       ,
             SRB_IOL34_RX_DATA[2]           => RDATA_2[12]                       ,
             SRB_IOL34_RX_DATA[3]           => RDATA_2[13]                       ,
             SRB_IOL34_RX_DATA[4]           => RDATA_2[14]                       ,
             SRB_IOL34_RX_DATA[5]           => RDATA_2[15]                       ,
             SRB_IOL34_RX_DATA[6]           => RDATA_2[16]                       ,
             SRB_IOL34_RX_DATA[7]           => RDATA_2[17]                       ,
             SRB_IOL34_IODLY_OV             => RDATA_2[18]                       ,
             SRB_IOL34_RX_DATA_DD           => RDATA_2[19]                       ,
             SRB_IOL33_RX_DATA[0]           => RDATA_2[20]                       ,
             SRB_IOL33_RX_DATA[1]           => RDATA_2[21]                       ,
             SRB_IOL33_RX_DATA[2]           => RDATA_2[22]                       ,
             SRB_IOL33_RX_DATA[3]           => RDATA_2[23]                       ,
             SRB_IOL33_RX_DATA[4]           => RDATA_2[24]                       ,
             SRB_IOL33_RX_DATA[5]           => RDATA_2[25]                       ,
             SRB_IOL33_RX_DATA[6]           => RDATA_2[26]                       ,
             SRB_IOL33_RX_DATA[7]           => RDATA_2[27]                       ,
             SRB_IOL33_IODLY_OV             => RDATA_2[28]                       ,
             SRB_IOL33_RX_DATA_DD           => RDATA_2[29]                       ,
             SRB_IOL32_RX_DATA[0]           => RDATA_2[30]                       ,
             SRB_IOL32_RX_DATA[1]           => RDATA_2[31]                       ,
             SRB_IOL32_RX_DATA[2]           => RDATA_2[32]                       ,
             SRB_IOL32_RX_DATA[3]           => RDATA_2[33]                       ,
             SRB_IOL32_RX_DATA[4]           => RDATA_2[34]                       ,
             SRB_IOL32_RX_DATA[5]           => RDATA_2[35]                       ,
             SRB_IOL32_RX_DATA[6]           => RDATA_2[36]                       ,
             SRB_IOL32_RX_DATA[7]           => RDATA_2[37]                       ,
             SRB_IOL32_IODLY_OV             => RDATA_2[38]                       ,
             SRB_IOL32_RX_DATA_DD           => RDATA_2[39]                       ,
             SRB_IOL31_RX_DATA[0]           => RDATA_2[40]                       ,
             SRB_IOL31_RX_DATA[1]           => RDATA_2[41]                       ,
             SRB_IOL31_RX_DATA[2]           => RDATA_2[42]                       ,
             SRB_IOL31_RX_DATA[3]           => RDATA_2[43]                       ,
             SRB_IOL31_RX_DATA[4]           => RDATA_2[44]                       ,
             SRB_IOL31_RX_DATA[5]           => RDATA_2[45]                       ,
             SRB_IOL31_RX_DATA[6]           => RDATA_2[46]                       ,
             SRB_IOL31_RX_DATA[7]           => RDATA_2[47]                       ,
             SRB_IOL31_IODLY_OV             => RDATA_2[48]                       ,
             SRB_IOL31_RX_DATA_DD           => RDATA_2[49]                       ,
             SRB_IOL30_RX_DATA[0]           => RDATA_2[50]                       ,
             SRB_IOL30_RX_DATA[1]           => RDATA_2[51]                       ,
             SRB_IOL30_RX_DATA[2]           => RDATA_2[52]                       ,
             SRB_IOL30_RX_DATA[3]           => RDATA_2[53]                       ,
             SRB_IOL30_RX_DATA[4]           => RDATA_2[54]                       ,
             SRB_IOL30_RX_DATA[5]           => RDATA_2[55]                       ,
             SRB_IOL30_RX_DATA[6]           => RDATA_2[56]                       ,
             SRB_IOL30_RX_DATA[7]           => RDATA_2[57]                       ,
             SRB_IOL30_IODLY_OV             => RDATA_2[58]                       ,
             SRB_IOL30_RX_DATA_DD           => RDATA_2[59]                       ,
             SRB_P3[0]                      => RDATA_2[60]                       ,
             SRB_P3[1]                      => RDATA_2[61]                       ,
             SRB_P3[2]                      => RDATA_2[62]                       ,
             SRB_P3[3]                      => RDATA_2[63]                       ,
             SRB_P3[4]                      => RRESP_2[0]                        ,
             SRB_P3[5]                      => RRESP_2[1]                        ,
             SRB_P3[6]                      => RLAST_2                           ,
             SRB_P3[7]                      => RVALID_2                          ,
             SRB_P3[8]                      => RAQ_WCOUNT_2[0]                   ,
             SRB_P3[9]                      => RAQ_WCOUNT_2[1]                   ,
             SRB_P3[10]                     => RAQ_WCOUNT_2[2]                   ,
             SRB_P3[11]                     => RAQ_POP_2                         ,
             SRB_P3[12]                     => RAQ_PUSH_2                        ,
             SRB_P3[13]                     => RAQ_SPLIT_2                       ,
             SRB_P3[14]                     => WAQ_WCOUNT_2[0]                   ,
             SRB_P3[15]                     => WAQ_WCOUNT_2[1]                   ,
             SRB_P3[16]                     => WAQ_WCOUNT_2[2]                   ,
             SRB_P3[17]                     => WAQ_POP_2                         ,
             SRB_P3[18]                     => WAQ_PUSH_2                        ,
             SRB_P3[19]                     => WAQ_SPLIT_2                       ,
             SRB_IOL29_RX_DATA[0]           => CSYSACK_2                         ,
             SRB_IOL29_RX_DATA[1]           => CACTIVE_2                         ,
             SRB_IOL29_RX_DATA[2]           => CSYSACK_DDRC                      ,
             SRB_IOL29_RX_DATA[3]           => CACTIVE_DDRC                      ,
             SRB_P1[9]                      => STAT_DDRC_REG_SELFREF_TYPE[0]     ,
             SRB_P1[10]                     => STAT_DDRC_REG_SELFREF_TYPE[1]     ,
             SRB_P1[11]                     => PERF_HIF_RD_OR_WR                 ,
             SRB_P1[12]                     => PERF_HIF_WR                       ,
             SRB_P1[13]                     => PERF_HIF_RD                       ,
             SRB_P1[14]                     => PERF_HIF_RMW                      ,
             SRB_P1[15]                     => PERF_HIF_HI_PRI_RD                ,
             SRB_P1[16]                     => PERF_DFI_WR_DATA_CYCLES           ,
             SRB_P1[17]                     => PERF_DFI_RD_DATA_CYCLES           ,
             SRB_P1[18]                     => PERF_HPR_XACT_WHEN_CRITICAL       ,
             SRB_P1[19]                     => PERF_LPR_XACT_WHEN_CRITICAL       ,
             SRB_IOL9_RX_DATA[0]            => PERF_WR_XACT_WHEN_CRITICAL        ,
             SRB_IOL9_RX_DATA[1]            => PERF_OP_IS_ACTIVATE               ,
             SRB_IOL9_RX_DATA[2]            => PERF_OP_IS_RD_OR_WR               ,
             SRB_IOL9_RX_DATA[3]            => PERF_OP_IS_RD_ACTIVATE            ,
             SRB_IOL9_RX_DATA[4]            => PERF_OP_IS_RD                     ,
             SRB_IOL9_RX_DATA[5]            => PERF_OP_IS_WR                     ,
             SRB_IOL9_RX_DATA[6]            => PERF_OP_IS_PRECHARGE              ,
             SRB_IOL9_RX_DATA[7]            => PERF_PRECHARGE_FOR_RDWR           ,
             SRB_IOL9_IODLY_OV              => PERF_PRECHARGE_FOR_OTHER          ,
             SRB_IOL9_RX_DATA_DD            => PERF_RDWR_TRANSITIONS             ,
             SRB_IOL8_RX_DATA[0]            => PERF_WRITE_COMBINE                ,
             SRB_IOL8_RX_DATA[1]            => PERF_WAR_HAZARD                   ,
             SRB_IOL8_RX_DATA[2]            => PERF_RAW_HAZARD                   ,
             SRB_IOL8_RX_DATA[3]            => PERF_WAW_HAZARD                   ,
             SRB_IOL8_RX_DATA[4]            => PERF_OP_IS_ENTER_SELFREF          ,
             SRB_IOL8_RX_DATA[5]            => PERF_OP_IS_ENTER_POWERDOWN        ,
             SRB_IOL8_RX_DATA[6]            => PERF_OP_IS_ENTER_DEEPPOWERDOWN    ,
             SRB_IOL8_RX_DATA[7]            => PERF_SELFREF_MODE                 ,
             SRB_IOL8_IODLY_OV              => PERF_OP_IS_REFRESH                ,
             SRB_IOL8_RX_DATA_DD            => PERF_OP_IS_LOAD_MODE              ,
             SRB_IOL7_RX_DATA[0]            => PERF_OP_IS_ZQCL                   ,
             SRB_IOL7_RX_DATA[1]            => PERF_OP_IS_ZQCS                   ,
             SRB_IOL7_RX_DATA[2]            => PERF_BANK[0]                      ,
             SRB_IOL7_RX_DATA[3]            => PERF_BANK[1]                      ,
             SRB_IOL7_RX_DATA[4]            => PERF_BANK[2]                      ,
             SRB_IOL7_RX_DATA[5]            => PERF_HPR_REQ_WITH_NOCREDIT        ,
             SRB_IOL7_RX_DATA[6]            => PERF_LPR_REQ_WITH_NOCREDIT        ,
             SRB_IOL7_RX_DATA[7]            => LPR_CREDIT_CNT[0]                 ,
             SRB_IOL7_IODLY_OV              => LPR_CREDIT_CNT[1]                 ,
             SRB_IOL7_RX_DATA_DD            => LPR_CREDIT_CNT[2]                 ,
             SRB_IOL6_RX_DATA[0]            => LPR_CREDIT_CNT[3]                 ,
             SRB_IOL6_RX_DATA[1]            => LPR_CREDIT_CNT[4]                 ,
             SRB_IOL6_RX_DATA[2]            => LPR_CREDIT_CNT[5]                 ,
             SRB_IOL6_RX_DATA[3]            => LPR_CREDIT_CNT[6]                 ,
             SRB_IOL6_RX_DATA[4]            => HPR_CREDIT_CNT[0]                 ,
             SRB_IOL6_RX_DATA[5]            => HPR_CREDIT_CNT[1]                 ,
             SRB_IOL6_RX_DATA[6]            => HPR_CREDIT_CNT[2]                 ,
             SRB_IOL6_RX_DATA[7]            => HPR_CREDIT_CNT[3]                 ,
             SRB_IOL6_IODLY_OV              => HPR_CREDIT_CNT[4]                 ,
             SRB_IOL6_RX_DATA_DD            => HPR_CREDIT_CNT[5]                 ,
             SRB_IOL5_RX_DATA[0]            => HPR_CREDIT_CNT[6]                 ,
             SRB_IOL5_RX_DATA[1]            => WR_CREDIT_CNT[0]                  ,
             SRB_IOL5_RX_DATA[2]            => WR_CREDIT_CNT[1]                  ,
             SRB_IOL5_RX_DATA[3]            => WR_CREDIT_CNT[2]                  ,
             SRB_IOL5_RX_DATA[4]            => WR_CREDIT_CNT[3]                  ,
             SRB_IOL5_RX_DATA[5]            => WR_CREDIT_CNT[4]                  ,
             SRB_IOL5_RX_DATA[6]            => WR_CREDIT_CNT[5]                  ,
             SRB_IOL5_RX_DATA[7]            => WR_CREDIT_CNT[6]                  ,
             SRB_IOL5_IODLY_OV              => RESTART_H                         ,
             SRB_IOL5_RX_DATA_DD            => TST_DONE                          ,
             SRB_IOL4_RX_DATA[0]            => FAIL_H                            ,
             SRB_IOL4_RX_DATA[1]            => DIAG_SCAN_OUT                     ,
             SRB_IOL4_RX_DATA[2]            => PREADY_C                            ,
             SRB_IOL4_RX_DATA[4]            => PRDATA_C[0]                         ,
             SRB_IOL4_RX_DATA[5]            => PRDATA_C[1]                         ,
             SRB_IOL4_RX_DATA[6]            => PRDATA_C[2]                         ,
             SRB_IOL4_RX_DATA[7]            => PRDATA_C[3]                         ,
             SRB_IOL4_IODLY_OV              => PRDATA_C[4]                         ,
             SRB_IOL4_RX_DATA_DD            => PRDATA_C[5]                         ,
             SRB_IOL3_RX_DATA[0]            => PRDATA_C[6]                         ,
             SRB_IOL3_RX_DATA[1]            => PRDATA_C[7]                         ,
             SRB_IOL3_RX_DATA[2]            => PRDATA_C[8]                         ,
             SRB_IOL3_RX_DATA[3]            => PRDATA_C[9]                         ,
             SRB_IOL3_RX_DATA[4]            => PRDATA_C[10]                        ,
             SRB_IOL3_RX_DATA[5]            => PRDATA_C[11]                        ,
             SRB_IOL3_RX_DATA[6]            => PRDATA_C[12]                        ,
             SRB_IOL3_RX_DATA[7]            => PRDATA_C[13]                        ,
             SRB_IOL3_IODLY_OV              => PRDATA_C[14]                        ,
             SRB_IOL3_RX_DATA_DD            => PRDATA_C[15]                        ,
             SRB_IOL2_RX_DATA[0]            => PRDATA_C[16]                        ,
             SRB_IOL2_RX_DATA[1]            => PRDATA_C[17]                        ,
             SRB_IOL2_RX_DATA[2]            => PRDATA_C[18]                        ,
             SRB_IOL2_RX_DATA[3]            => PRDATA_C[19]                        ,
             SRB_IOL2_RX_DATA[4]            => PRDATA_C[20]                        ,
             SRB_IOL2_RX_DATA[5]            => PRDATA_C[21]                        ,
             SRB_IOL2_RX_DATA[6]            => PRDATA_C[22]                        ,
             SRB_IOL2_RX_DATA[7]            => PRDATA_C[23]                        ,
             SRB_IOL2_IODLY_OV              => PRDATA_C[24]                        ,
             SRB_IOL2_RX_DATA_DD            => PRDATA_C[25]                        ,
             SRB_IOL1_RX_DATA[0]            => PRDATA_C[26]                        ,
             SRB_IOL1_RX_DATA[1]            => PRDATA_C[27]                        ,
             SRB_IOL1_RX_DATA[2]            => PRDATA_C[28]                        ,
             SRB_IOL1_RX_DATA[3]            => PRDATA_C[29]                        ,
             SRB_IOL1_RX_DATA[4]            => PRDATA_C[30]                        ,
             SRB_IOL1_RX_DATA[5]            => PRDATA_C[31]                        ,
             SRB_P0[18]                     => PSLVERR
        );

}; // end of implementation impl of gopDDRC

