# Autogenerated CACTI config file
-size (bytes) 34838205
-block size (bytes) 512
-associativity 2
-UCA bank count 2
-read-write port 1
-exclusive read port 0
-exclusive write port 1
-single ended read ports 6
-technology (u) 0.032
-page size (bits) 8192
-burst length 8
-internal prefetch width 8
-Data array cell type - "comm-dram"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-lop"
-output/input bus width 256
-operating temperature (K) 300
-cache type "cache"
-tag size (b) "default"
-access mode - "normal"
-design objective 52:84:0:65:100
-deviate 26643:950723:96029:100000:206594
-NUCAdesign objective 100:70:0:3:92
-NUCAdeviate 2875:9461:10000:10000:10000
-Optimize "NONE"
-Cache model - "UCA"
-NUCA bank count 106
-Wire signalling - "Global_20"
-Wire inside mat - "global"
-Wire outside mat - "semi-global"
-Interconnect projection - "conservative"
-Core count 8
-Cache level - "L3"
