Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Sat May 23 19:05:08 2015
| Host         : Owner-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file smo_poly_system_wrapper_timing_summary_routed.rpt -rpx smo_poly_system_wrapper_timing_summary_routed.rpx
| Design       : smo_poly_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.300        0.000                      0                22606        0.014        0.000                      0                22606        4.020        0.000                       0                  9750  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.300        0.000                      0                22606        0.014        0.000                      0                22606        4.020        0.000                       0                  9749  
clk_fpga_1                                                                                                                                                     97.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_1_id/gen_write[1].mem_reg/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 1.450ns (15.776%)  route 7.741ns (84.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.737     3.031    smo_poly_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=36, routed)          7.741    12.222    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_1_id/s_axi_smo_io_WDATA[31]
    RAMB36_X0Y9          RAMB36E1                                     r  smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_1_id/gen_write[1].mem_reg/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.623    12.802    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_1_id/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_1_id/gen_write[1].mem_reg/CLKBWRCLK
                         clock pessimism              0.115    12.917    
                         clock uncertainty           -0.154    12.763    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                     -0.241    12.522    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_1_id/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/gen_write[1].mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 1.450ns (15.853%)  route 7.696ns (84.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.737     3.031    smo_poly_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.481 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=33, routed)          7.696    12.177    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/s_axi_smo_io_WDATA[12]
    RAMB36_X3Y9          RAMB36E1                                     r  smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/gen_write[1].mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.596    12.775    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/ap_clk
    RAMB36_X3Y9          RAMB36E1                                     r  smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/gen_write[1].mem_reg/CLKBWRCLK
                         clock pessimism              0.115    12.890    
                         clock uncertainty           -0.154    12.736    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    12.495    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 2.473ns (30.736%)  route 5.573ns (69.264%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.701     2.995    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/aclk
    SLICE_X61Y79         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=7, routed)           0.759     4.210    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CARRY_OUT
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.124     4.334 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=110, routed)         0.982     5.316    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.440 f  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.293     5.733    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_5_n_2
    SLICE_X56Y73         LUT2 (Prop_lut2_I0_O)        0.124     5.857 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.723     6.580    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2_n_2
    SLICE_X57Y73         LUT3 (Prop_lut3_I0_O)        0.124     6.704 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     6.704    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[4]
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.236 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     7.236    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[0][7]
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 f  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.909     8.259    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47]_0[0]
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.383 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_5/O
                         net (fo=1, routed)           0.663     9.046    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_5_n_2
    SLICE_X53Y75         LUT5 (Prop_lut5_I0_O)        0.124     9.170 f  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_2/O
                         net (fo=1, routed)           0.000     9.170    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X53Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     9.387 f  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     9.387    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X53Y75         MUXF8 (Prop_muxf8_I1_O)      0.094     9.481 f  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.650    10.131    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.316    10.447 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1__0/O
                         net (fo=1, routed)           0.594    11.041    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X2Y30          DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.554    12.733    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y30          DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.129    12.862    
                         clock uncertainty           -0.154    12.708    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    11.410    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U30/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         11.410    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_id/gen_write[1].mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 1.450ns (15.967%)  route 7.631ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.737     3.031    smo_poly_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.481 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=33, routed)          7.631    12.112    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_id/s_axi_smo_io_WDATA[12]
    RAMB36_X3Y10         RAMB36E1                                     r  smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_id/gen_write[1].mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.579    12.758    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_id/ap_clk
    RAMB36_X3Y10         RAMB36E1                                     r  smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_id/gen_write[1].mem_reg/CLKBWRCLK
                         clock pessimism              0.129    12.887    
                         clock uncertainty           -0.154    12.733    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    12.492    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_id/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_1_id/gen_write[1].mem_reg/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 1.450ns (15.967%)  route 7.631ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.737     3.031    smo_poly_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.481 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=33, routed)          7.631    12.112    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_1_id/s_axi_smo_io_WDATA[30]
    RAMB36_X0Y9          RAMB36E1                                     r  smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_1_id/gen_write[1].mem_reg/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.623    12.802    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_1_id/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_1_id/gen_write[1].mem_reg/CLKBWRCLK
                         clock pessimism              0.115    12.917    
                         clock uncertainty           -0.154    12.763    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                     -0.241    12.522    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_sv_1_id/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_example_3_value/gen_write[1].mem_reg_1/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 1.450ns (16.048%)  route 7.586ns (83.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.737     3.031    smo_poly_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=33, routed)          7.586    12.066    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_example_3_value/s_axi_smo_io_WDATA[18]
    RAMB36_X3Y19         RAMB36E1                                     r  smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_example_3_value/gen_write[1].mem_reg_1/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.578    12.757    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_example_3_value/ap_clk
    RAMB36_X3Y19         RAMB36E1                                     r  smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_example_3_value/gen_write[1].mem_reg_1/CLKBWRCLK
                         clock pessimism              0.129    12.886    
                         clock uncertainty           -0.154    12.732    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                     -0.241    12.491    smo_poly_system_i/synth_poly_top/inst/synth_top_smo_io_s_axi_U/int_example_3_value/gen_write[1].mem_reg_1
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 2.231ns (39.361%)  route 3.437ns (60.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 12.918 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.751     3.045    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y6           DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.231     5.276 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/P[9]
                         net (fo=2, routed)           3.437     8.713    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/P[9]
    DSP48_X2Y45          DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.739    12.918    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/aclk
    DSP48_X2Y45          DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.115    13.033    
                         clock uncertainty           -0.154    12.878    
    DSP48_X2Y45          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722     9.156    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 2.231ns (39.480%)  route 3.420ns (60.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 12.918 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.751     3.045    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y6           DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.231     5.276 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/P[14]
                         net (fo=2, routed)           3.420     8.695    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/P[14]
    DSP48_X2Y45          DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.739    12.918    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/aclk
    DSP48_X2Y45          DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.115    13.033    
                         clock uncertainty           -0.154    12.878    
    DSP48_X2Y45          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.722     9.156    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 2.231ns (39.580%)  route 3.406ns (60.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 12.918 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.751     3.045    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y6           DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      2.231     5.276 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/P[3]
                         net (fo=2, routed)           3.406     8.681    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/P[3]
    DSP48_X2Y45          DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.739    12.918    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/aclk
    DSP48_X2Y45          DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.115    13.033    
                         clock uncertainty           -0.154    12.878    
    DSP48_X2Y45          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722     9.156    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 2.231ns (39.609%)  route 3.402ns (60.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 12.918 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.751     3.045    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y6           DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      2.231     5.276 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/P[1]
                         net (fo=2, routed)           3.402     8.677    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/P[1]
    DSP48_X2Y45          DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        1.739    12.918    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/aclk
    DSP48_X2Y45          DSP48E1                                      r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.115    13.033    
                         clock uncertainty           -0.154    12.878    
    DSP48_X2Y45          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722     9.156    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  0.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/y_value_load_phi_i_reg_774_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din1_buf1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.544%)  route 0.207ns (59.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.551     0.887    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/ap_clk
    SLICE_X49Y86         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/y_value_load_phi_i_reg_774_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/y_value_load_phi_i_reg_774_reg[55]/Q
                         net (fo=1, routed)           0.207     1.234    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/y_value_load_phi_i_reg_774_reg[63][55]
    SLICE_X51Y84         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din1_buf1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.814     1.180    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/ap_clk
    SLICE_X51Y84         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din1_buf1_reg[55]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.075     1.220    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din1_buf1_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/weight_load_reg_784_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.908%)  route 0.177ns (58.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.543     0.879    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/ap_clk
    SLICE_X51Y70         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/weight_load_reg_784_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/weight_load_reg_784_reg[1]/Q
                         net (fo=1, routed)           0.177     1.184    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/Q[1]
    SLICE_X47Y70         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.813     1.179    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/ap_clk
    SLICE_X47Y70         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1_reg[1]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.012     1.156    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/weight_load_reg_784_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.366%)  route 0.158ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.542     0.878    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/ap_clk
    SLICE_X50Y72         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/weight_load_reg_784_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/weight_load_reg_784_reg[55]/Q
                         net (fo=1, routed)           0.158     1.184    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/Q[55]
    SLICE_X49Y72         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.811     1.177    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/ap_clk
    SLICE_X49Y72         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1_reg[55]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.013     1.155    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_CS_fsm_reg_r_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_CS_fsm_reg_r_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.758%)  route 0.223ns (61.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.561     0.896    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_clk
    SLICE_X48Y44         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_CS_fsm_reg_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_CS_fsm_reg_r_2/Q
                         net (fo=3, routed)           0.223     1.260    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_CS_fsm_reg_r_2_n_2
    SLICE_X51Y43         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_CS_fsm_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.825     1.191    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_clk
    SLICE_X51Y43         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_CS_fsm_reg_r_3/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.075     1.231    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_CS_fsm_reg_r_3
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/y_value_load_phi_i_reg_774_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din1_buf1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.043%)  route 0.220ns (60.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.550     0.886    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/ap_clk
    SLICE_X48Y83         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/y_value_load_phi_i_reg_774_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/y_value_load_phi_i_reg_774_reg[53]/Q
                         net (fo=1, routed)           0.220     1.247    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/y_value_load_phi_i_reg_774_reg[63][53]
    SLICE_X51Y82         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din1_buf1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.812     1.178    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/ap_clk
    SLICE_X51Y82         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din1_buf1_reg[53]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.070     1.213    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din1_buf1_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/reg_569_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.023%)  route 0.177ns (57.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.562     0.897    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X48Y47         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[23]/Q
                         net (fo=2, routed)           0.177     1.202    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/grp_fu_555_p2[23]
    SLICE_X50Y47         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/reg_569_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.826     1.192    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_clk
    SLICE_X50Y47         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/reg_569_reg[23]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.010     1.167    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/reg_569_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/p1_reg_1220_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/p1_0_i_reg_484_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.388%)  route 0.205ns (55.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.565     0.900    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_clk
    SLICE_X34Y49         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/p1_reg_1220_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/p1_reg_1220_reg[3]/Q
                         net (fo=1, routed)           0.205     1.270    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/p1_reg_1220[3]
    SLICE_X34Y50         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/p1_0_i_reg_484_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.826     1.192    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_clk
    SLICE_X34Y50         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/p1_0_i_reg_484_reg[3]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.064     1.226    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/p1_0_i_reg_484_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/y_value_load_phi_i_reg_774_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din1_buf1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.428%)  route 0.226ns (61.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.551     0.887    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/ap_clk
    SLICE_X41Y83         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/y_value_load_phi_i_reg_774_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/y_value_load_phi_i_reg_774_reg[56]/Q
                         net (fo=1, routed)           0.226     1.254    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/y_value_load_phi_i_reg_774_reg[63][56]
    SLICE_X51Y82         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din1_buf1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.812     1.178    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/ap_clk
    SLICE_X51Y82         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din1_buf1_reg[56]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.066     1.209    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/din1_buf1_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/example_value_load_phi_reg_1215_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/din1_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.201%)  route 0.225ns (54.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.556     0.892    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/ap_clk
    SLICE_X47Y53         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/example_value_load_phi_reg_1215_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/example_value_load_phi_reg_1215_reg[12]/Q
                         net (fo=1, routed)           0.225     1.258    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/example_value_load_phi_reg_1215_reg[63][12]
    SLICE_X47Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.303 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/din1_buf1[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.303    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/grp_fu_555_p1[12]
    SLICE_X47Y48         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/din1_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.830     1.196    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/ap_clk
    SLICE_X47Y48         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/din1_buf1_reg[12]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.091     1.257    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/din1_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.267%)  route 0.218ns (60.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.545     0.881    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X48Y72         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.218     1.240    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/first_q
    SLICE_X50Y69         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_poly_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9804, routed)        0.810     1.176    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X50Y69         FDRE                                         r  smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.052     1.193    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y19   smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dmul_64ns_64ns_64_6_max_dsp_U5/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y38   smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U31/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y48   smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y4    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dexp_64ns_64ns_64_18_full_dsp_U7/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y4    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dlog_64ns_64ns_64_31_full_dsp_U6/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y5    smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dlog_64ns_64ns_64_31_full_dsp_U6/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y33   smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dlog_64ns_64ns_64_31_full_dsp_U6/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y10   smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dlog_64ns_64ns_64_31_full_dsp_U6/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y12   smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dlog_64ns_64ns_64_31_full_dsp_U6/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y24   smo_poly_system_i/synth_poly_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_383/synth_top_dlog_64ns_64ns_64_31_full_dsp_U6/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89  smo_poly_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { smo_poly_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  smo_poly_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



